Fitter report for bf_time_pcm_de1_soc
Sat Nov 10 02:33:51 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sat Nov 10 02:33:50 2018       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; bf_time_pcm_de1_soc                         ;
; Top-level Entity Name           ; bf_time_pcm_de1_soc                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 22,922 / 32,070 ( 71 % )                    ;
; Total registers                 ; 46005                                       ;
; Total pins                      ; 241 / 457 ( 53 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,343,936 / 4,065,280 ( 33 % )              ;
; Total RAM Blocks                ; 175 / 397 ( 44 % )                          ;
; Total DSP Blocks                ; 2 / 87 ( 2 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; TD_RESET_N    ; Missing drive strength and slew rate ;
; VGA_B[0]      ; Missing drive strength and slew rate ;
; VGA_B[1]      ; Missing drive strength and slew rate ;
; VGA_B[2]      ; Missing drive strength and slew rate ;
; VGA_B[3]      ; Missing drive strength and slew rate ;
; VGA_B[4]      ; Missing drive strength and slew rate ;
; VGA_B[5]      ; Missing drive strength and slew rate ;
; VGA_B[6]      ; Missing drive strength and slew rate ;
; VGA_B[7]      ; Missing drive strength and slew rate ;
; VGA_BLANK_N   ; Missing drive strength and slew rate ;
; VGA_CLK       ; Missing drive strength and slew rate ;
; VGA_G[0]      ; Missing drive strength and slew rate ;
; VGA_G[1]      ; Missing drive strength and slew rate ;
; VGA_G[2]      ; Missing drive strength and slew rate ;
; VGA_G[3]      ; Missing drive strength and slew rate ;
; VGA_G[4]      ; Missing drive strength and slew rate ;
; VGA_G[5]      ; Missing drive strength and slew rate ;
; VGA_G[6]      ; Missing drive strength and slew rate ;
; VGA_G[7]      ; Missing drive strength and slew rate ;
; VGA_HS        ; Missing drive strength and slew rate ;
; VGA_R[0]      ; Missing drive strength and slew rate ;
; VGA_R[1]      ; Missing drive strength and slew rate ;
; VGA_R[2]      ; Missing drive strength and slew rate ;
; VGA_R[3]      ; Missing drive strength and slew rate ;
; VGA_R[4]      ; Missing drive strength and slew rate ;
; VGA_R[5]      ; Missing drive strength and slew rate ;
; VGA_R[6]      ; Missing drive strength and slew rate ;
; VGA_R[7]      ; Missing drive strength and slew rate ;
; VGA_SYNC_N    ; Missing drive strength and slew rate ;
; VGA_VS        ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; IRDA_TXD      ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; FAN_CTRL      ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; ADC_CONVST    ; Missing drive strength and slew rate ;
; ADC_DIN       ; Missing drive strength and slew rate ;
; ADC_SCLK      ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; GPIO_0[4]     ; Missing drive strength and slew rate ;
; GPIO_0[6]     ; Missing drive strength and slew rate ;
; GPIO_0[8]     ; Missing drive strength and slew rate ;
; GPIO_0[10]    ; Missing drive strength and slew rate ;
; GPIO_0[12]    ; Missing drive strength and slew rate ;
; GPIO_0[14]    ; Missing drive strength and slew rate ;
; GPIO_0[16]    ; Missing drive strength and slew rate ;
; GPIO_0[20]    ; Missing drive strength and slew rate ;
; GPIO_0[22]    ; Missing drive strength and slew rate ;
; GPIO_0[0]     ; Missing drive strength and slew rate ;
; GPIO_0[1]     ; Missing drive strength and slew rate ;
; GPIO_0[2]     ; Missing drive strength and slew rate ;
; GPIO_0[3]     ; Missing drive strength and slew rate ;
; GPIO_0[5]     ; Missing drive strength and slew rate ;
; GPIO_0[7]     ; Missing drive strength and slew rate ;
; GPIO_0[9]     ; Missing drive strength and slew rate ;
; GPIO_0[11]    ; Missing drive strength and slew rate ;
; GPIO_0[13]    ; Missing drive strength and slew rate ;
; GPIO_0[15]    ; Missing drive strength and slew rate ;
; GPIO_0[17]    ; Missing drive strength and slew rate ;
; GPIO_0[18]    ; Missing drive strength and slew rate ;
; GPIO_0[19]    ; Missing drive strength and slew rate ;
; GPIO_0[21]    ; Missing drive strength and slew rate ;
; GPIO_0[23]    ; Missing drive strength and slew rate ;
; GPIO_0[24]    ; Missing drive strength and slew rate ;
; GPIO_0[25]    ; Missing drive strength and slew rate ;
; GPIO_0[26]    ; Missing drive strength and slew rate ;
; GPIO_0[27]    ; Missing drive strength and slew rate ;
; GPIO_0[28]    ; Missing drive strength and slew rate ;
; GPIO_0[29]    ; Missing drive strength and slew rate ;
; GPIO_0[30]    ; Missing drive strength and slew rate ;
; GPIO_0[31]    ; Missing drive strength and slew rate ;
; GPIO_0[32]    ; Missing drive strength and slew rate ;
; GPIO_0[33]    ; Missing drive strength and slew rate ;
; GPIO_0[34]    ; Missing drive strength and slew rate ;
; GPIO_0[35]    ; Missing drive strength and slew rate ;
; GPIO_1[0]     ; Missing drive strength and slew rate ;
; GPIO_1[1]     ; Missing drive strength and slew rate ;
; GPIO_1[2]     ; Missing drive strength and slew rate ;
; GPIO_1[3]     ; Missing drive strength and slew rate ;
; GPIO_1[4]     ; Missing drive strength and slew rate ;
; GPIO_1[5]     ; Missing drive strength and slew rate ;
; GPIO_1[6]     ; Missing drive strength and slew rate ;
; GPIO_1[7]     ; Missing drive strength and slew rate ;
; GPIO_1[8]     ; Missing drive strength and slew rate ;
; GPIO_1[9]     ; Missing drive strength and slew rate ;
; GPIO_1[10]    ; Missing drive strength and slew rate ;
; GPIO_1[11]    ; Missing drive strength and slew rate ;
; GPIO_1[12]    ; Missing drive strength and slew rate ;
; GPIO_1[13]    ; Missing drive strength and slew rate ;
; GPIO_1[14]    ; Missing drive strength and slew rate ;
; GPIO_1[15]    ; Missing drive strength and slew rate ;
; GPIO_1[16]    ; Missing drive strength and slew rate ;
; PS2_CLK       ; Missing drive strength and slew rate ;
; PS2_CLK2      ; Missing drive strength and slew rate ;
; PS2_DAT       ; Missing drive strength and slew rate ;
; PS2_DAT2      ; Missing drive strength and slew rate ;
; GPIO_1[17]    ; Missing drive strength and slew rate ;
; GPIO_1[18]    ; Missing drive strength and slew rate ;
; GPIO_1[19]    ; Missing drive strength and slew rate ;
; GPIO_1[20]    ; Missing drive strength and slew rate ;
; GPIO_1[21]    ; Missing drive strength and slew rate ;
; GPIO_1[22]    ; Missing drive strength and slew rate ;
; GPIO_1[23]    ; Missing drive strength and slew rate ;
; GPIO_1[24]    ; Missing drive strength and slew rate ;
; GPIO_1[25]    ; Missing drive strength and slew rate ;
; GPIO_1[26]    ; Missing drive strength and slew rate ;
; GPIO_1[27]    ; Missing drive strength and slew rate ;
; GPIO_1[28]    ; Missing drive strength and slew rate ;
; GPIO_1[29]    ; Missing drive strength and slew rate ;
; GPIO_1[30]    ; Missing drive strength and slew rate ;
; GPIO_1[31]    ; Missing drive strength and slew rate ;
; GPIO_1[32]    ; Missing drive strength and slew rate ;
; GPIO_1[33]    ; Missing drive strength and slew rate ;
; GPIO_1[34]    ; Missing drive strength and slew rate ;
; GPIO_1[35]    ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; AY               ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                            ; Q                ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram|altsyncram_f6n1:auto_generated|q_b[0]                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram|altsyncram_f6n1:auto_generated|q_b[1]                                                                                                                                                                                                         ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                ; RESULTA          ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_addr_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_data_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_active~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_addr_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[20]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_inst_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[8]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[7]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[10]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[14]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[18]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[22]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[27]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[27]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[29]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[30]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_result[30]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_st_bypass_delayed                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_st_bypass_delayed~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_valid                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_valid~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_valid_st_writes_mem                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_valid_st_writes_mem~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_iw[31]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src1[2]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[15]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[31]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_alu_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_ctrl_mul_lsw                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_iw[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_mem_byte_en[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_pass0                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_pass0~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_pass2                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_pass2~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_sel_fill1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_rot_sel_fill1~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[5]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[8]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[16]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[16]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[20]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[24]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_st_data[24]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_valid_from_E~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|W_wr_data[14]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|W_wr_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|W_wr_data[17]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|W_wr_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|W_wr_data[18]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|W_wr_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[18]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[29]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|waitrequest                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[3]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_line_field[5]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_tag_field[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_readdata_d1[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_readdata_d1[22]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_writedata[2]~reg0                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_writedata[2]~reg0DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_writedata[19]~reg0                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_writedata[19]~reg0DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|i_read~reg0                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|i_read~reg0DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_dp_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|ien_AE~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mic_if_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mic_if_avalon_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[11]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[17]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[19]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[27]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[27]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[31]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][2][13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][6][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][7][13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][10][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][10][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][11][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][11][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][16][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][16][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][16][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][16][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][17][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][17][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][18][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][18][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][19][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][20][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][20][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][22][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][22][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][22][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][22][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][23][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][23][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][26][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][26][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][28][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][32][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][33][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][36][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][37][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][38][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][38][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][38][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][38][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][44][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][45][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][45][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][46][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][46][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][48][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][48][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][49][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][49][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][49][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][49][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][50][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][50][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][50][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][50][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][50][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][50][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][52][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][52][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][53][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][54][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][54][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][57][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][57][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][58][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][58][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][58][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][58][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][58][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][58][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][0][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][0][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][0][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][0][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][0][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][0][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][1][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][1][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][3][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][3][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][6][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][7][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][7][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][7][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][7][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][9][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][9][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][10][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][10][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][11][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][11][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][12][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][12][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][13][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][13][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][13][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][13][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][13][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][13][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][13][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][13][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][18][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][19][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][22][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][22][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][23][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][29][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][29][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][30][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][30][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][30][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][30][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][33][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][36][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][36][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][37][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][37][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][39][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][40][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][40][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][40][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][40][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][41][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][42][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][42][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][44][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][44][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][48][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][48][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][48][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][48][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][49][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][49][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][49][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][49][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][50][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][53][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][53][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][54][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][57][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][58][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][58][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][58][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][58][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][0][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][0][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][2][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][2][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][7][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][7][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][8][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][9][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][9][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][9][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][9][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][12][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][12][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][13][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][13][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][13][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][13][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][13][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][13][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][13][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][13][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][14][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][14][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][14][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][14][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][16][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][16][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][17][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][17][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][18][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][18][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][22][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][22][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][22][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][22][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][25][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][26][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][27][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][27][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][28][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][28][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][28][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][28][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][30][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][30][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][33][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][33][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][34][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][34][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][36][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][37][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][38][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][38][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][38][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][38][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][39][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][42][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][42][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][43][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][43][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][44][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][44][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][44][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][44][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][44][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][44][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][44][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][44][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][45][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][45][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][48][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][48][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][48][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][48][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][50][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][52][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][52][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][53][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][53][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][54][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][54][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][54][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][54][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][54][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][54][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][55][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][55][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][56][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][57][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][57][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][58][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][58][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][58][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][58][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][2][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][3][13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][5][3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][5][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][6][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][7][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][9][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][9][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][9][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][9][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][11][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][11][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][12][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][13][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][14][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][14][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][16][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][16][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][17][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][17][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][18][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][18][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][19][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][20][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][20][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][21][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][21][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][22][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][23][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][24][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][24][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][25][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][25][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][25][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][25][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][26][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][27][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][27][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][32][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][32][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][33][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][36][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][36][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][37][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][37][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][39][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][40][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][42][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][43][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][44][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][44][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][44][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][44][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][45][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][45][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][45][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][45][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][48][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][49][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][52][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][53][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][54][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][54][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][58][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][1][3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][1][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][1][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][1][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][3][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][3][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][3][3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][3][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][4][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][4][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][6][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][6][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][7][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][7][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][10][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][10][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][10][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][10][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][12][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][12][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][12][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][12][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][13][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][13][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][13][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][13][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][13][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][13][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][16][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][16][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][18][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][18][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][19][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][19][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][20][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][20][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][21][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][21][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][21][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][21][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][21][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][21][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][23][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][23][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][26][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][26][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][26][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][26][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][27][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][27][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][27][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][27][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][28][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][28][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][33][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][33][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][34][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][34][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][34][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][34][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][35][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][35][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][35][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][35][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][35][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][35][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][36][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][36][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][36][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][36][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][37][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][37][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][37][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][37][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][39][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][39][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][39][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][39][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][39][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][39][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][41][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][41][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][42][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][42][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][44][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][44][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][49][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][49][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][49][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][49][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][49][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][49][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][50][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][50][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][50][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][50][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][53][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][53][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][53][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][53][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][54][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][54][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][54][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][54][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][57][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][57][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][1][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][1][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][3][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][3][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][3][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][3][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][3][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][3][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][4][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][4][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][7][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][7][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][7][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][7][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][12][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][12][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][13][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][13][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][14][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][14][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][14][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][14][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][19][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][19][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][20][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][20][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][21][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][21][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][23][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][23][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][24][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][24][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][25][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][25][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][26][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][26][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][27][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][27][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][28][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][28][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][28][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][28][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][28][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][28][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][30][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][30][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][32][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][32][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][34][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][34][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][34][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][34][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][35][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][35][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][35][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][35][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][36][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][36][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][37][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][37][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][37][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][37][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][39][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][39][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][39][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][39][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][40][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][40][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][41][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][41][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][42][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][42][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][42][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][42][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][48][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][48][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][49][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][49][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][50][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][50][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][52][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][52][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][53][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][53][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][53][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][53][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][54][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][54][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][2][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][2][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][3][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][3][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][3][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][3][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][4][6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][4][6]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][7][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][7][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][7][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][7][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][7][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][7][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][8][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][8][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][8][10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][8][10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][9][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][9][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][10][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][10][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][10][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][10][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][11][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][11][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][11][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][11][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][12][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][12][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][13][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][13][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][16][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][16][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][16][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][16][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][16][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][16][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][17][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][17][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][17][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][17][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][17][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][17][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][18][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][18][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][19][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][19][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][19][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][19][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][21][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][21][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][21][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][21][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][21][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][21][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][23][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][23][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][26][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][26][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][26][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][26][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][26][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][26][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][27][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][27][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][28][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][28][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][30][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][30][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][30][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][30][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][33][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][33][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][33][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][33][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][38][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][38][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][40][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][40][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][41][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][41][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][42][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][42][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][44][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][44][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][45][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][45][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][46][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][46][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][48][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][48][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][49][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][49][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][49][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][49][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][49][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][49][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][49][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][49][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][50][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][50][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][50][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][50][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][50][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][50][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][53][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][53][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][54][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][54][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][54][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][54][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][54][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][54][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][58][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][58][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][1][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][1][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][7][0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][7][0]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][9][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][9][8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][9][13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][9][13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][11][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][11][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][12][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][12][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][12][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][12][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][13][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][13][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][14][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][14][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][14][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][14][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][16][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][16][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][16][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][16][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][20][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][20][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][21][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][21][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][22][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][22][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][23][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][23][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][26][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][26][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][26][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][26][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][27][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][27][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][28][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][28][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][32][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][32][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][34][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][34][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][34][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][34][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][36][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][36][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][36][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][36][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][37][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][37][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][37][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][37][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][38][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][38][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][41][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][41][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][42][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][42][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][42][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][42][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][42][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][42][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][43][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][43][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][49][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][49][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][50][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][50][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][50][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][50][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][54][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][54][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][54][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][54][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][54][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][54][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][54][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][54][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][57][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][57][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][58][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][58][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][1][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][1][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][1][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][1][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][2][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][2][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][3][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][3][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][3][7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][3][7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][3][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][3][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][4][14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][4][14]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][7][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][7][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][8][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][8][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][8][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][8][11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][9][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][9][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][10][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][10][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][12][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][12][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][12][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][12][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][12][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][12][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][12][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][12][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][14][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][14][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][16][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][16][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][17][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][17][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][18][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][18][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][18][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][18][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][20][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][20][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][23][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][23][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][23][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][23][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][26][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][26][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][27][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][27][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][28][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][28][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][29][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][29][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][30][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][30][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][33][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][33][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][33][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][33][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][33][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][33][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][33][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][33][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][34][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][34][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][34][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][34][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][36][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][36][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][39][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][39][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][40][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][40][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][40][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][40][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][42][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][42][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][42][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][42][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][43][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][43][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][43][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][43][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][44][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][44][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][44][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][44][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][46][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][46][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][49][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][49][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][49][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][49][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][50][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][50][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][50][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][50][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][50][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][50][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][52][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][52][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][53][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][53][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][53][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][53][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][53][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][53][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][54][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][54][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][54][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][54][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][57][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][57][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][57][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][57][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][57][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][57][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][58][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][0][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][0][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][1][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][1][1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][1][15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][1][15]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][2][5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][2][5]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][3][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][3][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][3][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][3][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][6][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][6][2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][6][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][6][9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][6][12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][6][12]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][7][3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][7][3]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][7][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][7][4]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][7][13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][7][13]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][10][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][10][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][10][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][10][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][10][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][10][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][12][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][12][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][16][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][16][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][20][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][20][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][20][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][20][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][22][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][22][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][22][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][22][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][23][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][23][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][23][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][23][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][23][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][23][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][24][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][24][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][25][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][25][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][32][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][32][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][35][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][35][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][37][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][37][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][40][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][40][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][43][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][43][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][43][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][43][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][43][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][43][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][46][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][46][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][49][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][49][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][50][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][50][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][50][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][50][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][53][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][53][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][53][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][53][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][54][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][54][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][54][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][54][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][58][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][58][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][58][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][58][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][0][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][0][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][1][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][1][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][1][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][1][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][3][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][3][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][3][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][3][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][4][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][4][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][5][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][5][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][6][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][6][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][7][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][7][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][7][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][7][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][7][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][7][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][10][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][10][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][10][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][10][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][10][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][10][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][11][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][11][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][14][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][14][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][18][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][18][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][19][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][19][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][20][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][20][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][23][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][23][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][24][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][24][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][26][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][26][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][26][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][26][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][27][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][27][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][27][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][27][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][27][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][27][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][27][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][27][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][28][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][28][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][30][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][30][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][32][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][32][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][33][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][33][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][36][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][36][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][37][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][37][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][38][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][38][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][38][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][38][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][39][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][39][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][40][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][40][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][40][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][40][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][42][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][42][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][42][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][42][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][42][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][42][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][43][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][43][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][44][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][44][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][44][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][44][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][44][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][44][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][45][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][45][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][49][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][49][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][50][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][50][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][54][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][54][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][54][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][54][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][54][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][54][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][57][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][57][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][57][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][57][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][0][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][0][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][1][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][1][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][1][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][1][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][2][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][2][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][3][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][3][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][3][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][3][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][4][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][4][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][4][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][4][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][6][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][6][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][7][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][7][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][7][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][7][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][8][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][8][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][9][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][9][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][12][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][12][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][12][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][12][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][14][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][14][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][17][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][17][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][20][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][20][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][21][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][21][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][21][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][21][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][22][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][22][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][23][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][23][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][23][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][23][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][25][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][25][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][26][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][26][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][26][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][26][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][27][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][27][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][27][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][27][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][27][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][27][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][28][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][28][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][28][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][28][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][28][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][28][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][29][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][29][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][29][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][29][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][30][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][30][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][33][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][33][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][34][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][34][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][36][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][36][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][36][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][36][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][36][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][36][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][37][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][37][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][39][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][39][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][39][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][39][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][40][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][40][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][40][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][40][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][40][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][40][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][41][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][41][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][42][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][42][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][42][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][42][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][43][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][43][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][43][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][43][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][46][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][46][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][48][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][48][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][49][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][49][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][50][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][50][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][50][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][50][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][52][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][52][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][52][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][52][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][52][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][52][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][53][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][53][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][53][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][53][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][54][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][54][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][56][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][56][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][56][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][56][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][57][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][57][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][57][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][57][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][58][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][58][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][2][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][2][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][4][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][4][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][6][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][6][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][7][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][7][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][7][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][7][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][10][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][10][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][11][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][11][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][11][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][11][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][12][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][12][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][12][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][12][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][13][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][13][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][13][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][13][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][13][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][13][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][16][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][16][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][18][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][18][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][18][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][18][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][19][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][19][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][20][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][20][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][23][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][23][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][23][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][23][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][25][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][25][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][26][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][26][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][26][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][26][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][26][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][26][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][27][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][27][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][28][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][28][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][29][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][29][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][29][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][29][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][30][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][30][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][33][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][33][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][35][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][37][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][37][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][37][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][37][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][37][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][37][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][40][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][40][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][40][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][40][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][41][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][41][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][44][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][44][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][44][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][44][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][44][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][44][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][45][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][45][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][46][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][46][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][49][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][49][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][49][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][49][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][50][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][50][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][53][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][53][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][53][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][53][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][54][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][54][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][55][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][55][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][56][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][56][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][57][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][57][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][57][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][57][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][58][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][58][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][58][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][58][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][58][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][58][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][1][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][1][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][3][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][3][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][3][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][3][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][3][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][3][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][5][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][5][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][6][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][6][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][6][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][6][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][6][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][6][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][7][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][7][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][7][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][7][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][8][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][8][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][9][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][9][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][10][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][10][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][10][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][10][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][11][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][11][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][12][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][12][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][12][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][12][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][14][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][14][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][16][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][16][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][16][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][16][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][17][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][17][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][17][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][17][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][17][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][17][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][18][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][18][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][18][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][18][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][19][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][19][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][21][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][21][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][22][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][22][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][22][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][22][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][23][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][23][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][24][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][24][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][26][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][26][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][26][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][26][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][27][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][27][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][27][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][27][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][28][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][28][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][28][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][28][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][30][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][30][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][30][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][30][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][32][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][32][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][33][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][33][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][33][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][33][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][34][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][34][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][35][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][35][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][36][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][36][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][38][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][38][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][39][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][39][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][40][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][40][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][41][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][41][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][42][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][42][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][43][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][43][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][43][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][43][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][44][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][44][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][49][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][49][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][50][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][50][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][50][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][50][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][50][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][50][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][52][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][52][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][54][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][54][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][56][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][56][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][56][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][56][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][57][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][57][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][58][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][58][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][58][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][58][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][4][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][4][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][5][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][5][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][7][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][7][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][7][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][7][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][9][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][9][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][9][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][9][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][10][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][10][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][11][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][11][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][13][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][13][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][13][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][13][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][14][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][14][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][16][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][16][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][18][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][18][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][19][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][19][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][21][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][21][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][22][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][22][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][24][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][24][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][24][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][24][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][25][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][25][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][25][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][25][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][25][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][25][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][26][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][26][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][26][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][26][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][26][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][26][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][27][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][27][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][28][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][28][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][30][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][30][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][32][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][32][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][34][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][34][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][35][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][35][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][36][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][36][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][37][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][37][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][38][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][38][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][39][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][39][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][41][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][41][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][41][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][41][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][42][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][42][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][42][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][42][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][43][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][43][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][48][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][48][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][49][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][49][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][50][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][50][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][50][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][50][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][50][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][50][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][50][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][50][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][52][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][52][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][52][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][52][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][52][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][52][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][53][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][53][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][57][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][57][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][57][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][57][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][57][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][57][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][58][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][58][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][58][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][58][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][58][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][58][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][58][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][58][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][3][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][3][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][3][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][3][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][7][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][7][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][7][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][7][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][7][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][7][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][7][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][7][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][8][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][8][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][9][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][9][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][10][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][10][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][11][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][11][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][12][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][12][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][12][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][12][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][12][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][12][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][13][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][13][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][14][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][14][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][17][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][17][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][18][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][18][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][18][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][18][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][20][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][20][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][21][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][21][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][22][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][22][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][22][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][22][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][23][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][23][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][24][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][24][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][24][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][24][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][26][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][26][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][26][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][26][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][26][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][26][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][26][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][26][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][32][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][32][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][32][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][32][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][35][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][35][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][35][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][35][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][36][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][36][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][37][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][37][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][37][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][37][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][38][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][38][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][39][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][39][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][40][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][40][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][42][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][42][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][43][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][43][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][43][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][43][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][44][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][44][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][45][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][45][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][49][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][49][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][50][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][50][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][50][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][50][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][52][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][52][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][52][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][52][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][53][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][53][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][53][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][53][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][54][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][54][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][54][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][54][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][55][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][55][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][56][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][56][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][56][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][56][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][58][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][58][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][58][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][58][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][2][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][2][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][3][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][3][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][4][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][4][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][6][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][6][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][6][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][6][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][7][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][7][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][7][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][7][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][7][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][7][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][7][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][7][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][9][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][9][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][9][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][9][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][10][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][10][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][10][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][10][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][11][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][11][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][11][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][11][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][13][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][13][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][14][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][14][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][17][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][17][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][18][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][18][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][19][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][19][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][19][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][19][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][20][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][20][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][20][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][20][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][22][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][22][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][24][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][24][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][26][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][26][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][26][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][26][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][26][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][26][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][28][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][28][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][28][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][28][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][28][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][28][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][32][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][32][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][33][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][33][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][35][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][35][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][35][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][35][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][35][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][35][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][35][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][35][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][36][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][36][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][36][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][36][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][36][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][36][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][37][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][37][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][40][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][40][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][43][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][43][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][46][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][46][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][48][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][48][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][48][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][48][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][49][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][49][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][49][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][49][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][49][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][49][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][50][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][50][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][52][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][52][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][53][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][53][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][53][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][53][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][54][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][54][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][54][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][54][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][57][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][57][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][57][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][57][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][58][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][58][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][58][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][58][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][3][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][3][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][4][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][4][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][4][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][4][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][4][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][4][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][6][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][6][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][7][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][7][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][7][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][7][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][8][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][8][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][8][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][8][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][10][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][10][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][11][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][11][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][12][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][12][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][12][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][12][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][13][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][13][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][16][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][16][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][20][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][20][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][21][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][21][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][23][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][23][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][28][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][28][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][29][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][29][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][30][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][30][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][32][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][32][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][32][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][32][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][33][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][33][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][33][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][33][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][35][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][35][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][36][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][36][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][36][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][36][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][37][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][37][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][38][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][38][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][39][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][39][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][39][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][39][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][39][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][39][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][39][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][39][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][40][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][40][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][40][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][40][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][40][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][40][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][41][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][41][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][41][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][41][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][43][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][43][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][44][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][44][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][44][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][44][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][44][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][44][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][45][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][45][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][46][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][46][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][49][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][49][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][49][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][49][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][49][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][49][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][50][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][50][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][50][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][50][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][50][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][50][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][52][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][52][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][52][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][52][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][54][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][54][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][57][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][57][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][57][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][57][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][58][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][58][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][58][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][58][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][1][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][1][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][4][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][4][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][4][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][4][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][5][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][5][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][5][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][5][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][6][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][6][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][7][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][7][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][7][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][7][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][7][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][7][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][8][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][8][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][10][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][10][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][10][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][10][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][10][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][10][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][11][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][11][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][12][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][12][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][14][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][14][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][16][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][16][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][16][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][16][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][16][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][16][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][17][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][17][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][18][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][18][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][19][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][19][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][20][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][20][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][20][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][20][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][20][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][20][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][20][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][20][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][21][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][21][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][21][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][21][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][22][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][22][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][22][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][22][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][23][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][23][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][23][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][23][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][26][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][26][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][26][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][26][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][27][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][27][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][28][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][28][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][28][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][28][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][29][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][29][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][29][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][29][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][32][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][32][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][33][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][33][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][34][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][34][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][37][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][37][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][38][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][38][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][40][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][40][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][41][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][41][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][42][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][42][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][42][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][42][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][44][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][44][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][45][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][45][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][49][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][49][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][49][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][49][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][50][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][50][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][50][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][50][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][52][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][52][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][53][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][53][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][56][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][56][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][57][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][57][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][58][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][58][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][58][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][58][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][0][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][0][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][2][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][2][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][2][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][2][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][3][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][3][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][3][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][3][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][3][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][3][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][3][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][3][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][4][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][4][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][4][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][4][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][4][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][4][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][4][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][4][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][6][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][6][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][7][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][7][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][7][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][7][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][7][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][7][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][8][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][8][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][9][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][9][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][10][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][10][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][10][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][10][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][10][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][10][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][11][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][11][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][11][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][11][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][13][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][13][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][14][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][14][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][17][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][17][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][21][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][21][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][21][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][21][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][21][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][21][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][24][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][24][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][24][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][24][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][26][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][26][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][27][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][27][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][27][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][27][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][28][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][28][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][28][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][28][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][29][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][29][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][30][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][30][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][32][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][32][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][33][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][33][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][35][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][35][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][35][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][35][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][36][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][36][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][36][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][36][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][37][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][37][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][37][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][37][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][37][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][37][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][38][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][38][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][39][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][39][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][39][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][39][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][42][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][42][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][42][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][42][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][42][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][42][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][43][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][43][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][43][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][43][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][44][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][44][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][45][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][45][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][45][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][45][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][45][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][45][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][46][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][46][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][46][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][46][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][49][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][49][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][49][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][49][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][49][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][49][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][49][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][49][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][50][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][50][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][52][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][52][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][53][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][53][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][53][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][53][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][54][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][54][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][54][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][54][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][56][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][56][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][57][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][57][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][57][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][57][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][57][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][57][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][57][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][57][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][58][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][58][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][58][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][58][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][2][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][2][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][2][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][2][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][3][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][3][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][7][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][7][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][7][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][7][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][7][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][7][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][10][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][10][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][11][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][11][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][12][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][12][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][14][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][14][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][18][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][18][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][19][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][19][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][19][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][19][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][21][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][22][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][22][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][24][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][24][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][24][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][24][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][25][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][25][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][25][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][25][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][27][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][27][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][27][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][27][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][28][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][28][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][28][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][28][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][32][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][32][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][33][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][33][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][35][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][35][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][35][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][35][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][36][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][36][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][36][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][36][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][37][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][37][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][38][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][38][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][39][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][39][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][39][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][39][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][40][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][40][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][41][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][41][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][42][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][42][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][42][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][42][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][42][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][42][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][45][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][45][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][49][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][49][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][49][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][49][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][50][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][50][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][50][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][50][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][52][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][52][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][54][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][54][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][54][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][54][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][56][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][56][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][57][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][57][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][58][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][58][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][58][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][58][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][1][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][1][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][2][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][2][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][3][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][3][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][3][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][3][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][4][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][4][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][4][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][4][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][7][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][7][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][8][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][8][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][8][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][8][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][11][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][11][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][12][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][12][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][12][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][12][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][13][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][13][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][14][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][14][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][17][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][17][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][18][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][18][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][21][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][21][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][21][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][21][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][22][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][22][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][22][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][22][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][24][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][24][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][24][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][24][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][25][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][25][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][26][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][26][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][26][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][26][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][28][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][28][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][30][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][30][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][33][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][33][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][34][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][34][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][34][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][34][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][36][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][36][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][37][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][37][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][37][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][37][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][38][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][38][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][40][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][40][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][40][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][40][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][42][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][42][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][43][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][43][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][44][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][44][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][46][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][46][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][48][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][48][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][50][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][53][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][53][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][54][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][54][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][54][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][54][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][57][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][57][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][57][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][57][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][58][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][58][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][0][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][0][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][1][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][1][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][1][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][1][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][3][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][3][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][3][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][3][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][6][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][6][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][6][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][6][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][7][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][7][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][11][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][11][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][11][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][11][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][12][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][12][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][13][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][14][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][14][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][17][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][17][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][18][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][18][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][19][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][19][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][21][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][21][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][21][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][21][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][22][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][22][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][24][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][24][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][24][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][24][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][24][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][24][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][25][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][25][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][26][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][26][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][28][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][28][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][32][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][32][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][33][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][33][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][33][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][33][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][34][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][34][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][34][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][34][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][34][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][34][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][35][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][35][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][36][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][36][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][36][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][36][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][36][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][36][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][37][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][37][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][37][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][37][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][39][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][39][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][43][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][43][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][43][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][43][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][44][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][44][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][48][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][48][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][50][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][50][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][50][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][50][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][53][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][53][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][54][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][54][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][55][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][55][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][58][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][58][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][58][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][58][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][58][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][58][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][2][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][2][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][2][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][2][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][4][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][4][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][6][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][6][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][6][15]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][6][15]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][7][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][7][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][10][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][10][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][11][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][11][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][12][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][12][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][13][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][13][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][13][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][13][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][18][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][18][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][19][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][19][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][21][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][21][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][22][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][22][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][24][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][24][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][24][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][24][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][26][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][26][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][28][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][28][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][30][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][30][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][33][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][33][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][34][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][34][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][35][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][35][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][36][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][36][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][39][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][39][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][39][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][39][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][40][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][40][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][42][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][42][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][43][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][43][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][43][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][43][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][44][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][44][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][45][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][45][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][49][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][49][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][49][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][49][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][50][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][50][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][50][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][50][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][52][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][52][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][52][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][52][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][52][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][52][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][53][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][53][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][54][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][54][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][56][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][56][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][57][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][57][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][57][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][57][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][58][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][58][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][58][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][58][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][58][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][58][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][0][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][0][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][0][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][0][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][4][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][4][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][6][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][6][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][6][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][6][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][7][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][7][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][7][7]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][7][7]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][7][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][7][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][8][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][8][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][8][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][8][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][9][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][9][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][10][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][10][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][10][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][10][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][10][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][10][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][10][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][10][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][12][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][12][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][17][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][17][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][20][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][20][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][21][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][21][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][22][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][22][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][23][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][23][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][24][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][24][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][29][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][29][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][33][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][33][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][33][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][33][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][34][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][34][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][35][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][35][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][36][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][36][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][36][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][36][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][37][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][37][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][37][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][37][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][40][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][40][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][42][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][42][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][44][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][44][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][44][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][44][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][44][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][44][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][50][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][50][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][52][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][52][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][53][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][53][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][54][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][54][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][54][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][54][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][56][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][56][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][57][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][57][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][5][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][5][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][5][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][5][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][6][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][6][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][6][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][6][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][7][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][7][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][7][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][7][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][8][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][8][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][8][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][8][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][9][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][9][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][10][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][10][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][11][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][11][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][11][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][11][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][12][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][12][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][12][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][12][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][13][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][13][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][17][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][17][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][18][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][18][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][19][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][19][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][20][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][20][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][21][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][21][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][24][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][24][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][24][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][24][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][24][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][24][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][26][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][26][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][27][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][27][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][32][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][32][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][32][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][32][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][33][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][33][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][34][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][34][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][37][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][37][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][37][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][37][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][40][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][40][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][41][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][41][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][42][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][42][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][49][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][49][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][49][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][49][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][53][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][53][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][53][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][53][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][54][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][54][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][54][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][54][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][57][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][57][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][57][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][57][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][58][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][58][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][58][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][58][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][58][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][58][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][0][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][0][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][2][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][2][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][3][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][3][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][3][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][3][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][7][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][7][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][7][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][7][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][7][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][7][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][8][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][8][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][10][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][10][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][12][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][12][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][13][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][13][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][15][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][15][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][17][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][17][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][18][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][18][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][19][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][19][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][19][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][19][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][20][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][20][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][21][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][21][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][22][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][22][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][23][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][23][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][23][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][23][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][25][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][25][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][25][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][25][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][26][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][26][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][26][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][26][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][26][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][26][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][27][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][27][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][28][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][28][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][30][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][30][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][32][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][32][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][33][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][33][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][35][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][35][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][36][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][36][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][37][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][37][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][39][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][39][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][40][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][40][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][41][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][41][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][42][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][42][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][42][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][42][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][42][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][42][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][43][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][43][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][49][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][49][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][49][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][49][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][50][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][50][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][50][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][50][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][52][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][52][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][52][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][52][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][54][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][54][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][56][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][56][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][56][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][56][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][56][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][56][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][57][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][57][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][2][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][2][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][5][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][5][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][6][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][6][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][7][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][7][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][7][13]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][7][13]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][10][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][10][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][11][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][11][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][12][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][12][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][12][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][12][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][13][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][13][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][13][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][13][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][14][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][14][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][17][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][17][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][17][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][17][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][18][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][18][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][18][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][18][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][19][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][19][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][19][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][19][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][22][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][22][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][23][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][23][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][25][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][25][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][26][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][26][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][26][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][26][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][26][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][26][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][29][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][29][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][33][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][33][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][34][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][34][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][35][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][35][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][37][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][37][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][38][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][38][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][39][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][39][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][40][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][40][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][40][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][40][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][40][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][40][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][42][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][42][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][42][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][42][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][43][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][43][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][44][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][44][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][44][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][44][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][44][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][44][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][46][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][46][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][46][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][46][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][46][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][46][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][49][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][49][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][50][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][50][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][50][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][50][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][50][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][50][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][50][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][50][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][52][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][52][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][52][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][52][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][54][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][54][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][57][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][57][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][58][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][58][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][58][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][58][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][3][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][3][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][6][2]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][6][2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][6][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][6][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][8][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][8][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][9][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][9][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][9][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][9][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][12][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][12][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][12][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][12][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][13][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][13][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][14][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][14][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][17][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][17][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][17][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][17][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][18][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][18][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][20][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][20][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][21][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][21][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][21][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][21][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][22][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][22][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][25][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][25][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][26][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][26][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][27][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][27][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][27][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][27][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][28][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][28][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][28][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][28][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][30][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][30][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][32][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][32][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][33][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][33][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][34][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][34][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][35][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][35][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][35][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][35][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][36][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][36][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][37][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][37][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][38][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][38][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][38][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][38][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][39][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][39][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][40][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][40][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][40][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][40][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][42][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][42][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][43][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][43][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][44][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][44][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][44][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][44][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][44][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][44][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][46][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][46][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][48][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][48][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][49][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][49][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][50][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][50][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][50][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][50][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][50][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][50][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][53][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][53][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][53][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][53][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][54][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][54][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][54][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][54][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][54][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][54][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][57][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][57][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][58][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][58][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][3][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][3][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][6][3]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][6][3]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][6][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][6][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][7][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][7][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][9][10]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][9][10]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][10][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][10][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][10][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][10][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][11][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][11][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][11][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][11][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][11][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][11][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][12][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][12][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][12][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][12][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][12][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][12][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][13][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][13][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][14][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][14][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][16][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][16][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][18][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][18][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][19][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][19][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][20][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][20][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][21][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][21][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][21][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][21][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][21][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][21][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][21][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][21][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][23][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][23][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][27][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][27][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][27][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][27][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][28][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][28][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][28][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][28][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][28][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][28][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][30][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][30][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][33][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][33][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][34][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][34][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][34][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][34][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][36][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][36][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][36][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][36][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][36][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][36][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][37][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][37][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][37][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][37][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][38][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][38][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][38][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][38][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][38][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][38][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][39][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][39][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][39][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][39][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][40][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][40][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][40][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][40][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][42][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][42][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][43][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][43][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][44][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][44][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][46][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][46][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][49][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][49][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][49][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][49][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][50][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][50][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][50][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][50][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][52][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][52][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][54][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][54][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][54][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][54][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][54][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][54][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][55][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][55][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][57][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][57][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][57][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][57][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][58][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][58][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][4][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][4][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][4][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][4][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][6][4]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][6][4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][7][0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][7][0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][8][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][8][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][9][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][9][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][11][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][11][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][12][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][12][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][13][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][13][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][13][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][13][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][14][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][14][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][19][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][19][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][19][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][19][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][19][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][19][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][22][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][22][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][22][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][22][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][25][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][25][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][26][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][26][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][29][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][29][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][29][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][29][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][30][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][30][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][32][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][32][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][32][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][32][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][32][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][32][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][32][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][32][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][33][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][33][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][36][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][36][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][37][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][37][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][39][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][39][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][40][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][40][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][40][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][40][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][41][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][41][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][42][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][42][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][44][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][44][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][44][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][44][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][45][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][45][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][49][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][49][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][50][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][50][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][50][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][50][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][53][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][53][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][54][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][54][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][54][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][54][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][55][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][55][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][57][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][57][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][58][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][58][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][58][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][58][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][58][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][58][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][2][12]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][2][12]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][3][9]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][3][9]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][3][14]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][3][14]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][6][8]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][6][8]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][7][1]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][7][1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][7][5]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][7][5]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][7][11]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][7][11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][9][6]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][9][6]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][12][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][12][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][12][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][12][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][14][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][14][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][14][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][14][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][16][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][16][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][17][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][17][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][17][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][17][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][17][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][17][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][17][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][17][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][18][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][18][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][21][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][21][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][22][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][22][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][23][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][23][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][23][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][23][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][23][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][23][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][24][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][24][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][26][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][26][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][27][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][27][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][28][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][28][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][28][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][28][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][28][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][28][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][30][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][30][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][30][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][30][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][32][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][32][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][32][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][32][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][35][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][35][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][36][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][36][5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][36][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][36][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][36][15]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][36][15]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][37][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][37][4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][37][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][37][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][37][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][37][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][38][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][38][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][39][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][39][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][39][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][39][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][39][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][39][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][41][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][41][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][42][0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][42][0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][42][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][42][3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][44][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][44][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][44][13]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][44][13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][45][7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][45][7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][46][6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][46][6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][49][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][49][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][49][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][49][2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][49][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][49][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][50][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][50][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][50][9]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][50][9]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][50][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][50][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][54][12]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][54][12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][54][14]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][54][14]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][58][8]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][58][8]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][58][11]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][58][11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[8].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[8].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[14].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[14].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[15].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[15].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[16].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[16].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[17].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[17].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[21].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[21].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[23].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[23].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[24].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[24].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[26].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[26].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[27].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[27].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[29].mic_channel|mic_inp_if:mic_inp_if|data_out[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[29].mic_channel|mic_inp_if:mic_inp_if|data_out[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[4][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[4][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[4][4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[5][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[5][1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[5][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[5][2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[5][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[5][4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[6][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[6][1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[6][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[6][4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[7][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[7][0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[8][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[8][0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[8][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[8][5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][1]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[10][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[10][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[10][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[10][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[10][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[10][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[11][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[11][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[11][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[11][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[11][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[11][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[12][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[12][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[12][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[12][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[12][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[14][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[14][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[14][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[14][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[14][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[14][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[16][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[16][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[16][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[16][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[16][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[16][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[19][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[19][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[19][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[20][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[20][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[20][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[20][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[20][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[20][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[23][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[23][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[23][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[23][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[26][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[26][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[26][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[26][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[27][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[27][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[27][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[27][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[30][0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[30][0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[30][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[30][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[30][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[30][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[31][1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[31][1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[31][2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[31][2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[31][4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[31][4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|sat_ff                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|sat_ff~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                        ;
+--------------+---------------------+--------------+---------------------+---------------------------------+----------------+
; Name         ; Ignored Entity      ; Ignored From ; Ignored To          ; Ignored Value                   ; Ignored Source ;
+--------------+---------------------+--------------+---------------------+---------------------------------+----------------+
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_KEY             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_LED             ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_UART_RX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_UART_TX         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                     ; QSF Assignment ;
; I/O Standard ; bf_time_pcm_de1_soc ;              ; HPS_USB_STP         ; 3.3-V LVTTL                     ; QSF Assignment ;
+--------------+---------------------+--------------+---------------------+---------------------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 76211 ) ; 0.00 % ( 0 / 76211 )       ; 0.00 % ( 0 / 76211 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 76211 ) ; 0.00 % ( 0 / 76211 )       ; 0.00 % ( 0 / 76211 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 75815 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 216 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/output_files/bf_time_pcm_de1_soc.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 22,922 / 32,070       ; 71 %  ;
; ALMs needed [=A-B+C]                                        ; 22,922                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 29,994 / 32,070       ; 94 %  ;
;         [a] ALMs used for LUT logic and registers           ; 9,164                 ;       ;
;         [b] ALMs used for LUT logic                         ; 8,409                 ;       ;
;         [c] ALMs used for registers                         ; 12,421                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 7,198 / 32,070        ; 22 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 126 / 32,070          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 125                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 3,207 / 3,207         ; 100 % ;
;     -- Logic LABs                                           ; 3,207                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 31,200                ;       ;
;     -- 7 input functions                                    ; 227                   ;       ;
;     -- 6 input functions                                    ; 13,937                ;       ;
;     -- 5 input functions                                    ; 1,760                 ;       ;
;     -- 4 input functions                                    ; 2,381                 ;       ;
;     -- <=3 input functions                                  ; 12,895                ;       ;
; Combinational ALUT usage for route-throughs                 ; 11,356                ;       ;
; Dedicated logic registers                                   ; 46,005                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 43,169 / 64,140       ; 67 %  ;
;         -- Secondary logic registers                        ; 2,836 / 64,140        ; 4 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 43,986                ;       ;
;         -- Routing optimization registers                   ; 2,019                 ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 241 / 457             ; 53 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 4                     ;       ;
; M10K blocks                                                 ; 175 / 397             ; 44 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,343,936 / 4,065,280 ; 33 %  ;
; Total block memory implementation bits                      ; 1,792,000 / 4,065,280 ; 44 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 87                ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 20.7% / 21.0% / 19.5% ;       ;
; Peak interconnect usage (total/H/V)                         ; 33.0% / 33.4% / 32.3% ;       ;
; Maximum fan-out                                             ; 44044                 ;       ;
; Highest non-global fan-out                                  ; 33158                 ;       ;
; Total fan-out                                               ; 373320                ;       ;
; Average fan-out                                             ; 4.18                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 23905 / 32070 ( 75 % ) ; 65 / 32070 ( < 1 % ) ; 88 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 23905                  ; 65                   ; 88                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 29829 / 32070 ( 93 % ) ; 73 / 32070 ( < 1 % ) ; 93 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 9127                   ; 13                   ; 25                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 8324                   ; 37                   ; 48                   ; 0                              ;
;         [c] ALMs used for registers                         ; 12378                  ; 23                   ; 20                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 6050 / 32070 ( 19 % )  ; 8 / 32070 ( < 1 % )  ; 5 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 126 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                      ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 125                    ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                  ; Low                            ;
;                                                             ;                        ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 3207 / 3207 ( 100 % )  ; 13 / 3207 ( < 1 % )  ; 13 / 3207 ( < 1 % )  ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 3207                   ; 13                   ; 13                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 30979                  ; 94                   ; 127                  ; 0                              ;
;     -- 7 input functions                                    ; 222                    ; 3                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 13896                  ; 13                   ; 28                   ; 0                              ;
;     -- 5 input functions                                    ; 1723                   ; 15                   ; 22                   ; 0                              ;
;     -- 4 input functions                                    ; 2349                   ; 18                   ; 14                   ; 0                              ;
;     -- <=3 input functions                                  ; 12789                  ; 45                   ; 61                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 11311                  ; 34                   ; 11                   ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 43008 / 64140 ( 67 % ) ; 72 / 64140 ( < 1 % ) ; 89 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 2830 / 64140 ( 4 % )   ; 3 / 64140 ( < 1 % )  ; 3 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 43825                  ; 72                   ; 89                   ; 0                              ;
;         -- Routing optimization registers                   ; 2013                   ; 3                    ; 3                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
;                                                             ;                        ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 240                    ; 0                    ; 0                    ; 1                              ;
; I/O registers                                               ; 0                      ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1343936                ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1792000                ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 175 / 397 ( 44 % )     ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )      ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 2 / 87 ( 2 % )         ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 3 / 116 ( 2 % )                ;
;                                                             ;                        ;                      ;                      ;                                ;
; Connections                                                 ;                        ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 46345                  ; 65                   ; 142                  ; 3                              ;
;     -- Registered Input Connections                         ; 45898                  ; 30                   ; 101                  ; 0                              ;
;     -- Output Connections                                   ; 105                    ; 4                    ; 248                  ; 46198                          ;
;     -- Registered Output Connections                        ; 5                      ; 3                    ; 248                  ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Internal Connections                                        ;                        ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 378746                 ; 575                  ; 1044                 ; 46213                          ;
;     -- Registered Connections                               ; 197974                 ; 350                  ; 773                  ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; External Connections                                        ;                        ;                      ;                      ;                                ;
;     -- Top                                                  ; 192                    ; 1                    ; 220                  ; 46037                          ;
;     -- pzdyqx:nabboc                                        ; 1                      ; 0                    ; 36                   ; 32                             ;
;     -- sld_hub:auto_hub                                     ; 220                    ; 36                   ; 2                    ; 132                            ;
;     -- hard_block:auto_generated_inst                       ; 46037                  ; 32                   ; 132                  ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Partition Interface                                         ;                        ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 84                     ; 11                   ; 87                   ; 7                              ;
;     -- Output Ports                                         ; 120                    ; 4                    ; 104                  ; 12                             ;
;     -- Bidir Ports                                          ; 96                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Registered Ports                                            ;                        ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                    ; 60                   ; 0                              ;
;                                                             ;                        ;                      ;                      ;                                ;
; Port Connectivity                                           ;                        ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 3                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                    ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                    ; 68                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                    ; 73                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                    ; 73                   ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT   ; AK3   ; 3B       ; 20           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCDAT ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50  ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50  ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 3132                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD   ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27   ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0] ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1] ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2] ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3] ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4] ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5] ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6] ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7] ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_HS      ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_VS      ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST    ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_DIN       ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL      ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; IRDA_TXD      ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N    ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N   ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]      ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]      ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]      ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]      ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK       ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]      ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]      ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]      ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]      ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS        ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]      ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]      ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]      ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]      ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N    ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS        ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_ADCLRCK   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AUD_BCLK      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; AUD_DACLRCK   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[0]     ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[10]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[11]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[12]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[13]    ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[14]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[15]    ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[16]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[17]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[18]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[19]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[1]     ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[20]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[21]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[22]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[23]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[24]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[25]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[26]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[27]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[28]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[29]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[2]     ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[30]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[31]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[32]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[33]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[34]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[35]    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[3]     ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[4]     ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[5]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[6]     ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[7]     ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[8]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[9]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[0]     ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[10]    ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[11]    ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[12]    ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[13]    ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[14]    ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[15]    ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[16]    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[17]    ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[18]    ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[19]    ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[1]     ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[20]    ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[21]    ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[22]    ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[23]    ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[24]    ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[25]    ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[26]    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[27]    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[28]    ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[29]    ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[2]     ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[30]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[31]    ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[32]    ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[33]    ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[34]    ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[35]    ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[3]     ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[4]     ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[5]     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[6]     ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[7]     ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[8]     ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[9]     ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PS2_CLK       ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PS2_CLK2      ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PS2_DAT       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; PS2_DAT2      ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 15 / 32 ( 47 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 50 / 80 ( 63 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; FAN_CTRL                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; IRDA_RXD                        ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; IRDA_TXD                        ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; ADC_CONVST                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; ADC_DIN                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |bf_time_pcm_de1_soc                                                                                                                    ; 22920.3 (0.3)        ; 29992.8 (0.5)                    ; 7198.0 (0.2)                                      ; 125.5 (0.0)                      ; 0.0 (0.0)            ; 31200 (1)           ; 46005 (0)                 ; 0 (0)         ; 1343936           ; 175   ; 2          ; 241  ; 0            ; |bf_time_pcm_de1_soc                                                                                                                                                                                                                                                                                                                                            ; bf_time_pcm_de1_soc                         ; work         ;
;    |ALTCLKCTRL:clk_gate_dec|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec                                                                                                                                                                                                                                                                                                                    ; ALTCLKCTRL                                  ; ALTCLKCTRL   ;
;       |ALTCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec|ALTCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                               ; ALTCLKCTRL_altclkctrl_0                     ; ALTCLKCTRL   ;
;          |ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                             ; ALTCLKCTRL_altclkctrl_0_sub                 ; ALTCLKCTRL   ;
;    |ALTCLKCTRL:clk_gate_dec16|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec16                                                                                                                                                                                                                                                                                                                  ; ALTCLKCTRL                                  ; ALTCLKCTRL   ;
;       |ALTCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec16|ALTCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                             ; ALTCLKCTRL_altclkctrl_0                     ; ALTCLKCTRL   ;
;          |ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|ALTCLKCTRL:clk_gate_dec16|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                           ; ALTCLKCTRL_altclkctrl_0_sub                 ; ALTCLKCTRL   ;
;    |bf_time_pcm:bf_time_pcm|                                                                                                            ; 22776.9 (0.0)        ; 29826.8 (0.0)                    ; 7175.3 (0.0)                                      ; 125.4 (0.0)                      ; 0.0 (0.0)            ; 30978 (0)           ; 45838 (0)                 ; 0 (0)         ; 1343936           ; 175   ; 2          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm                                                                                                                                                                                                                                                                                                                    ; bf_time_pcm                                 ; bf_time_pcm  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.3 (2.8)            ; 8.5 (5.2)                        ; 5.2 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ; altera_reset_controller                     ; bf_time_pcm  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer                   ; bf_time_pcm  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; altera_reset_synchronizer                   ; bf_time_pcm  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4.2 (2.7)            ; 8.5 (5.2)                        ; 4.3 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                         ; altera_reset_controller                     ; bf_time_pcm  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                          ; altera_reset_synchronizer                   ; bf_time_pcm  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; altera_reset_synchronizer                   ; bf_time_pcm  ;
;       |bf_time_pcm_cpu:cpu|                                                                                                             ; 1046.9 (901.8)       ; 1198.9 (1032.4)                  ; 170.1 (147.4)                                     ; 18.1 (16.8)                      ; 0.0 (0.0)            ; 1417 (1234)         ; 1659 (1381)               ; 0 (0)         ; 62912             ; 13    ; 2          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu                                                                                                                                                                                                                                                                                                ; bf_time_pcm_cpu                             ; bf_time_pcm  ;
;          |bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht                                                                                                                                                                                                                                                 ; bf_time_pcm_cpu_bht_module                  ; bf_time_pcm  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                |altsyncram_f6n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram|altsyncram_f6n1:auto_generated                                                                                                                                                                                        ; altsyncram_f6n1                             ; work         ;
;          |bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data                                                                                                                                                                                                                                         ; bf_time_pcm_cpu_dc_data_module              ; bf_time_pcm  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                |altsyncram_40j1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated                                                                                                                                                                                ; altsyncram_40j1                             ; work         ;
;          |bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag                                                                                                                                                                                                                                           ; bf_time_pcm_cpu_dc_tag_module               ; bf_time_pcm  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                  ; work         ;
;                |altsyncram_vqm1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vqm1:auto_generated                                                                                                                                                                                  ; altsyncram_vqm1                             ; work         ;
;          |bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim                                                                                                                                                                                                                                     ; bf_time_pcm_cpu_dc_victim_module            ; bf_time_pcm  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                           ; altsyncram                                  ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                            ; altsyncram_baj1                             ; work         ;
;          |bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data                                                                                                                                                                                                                                         ; bf_time_pcm_cpu_ic_data_module              ; bf_time_pcm  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                ; altsyncram_spj1                             ; work         ;
;          |bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag                                                                                                                                                                                                                                           ; bf_time_pcm_cpu_ic_tag_module               ; bf_time_pcm  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; altsyncram                                  ; work         ;
;                |altsyncram_sin1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_sin1:auto_generated                                                                                                                                                                                  ; altsyncram_sin1                             ; work         ;
;          |bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|                                                                      ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell                                                                                                                                                                                                                                        ; bf_time_pcm_cpu_mult_cell                   ; bf_time_pcm  ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                 ; altera_mult_add                             ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                             ; altera_mult_add_ujt2                        ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                     ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                 ; altera_mult_add                             ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                             ; altera_mult_add_0kt2                        ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; altera_mult_add_rtl                         ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; ama_multiplier_function                     ; work         ;
;          |bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|                                                                      ; 141.1 (30.8)         ; 162.5 (32.3)                     ; 22.7 (1.8)                                        ; 1.3 (0.4)                        ; 0.0 (0.0)            ; 167 (8)             ; 278 (80)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci                                                                                                                                                                                                                                        ; bf_time_pcm_cpu_nios2_oci                   ; bf_time_pcm  ;
;             |bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|                                   ; 45.4 (0.0)           ; 58.8 (0.0)                       ; 13.8 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper                                                                                                                                                ; bf_time_pcm_cpu_jtag_debug_module_wrapper   ; bf_time_pcm  ;
;                |bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|                                  ; 11.2 (11.1)          ; 22.6 (21.3)                      ; 11.3 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk                                                          ; bf_time_pcm_cpu_jtag_debug_module_sysclk    ; bf_time_pcm  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3     ; altera_std_synchronizer                     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4     ; altera_std_synchronizer                     ; work         ;
;                |bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|                                        ; 32.7 (32.4)          ; 34.8 (33.4)                      ; 2.7 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck                                                                ; bf_time_pcm_cpu_jtag_debug_module_tck       ; bf_time_pcm  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1           ; altera_std_synchronizer                     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2           ; altera_std_synchronizer                     ; work         ;
;                |sld_virtual_jtag_basic:bf_time_pcm_cpu_jtag_debug_module_phy|                                                           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:bf_time_pcm_cpu_jtag_debug_module_phy                                                                                   ; sld_virtual_jtag_basic                      ; work         ;
;             |bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|                                                     ; 3.7 (3.7)            ; 5.7 (5.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg                                                                                                                                                                  ; bf_time_pcm_cpu_nios2_avalon_reg            ; bf_time_pcm  ;
;             |bf_time_pcm_cpu_nios2_oci_break:the_bf_time_pcm_cpu_nios2_oci_break|                                                       ; 5.3 (5.3)            ; 12.6 (12.6)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_break:the_bf_time_pcm_cpu_nios2_oci_break                                                                                                                                                                    ; bf_time_pcm_cpu_nios2_oci_break             ; bf_time_pcm  ;
;             |bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug|                                                       ; 5.0 (4.4)            ; 5.7 (5.2)                        ; 0.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug                                                                                                                                                                    ; bf_time_pcm_cpu_nios2_oci_debug             ; bf_time_pcm  ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_debug:the_bf_time_pcm_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                     ; work         ;
;             |bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|                                                             ; 47.9 (47.9)          ; 47.5 (47.5)                      ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 78 (78)             ; 56 (56)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem                                                                                                                                                                          ; bf_time_pcm_cpu_nios2_ocimem                ; bf_time_pcm  ;
;                |bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram                                                                                                       ; bf_time_pcm_cpu_ociram_sp_ram_module        ; bf_time_pcm  ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                             ; altsyncram                                  ; work         ;
;                      |altsyncram_pue1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pue1:auto_generated                                              ; altsyncram_pue1                             ; work         ;
;          |bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a                                                                                                                                                                                                                         ; bf_time_pcm_cpu_register_bank_a_module      ; bf_time_pcm  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                |altsyncram_fkm1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fkm1:auto_generated                                                                                                                                                                ; altsyncram_fkm1                             ; work         ;
;          |bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b                                                                                                                                                                                                                         ; bf_time_pcm_cpu_register_bank_b_module      ; bf_time_pcm  ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                |altsyncram_gkm1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gkm1:auto_generated                                                                                                                                                                ; altsyncram_gkm1                             ; work         ;
;       |bf_time_pcm_jtag_uart:jtag_uart|                                                                                                 ; 66.2 (16.2)          ; 77.3 (18.2)                      ; 11.0 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (34)            ; 110 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                    ; bf_time_pcm_jtag_uart                       ; bf_time_pcm  ;
;          |alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|                                                                    ; 25.4 (25.4)          ; 33.2 (33.2)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                          ; alt_jtag_atlantic                           ; work         ;
;          |bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|                                                            ; 12.8 (0.0)           ; 13.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r                                                                                                                                                                                                                  ; bf_time_pcm_jtag_uart_scfifo_r              ; bf_time_pcm  ;
;             |scfifo:rfifo|                                                                                                              ; 12.8 (0.0)           ; 13.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                     ; scfifo                                      ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.8 (0.0)           ; 13.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                          ; scfifo_3291                                 ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.8 (0.0)           ; 13.5 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                     ; a_dpfifo_5771                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.8 (3.7)            ; 7.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; a_fefifo_7cf                                ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                        ; cntr_vg7                                    ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                             ; altsyncram_7pu1                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                               ; cntr_jgb                                    ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                     ; cntr_jgb                                    ; work         ;
;          |bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|                                                            ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w                                                                                                                                                                                                                  ; bf_time_pcm_jtag_uart_scfifo_w              ; bf_time_pcm  ;
;             |scfifo:wfifo|                                                                                                              ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                     ; scfifo                                      ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                          ; scfifo_3291                                 ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.9 (0.0)           ; 12.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                     ; a_dpfifo_5771                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.9 (2.9)            ; 6.3 (3.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; a_fefifo_7cf                                ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                        ; cntr_vg7                                    ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                             ; altsyncram_7pu1                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                               ; cntr_jgb                                    ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                     ; cntr_jgb                                    ; work         ;
;       |bf_time_pcm_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 165.6 (0.0)          ; 179.5 (0.0)                      ; 18.0 (0.0)                                        ; 4.1 (0.0)                        ; 0.0 (0.0)            ; 341 (0)             ; 178 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                    ; bf_time_pcm_mm_interconnect_0               ; bf_time_pcm  ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|                                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                       ; bf_time_pcm  ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; bf_time_pcm  ;
;          |altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo|                                                                     ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mic_if_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                       ; bf_time_pcm  ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                       ; bf_time_pcm  ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 2.5 (2.5)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                       ; bf_time_pcm  ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                       ; bf_time_pcm  ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                   ; altera_merlin_master_agent                  ; bf_time_pcm  ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_agent|                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                                                                                                                                                                                                              ; altera_merlin_slave_agent                   ; bf_time_pcm  ;
;          |altera_merlin_slave_agent:mic_if_avalon_slave_agent|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mic_if_avalon_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                   ; bf_time_pcm  ;
;          |altera_merlin_slave_agent:onchip_memory_s1_agent|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent                                                                                                                                                                                                                   ; altera_merlin_slave_agent                   ; bf_time_pcm  ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                   ; bf_time_pcm  ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                              ; 8.1 (8.1)            ; 10.0 (10.0)                      ; 2.1 (2.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator              ; bf_time_pcm  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 8.9 (8.9)            ; 9.7 (9.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                              ; altera_merlin_slave_translator              ; bf_time_pcm  ;
;          |altera_merlin_slave_translator:mic_if_avalon_slave_translator|                                                                ; 15.7 (15.7)          ; 13.8 (13.8)                      ; 0.0 (0.0)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 6 (6)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mic_if_avalon_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator              ; bf_time_pcm  ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                         ; altera_merlin_slave_translator              ; bf_time_pcm  ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 3.9 (3.9)            ; 5.0 (5.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator              ; bf_time_pcm  ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 7.3 (7.3)            ; 8.3 (8.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator              ; bf_time_pcm  ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 8.6 (8.6)            ; 9.0 (9.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                              ; altera_merlin_traffic_limiter               ; bf_time_pcm  ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 3.2 (3.2)            ; 3.8 (3.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                       ; altera_merlin_traffic_limiter               ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                  ; bf_time_pcm_mm_interconnect_0_cmd_demux     ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 6.0 (6.0)            ; 6.9 (6.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                          ; bf_time_pcm_mm_interconnect_0_cmd_demux_001 ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 16.6 (14.5)          ; 18.7 (16.2)                      ; 2.5 (2.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                      ; bf_time_pcm_mm_interconnect_0_cmd_mux       ; bf_time_pcm  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                         ; altera_merlin_arbitrator                    ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                            ; 24.2 (22.0)          ; 29.2 (26.9)                      ; 5.3 (5.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 59 (55)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                  ; bf_time_pcm_mm_interconnect_0_cmd_mux       ; bf_time_pcm  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                     ; altera_merlin_arbitrator                    ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_router:router|                                                                                  ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_router:router                                                                                                                                                                                                                        ; bf_time_pcm_mm_interconnect_0_router        ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_router_001:router_001|                                                                          ; 3.5 (3.5)            ; 4.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                ; bf_time_pcm_mm_interconnect_0_router_001    ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                  ; bf_time_pcm_mm_interconnect_0_rsp_demux     ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_rsp_demux     ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 6.8 (6.8)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                      ; bf_time_pcm_mm_interconnect_0_rsp_mux       ; bf_time_pcm  ;
;          |bf_time_pcm_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 27.7 (27.7)          ; 28.5 (28.5)                      ; 1.4 (1.4)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 81 (81)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                              ; bf_time_pcm_mm_interconnect_0_rsp_mux_001   ; bf_time_pcm  ;
;       |bf_time_pcm_onchip_memory:onchip_memory|                                                                                         ; 49.7 (0.0)           ; 69.3 (0.5)                       ; 29.2 (0.5)                                        ; 9.6 (0.0)                        ; 0.0 (0.0)            ; 71 (1)              ; 3 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                            ; bf_time_pcm_onchip_memory                   ; bf_time_pcm  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 49.7 (0.0)           ; 68.8 (0.0)                       ; 28.7 (0.0)                                        ; 9.6 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 3 (0)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ; altsyncram                                  ; work         ;
;             |altsyncram_4ij1:auto_generated|                                                                                            ; 49.7 (0.8)           ; 68.8 (1.5)                       ; 28.7 (0.7)                                        ; 9.6 (0.0)                        ; 0.0 (0.0)            ; 70 (0)              ; 3 (3)                     ; 0 (0)         ; 1280000           ; 160   ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated                                                                                                                                                                                                                   ; altsyncram_4ij1                             ; work         ;
;                |decode_ala:decode3|                                                                                                     ; 3.0 (3.0)            ; 5.0 (5.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3                                                                                                                                                                                                ; decode_ala                                  ; work         ;
;                |mux_7hb:mux2|                                                                                                           ; 45.9 (45.9)          ; 62.3 (62.3)                      ; 26.0 (26.0)                                       ; 9.6 (9.6)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                      ; mux_7hb                                     ; work         ;
;       |bf_time_pcm_timer:timer|                                                                                                         ; 64.2 (64.2)          ; 80.2 (80.2)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 106 (106)           ; 127 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer                                                                                                                                                                                                                                                                                            ; bf_time_pcm_timer                           ; bf_time_pcm  ;
;       |mic_if:mic_if|                                                                                                                   ; 21376.7 (0.0)        ; 28204.7 (0.0)                    ; 6921.6 (0.0)                                      ; 93.6 (0.0)                       ; 0.0 (0.0)            ; 28911 (0)           ; 43729 (0)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if                                                                                                                                                                                                                                                                                                      ; mic_if                                      ; bf_time_pcm  ;
;          |delay_chain:mic_delay_chain|                                                                                                  ; 10703.4 (10703.4)    ; 16309.7 (16309.7)                ; 5616.4 (5616.4)                                   ; 10.1 (10.1)                      ; 0.0 (0.0)            ; 10272 (10272)       ; 32513 (32513)             ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain                                                                                                                                                                                                                                                                          ; delay_chain                                 ; bf_time_pcm  ;
;          |mic_channel:mic_ch[0].mic_channel|                                                                                            ; 316.4 (149.9)        ; 347.8 (152.8)                    ; 32.7 (4.2)                                        ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 555 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.3 (165.3)        ; 193.7 (193.7)                    ; 28.3 (28.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[10].mic_channel|                                                                                           ; 301.5 (137.3)        ; 341.3 (149.8)                    ; 39.8 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 555 (229)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.3 (163.3)        ; 190.7 (190.7)                    ; 27.4 (27.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[11].mic_channel|                                                                                           ; 314.4 (148.4)        ; 345.2 (151.8)                    ; 31.7 (4.3)                                        ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[11].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.7 (165.7)        ; 192.7 (192.7)                    ; 27.0 (27.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[11].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[11].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[12].mic_channel|                                                                                           ; 301.8 (136.0)        ; 343.2 (153.2)                    ; 41.3 (17.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[12].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.2 (165.2)        ; 189.3 (189.3)                    ; 24.2 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[12].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[12].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[13].mic_channel|                                                                                           ; 308.7 (142.7)        ; 346.7 (154.2)                    ; 38.0 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.3 (165.3)        ; 191.7 (191.7)                    ; 26.4 (26.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[14].mic_channel|                                                                                           ; 307.5 (142.2)        ; 346.7 (156.0)                    ; 39.8 (14.5)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[14].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 164.7 (164.7)        ; 189.9 (189.9)                    ; 25.3 (25.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[14].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[14].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[15].mic_channel|                                                                                           ; 310.4 (146.0)        ; 346.8 (157.2)                    ; 38.2 (12.8)                                       ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 555 (229)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[15].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.7 (163.7)        ; 188.9 (188.9)                    ; 25.2 (25.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[15].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[15].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[16].mic_channel|                                                                                           ; 313.8 (149.3)        ; 350.1 (158.7)                    ; 36.9 (9.6)                                        ; 0.6 (0.1)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[16].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.8 (163.8)        ; 190.6 (190.6)                    ; 27.2 (27.2)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[16].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[16].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[17].mic_channel|                                                                                           ; 309.7 (143.3)        ; 349.5 (156.7)                    ; 39.8 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[17].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.7 (165.7)        ; 192.3 (192.3)                    ; 26.7 (26.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[17].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[17].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[18].mic_channel|                                                                                           ; 311.7 (147.2)        ; 350.8 (159.3)                    ; 39.8 (12.8)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[18].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.7 (163.7)        ; 190.8 (190.8)                    ; 27.2 (27.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[18].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[18].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[19].mic_channel|                                                                                           ; 303.8 (139.5)        ; 342.6 (149.7)                    ; 39.1 (10.6)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[19].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.7 (163.7)        ; 192.0 (192.0)                    ; 28.3 (28.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[19].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[19].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[1].mic_channel|                                                                                            ; 307.2 (140.6)        ; 339.2 (149.5)                    ; 32.5 (9.0)                                        ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 556 (229)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.6 (165.6)        ; 188.4 (188.4)                    ; 23.3 (23.3)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[20].mic_channel|                                                                                           ; 314.6 (148.1)        ; 352.3 (159.3)                    ; 39.2 (12.3)                                       ; 1.5 (1.1)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.8 (165.8)        ; 192.3 (192.3)                    ; 27.0 (27.0)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[21].mic_channel|                                                                                           ; 313.8 (148.6)        ; 340.7 (150.3)                    ; 28.5 (3.3)                                        ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[21].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 164.3 (164.3)        ; 189.6 (189.6)                    ; 25.3 (25.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[21].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[21].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[22].mic_channel|                                                                                           ; 311.8 (142.8)        ; 347.2 (154.2)                    ; 35.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[22].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 168.3 (168.3)        ; 192.3 (192.3)                    ; 24.0 (24.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[22].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[22].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[23].mic_channel|                                                                                           ; 312.1 (146.6)        ; 346.8 (154.8)                    ; 35.7 (9.2)                                        ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[23].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 164.8 (164.8)        ; 191.3 (191.3)                    ; 26.4 (26.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[23].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[23].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[24].mic_channel|                                                                                           ; 310.3 (146.3)        ; 346.7 (155.3)                    ; 36.3 (9.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[24].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.3 (163.3)        ; 190.6 (190.6)                    ; 27.2 (27.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[24].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[24].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[25].mic_channel|                                                                                           ; 308.5 (143.7)        ; 346.2 (155.7)                    ; 37.7 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[25].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 164.2 (164.2)        ; 189.8 (189.8)                    ; 25.7 (25.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[25].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[25].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[26].mic_channel|                                                                                           ; 310.1 (146.8)        ; 343.0 (153.3)                    ; 33.7 (7.3)                                        ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[26].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 162.7 (162.7)        ; 188.9 (188.9)                    ; 26.3 (26.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[26].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[26].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[27].mic_channel|                                                                                           ; 315.8 (148.0)        ; 346.2 (156.3)                    ; 30.3 (8.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 558 (232)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[27].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 167.0 (167.0)        ; 189.1 (189.1)                    ; 22.1 (22.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[27].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[27].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[28].mic_channel|                                                                                           ; 317.7 (153.4)        ; 349.8 (158.8)                    ; 34.2 (7.5)                                        ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.5 (163.5)        ; 190.3 (190.3)                    ; 26.8 (26.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[29].mic_channel|                                                                                           ; 309.2 (144.0)        ; 349.6 (158.6)                    ; 40.4 (14.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[29].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 164.3 (164.3)        ; 189.8 (189.8)                    ; 25.5 (25.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[29].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[29].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[2].mic_channel|                                                                                            ; 301.8 (135.7)        ; 345.9 (154.4)                    ; 44.1 (18.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 555 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 164.7 (164.7)        ; 189.8 (189.8)                    ; 25.2 (25.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[30].mic_channel|                                                                                           ; 314.7 (148.2)        ; 350.3 (159.5)                    ; 36.2 (11.3)                                       ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[30].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 165.8 (165.8)        ; 190.2 (190.2)                    ; 24.8 (24.8)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[30].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[30].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[31].mic_channel|                                                                                           ; 311.7 (148.2)        ; 348.7 (158.2)                    ; 37.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 563 (237)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[31].mic_channel                                                                                                                                                                                                                                                                   ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 162.8 (162.8)        ; 189.8 (189.8)                    ; 27.0 (27.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[31].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                   ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[31].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                             ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[3].mic_channel|                                                                                            ; 315.5 (149.6)        ; 343.3 (152.2)                    ; 28.0 (2.7)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 555 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 164.7 (164.7)        ; 189.7 (189.7)                    ; 25.0 (25.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[4].mic_channel|                                                                                            ; 310.3 (145.4)        ; 345.8 (155.5)                    ; 36.8 (11.3)                                       ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 555 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[4].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.3 (163.3)        ; 188.8 (188.8)                    ; 25.5 (25.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[4].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[4].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[5].mic_channel|                                                                                            ; 312.8 (148.3)        ; 343.7 (154.3)                    ; 30.8 (6.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 555 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[5].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.3 (163.3)        ; 187.8 (187.8)                    ; 24.5 (24.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[5].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[5].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[6].mic_channel|                                                                                            ; 313.1 (149.1)        ; 348.0 (156.0)                    ; 35.8 (7.8)                                        ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 555 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[6].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 163.3 (163.3)        ; 190.7 (190.7)                    ; 27.3 (27.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[6].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[6].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[7].mic_channel|                                                                                            ; 313.6 (146.1)        ; 344.0 (150.2)                    ; 32.0 (5.2)                                        ; 1.6 (1.1)                        ; 0.0 (0.0)            ; 555 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[7].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 166.3 (166.3)        ; 192.5 (192.5)                    ; 26.7 (26.7)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[7].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[7].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[8].mic_channel|                                                                                            ; 311.3 (142.4)        ; 349.2 (156.0)                    ; 38.0 (13.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 554 (228)           ; 322 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[8].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 168.2 (168.2)        ; 192.4 (192.4)                    ; 24.2 (24.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[8].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[8].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_channel:mic_ch[9].mic_channel|                                                                                            ; 302.0 (138.5)        ; 346.3 (152.3)                    ; 45.0 (14.5)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 554 (228)           ; 321 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[9].mic_channel                                                                                                                                                                                                                                                                    ; mic_channel                                 ; bf_time_pcm  ;
;             |mic_cic:mic_cic|                                                                                                           ; 162.8 (162.8)        ; 193.3 (193.3)                    ; 30.5 (30.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 325 (325)           ; 320 (320)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[9].mic_channel|mic_cic:mic_cic                                                                                                                                                                                                                                                    ; mic_cic                                     ; bf_time_pcm  ;
;             |mic_inp_if:mic_inp_if|                                                                                                     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[9].mic_channel|mic_inp_if:mic_inp_if                                                                                                                                                                                                                                              ; mic_inp_if                                  ; bf_time_pcm  ;
;          |mic_clk_gen:mic_clk_gen|                                                                                                      ; 17.4 (17.4)          ; 17.2 (17.2)                      ; 0.2 (0.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen                                                                                                                                                                                                                                                                              ; mic_clk_gen                                 ; bf_time_pcm  ;
;          |mic_hiu:mic_hiu|                                                                                                              ; 549.4 (549.4)        ; 648.9 (648.9)                    ; 140.3 (140.3)                                     ; 40.8 (40.8)                      ; 0.0 (0.0)            ; 553 (553)           ; 899 (899)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu                                                                                                                                                                                                                                                                                      ; mic_hiu                                     ; bf_time_pcm  ;
;          |mic_sum:mic_sum|                                                                                                              ; 169.2 (169.2)        ; 145.5 (145.5)                    ; 0.0 (0.0)                                         ; 23.7 (23.7)                      ; 0.0 (0.0)            ; 302 (302)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_sum:mic_sum                                                                                                                                                                                                                                                                                      ; mic_sum                                     ; bf_time_pcm  ;
;    |pzdyqx:nabboc|                                                                                                                      ; 62.1 (0.0)           ; 73.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                      ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 62.1 (7.1)           ; 73.0 (7.2)                       ; 11.0 (0.2)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 94 (12)             ; 75 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                 ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                ; 28.0 (11.5)          ; 34.0 (15.5)                      ; 6.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                    ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 16.5 (16.5)          ; 18.5 (18.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                 ; JEQQ5299                                    ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 11.2 (11.2)          ; 14.7 (14.7)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                               ; JEQQ5299                                    ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                               ; JKWY9152                                    ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                               ; PUDL0439                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 81.0 (0.5)           ; 92.5 (0.5)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (1)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 80.5 (0.0)           ; 92.0 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 80.5 (0.0)           ; 92.0 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 80.5 (3.0)           ; 92.0 (3.5)                       ; 11.5 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (1)             ; 92 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 77.5 (0.0)           ; 88.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 77.5 (54.8)          ; 88.5 (61.1)                      ; 11.0 (6.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (87)            ; 85 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.0 (12.0)          ; 13.1 (13.1)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.7 (10.7)          ; 14.3 (14.3)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |bf_time_pcm_de1_soc|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                              ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; LEDR[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_CLK27      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_HS         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_VS         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N   ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; IRDA_TXD      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK3_50     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DIN       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT      ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50     ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[4]     ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]     ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]     ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]    ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]    ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT       ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; TD_CLK27                                                                                                                                                     ;                   ;         ;
; TD_DATA[0]                                                                                                                                                   ;                   ;         ;
; TD_DATA[1]                                                                                                                                                   ;                   ;         ;
; TD_DATA[2]                                                                                                                                                   ;                   ;         ;
; TD_DATA[3]                                                                                                                                                   ;                   ;         ;
; TD_DATA[4]                                                                                                                                                   ;                   ;         ;
; TD_DATA[5]                                                                                                                                                   ;                   ;         ;
; TD_DATA[6]                                                                                                                                                   ;                   ;         ;
; TD_DATA[7]                                                                                                                                                   ;                   ;         ;
; TD_HS                                                                                                                                                        ;                   ;         ;
; TD_VS                                                                                                                                                        ;                   ;         ;
; IRDA_RXD                                                                                                                                                     ;                   ;         ;
; KEY[1]                                                                                                                                                       ;                   ;         ;
; KEY[2]                                                                                                                                                       ;                   ;         ;
; KEY[3]                                                                                                                                                       ;                   ;         ;
; SW[0]                                                                                                                                                        ;                   ;         ;
; SW[1]                                                                                                                                                        ;                   ;         ;
; SW[2]                                                                                                                                                        ;                   ;         ;
; SW[3]                                                                                                                                                        ;                   ;         ;
; SW[4]                                                                                                                                                        ;                   ;         ;
; SW[5]                                                                                                                                                        ;                   ;         ;
; SW[6]                                                                                                                                                        ;                   ;         ;
; SW[7]                                                                                                                                                        ;                   ;         ;
; SW[8]                                                                                                                                                        ;                   ;         ;
; SW[9]                                                                                                                                                        ;                   ;         ;
; CLOCK3_50                                                                                                                                                    ;                   ;         ;
; CLOCK4_50                                                                                                                                                    ;                   ;         ;
; ADC_DOUT                                                                                                                                                     ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                   ;                   ;         ;
; CLOCK2_50                                                                                                                                                    ;                   ;         ;
; GPIO_0[4]                                                                                                                                                    ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|mic_inp_if:mic_inp_if|data_out~0                                              ; 1                 ; 0       ;
; GPIO_0[6]                                                                                                                                                    ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|mic_inp_if:mic_inp_if|data_out~0                                              ; 1                 ; 0       ;
; GPIO_0[8]                                                                                                                                                    ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel|mic_inp_if:mic_inp_if|data_out~0                                              ; 1                 ; 0       ;
; GPIO_0[10]                                                                                                                                                   ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|mic_inp_if:mic_inp_if|data_out~0                                              ; 0                 ; 0       ;
; GPIO_0[12]                                                                                                                                                   ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[4].mic_channel|mic_inp_if:mic_inp_if|data_out~0                                              ; 1                 ; 0       ;
; GPIO_0[14]                                                                                                                                                   ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[5].mic_channel|mic_inp_if:mic_inp_if|data_out~0                                              ; 0                 ; 0       ;
; GPIO_0[16]                                                                                                                                                   ;                   ;         ;
; GPIO_0[20]                                                                                                                                                   ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[6].mic_channel|mic_inp_if:mic_inp_if|data_out~0                                              ; 0                 ; 0       ;
; GPIO_0[22]                                                                                                                                                   ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[7].mic_channel|mic_inp_if:mic_inp_if|data_out~0                                              ; 0                 ; 0       ;
; GPIO_0[0]                                                                                                                                                    ;                   ;         ;
; GPIO_0[1]                                                                                                                                                    ;                   ;         ;
; GPIO_0[2]                                                                                                                                                    ;                   ;         ;
; GPIO_0[3]                                                                                                                                                    ;                   ;         ;
; GPIO_0[5]                                                                                                                                                    ;                   ;         ;
; GPIO_0[7]                                                                                                                                                    ;                   ;         ;
; GPIO_0[9]                                                                                                                                                    ;                   ;         ;
; GPIO_0[11]                                                                                                                                                   ;                   ;         ;
; GPIO_0[13]                                                                                                                                                   ;                   ;         ;
; GPIO_0[15]                                                                                                                                                   ;                   ;         ;
; GPIO_0[17]                                                                                                                                                   ;                   ;         ;
; GPIO_0[18]                                                                                                                                                   ;                   ;         ;
; GPIO_0[19]                                                                                                                                                   ;                   ;         ;
; GPIO_0[21]                                                                                                                                                   ;                   ;         ;
; GPIO_0[23]                                                                                                                                                   ;                   ;         ;
; GPIO_0[24]                                                                                                                                                   ;                   ;         ;
; GPIO_0[25]                                                                                                                                                   ;                   ;         ;
; GPIO_0[26]                                                                                                                                                   ;                   ;         ;
; GPIO_0[27]                                                                                                                                                   ;                   ;         ;
; GPIO_0[28]                                                                                                                                                   ;                   ;         ;
; GPIO_0[29]                                                                                                                                                   ;                   ;         ;
; GPIO_0[30]                                                                                                                                                   ;                   ;         ;
; GPIO_0[31]                                                                                                                                                   ;                   ;         ;
; GPIO_0[32]                                                                                                                                                   ;                   ;         ;
; GPIO_0[33]                                                                                                                                                   ;                   ;         ;
; GPIO_0[34]                                                                                                                                                   ;                   ;         ;
; GPIO_0[35]                                                                                                                                                   ;                   ;         ;
; GPIO_1[0]                                                                                                                                                    ;                   ;         ;
; GPIO_1[1]                                                                                                                                                    ;                   ;         ;
; GPIO_1[2]                                                                                                                                                    ;                   ;         ;
; GPIO_1[3]                                                                                                                                                    ;                   ;         ;
; GPIO_1[4]                                                                                                                                                    ;                   ;         ;
; GPIO_1[5]                                                                                                                                                    ;                   ;         ;
; GPIO_1[6]                                                                                                                                                    ;                   ;         ;
; GPIO_1[7]                                                                                                                                                    ;                   ;         ;
; GPIO_1[8]                                                                                                                                                    ;                   ;         ;
; GPIO_1[9]                                                                                                                                                    ;                   ;         ;
; GPIO_1[10]                                                                                                                                                   ;                   ;         ;
; GPIO_1[11]                                                                                                                                                   ;                   ;         ;
; GPIO_1[12]                                                                                                                                                   ;                   ;         ;
; GPIO_1[13]                                                                                                                                                   ;                   ;         ;
; GPIO_1[14]                                                                                                                                                   ;                   ;         ;
; GPIO_1[15]                                                                                                                                                   ;                   ;         ;
; GPIO_1[16]                                                                                                                                                   ;                   ;         ;
; PS2_CLK                                                                                                                                                      ;                   ;         ;
; PS2_CLK2                                                                                                                                                     ;                   ;         ;
; PS2_DAT                                                                                                                                                      ;                   ;         ;
; PS2_DAT2                                                                                                                                                     ;                   ;         ;
; GPIO_1[17]                                                                                                                                                   ;                   ;         ;
; GPIO_1[18]                                                                                                                                                   ;                   ;         ;
; GPIO_1[19]                                                                                                                                                   ;                   ;         ;
; GPIO_1[20]                                                                                                                                                   ;                   ;         ;
; GPIO_1[21]                                                                                                                                                   ;                   ;         ;
; GPIO_1[22]                                                                                                                                                   ;                   ;         ;
; GPIO_1[23]                                                                                                                                                   ;                   ;         ;
; GPIO_1[24]                                                                                                                                                   ;                   ;         ;
; GPIO_1[25]                                                                                                                                                   ;                   ;         ;
; GPIO_1[26]                                                                                                                                                   ;                   ;         ;
; GPIO_1[27]                                                                                                                                                   ;                   ;         ;
; GPIO_1[28]                                                                                                                                                   ;                   ;         ;
; GPIO_1[29]                                                                                                                                                   ;                   ;         ;
; GPIO_1[30]                                                                                                                                                   ;                   ;         ;
; GPIO_1[31]                                                                                                                                                   ;                   ;         ;
; GPIO_1[32]                                                                                                                                                   ;                   ;         ;
; GPIO_1[33]                                                                                                                                                   ;                   ;         ;
; GPIO_1[34]                                                                                                                                                   ;                   ;         ;
; GPIO_1[35]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                   ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                  ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                  ;                   ;         ;
; AUD_BCLK                                                                                                                                                     ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                  ;                   ;         ;
; CLOCK_50                                                                                                                                                     ;                   ;         ;
; KEY[0]                                                                                                                                                       ;                   ;         ;
;      - bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 0                 ; 0       ;
;      - bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location             ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14             ; 37633   ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec16 ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14             ; 3122    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                                                                                 ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14             ; 5174    ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.TOGGLE_2    ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                     ; PIN_AA14             ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 208     ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3        ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                             ; FF_X35_Y18_N26       ; 163     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                              ; FF_X35_Y18_N49       ; 44044   ; Async. clear                                       ; yes    ; Global Clock         ; GCLK5            ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                              ; LABCELL_X2_Y9_N24    ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                  ; FF_X4_Y13_N50        ; 63      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y12_N30  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_data_cnt[3]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y12_N0   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_rd_data_cnt[3]~1                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y12_N36  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wb_rd_en                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y12_N3   ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y12_N0   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                                                                                 ; FF_X12_Y12_N2        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                     ; FF_X16_Y12_N44       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                            ; FF_X6_Y9_N37         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ienable_reg_irq0~0                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y9_N57    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                    ; FF_X19_Y10_N20       ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_stall                                                                                                                                                                                                                                                                                                    ; FF_X17_Y2_N44        ; 71      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_mul_stall_d3                                                                                                                                                                                                                                                                                                 ; FF_X6_Y9_N59         ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y12_N42  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y13_N45  ; 765     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_status_reg_pie~0                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y12_N12  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                            ; FF_X12_Y8_N53        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|Add7~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y2_N54   ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y9_N51   ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                         ; FF_X12_Y10_N59       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y11_N15  ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                ; MLABCELL_X8_Y7_N45   ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y10_N54  ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                        ; FF_X16_Y10_N59       ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                                        ; FF_X16_Y10_N38       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[14]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y6_N9    ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|E_src2[16]~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y7_N15   ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|Equal0~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y12_N9   ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|Equal299~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y10_N39  ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_iw~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y10_N24  ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|F_stall                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y9_N36   ; 150     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y7_N6    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y7_N45   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_ctrl_mem                                                                                                                                                                                                                                                                                                     ; FF_X15_Y12_N38       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                              ; FF_X18_Y10_N23       ; 35      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                   ; FF_X12_Y9_N53        ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|M_pipe_flush_waddr[7]~1                                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y7_N24   ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                             ; FF_X15_Y13_N26       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|jxuir                                                                    ; FF_X2_Y7_N4          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|take_action_ocimem_a                                                     ; LABCELL_X1_Y10_N42   ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                   ; LABCELL_X2_Y7_N54    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|take_action_ocimem_b                                                     ; LABCELL_X1_Y10_N57   ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_sysclk:the_bf_time_pcm_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                        ; FF_X2_Y7_N44         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[32]~21                                                                      ; LABCELL_X1_Y10_N21   ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[37]~15                                                                      ; LABCELL_X2_Y7_N48    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[6]~10                                                                       ; LABCELL_X2_Y7_N18    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[6]~9                                                                        ; LABCELL_X2_Y7_N24    ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr~19                                                                          ; LABCELL_X1_Y10_N48   ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                  ; MLABCELL_X6_Y13_N57  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_avalon_reg:the_bf_time_pcm_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                             ; MLABCELL_X6_Y13_N45  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_break:the_bf_time_pcm_cpu_nios2_oci_break|break_readreg[8]~0                                                                                                                                                                 ; LABCELL_X2_Y7_N39    ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_oci_break:the_bf_time_pcm_cpu_nios2_oci_break|break_readreg[8]~1                                                                                                                                                                 ; MLABCELL_X3_Y5_N45   ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[18]~2                                                                                                                                                                            ; MLABCELL_X3_Y10_N54  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[20]~0                                                                                                                                                                            ; MLABCELL_X8_Y13_N33  ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                            ; MLABCELL_X3_Y10_N51  ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                         ; LABCELL_X4_Y13_N51   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                           ; MLABCELL_X6_Y13_N48  ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_address_offset_field[0]~3                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y12_N36  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|d_writedata[15]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y12_N42  ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y11_N36  ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y11_N24  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y15_N24 ; 1389    ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                             ; FF_X12_Y13_N5        ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_ap_cnt[0]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y11_N3   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y11_N39  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y11_N54  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y11_N45  ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y11_N0   ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                               ; LABCELL_X1_Y7_N21    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                ; LABCELL_X1_Y5_N57    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                  ; LABCELL_X10_Y14_N39  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                   ; LABCELL_X1_Y9_N51    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|alt_jtag_atlantic:bf_time_pcm_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                  ; LABCELL_X1_Y9_N42    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                         ; LABCELL_X11_Y16_N18  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                         ; LABCELL_X10_Y14_N27  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y16_N57  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                            ; FF_X18_Y14_N8        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y14_N54  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y14_N12  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                             ; FF_X11_Y16_N29       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y16_N21  ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo|always0~0                                                                                                                                                                                                               ; LABCELL_X17_Y14_N42  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                    ; MLABCELL_X15_Y16_N39 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~1                                                                                                                                                                                                               ; MLABCELL_X21_Y14_N30 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                        ; LABCELL_X22_Y13_N45  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                               ; LABCELL_X35_Y15_N12  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                   ; LABCELL_X35_Y15_N42  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                   ; MLABCELL_X15_Y14_N21 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_mm_interconnect_0:mm_interconnect_0|bf_time_pcm_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                       ; MLABCELL_X15_Y14_N6  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1332w[3]                                                                                                                                                                                                ; LABCELL_X35_Y16_N54  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1349w[3]                                                                                                                                                                                                ; LABCELL_X35_Y16_N21  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1359w[3]                                                                                                                                                                                                ; LABCELL_X35_Y16_N42  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1369w[3]                                                                                                                                                                                                ; LABCELL_X35_Y16_N24  ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|decode_ala:decode3|w_anode1379w[3]                                                                                                                                                                                                ; LABCELL_X35_Y16_N0   ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|always0~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y18_N24  ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|always0~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y18_N39  ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|control_wr_strobe                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y18_N51  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y17_N33  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y17_N27  ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y17_N21  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][20][8]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y6_N33  ; 1011    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][20][8]~0                                                                                                                                                                                                                                                                    ; LABCELL_X66_Y7_N9    ; 1013    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][20][5]~0                                                                                                                                                                                                                                                                    ; LABCELL_X61_Y23_N15  ; 1028    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][20][6]~0                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y43_N51  ; 1021    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][20][5]~0                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y61_N42  ; 1025    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][20][8]~0                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y31_N54 ; 1018    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][20][6]~0                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y16_N54  ; 1019    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][20][7]~0                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y16_N21 ; 1020    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][20][6]~0                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y8_N12   ; 1019    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][39][5]~0                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y29_N48  ; 1020    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][8][4]~0                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y52_N36  ; 1038    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][9]~0                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y13_N9   ; 1014    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][20][6]~0                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y41_N9   ; 1015    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][20][6]~0                                                                                                                                                                                                                                                                    ; LABCELL_X67_Y32_N54  ; 1013    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][21][1]~0                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y55_N15  ; 1015    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][20][7]~0                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y40_N57 ; 1008    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][20][6]~0                                                                                                                                                                                                                                                                    ; LABCELL_X16_Y35_N15  ; 1004    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][20][7]~0                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y47_N48  ; 1006    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][20][5]~0                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y36_N42  ; 1012    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][20][8]~0                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y40_N27  ; 1015    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][20][5]~0                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y53_N39 ; 1014    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][18][15]~0                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y60_N21  ; 1021    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][7]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X65_Y11_N18 ; 1023    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][17][4]~0                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y22_N12  ; 1007    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][23][11]~0                                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y40_N36 ; 1021    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][20][7]~0                                                                                                                                                                                                                                                                     ; LABCELL_X50_Y8_N9    ; 1028    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][20][7]~0                                                                                                                                                                                                                                                                     ; LABCELL_X67_Y8_N36   ; 1013    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][20][5]~0                                                                                                                                                                                                                                                                     ; LABCELL_X83_Y28_N15  ; 1004    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][20][8]~0                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y21_N39  ; 1018    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][20][5]~0                                                                                                                                                                                                                                                                     ; LABCELL_X57_Y22_N3   ; 1002    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][20][8]~0                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y50_N36  ; 1025    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][20][5]~0                                                                                                                                                                                                                                                                     ; MLABCELL_X72_Y21_N33 ; 1003    ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[0].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y2_N42   ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y5_N39   ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[11].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X70_Y26_N24  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[12].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; MLABCELL_X39_Y44_N12 ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y65_N9   ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[14].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y24_N42  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[15].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y6_N48   ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[16].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y14_N51 ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[17].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y7_N9    ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[18].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y29_N39  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[19].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y58_N36 ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[1].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y12_N48  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y39_N33  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[21].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X68_Y30_N27  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[22].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y52_N12  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[23].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y57_N51 ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[24].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y35_N33  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[25].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y73_N39  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[26].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y38_N48  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[27].mic_channel|Mux0~4                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y49_N48  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y53_N51 ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[29].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y67_N39  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[2].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X60_Y14_N51  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[30].mic_channel|Mux0~0                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y18_N15  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[31].mic_channel|Mux0~2                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y65_N3   ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[3].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y7_N12   ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[4].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X70_Y10_N24  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[5].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X63_Y17_N27  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[6].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X77_Y23_N12  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[7].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X61_Y23_N36  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[8].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y66_N39  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[9].mic_channel|Mux0~0                                                                                                                                                                                                                                                                             ; LABCELL_X83_Y20_N54  ; 77      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|WideOr0~0                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y27_N24  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|always3~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y17_N39 ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|cnt_osr_ff[7]~0                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y27_N21  ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec16                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y29_N36 ; 131     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.SOFT_RESET                                                                                                                                                                                                                                                                          ; FF_X68_Y5_N11        ; 33158   ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.TOGGLE_2                                                                                                                                                                                                                                                                            ; FF_X43_Y21_N38       ; 517     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always3~0                                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y21_N27  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always4~0                                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y17_N30  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always5~0                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y18_N33  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always7~0                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y18_N6   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|always9~0                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y18_N9   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[0]                                                                                                                                                                                                                                                                                          ; FF_X83_Y1_N41        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[10]                                                                                                                                                                                                                                                                                         ; FF_X66_Y5_N41        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[11]                                                                                                                                                                                                                                                                                         ; FF_X84_Y26_N26       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[12]                                                                                                                                                                                                                                                                                         ; FF_X45_Y48_N56       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[13]                                                                                                                                                                                                                                                                                         ; FF_X25_Y65_N56       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[14]                                                                                                                                                                                                                                                                                         ; FF_X50_Y25_N41       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[15]                                                                                                                                                                                                                                                                                         ; FF_X11_Y4_N38        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[16]                                                                                                                                                                                                                                                                                         ; FF_X35_Y8_N59        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[17]                                                                                                                                                                                                                                                                                         ; FF_X40_Y3_N53        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[18]                                                                                                                                                                                                                                                                                         ; FF_X9_Y32_N38        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[19]                                                                                                                                                                                                                                                                                         ; FF_X40_Y59_N47       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[1]                                                                                                                                                                                                                                                                                          ; FF_X48_Y11_N41       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[20]                                                                                                                                                                                                                                                                                         ; FF_X24_Y43_N50       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[21]                                                                                                                                                                                                                                                                                         ; FF_X78_Y33_N41       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[22]                                                                                                                                                                                                                                                                                         ; FF_X46_Y59_N50       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[23]                                                                                                                                                                                                                                                                                         ; FF_X34_Y68_N41       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[24]                                                                                                                                                                                                                                                                                         ; FF_X1_Y36_N47        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[25]                                                                                                                                                                                                                                                                                         ; FF_X16_Y75_N41       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[26]                                                                                                                                                                                                                                                                                         ; FF_X27_Y41_N41       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[27]                                                                                                                                                                                                                                                                                         ; FF_X19_Y48_N56       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[28]                                                                                                                                                                                                                                                                                         ; FF_X22_Y58_N47       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[29]                                                                                                                                                                                                                                                                                         ; FF_X13_Y75_N38       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[2]                                                                                                                                                                                                                                                                                          ; FF_X64_Y7_N41        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[30]                                                                                                                                                                                                                                                                                         ; FF_X22_Y19_N41       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[31]                                                                                                                                                                                                                                                                                         ; FF_X33_Y73_N59       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[31]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y33_N36  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[3]                                                                                                                                                                                                                                                                                          ; FF_X52_Y4_N41        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[4]                                                                                                                                                                                                                                                                                          ; FF_X80_Y7_N59        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[5]                                                                                                                                                                                                                                                                                          ; FF_X71_Y16_N8        ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[6]                                                                                                                                                                                                                                                                                          ; FF_X83_Y22_N35       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[7]                                                                                                                                                                                                                                                                                          ; FF_X56_Y15_N50       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[8]                                                                                                                                                                                                                                                                                          ; FF_X48_Y70_N53       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|ch_en_ff[9]                                                                                                                                                                                                                                                                                          ; FF_X78_Y15_N59       ; 350     ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[0][5]~15                                                                                                                                                                                                                                                                                ; LABCELL_X66_Y14_N24  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[10][5]~2                                                                                                                                                                                                                                                                                ; LABCELL_X71_Y14_N30  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[11][5]~6                                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y19_N9  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[12][5]~23                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y37_N21  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[13][5]~22                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y54_N33  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[14][5]~21                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y33_N15  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[15][5]~20                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y14_N42  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[16][5]~19                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y21_N27  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[17][5]~18                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y16_N6   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[18][5]~0                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y24_N45 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[19][5]~28                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y33_N30  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[1][5]~14                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y16_N24  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[20][5]~16                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y42_N48  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[21][5]~27                                                                                                                                                                                                                                                                               ; MLABCELL_X72_Y30_N0  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[22][5]~24                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y55_N45  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[23][5]~31                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y43_N30  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[24][5]~17                                                                                                                                                                                                                                                                               ; LABCELL_X24_Y34_N33  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[25][5]~30                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y52_N12  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[26][5]~1                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y32_N45  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[27][5]~29                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N42  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[28][5]~25                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y55_N15  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[29][5]~26                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y55_N21  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[2][5]~3                                                                                                                                                                                                                                                                                 ; LABCELL_X71_Y14_N36  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[30][5]~5                                                                                                                                                                                                                                                                                ; LABCELL_X30_Y27_N12  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[31][5]~4                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y38_N48  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[3][5]~13                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y27_N57  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[4][5]~11                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y27_N54  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[5][5]~9                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y28_N18  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[6][5]~8                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y28_N0   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[7][5]~12                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y27_N0   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[8][5]~10                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y27_N6   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|delay_reg_ff[9][5]~7                                                                                                                                                                                                                                                                                 ; LABCELL_X64_Y24_N21  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|fftpts_out_ff[10]~1                                                                                                                                                                                                                                                                                  ; LABCELL_X30_Y18_N15  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|fftpts_out_ff[7]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y17_N21  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|mic_enable_ff~0                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y18_N3   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                                      ; FF_X6_Y3_N19         ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                     ; FF_X6_Y3_N50         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                     ; FF_X4_Y4_N38         ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                        ; FF_X10_Y3_N17        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                        ; FF_X9_Y3_N44         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                        ; FF_X9_Y3_N38         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                        ; FF_X8_Y3_N8          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                        ; FF_X8_Y3_N2          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                        ; FF_X4_Y4_N56         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                        ; FF_X4_Y7_N50         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                        ; FF_X4_Y7_N56         ; 21      ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                        ; LABCELL_X4_Y4_N12    ; 18      ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|\SQHZ7915:14:AMGP4450_1                                                                                                                                                                                                                           ; LABCELL_X10_Y3_N15   ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y3_N12   ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X1_Y3_N18    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y3_N21    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y3_N27   ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y3_N18   ; 5       ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y3_N21   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y3_N15   ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X1_Y2_N23         ; 63      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5                      ; MLABCELL_X3_Y2_N3    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; MLABCELL_X6_Y2_N54   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1           ; LABCELL_X2_Y2_N27    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                           ; LABCELL_X1_Y4_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                          ; LABCELL_X1_Y4_N9     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; MLABCELL_X3_Y4_N51   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1              ; MLABCELL_X3_Y2_N48   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X7_Y2_N36    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~3                    ; MLABCELL_X3_Y4_N24   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~6                    ; MLABCELL_X3_Y4_N54   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2      ; MLABCELL_X3_Y2_N30   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~1 ; MLABCELL_X3_Y2_N33   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y2_N50         ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X6_Y2_N53         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y2_N56         ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X2_Y2_N53         ; 65      ; Sync. clear                                        ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; MLABCELL_X6_Y2_N30   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X7_Y2_N14         ; 50      ; Async. clear                                       ; no     ; --                   ; --               ; --                                                                                 ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y2_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+------------------------------------------------------------------------------------+
; Name                                                                                                                                             ; Location       ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+------------------------------------------------------------------------------------+
; ALTCLKCTRL:clk_gate_dec16|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk ; CLKCTRL_G4     ; 37633   ; Global Clock         ; GCLK4            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|ipg_enable_clk_dec16 ;
; ALTCLKCTRL:clk_gate_dec|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|wire_sd1_outclk   ; CLKCTRL_G7     ; 5174    ; Global Clock         ; GCLK7            ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.TOGGLE_2    ;
; CLOCK_50                                                                                                                                         ; PIN_AF14       ; 3122    ; Global Clock         ; GCLK6            ; --                                                                                 ;
; bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|r_sync_rst                                                                    ; FF_X35_Y18_N49 ; 44044   ; Global Clock         ; GCLK5            ; --                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+----------------------+------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                    ;
+------------------------------------------------------------------------------------------+---------+
; Name                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------+---------+
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.SOFT_RESET        ; 33158   ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[1]                   ; 1799    ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0            ; 1390    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[15].mic_channel|ShiftRight0~0   ; 1120    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[0]                   ; 1090    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[3]                   ; 1063    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[19][8][4]~0   ; 1038    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[11][20][5]~0  ; 1028    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[3][20][7]~0   ; 1028    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[13][20][5]~0  ; 1025    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[8][20][8]~0   ; 1025    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[2][19][7]~0   ; 1023    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[12][20][6]~0  ; 1021    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[31][23][11]~0 ; 1021    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[29][18][15]~0 ; 1021    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[18][39][5]~0  ; 1020    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[16][20][7]~0  ; 1020    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[17][20][6]~0  ; 1019    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[15][20][6]~0  ; 1019    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[14][20][8]~0  ; 1018    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[6][20][8]~0   ; 1018    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[22][21][1]~0  ; 1015    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[20][20][6]~0  ; 1015    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[27][20][8]~0  ; 1015    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[1][20][9]~0   ; 1014    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[28][20][5]~0  ; 1014    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[21][20][6]~0  ; 1013    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[10][20][8]~0  ; 1013    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[4][20][7]~0   ; 1013    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[26][20][5]~0  ; 1012    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[0][20][8]~0   ; 1011    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[23][20][7]~0  ; 1008    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[30][17][4]~0  ; 1007    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[25][20][7]~0  ; 1006    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[5][20][5]~0   ; 1004    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[24][20][6]~0  ; 1004    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[9][20][5]~0   ; 1003    ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|delay_chain:mic_delay_chain|data_tap[7][20][5]~0   ; 1002    ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|A_stall                                      ; 765     ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|shiftr_num_ff[2]~DUPLICATE         ; 765     ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[31].mic_channel|ShiftRight0~0   ; 643     ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_clk_gen:mic_clk_gen|state_ff.TOGGLE_2          ; 516     ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_hiu:mic_hiu|sat_ff~DUPLICATE                   ; 506     ;
+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_bht_module:bf_time_pcm_cpu_bht|altsyncram:the_altsyncram|altsyncram_f6n1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; bf_time_pcm_cpu_bht_ram.mif                 ; M10K_X14_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_data_module:bf_time_pcm_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_40j1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                                        ; M10K_X5_Y10_N0, M10K_X5_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_tag_module:bf_time_pcm_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_vqm1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 11           ; 64           ; 11           ; yes                    ; no                      ; yes                    ; no                      ; 704     ; 64                          ; 11                          ; 64                          ; 11                          ; 704                 ; 1           ; 0          ; bf_time_pcm_cpu_dc_tag_ram.mif              ; M10K_X5_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_dc_victim_module:bf_time_pcm_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                                        ; M10K_X5_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_data_module:bf_time_pcm_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                        ; M10K_X14_Y12_N0, M10K_X14_Y14_N0, M10K_X14_Y13_N0, M10K_X14_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_ic_tag_module:bf_time_pcm_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_sin1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 16           ; 128          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 2048    ; 128                         ; 16                          ; 128                         ; 16                          ; 2048                ; 1           ; 0          ; bf_time_pcm_cpu_ic_tag_ram.mif              ; M10K_X14_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_nios2_ocimem:the_bf_time_pcm_cpu_nios2_ocimem|bf_time_pcm_cpu_ociram_sp_ram_module:bf_time_pcm_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_pue1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; bf_time_pcm_cpu_ociram_default_contents.mif ; M10K_X5_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_a_module:bf_time_pcm_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fkm1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; bf_time_pcm_cpu_rf_ram_a.mif                ; M10K_X5_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_register_bank_b_module:bf_time_pcm_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gkm1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; bf_time_pcm_cpu_rf_ram_b.mif                ; M10K_X5_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_r:the_bf_time_pcm_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                        ; M10K_X5_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_jtag_uart:jtag_uart|bf_time_pcm_jtag_uart_scfifo_w:the_bf_time_pcm_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                        ; M10K_X5_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_4ij1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 40000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1280000 ; 40000                       ; 32                          ; --                          ; --                          ; 1280000             ; 160         ; 0          ; bf_time_pcm_onchip_memory.hex               ; M10K_X49_Y18_N0, M10K_X58_Y19_N0, M10K_X38_Y21_N0, M10K_X58_Y20_N0, M10K_X58_Y18_N0, M10K_X38_Y26_N0, M10K_X49_Y26_N0, M10K_X38_Y25_N0, M10K_X41_Y26_N0, M10K_X26_Y26_N0, M10K_X49_Y7_N0, M10K_X26_Y7_N0, M10K_X41_Y7_N0, M10K_X58_Y12_N0, M10K_X41_Y13_N0, M10K_X41_Y15_N0, M10K_X14_Y7_N0, M10K_X14_Y5_N0, M10K_X41_Y9_N0, M10K_X5_Y4_N0, M10K_X41_Y29_N0, M10K_X41_Y25_N0, M10K_X49_Y23_N0, M10K_X38_Y24_N0, M10K_X49_Y29_N0, M10K_X26_Y15_N0, M10K_X26_Y19_N0, M10K_X14_Y19_N0, M10K_X14_Y21_N0, M10K_X26_Y14_N0, M10K_X38_Y17_N0, M10K_X38_Y18_N0, M10K_X26_Y18_N0, M10K_X26_Y20_N0, M10K_X38_Y20_N0, M10K_X26_Y27_N0, M10K_X26_Y28_N0, M10K_X26_Y23_N0, M10K_X26_Y25_N0, M10K_X26_Y24_N0, M10K_X38_Y9_N0, M10K_X38_Y11_N0, M10K_X38_Y13_N0, M10K_X26_Y9_N0, M10K_X26_Y10_N0, M10K_X5_Y9_N0, M10K_X26_Y8_N0, M10K_X26_Y12_N0, M10K_X14_Y15_N0, M10K_X14_Y8_N0, M10K_X58_Y21_N0, M10K_X49_Y21_N0, M10K_X58_Y22_N0, M10K_X49_Y27_N0, M10K_X58_Y28_N0, M10K_X41_Y16_N0, M10K_X41_Y14_N0, M10K_X41_Y17_N0, M10K_X38_Y15_N0, M10K_X38_Y14_N0, M10K_X49_Y25_N0, M10K_X58_Y27_N0, M10K_X58_Y23_N0, M10K_X58_Y24_N0, M10K_X41_Y23_N0, M10K_X49_Y15_N0, M10K_X58_Y13_N0, M10K_X49_Y17_N0, M10K_X49_Y14_N0, M10K_X58_Y15_N0, M10K_X41_Y18_N0, M10K_X41_Y21_N0, M10K_X49_Y19_N0, M10K_X41_Y19_N0, M10K_X41_Y22_N0, M10K_X41_Y6_N0, M10K_X41_Y5_N0, M10K_X14_Y3_N0, M10K_X58_Y3_N0, M10K_X58_Y14_N0, M10K_X58_Y26_N0, M10K_X14_Y26_N0, M10K_X49_Y20_N0, M10K_X26_Y21_N0, M10K_X26_Y22_N0, M10K_X49_Y12_N0, M10K_X41_Y8_N0, M10K_X49_Y8_N0, M10K_X49_Y10_N0, M10K_X49_Y9_N0, M10K_X41_Y12_N0, M10K_X38_Y10_N0, M10K_X38_Y12_N0, M10K_X41_Y10_N0, M10K_X41_Y11_N0, M10K_X26_Y29_N0, M10K_X38_Y31_N0, M10K_X41_Y30_N0, M10K_X26_Y30_N0, M10K_X26_Y31_N0, M10K_X38_Y5_N0, M10K_X38_Y7_N0, M10K_X26_Y4_N0, M10K_X14_Y4_N0, M10K_X49_Y16_N0, M10K_X14_Y29_N0, M10K_X38_Y28_N0, M10K_X38_Y29_N0, M10K_X14_Y27_N0, M10K_X14_Y28_N0, M10K_X38_Y22_N0, M10K_X49_Y31_N0, M10K_X41_Y24_N0, M10K_X38_Y30_N0, M10K_X41_Y31_N0, M10K_X38_Y19_N0, M10K_X41_Y20_N0, M10K_X38_Y23_N0, M10K_X38_Y27_N0, M10K_X41_Y27_N0, M10K_X14_Y16_N0, M10K_X58_Y17_N0, M10K_X14_Y18_N0, M10K_X58_Y16_N0, M10K_X26_Y16_N0, M10K_X49_Y11_N0, M10K_X49_Y4_N0, M10K_X49_Y5_N0, M10K_X41_Y4_N0, M10K_X38_Y4_N0, M10K_X26_Y17_N0, M10K_X14_Y25_N0, M10K_X38_Y16_N0, M10K_X26_Y6_N0, M10K_X38_Y6_N0, M10K_X49_Y24_N0, M10K_X49_Y22_N0, M10K_X49_Y30_N0, M10K_X49_Y28_N0, M10K_X41_Y28_N0, M10K_X38_Y8_N0, M10K_X49_Y1_N0, M10K_X38_Y3_N0, M10K_X41_Y3_N0, M10K_X49_Y6_N0, M10K_X14_Y6_N0, M10K_X49_Y2_N0, M10K_X49_Y3_N0, M10K_X38_Y1_N0, M10K_X26_Y11_N0, M10K_X14_Y24_N0, M10K_X14_Y23_N0, M10K_X14_Y20_N0, M10K_X14_Y22_N0, M10K_X14_Y17_N0, M10K_X26_Y5_N0, M10K_X58_Y4_N0, M10K_X26_Y13_N0, M10K_X26_Y3_N0, M10K_X49_Y13_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                       ; Mode                  ; Location      ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y2_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_mult_cell:the_bf_time_pcm_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y4_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 93,070 / 289,320 ( 32 % ) ;
; C12 interconnects                           ; 1,866 / 13,420 ( 14 % )   ;
; C2 interconnects                            ; 20,697 / 119,108 ( 17 % ) ;
; C4 interconnects                            ; 12,347 / 56,300 ( 22 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 19,446 / 289,320 ( 7 % )  ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 26,131 / 84,580 ( 31 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,024 / 12,676 ( 16 % )   ;
; R14/C12 interconnect drivers                ; 3,272 / 20,720 ( 16 % )   ;
; R3 interconnects                            ; 32,829 / 130,992 ( 25 % ) ;
; R6 interconnects                            ; 45,812 / 266,960 ( 17 % ) ;
; Spine clocks                                ; 48 / 360 ( 13 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 241          ; 241          ; 0            ; 0            ; 245       ; 241          ; 0            ; 0            ; 0            ; 0            ; 95           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 245       ; 245       ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 245          ; 4            ; 4            ; 245          ; 245          ; 0         ; 4            ; 245          ; 245          ; 245          ; 245          ; 150          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 245          ; 0         ; 0         ; 245          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_CLK27            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_DATA[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_HS               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_RESET_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; TD_VS               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_B[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_BLANK_N         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_G[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_R[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_SYNC_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX4[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX5[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; IRDA_RXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; IRDA_TXD            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX0[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX1[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX2[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HEX3[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK3_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK4_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[10]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[11]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_ADDR[12]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_BA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_BA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CAS_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_CS_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_LDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_RAS_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_UDQM           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_WE_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FAN_CTRL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_I2C_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_CONVST          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_DIN             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_DOUT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_ADCDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_DACDAT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_XCK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK2_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PS2_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PS2_CLK2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PS2_DAT             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; PS2_DAT2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DRAM_DQ[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_I2C_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_ADCLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_BCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; AUD_DACLRCK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; CLOCK_50            ; CLOCK_50             ; 9580.0            ;
; altera_reserved_tck ; altera_reserved_tck  ; 239.8             ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] ; 1.912             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] ; 1.867             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] ; 1.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] ; 1.683             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[7]                                                   ; 1.679             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] ; 1.648             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] ; 1.587             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[7]                                                   ; 1.451             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[9]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.416             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[7]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.405             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] ; 1.400             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; bf_time_pcm:bf_time_pcm|bf_time_pcm_cpu:cpu|bf_time_pcm_cpu_nios2_oci:the_bf_time_pcm_cpu_nios2_oci|bf_time_pcm_cpu_jtag_debug_module_wrapper:the_bf_time_pcm_cpu_jtag_debug_module_wrapper|bf_time_pcm_cpu_jtag_debug_module_tck:the_bf_time_pcm_cpu_jtag_debug_module_tck|sr[7]                                                   ; 1.386             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[8]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.377             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.350             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[6]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.343             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[5]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.341             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.337             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_1_ff[9]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.326             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[3]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.324             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_1_ff[7]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.321             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_1_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.317             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_1_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.307             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_1_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.306             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.301             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.299             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_1_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.297             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.292             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_1_ff[8]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.289             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.288             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_1_ff[3]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.288             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[15]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.286             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.283             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[7]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.282             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.280             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[12]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.278             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[12]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.276             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[9]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.275             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_5_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.273             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[15]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.272             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_1_ff[3]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.271             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.269             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_3_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.268             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.267             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_1_ff[5]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.267             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_3_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.265             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[15]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.265             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.263             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_1_ff[6]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.263             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[7]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.262             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.261             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[12]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.260             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.260             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_3_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.260             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_3_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.258             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.257             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_1_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.256             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.255             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[9]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.255             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.254             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_1_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.252             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[7]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.251             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[15]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.249             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_1_ff[7]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.248             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[7]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.248             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[8]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.245             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[12]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.245             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.245             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_3_ff[15]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.245             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[16]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.244             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.244             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[15]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.244             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[9]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.242             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[9]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.242             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_2_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.242             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[12]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.241             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.241             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_2_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.241             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_1_ff[15]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.240             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[13]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.240             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[5]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.239             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_3_ff[7]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.239             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[13]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.238             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_2_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.238             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.238             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_3_ff[12]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.238             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_1_ff[9]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.237             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.237             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_2_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.237             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_3_ff[9]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_4_ff[23]                                                                                                                                                                                                                             ; 1.236             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.235             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.235             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_2_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.234             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_3_ff[19]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.234             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[0]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[13].mic_channel|mic_cic:mic_cic|integ_2_ff[23]                                                                                                                                                                                                                             ; 1.233             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_1_ff[1]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.233             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[3]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.232             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|integ_5_ff[4]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[28].mic_channel|mic_cic:mic_cic|comb_2_ff[4]                                                                                                                                                                                                                               ; 1.232             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_3_ff[18]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[20].mic_channel|mic_cic:mic_cic|integ_3_ff[22]                                                                                                                                                                                                                             ; 1.232             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_1_ff[16]                                                                                                                                                                                                                                             ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.231             ;
; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[6]                                                                                                                                                                                                                                              ; bf_time_pcm:bf_time_pcm|mic_if:mic_if|mic_channel:mic_ch[10].mic_channel|mic_cic:mic_cic|integ_2_ff[22]                                                                                                                                                                                                                             ; 1.231             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSEMA5F31C6 for design "bf_time_pcm_de1_soc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): ALTCLKCTRL:clk_gate_dec|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 with 5160 fanout uses global clock CLKCTRL_G7
    Info (11162): ALTCLKCTRL:clk_gate_dec16|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|sd1 with 35840 fanout uses global clock CLKCTRL_G4
    Info (11162): CLOCK_50~inputCLKENA0 with 3274 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): bf_time_pcm:bf_time_pcm|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0 with 42124 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:04
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ip/bf_time_pcm/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/bf_time_pcm/synthesis/submodules/bf_time_pcm_cpu.sdc'
Info (332104): Reading SDC File: 'DE1_SOC.sdc'
Warning (332049): Ignored create_clock at DE1_SOC.sdc(18): Time value "1.536 MH" is not valid File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 18
    Info (332050): create_clock -period "1.536 MH" -name clk_audbck [get_ports AUD_BCLK] File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 18
Warning (332049): Ignored create_clock at DE1_SOC.sdc(18): Option -period: Invalid clock period File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 18
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at DE1_SOC.sdc(101): VGA_BLANK could not be matched with a port File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 101
Warning (332049): Ignored set_output_delay at DE1_SOC.sdc(101): Argument <targets> is an empty collection File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 101
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK] File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 101
Warning (332049): Ignored set_output_delay at DE1_SOC.sdc(102): Argument <targets> is an empty collection File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 102
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK] File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/DE1_SOC.sdc Line: 102
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 9 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   54.253   clk_audxck
    Info (332111):   10.000     clk_dram
    Info (332111):    9.259      clk_vga
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000    CLOCK4_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):   37.037       tv_27m
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:54
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:09:22
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:12:40
Info (170193): Fitter routing operations beginning
Info (170089): 6e+03 ns of routing delay (approximately 3.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 15% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:06:15
Info (11888): Total time spent on timing analysis during the Fitter is 278.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:05:36
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[16] has a permanently enabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 126
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 215
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 216
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 217
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 218
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 127
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 106
    Info (169065): Pin FPGA_I2C_SDAT has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 121
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 70
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 71
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable File: /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/bf_time_pcm_de1_soc.v Line: 73
Info (144001): Generated suppressed messages file /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/output_files/bf_time_pcm_de1_soc.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 3476 megabytes
    Info: Processing ended: Sat Nov 10 02:34:16 2018
    Info: Elapsed time: 00:38:34
    Info: Total CPU time (on all processors): 00:49:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/scarbajali/OneDrive/Projects/Master/Thesis/hardware/bf_time_pcm/de1-soc/output_files/bf_time_pcm_de1_soc.fit.smsg.


