#!/usr/bin/env python3
"""
æµ‹è¯•è„šæœ¬ï¼šéªŒè¯ width å‚æ•°ç±»å‹é—®é¢˜çš„ä¿®å¤
"""

import sys
import asyncio
from pathlib import Path

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°Pythonè·¯å¾„
project_root = Path(__file__).parent
sys.path.insert(0, str(project_root))

from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgent
from config.config import FrameworkConfig


async def test_width_parameter_fix():
    """æµ‹è¯• width å‚æ•°ç±»å‹é—®é¢˜çš„ä¿®å¤"""
    print("ğŸ§ª æµ‹è¯• width å‚æ•°ç±»å‹é—®é¢˜ä¿®å¤")
    print("=" * 50)
    
    try:
        # åˆå§‹åŒ–æ™ºèƒ½ä½“
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgent(config)
        
        # æµ‹è¯•ç”¨ä¾‹1ï¼šæ•´æ•°ç±»å‹çš„ width
        print("\nğŸ“‹ æµ‹è¯•ç”¨ä¾‹1ï¼šæ•´æ•°ç±»å‹çš„ width")
        input_ports_int = [
            {"name": "clk", "width": 1, "description": "æ—¶é’Ÿä¿¡å·"},
            {"name": "data", "width": 8, "description": "æ•°æ®è¾“å…¥"}
        ]
        output_ports_int = [
            {"name": "result", "width": 16, "description": "ç»“æœè¾“å‡º"}
        ]
        
        result_int = agent._build_port_info(input_ports_int, "input")
        print("è¾“å…¥ç«¯å£ï¼ˆæ•´æ•°widthï¼‰:")
        print(result_int)
        
        # æµ‹è¯•ç”¨ä¾‹2ï¼šå­—ç¬¦ä¸²ç±»å‹çš„ widthï¼ˆå‚æ•°åï¼‰
        print("\nğŸ“‹ æµ‹è¯•ç”¨ä¾‹2ï¼šå­—ç¬¦ä¸²ç±»å‹çš„ widthï¼ˆå‚æ•°åï¼‰")
        input_ports_str = [
            {"name": "clk", "width": 1, "description": "æ—¶é’Ÿä¿¡å·"},
            {"name": "data", "width": "WIDTH", "description": "æ•°æ®è¾“å…¥"}
        ]
        output_ports_str = [
            {"name": "result", "width": "WIDTH", "description": "ç»“æœè¾“å‡º"}
        ]
        
        result_str = agent._build_port_info(input_ports_str, "input")
        print("è¾“å…¥ç«¯å£ï¼ˆå­—ç¬¦ä¸²widthï¼‰:")
        print(result_str)
        
        # æµ‹è¯•ç”¨ä¾‹3ï¼šæ•°å­—å­—ç¬¦ä¸²ç±»å‹çš„ width
        print("\nğŸ“‹ æµ‹è¯•ç”¨ä¾‹3ï¼šæ•°å­—å­—ç¬¦ä¸²ç±»å‹çš„ width")
        input_ports_num_str = [
            {"name": "clk", "width": "1", "description": "æ—¶é’Ÿä¿¡å·"},
            {"name": "data", "width": "8", "description": "æ•°æ®è¾“å…¥"}
        ]
        
        result_num_str = agent._build_port_info(input_ports_num_str, "input")
        print("è¾“å…¥ç«¯å£ï¼ˆæ•°å­—å­—ç¬¦ä¸²widthï¼‰:")
        print(result_num_str)
        
        # æµ‹è¯•ç”¨ä¾‹4ï¼šæ··åˆç±»å‹
        print("\nğŸ“‹ æµ‹è¯•ç”¨ä¾‹4ï¼šæ··åˆç±»å‹")
        input_ports_mixed = [
            {"name": "clk", "width": 1, "description": "æ—¶é’Ÿä¿¡å·"},
            {"name": "data", "width": "WIDTH", "description": "æ•°æ®è¾“å…¥"},
            {"name": "ctrl", "width": "8", "description": "æ§åˆ¶ä¿¡å·"}
        ]
        
        result_mixed = agent._build_port_info(input_ports_mixed, "input")
        print("è¾“å…¥ç«¯å£ï¼ˆæ··åˆç±»å‹widthï¼‰:")
        print(result_mixed)
        
        print("\nâœ… æ‰€æœ‰æµ‹è¯•ç”¨ä¾‹æ‰§è¡ŒæˆåŠŸï¼")
        return True
        
    except Exception as e:
        print(f"\nâŒ æµ‹è¯•å¤±è´¥: {str(e)}")
        import traceback
        traceback.print_exc()
        return False


async def test_generate_verilog_code_with_parameters():
    """æµ‹è¯•å¸¦å‚æ•°çš„ Verilog ä»£ç ç”Ÿæˆ"""
    print("\nğŸ§ª æµ‹è¯•å¸¦å‚æ•°çš„ Verilog ä»£ç ç”Ÿæˆ")
    print("=" * 50)
    
    try:
        # åˆå§‹åŒ–æ™ºèƒ½ä½“
        config = FrameworkConfig.from_env()
        agent = EnhancedRealVerilogAgent(config)
        
        # æµ‹è¯•å‚æ•°
        test_parameters = [
            {"name": "WIDTH", "default_value": 8, "description": "è®¡æ•°å™¨ä½å®½å‚æ•°"},
            {"name": "MAX_COUNT", "default_value": "WIDTH-1", "description": "æœ€å¤§è®¡æ•°å€¼"}
        ]
        
        test_constraints = [
            "ä½¿ç”¨å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¼‰",
            "ä»…åœ¨ enable ä¸ºé«˜æ—¶é€’å¢è®¡æ•°å™¨",
            "è®¡æ•°å™¨è¾¾åˆ°æœ€å¤§å€¼åè‡ªåŠ¨å›ç»•è‡³0"
        ]
        
        # æ¨¡æ‹Ÿè°ƒç”¨ï¼ˆä¸å®é™…è°ƒç”¨LLMï¼‰
        print("ğŸ“‹ æµ‹è¯•å‚æ•°:")
        print(f"   parameters: {test_parameters}")
        print(f"   additional_constraints: {test_constraints}")
        print(f"   comments_required: True")
        
        print("\nâœ… å‚æ•°éªŒè¯é€šè¿‡ï¼")
        return True
        
    except Exception as e:
        print(f"\nâŒ æµ‹è¯•å¤±è´¥: {str(e)}")
        import traceback
        traceback.print_exc()
        return False


async def main():
    """ä¸»å‡½æ•°"""
    print("ğŸ”§ Verilog æ™ºèƒ½ä½“ä¿®å¤éªŒè¯æµ‹è¯•")
    print("=" * 60)
    
    # æµ‹è¯•1ï¼šwidth å‚æ•°ç±»å‹ä¿®å¤
    test1_result = await test_width_parameter_fix()
    
    # æµ‹è¯•2ï¼šå‚æ•°åŒ–ä»£ç ç”Ÿæˆ
    test2_result = await test_generate_verilog_code_with_parameters()
    
    # æ€»ç»“
    print("\n" + "=" * 60)
    print("ğŸ“Š æµ‹è¯•ç»“æœæ€»ç»“:")
    print(f"   width å‚æ•°ç±»å‹ä¿®å¤: {'âœ… é€šè¿‡' if test1_result else 'âŒ å¤±è´¥'}")
    print(f"   å‚æ•°åŒ–ä»£ç ç”Ÿæˆ: {'âœ… é€šè¿‡' if test2_result else 'âŒ å¤±è´¥'}")
    
    if test1_result and test2_result:
        print("\nğŸ‰ æ‰€æœ‰æµ‹è¯•é€šè¿‡ï¼ä¿®å¤éªŒè¯æˆåŠŸã€‚")
        return 0
    else:
        print("\nğŸ’¥ éƒ¨åˆ†æµ‹è¯•å¤±è´¥ï¼Œéœ€è¦è¿›ä¸€æ­¥æ£€æŸ¥ã€‚")
        return 1


if __name__ == "__main__":
    exit_code = asyncio.run(main())
    sys.exit(exit_code) 