<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Intel HEXL for FPGA: intel::hexl::fpga Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Intel HEXL for FPGA
   </div>
   <div id="projectbrief">Intel Homomorphic Encryption FPGA Acceleration Library, accelerating the modular arithmetic operations used in homomorphic encryption.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceintel.html">intel</a></li><li class="navelem"><a class="el" href="namespaceintel_1_1hexl.html">hexl</a></li><li class="navelem"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html">fpga</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">intel::hexl::fpga Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html">moduli_info_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html" title="Struct moduli_info_t. ">moduli_info_t</a>.  <a href="structintel_1_1hexl_1_1fpga_1_1moduli__info__t.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1Object.html">Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1Object.html" title="Struct Object. ">Object</a>.  <a href="structintel_1_1hexl_1_1fpga_1_1Object.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html">Object_NTT</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1Object.html" title="Struct Object. ">Object</a> NTT Stores the Number Theoretic Transform parameters.  <a href="structintel_1_1hexl_1_1fpga_1_1Object__NTT.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html">Object_INTT</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1Object.html" title="Struct Object. ">Object</a> INTT Stores the Inverse Number Theoretic Transform parameters.  <a href="structintel_1_1hexl_1_1fpga_1_1Object__INTT.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html">Object_DyadicMultiply</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html" title="struct Object_DyadicMultiply Stores the parameters for the multiplication ">Object_DyadicMultiply</a> Stores the parameters for the multiplication  <a href="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html">Buffer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Struct <a class="el" href="classintel_1_1hexl_1_1fpga_1_1Buffer.html" title="Struct Buffer Structure containing information for the polynomial operations. ">Buffer</a> Structure containing information for the polynomial operations.  <a href="classintel_1_1hexl_1_1fpga_1_1Buffer.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html">FPGAObject</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parent Struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html" title="Parent Struct FPGAObject stores the blob of objects to be transfered to the FPGA. ...">FPGAObject</a> stores the blob of objects to be transfered to the FPGA.  <a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html">FPGAObject_NTT</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html" title="Struct FPGAObject_NTT stores the NTT blob of objects to be transfered to the FPGA. ">FPGAObject_NTT</a> stores the NTT blob of objects to be transfered to the FPGA.  <a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html">FPGAObject_INTT</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html" title="Struct FPGAObject_INTT stores the INTT blob of objects to be transfered to the FPGA. ">FPGAObject_INTT</a> stores the INTT blob of objects to be transfered to the FPGA.  <a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html">FPGAObject_DyadicMultiply</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Struct <a class="el" href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html" title="Struct FPGAObject_DyadicMultiply Stores the multiplication blob of objects to be transfered to the FP...">FPGAObject_DyadicMultiply</a> Stores the multiplication blob of objects to be transfered to the FPGA.  <a href="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classintel_1_1hexl_1_1fpga_1_1Device.html">Device</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class <a class="el" href="classintel_1_1hexl_1_1fpga_1_1Device.html" title="Class Device. ">Device</a>.  <a href="classintel_1_1hexl_1_1fpga_1_1Device.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html">DevicePool</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class <a class="el" href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html" title="Class DevicePool. ">DevicePool</a>.  <a href="classintel_1_1hexl_1_1fpga_1_1DevicePool.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classintel_1_1hexl_1_1fpga_1_1StackTrace.html">StackTrace</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class <a class="el" href="classintel_1_1hexl_1_1fpga_1_1StackTrace.html" title="Class StackTrace Allows the investigation of the traces  dump Dumps the traces. ">StackTrace</a> Allows the investigation of the traces  dump Dumps the traces.  <a href="classintel_1_1hexl_1_1fpga_1_1StackTrace.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a1a264f07facc5f24376170ea052e4fbc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbc">DEV_TYPE</a> { <a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464">NONE</a> = 0, 
<a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164">EMU</a>, 
<a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975">FPGA</a>
 }</td></tr>
<tr class="memdesc:a1a264f07facc5f24376170ea052e4fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">enum DEV_TYPE Lists the available device mode: CPU, emulation mode, FPGA  <a href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbc">More...</a><br/></td></tr>
<tr class="separator:a1a264f07facc5f24376170ea052e4fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ac793304e5a77cc4fb89d4d5c1c734e3d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#ac793304e5a77cc4fb89d4d5c1c734e3d">set_worksize_DyadicMultiply</a> (uint64_t ws)</td></tr>
<tr class="memdesc:ac793304e5a77cc4fb89d4d5c1c734e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">function set_worksize_DyadicMultiply  <a href="#ac793304e5a77cc4fb89d4d5c1c734e3d">More...</a><br/></td></tr>
<tr class="separator:ac793304e5a77cc4fb89d4d5c1c734e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f78490650fba97fc6837d2fee8554d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a5f78490650fba97fc6837d2fee8554d8">DyadicMultiply</a> (uint64_t *results, const uint64_t *operand1, const uint64_t *operand2, uint64_t n, const uint64_t *moduli, uint64_t n_moduli)</td></tr>
<tr class="memdesc:a5f78490650fba97fc6837d2fee8554d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">function DyadicMultiply Implements the multiplication of two ciphertexts  <a href="#a5f78490650fba97fc6837d2fee8554d8">More...</a><br/></td></tr>
<tr class="separator:a5f78490650fba97fc6837d2fee8554d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e806b0006ab56a1c24a47ee0585952"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a69e806b0006ab56a1c24a47ee0585952">DyadicMultiplyCompleted</a> ()</td></tr>
<tr class="memdesc:a69e806b0006ab56a1c24a47ee0585952"><td class="mdescLeft">&#160;</td><td class="mdescRight">DyadicMultiplyCompleted Executed after the multiplication to wrap up the operation  <a href="#a69e806b0006ab56a1c24a47ee0585952">More...</a><br/></td></tr>
<tr class="separator:a69e806b0006ab56a1c24a47ee0585952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34f7448c403a2654c71fae865199579"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#af34f7448c403a2654c71fae865199579">set_worksize_DyadicMultiply_int</a> (uint64_t n)</td></tr>
<tr class="memdesc:af34f7448c403a2654c71fae865199579"><td class="mdescLeft">&#160;</td><td class="mdescRight">set_worksize_DyadicMultiply_int Sets the worksize for the multiplication  <a href="#af34f7448c403a2654c71fae865199579">More...</a><br/></td></tr>
<tr class="separator:af34f7448c403a2654c71fae865199579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa15dd341954b9ce8c0915fbb3a8df602"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#aa15dd341954b9ce8c0915fbb3a8df602">DyadicMultiply_int</a> (uint64_t *results, const uint64_t *operand1, const uint64_t *operand2, uint64_t n, const uint64_t *moduli, uint64_t n_moduli)</td></tr>
<tr class="memdesc:aa15dd341954b9ce8c0915fbb3a8df602"><td class="mdescLeft">&#160;</td><td class="mdescRight">DyadicMultiply_int Internal implementation of the DyadicMultiply function call  <a href="#aa15dd341954b9ce8c0915fbb3a8df602">More...</a><br/></td></tr>
<tr class="separator:aa15dd341954b9ce8c0915fbb3a8df602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add004a71ed21d585bbf5ee7f88cdc492"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#add004a71ed21d585bbf5ee7f88cdc492">DyadicMultiplyCompleted_int</a> ()</td></tr>
<tr class="memdesc:add004a71ed21d585bbf5ee7f88cdc492"><td class="mdescLeft">&#160;</td><td class="mdescRight">DyadicMultiplyCompleted_int Internal implementation of the DyadicMultiplyCompleted function. Called after completion of the multiplication operation  <a href="#add004a71ed21d585bbf5ee7f88cdc492">More...</a><br/></td></tr>
<tr class="separator:add004a71ed21d585bbf5ee7f88cdc492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d5b6c103f848f3b642938edf97ae22"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#aa7d5b6c103f848f3b642938edf97ae22">attach_fpga_pooling</a> ()</td></tr>
<tr class="memdesc:aa7d5b6c103f848f3b642938edf97ae22"><td class="mdescLeft">&#160;</td><td class="mdescRight">attach_fpga_pooling Attach a device to this thread  <a href="#aa7d5b6c103f848f3b642938edf97ae22">More...</a><br/></td></tr>
<tr class="separator:aa7d5b6c103f848f3b642938edf97ae22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768c1508c039dd1e8664cfec3a7bb159"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a768c1508c039dd1e8664cfec3a7bb159">detach_fpga_pooling</a> ()</td></tr>
<tr class="memdesc:a768c1508c039dd1e8664cfec3a7bb159"><td class="mdescLeft">&#160;</td><td class="mdescRight">detach_fpga_pooling Detach a device from this thread  <a href="#a768c1508c039dd1e8664cfec3a7bb159">More...</a><br/></td></tr>
<tr class="separator:a768c1508c039dd1e8664cfec3a7bb159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca739e67538e6072f74ac311231616c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#aaca739e67538e6072f74ac311231616c">acquire_FPGA_resources</a> ()</td></tr>
<tr class="memdesc:aaca739e67538e6072f74ac311231616c"><td class="mdescLeft">&#160;</td><td class="mdescRight">acquire_FPGA_resources Called at the beginning of the workload to acquire the usage of an FPGA  <a href="#aaca739e67538e6072f74ac311231616c">More...</a><br/></td></tr>
<tr class="separator:aaca739e67538e6072f74ac311231616c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030c29b7b3fa954ef8da1c9031911647"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a030c29b7b3fa954ef8da1c9031911647">release_FPGA_resources</a> ()</td></tr>
<tr class="memdesc:a030c29b7b3fa954ef8da1c9031911647"><td class="mdescLeft">&#160;</td><td class="mdescRight">release_FPGA_resources Called at the end of the workload to release the FPGA  <a href="#a030c29b7b3fa954ef8da1c9031911647">More...</a><br/></td></tr>
<tr class="separator:a030c29b7b3fa954ef8da1c9031911647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187bc608bc5c9fc658019b87539a4b81"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a187bc608bc5c9fc658019b87539a4b81">set_worksize_INTT</a> (uint64_t ws)</td></tr>
<tr class="memdesc:a187bc608bc5c9fc658019b87539a4b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">set_worksize_INTT Sets the work size of the INTT operation  <a href="#a187bc608bc5c9fc658019b87539a4b81">More...</a><br/></td></tr>
<tr class="separator:a187bc608bc5c9fc658019b87539a4b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb362cf8c73fdf8d22c75cbc7524c843"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#adb362cf8c73fdf8d22c75cbc7524c843">INTT</a> (uint64_t *coeff_poly, const uint64_t *inv_root_of_unity_powers, const uint64_t *precon_inv_root_of_unity_powers, uint64_t coeff_modulus, uint64_t inv_n, uint64_t inv_n_w, uint64_t n)</td></tr>
<tr class="memdesc:adb362cf8c73fdf8d22c75cbc7524c843"><td class="mdescLeft">&#160;</td><td class="mdescRight">INTT Calls the Inverse Number Theoretic Transform  <a href="#adb362cf8c73fdf8d22c75cbc7524c843">More...</a><br/></td></tr>
<tr class="separator:adb362cf8c73fdf8d22c75cbc7524c843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68437eb625e24737902a181cf11f2298"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a68437eb625e24737902a181cf11f2298">INTTCompleted</a> ()</td></tr>
<tr class="memdesc:a68437eb625e24737902a181cf11f2298"><td class="mdescLeft">&#160;</td><td class="mdescRight">INTTCompleted Called after the completion of the INTT operation  <a href="#a68437eb625e24737902a181cf11f2298">More...</a><br/></td></tr>
<tr class="separator:a68437eb625e24737902a181cf11f2298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadedc3c7037f9134a01351c822d33cda"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#aadedc3c7037f9134a01351c822d33cda">set_worksize_INTT_int</a> (uint64_t n)</td></tr>
<tr class="memdesc:aadedc3c7037f9134a01351c822d33cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">set_worksize_INTT_int Internal implementation. Sets the work size of the INTT operation  <a href="#aadedc3c7037f9134a01351c822d33cda">More...</a><br/></td></tr>
<tr class="separator:aadedc3c7037f9134a01351c822d33cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90669a31121655f1d88a55ef795937b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#ac90669a31121655f1d88a55ef795937b">INTT_int</a> (uint64_t *coeff_poly, const uint64_t *inv_root_of_unity_powers, const uint64_t *precon_inv_root_of_unity_powers, uint64_t coeff_modulus, uint64_t inv_n, uint64_t inv_n_w, uint64_t n)</td></tr>
<tr class="memdesc:ac90669a31121655f1d88a55ef795937b"><td class="mdescLeft">&#160;</td><td class="mdescRight">INTT Calls the Inverse Number Theoretic Transform  <a href="#ac90669a31121655f1d88a55ef795937b">More...</a><br/></td></tr>
<tr class="separator:ac90669a31121655f1d88a55ef795937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69aca407f3b48e7e88059b4f15619851"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a69aca407f3b48e7e88059b4f15619851">INTTCompleted_int</a> ()</td></tr>
<tr class="memdesc:a69aca407f3b48e7e88059b4f15619851"><td class="mdescLeft">&#160;</td><td class="mdescRight">INTTCompleted_int Called after the completion of the INTT operation. Internal implementation.  <a href="#a69aca407f3b48e7e88059b4f15619851">More...</a><br/></td></tr>
<tr class="separator:a69aca407f3b48e7e88059b4f15619851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395d82d33eb68a64244bddc0bd857121"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a395d82d33eb68a64244bddc0bd857121">set_worksize_NTT</a> (uint64_t ws)</td></tr>
<tr class="memdesc:a395d82d33eb68a64244bddc0bd857121"><td class="mdescLeft">&#160;</td><td class="mdescRight">set_worksize_NTT Sets the work size for NTT  <a href="#a395d82d33eb68a64244bddc0bd857121">More...</a><br/></td></tr>
<tr class="separator:a395d82d33eb68a64244bddc0bd857121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91e470f9e47aa685e33f265926f6af0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#ab91e470f9e47aa685e33f265926f6af0">NTT</a> (uint64_t *coeff_poly, const uint64_t *root_of_unity_powers, const uint64_t *precon_root_of_unity_powers, uint64_t coeff_modulus, uint64_t n)</td></tr>
<tr class="memdesc:ab91e470f9e47aa685e33f265926f6af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">NTT Calls the Number Theorectic Transform  <a href="#ab91e470f9e47aa685e33f265926f6af0">More...</a><br/></td></tr>
<tr class="separator:ab91e470f9e47aa685e33f265926f6af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56525682080c2627f29893276ee8415"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#ab56525682080c2627f29893276ee8415">NTTCompleted</a> ()</td></tr>
<tr class="memdesc:ab56525682080c2627f29893276ee8415"><td class="mdescLeft">&#160;</td><td class="mdescRight">NTTCompleted Called after completion of the Number Theoretic Transform  <a href="#ab56525682080c2627f29893276ee8415">More...</a><br/></td></tr>
<tr class="separator:ab56525682080c2627f29893276ee8415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f302a0544c58e8ed0b9818b891ced05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a4f302a0544c58e8ed0b9818b891ced05">set_worksize_NTT_int</a> (uint64_t n)</td></tr>
<tr class="memdesc:a4f302a0544c58e8ed0b9818b891ced05"><td class="mdescLeft">&#160;</td><td class="mdescRight">set_worksize_NTT_int Sets the work size for NTT. Internal implementation.  <a href="#a4f302a0544c58e8ed0b9818b891ced05">More...</a><br/></td></tr>
<tr class="separator:a4f302a0544c58e8ed0b9818b891ced05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d9571a62d998d2b64c302343c623b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a18d9571a62d998d2b64c302343c623b9">NTT_int</a> (uint64_t *coeff_poly, const uint64_t *root_of_unity_powers, const uint64_t *precon_root_of_unity_powers, uint64_t coeff_modulus, uint64_t n)</td></tr>
<tr class="memdesc:a18d9571a62d998d2b64c302343c623b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">NTT_int Calls the Number Theorectic Transform. Internal implementation.  <a href="#a18d9571a62d998d2b64c302343c623b9">More...</a><br/></td></tr>
<tr class="separator:a18d9571a62d998d2b64c302343c623b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf08769dd3a7d8ea67fd03c69067d91"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a9cf08769dd3a7d8ea67fd03c69067d91">NTTCompleted_int</a> ()</td></tr>
<tr class="memdesc:a9cf08769dd3a7d8ea67fd03c69067d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">NTTCompleted_int Called after completion of the Number Theoretic Transform. Internal implementation.  <a href="#a9cf08769dd3a7d8ea67fd03c69067d91">More...</a><br/></td></tr>
<tr class="separator:a9cf08769dd3a7d8ea67fd03c69067d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:abec5370ea5966ed3c9aee7817e805337"><td class="memItemLeft" align="right" valign="top">__extension__ typedef unsigned <br class="typebreak"/>
__int128&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#abec5370ea5966ed3c9aee7817e805337">fpga_uint128_t</a></td></tr>
<tr class="separator:abec5370ea5966ed3c9aee7817e805337"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a1a264f07facc5f24376170ea052e4fbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespaceintel_1_1hexl_1_1fpga.html#a1a264f07facc5f24376170ea052e4fbc">intel::hexl::fpga::DEV_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enum DEV_TYPE Lists the available device mode: CPU, emulation mode, FPGA </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464"></a>NONE</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164"></a>EMU</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975"></a>FPGA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="aaca739e67538e6072f74ac311231616c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::acquire_FPGA_resources </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>acquire_FPGA_resources Called at the beginning of the workload to acquire the usage of an FPGA </p>

</div>
</div>
<a class="anchor" id="aa7d5b6c103f848f3b642938edf97ae22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::attach_fpga_pooling </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>attach_fpga_pooling Attach a device to this thread </p>

</div>
</div>
<a class="anchor" id="a768c1508c039dd1e8664cfec3a7bb159"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::detach_fpga_pooling </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>detach_fpga_pooling Detach a device from this thread </p>

</div>
</div>
<a class="anchor" id="a5f78490650fba97fc6837d2fee8554d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::DyadicMultiply </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>operand1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>operand2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>moduli</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n_moduli</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>function DyadicMultiply Implements the multiplication of two ciphertexts </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">results</td><td>stores the result of the multiplication </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">operand1</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">operand2</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>polynomial size </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">moduli</td><td>vector of modulus </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n_moduli</td><td>number of modulus in the vector of modulus </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aa15dd341954b9ce8c0915fbb3a8df602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::DyadicMultiply_int </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>results</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>operand1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>operand2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>moduli</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n_moduli</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DyadicMultiply_int Internal implementation of the DyadicMultiply function call </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">results</td><td>stores the output of the multiplication </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">operand1</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">operand2</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>polynomial size </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">moduli</td><td>vector of coefficient modulus </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n_moduli</td><td>number of modulus in the vector of modulus </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a69e806b0006ab56a1c24a47ee0585952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool intel::hexl::fpga::DyadicMultiplyCompleted </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DyadicMultiplyCompleted Executed after the multiplication to wrap up the operation </p>

</div>
</div>
<a class="anchor" id="add004a71ed21d585bbf5ee7f88cdc492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool intel::hexl::fpga::DyadicMultiplyCompleted_int </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DyadicMultiplyCompleted_int Internal implementation of the DyadicMultiplyCompleted function. Called after completion of the multiplication operation </p>

</div>
</div>
<a class="anchor" id="adb362cf8c73fdf8d22c75cbc7524c843"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::INTT </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>coeff_poly</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>inv_root_of_unity_powers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>precon_inv_root_of_unity_powers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>coeff_modulus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>inv_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>inv_n_w</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>INTT Calls the Inverse Number Theoretic Transform </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">coef_poly</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">coef_poly</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">inv_root_of_unity_powers</td><td>vector of twiddle factors </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">precon_inv_root_of_unity_powers</td><td>vector of twiddle factors for the constant </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">coeff_modulus</td><td>coefficient modulus </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">inv_n</td><td>normalization factor </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">inv_n_w</td><td>normalization factor for the constant </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>polynomial size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ac90669a31121655f1d88a55ef795937b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::INTT_int </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>coeff_poly</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>inv_root_of_unity_powers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>precon_inv_root_of_unity_powers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>coeff_modulus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>inv_n</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>inv_n_w</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>INTT Calls the Inverse Number Theoretic Transform </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">coef_poly</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">coef_poly</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">inv_root_of_unity_powers</td><td>vector of twiddle factors </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">precon_inv_root_of_unity_powers</td><td>vector of twiddle factors for the constant </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">coeff_modulus</td><td>coefficient modulus </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">inv_n</td><td>normalization factor </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">inv_n_w</td><td>normalization factor for the constant </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>polynomial size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a68437eb625e24737902a181cf11f2298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool intel::hexl::fpga::INTTCompleted </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>INTTCompleted Called after the completion of the INTT operation </p>

</div>
</div>
<a class="anchor" id="a69aca407f3b48e7e88059b4f15619851"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool intel::hexl::fpga::INTTCompleted_int </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>INTTCompleted_int Called after the completion of the INTT operation. Internal implementation. </p>

</div>
</div>
<a class="anchor" id="ab91e470f9e47aa685e33f265926f6af0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::NTT </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>coeff_poly</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>root_of_unity_powers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>precon_root_of_unity_powers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>coeff_modulus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NTT Calls the Number Theorectic Transform </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">coeff_poly</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">coeff_poly</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">root_of_unity_powers</td><td>vector of twiddle factors </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">precon_root_of_unity_power</td><td>vector of twiddle factors for the constant </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">coeff_modulus</td><td>stores the coefficient modulus </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>stores the polynomial size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a18d9571a62d998d2b64c302343c623b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::NTT_int </td>
          <td>(</td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>coeff_poly</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>root_of_unity_powers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint64_t *&#160;</td>
          <td class="paramname"><em>precon_root_of_unity_powers</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>coeff_modulus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NTT_int Calls the Number Theorectic Transform. Internal implementation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">coeff_poly</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">coeff_poly</td><td>vector of polynomial coefficients </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">root_of_unity_powers</td><td>vector of twiddle factors </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">precon_root_of_unity_power</td><td>vector of twiddle factors for the constant </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">coeff_modulus</td><td>stores the coefficient modulus </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>stores the polynomial size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ab56525682080c2627f29893276ee8415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool intel::hexl::fpga::NTTCompleted </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NTTCompleted Called after completion of the Number Theoretic Transform </p>

</div>
</div>
<a class="anchor" id="a9cf08769dd3a7d8ea67fd03c69067d91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool intel::hexl::fpga::NTTCompleted_int </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NTTCompleted_int Called after completion of the Number Theoretic Transform. Internal implementation. </p>

</div>
</div>
<a class="anchor" id="a030c29b7b3fa954ef8da1c9031911647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::release_FPGA_resources </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>release_FPGA_resources Called at the end of the workload to release the FPGA </p>

</div>
</div>
<a class="anchor" id="ac793304e5a77cc4fb89d4d5c1c734e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::set_worksize_DyadicMultiply </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>ws</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>function set_worksize_DyadicMultiply </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ws</td><td>work size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="af34f7448c403a2654c71fae865199579"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::set_worksize_DyadicMultiply_int </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set_worksize_DyadicMultiply_int Sets the worksize for the multiplication </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">n</td><td>work size </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a187bc608bc5c9fc658019b87539a4b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::set_worksize_INTT </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>ws</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set_worksize_INTT Sets the work size of the INTT operation </p>

</div>
</div>
<a class="anchor" id="aadedc3c7037f9134a01351c822d33cda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::set_worksize_INTT_int </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set_worksize_INTT_int Internal implementation. Sets the work size of the INTT operation </p>

</div>
</div>
<a class="anchor" id="a395d82d33eb68a64244bddc0bd857121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::set_worksize_NTT </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>ws</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set_worksize_NTT Sets the work size for NTT </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ws</td><td>stores the worksize of the NTT </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a4f302a0544c58e8ed0b9818b891ced05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void intel::hexl::fpga::set_worksize_NTT_int </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>n</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set_worksize_NTT_int Sets the work size for NTT. Internal implementation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ws</td><td>stores the worksize of the NTT </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="abec5370ea5966ed3c9aee7817e805337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__extension__ typedef unsigned __int128 intel::hexl::fpga::fpga_uint128_t</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
