<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Home_V14_S25.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AEQZ.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF6.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUF8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CNT16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CNT32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CNT5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ID_NUM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX16bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX32bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX3BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX4_32bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX5BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM32X32S.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG32CE.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG32RST.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Read_Machine.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Read_Machine.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Read_Machine_Read_Machine_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Read_Machine_Read_Machine_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Read_Machine_Read_Machine_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Read_Machine_Read_Machine_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Read_Machine_drc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Read_State_Machine.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Write_Machine.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Write_Machine.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Write_Machine_Write_Machine_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Write_Machine_Write_Machine_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Write_Machine_Write_Machine_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Write_Machine_drc.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Write_State_Machine.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Write_State_Machine.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Write_State_Machine.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Write_State_Machine.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Write_State_Machine.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="XOR32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="model_monitor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="model_monitor_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="model_monitor_drc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="monitor.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1683807408" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1683807408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683809027" xil_pn:in_ck="1638205039593519588" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1683809027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AEQZ.vhd"/>
      <outfile xil_pn:name="AND32.VHD"/>
      <outfile xil_pn:name="BUF16.vhd"/>
      <outfile xil_pn:name="BUF3.vhd"/>
      <outfile xil_pn:name="BUF32.vhd"/>
      <outfile xil_pn:name="BUF5.vhd"/>
      <outfile xil_pn:name="BUF6.vhd"/>
      <outfile xil_pn:name="BUF8.vhd"/>
      <outfile xil_pn:name="CNT16.vhd"/>
      <outfile xil_pn:name="CNT32.vhd"/>
      <outfile xil_pn:name="CNT5.vhd"/>
      <outfile xil_pn:name="ID_NUM.vhd"/>
      <outfile xil_pn:name="MUX16bit.vhd"/>
      <outfile xil_pn:name="MUX32bit.vhd"/>
      <outfile xil_pn:name="MUX3BIT.vhd"/>
      <outfile xil_pn:name="MUX4_32bit.vhd"/>
      <outfile xil_pn:name="MUX5BIT.vhd"/>
      <outfile xil_pn:name="OR32.VHD"/>
      <outfile xil_pn:name="RAM32X32S.vhd"/>
      <outfile xil_pn:name="REG32CE.vhd"/>
      <outfile xil_pn:name="REG32RST.vhd"/>
      <outfile xil_pn:name="Read_State_Machine.vhd"/>
      <outfile xil_pn:name="Write_State_Machine.vhd"/>
      <outfile xil_pn:name="XOR32.vhd"/>
      <outfile xil_pn:name="read_machine_tb.vhd"/>
      <outfile xil_pn:name="tb_Write_Machine.vhd"/>
      <outfile xil_pn:name="tb_model_monitor1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1683809007" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8461248638451093774" xil_pn:start_ts="1683809007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683809010" xil_pn:in_ck="8421631518621740610" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7242047224280094864" xil_pn:start_ts="1683809007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Read_Machine.vhf"/>
      <outfile xil_pn:name="Write_Machine.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1683807411" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4119409527520269753" xil_pn:start_ts="1683807411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1683809027" xil_pn:in_ck="-5152623342098510889" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1683809027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="AEQZ.vhd"/>
      <outfile xil_pn:name="AND32.VHD"/>
      <outfile xil_pn:name="BUF16.vhd"/>
      <outfile xil_pn:name="BUF3.vhd"/>
      <outfile xil_pn:name="BUF32.vhd"/>
      <outfile xil_pn:name="BUF5.vhd"/>
      <outfile xil_pn:name="BUF6.vhd"/>
      <outfile xil_pn:name="BUF8.vhd"/>
      <outfile xil_pn:name="CNT16.vhd"/>
      <outfile xil_pn:name="CNT32.vhd"/>
      <outfile xil_pn:name="CNT5.vhd"/>
      <outfile xil_pn:name="ID_NUM.vhd"/>
      <outfile xil_pn:name="MUX16bit.vhd"/>
      <outfile xil_pn:name="MUX32bit.vhd"/>
      <outfile xil_pn:name="MUX3BIT.vhd"/>
      <outfile xil_pn:name="MUX4_32bit.vhd"/>
      <outfile xil_pn:name="MUX5BIT.vhd"/>
      <outfile xil_pn:name="OR32.VHD"/>
      <outfile xil_pn:name="RAM32X32S.vhd"/>
      <outfile xil_pn:name="REG32CE.vhd"/>
      <outfile xil_pn:name="REG32RST.vhd"/>
      <outfile xil_pn:name="Read_Machine.vhf"/>
      <outfile xil_pn:name="Read_State_Machine.vhd"/>
      <outfile xil_pn:name="Write_Machine.vhf"/>
      <outfile xil_pn:name="Write_State_Machine.vhd"/>
      <outfile xil_pn:name="XOR32.vhd"/>
      <outfile xil_pn:name="read_machine_tb.vhd"/>
      <outfile xil_pn:name="tb_Write_Machine.vhd"/>
      <outfile xil_pn:name="tb_model_monitor1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1683809034" xil_pn:in_ck="-5152623342098510889" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6471234507126674409" xil_pn:start_ts="1683809027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Write_Machine_Write_Machine_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Write_Machine_Write_Machine_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1683809034" xil_pn:in_ck="-4871760473580787266" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5238420420612387868" xil_pn:start_ts="1683809034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Write_Machine_Write_Machine_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
