(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "master")
  (DATE "Sun Dec  3 22:21:00 2023")
  (VENDOR "Lattice")
  (PROGRAM "backanno")
  (VERSION "Radiant Software (64-bit) 2023.1.0.43.3")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "vga_portmap_SLICE_0")
    (INSTANCE vga_portmap\.SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_1")
    (INSTANCE vga_portmap\.SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_2")
    (INSTANCE vga_portmap\.SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_3")
    (INSTANCE vga_portmap\.SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_4")
    (INSTANCE vga_portmap\.SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_5")
    (INSTANCE vga_portmap\.SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_6")
    (INSTANCE vga_portmap\.SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_7")
    (INSTANCE vga_portmap\.SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_8")
    (INSTANCE vga_portmap\.SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_9")
    (INSTANCE vga_portmap\.SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_10")
    (INSTANCE vga_portmap\.SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_11")
    (INSTANCE vga_portmap\.SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_12")
    (INSTANCE clock_manager_portmap\.SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_13")
    (INSTANCE clock_manager_portmap\.SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_14")
    (INSTANCE clock_manager_portmap\.SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_15")
    (INSTANCE clock_manager_portmap\.SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_16")
    (INSTANCE clock_manager_portmap\.SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_17")
    (INSTANCE clock_manager_portmap\.SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_18")
    (INSTANCE clock_manager_portmap\.SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_19")
    (INSTANCE clock_manager_portmap\.SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_20")
    (INSTANCE clock_manager_portmap\.SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_21")
    (INSTANCE clock_manager_portmap\.SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_22")
    (INSTANCE clock_manager_portmap\.SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_23")
    (INSTANCE clock_manager_portmap\.SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_24")
    (INSTANCE clock_manager_portmap\.SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_25")
    (INSTANCE pattern_gen_portmap\.SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_26")
    (INSTANCE pattern_gen_portmap\.SLICE_26)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_27")
    (INSTANCE nes_controller_portmap\.SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_29")
    (INSTANCE nes_controller_portmap\.SLICE_29)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_31")
    (INSTANCE pattern_gen_portmap\.SLICE_31)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_32")
    (INSTANCE pattern_gen_portmap\.SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_33")
    (INSTANCE pattern_gen_portmap\.SLICE_33)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_34")
    (INSTANCE pattern_gen_portmap\.SLICE_34)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_35")
    (INSTANCE pattern_gen_portmap\.SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_38")
    (INSTANCE pattern_gen_portmap\.SLICE_38)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_42")
    (INSTANCE pattern_gen_portmap\.SLICE_42)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_44")
    (INSTANCE pattern_gen_portmap\.SLICE_44)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "SLICE_45")
    (INSTANCE SLICE_45)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_46")
    (INSTANCE pattern_gen_portmap\.SLICE_46)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_49")
    (INSTANCE pattern_gen_portmap\.SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_53")
    (INSTANCE nes_controller_portmap\.SLICE_53)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_55")
    (INSTANCE nes_controller_portmap\.SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_57")
    (INSTANCE pattern_gen_portmap\.SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_59")
    (INSTANCE pattern_gen_portmap\.SLICE_59)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_60")
    (INSTANCE pattern_gen_portmap\.SLICE_60)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_61")
    (INSTANCE pattern_gen_portmap\.SLICE_61)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_63")
    (INSTANCE pattern_gen_portmap\.SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_65")
    (INSTANCE pattern_gen_portmap\.SLICE_65)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_66")
    (INSTANCE pattern_gen_portmap\.SLICE_66)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_67")
    (INSTANCE vga_portmap\.SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_68")
    (INSTANCE vga_portmap\.SLICE_68)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_70")
    (INSTANCE vga_portmap\.SLICE_70)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_71")
    (INSTANCE vga_portmap\.SLICE_71)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_72")
    (INSTANCE vga_portmap\.SLICE_72)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_74")
    (INSTANCE vga_portmap\.SLICE_74)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_75")
    (INSTANCE vga_portmap\.SLICE_75)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_76")
    (INSTANCE pattern_gen_portmap\.SLICE_76)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_77")
    (INSTANCE vga_portmap\.SLICE_77)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_79")
    (INSTANCE vga_portmap\.SLICE_79)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_80")
    (INSTANCE pattern_gen_portmap\.SLICE_80)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_81")
    (INSTANCE vga_portmap\.SLICE_81)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_84")
    (INSTANCE vga_portmap\.SLICE_84)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_86")
    (INSTANCE vga_portmap\.SLICE_86)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_88")
    (INSTANCE vga_portmap\.SLICE_88)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_90")
    (INSTANCE pattern_gen_portmap\.SLICE_90)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_91")
    (INSTANCE vga_portmap\.SLICE_91)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_93")
    (INSTANCE vga_portmap\.SLICE_93)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_94")
    (INSTANCE vga_portmap\.SLICE_94)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_97")
    (INSTANCE nes_controller_portmap\.SLICE_97)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_99")
    (INSTANCE nes_controller_portmap\.SLICE_99)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_100")
    (INSTANCE nes_controller_portmap\.SLICE_100)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_101")
    (INSTANCE pattern_gen_portmap\.SLICE_101)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_103")
    (INSTANCE pattern_gen_portmap\.SLICE_103)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_105")
    (INSTANCE pattern_gen_portmap\.SLICE_105)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_107")
    (INSTANCE pattern_gen_portmap\.SLICE_107)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_111")
    (INSTANCE pattern_gen_portmap\.SLICE_111)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_113")
    (INSTANCE pattern_gen_portmap\.SLICE_113)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_114")
    (INSTANCE pattern_gen_portmap\.SLICE_114)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_115")
    (INSTANCE pattern_gen_portmap\.SLICE_115)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_117")
    (INSTANCE pattern_gen_portmap\.SLICE_117)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_119")
    (INSTANCE pattern_gen_portmap\.SLICE_119)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_122")
    (INSTANCE pattern_gen_portmap\.SLICE_122)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_125")
    (INSTANCE pattern_gen_portmap\.SLICE_125)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_126")
    (INSTANCE nes_controller_portmap\.SLICE_126)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_127")
    (INSTANCE pattern_gen_portmap\.SLICE_127)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_128")
    (INSTANCE pattern_gen_portmap\.SLICE_128)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_132")
    (INSTANCE pattern_gen_portmap\.SLICE_132)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_134")
    (INSTANCE pattern_gen_portmap\.SLICE_134)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_141")
    (INSTANCE pattern_gen_portmap\.SLICE_141)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B")
    (INSTANCE clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B)
    (DELAY
      (ABSOLUTE
        (IOPATH REFERENCECLK OUTGLOBAL (0:0:0)(0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_data")
    (INSTANCE ctrlr_data_I)
    (DELAY
      (ABSOLUTE
        (IOPATH ctrlr_data PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "osc")
    (INSTANCE osc_I)
    (DELAY
      (ABSOLUTE
        (IOPATH osc PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "rotate_out")
    (INSTANCE rotate_out_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rotate_out (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_clk")
    (INSTANCE ctrlr_clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_clk (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_latch")
    (INSTANCE ctrlr_latch_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_latch (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "vsync")
    (INSTANCE vsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO vsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "hsync")
    (INSTANCE hsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO hsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_0_")
    (INSTANCE rgb\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb0 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_1_")
    (INSTANCE rgb\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb1 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_2_")
    (INSTANCE rgb\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb2 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_3_")
    (INSTANCE rgb\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb3 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_4_")
    (INSTANCE rgb\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb4 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_5_")
    (INSTANCE rgb\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb5 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "master")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT vga_portmap\.SLICE_0/F1 vga_portmap\.SLICE_0/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/F0 vga_portmap\.SLICE_0/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT0 vga_portmap\.SLICE_0/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT0 vga_portmap\.SLICE_0/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 vga_portmap\.SLICE_0/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_59/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_65/B0 
          (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 vga_portmap\.SLICE_68/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_80/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 vga_portmap\.SLICE_93/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 vga_portmap\.SLICE_94/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_103/A0 
          (3516:3681:3846)(3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_105/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_115/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_117/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT1 vga_portmap\.SLICE_0/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT1 vga_portmap\.SLICE_0/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_0/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_67/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_68/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_93/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_93/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_0/CE (4375:4421:4468)
          (4375:4421:4468))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_1/CE (4375:4421:4468)
          (4375:4421:4468))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_2/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_3/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_4/LSR (3569:3721:3873)
          (3569:3721:3873))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_5/CE (4375:4421:4468)
          (4375:4421:4468))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_6/LSR (3569:3721:3873)
          (3569:3721:3873))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_7/LSR (3569:3721:3873)
          (3569:3721:3873))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_8/LSR (3569:3721:3873)
          (3569:3721:3873))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_9/CE (4957:4983:5010)
          (4957:4983:5010))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_10/CE (4957:4983:5010)
          (4957:4983:5010))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_11/CE (4375:4421:4468)
          (4375:4421:4468))
        (INTERCONNECT vga_portmap\.SLICE_71/F0 vga_portmap\.SLICE_67/B1 (4745:4745:4745)
          (4745:4745:4745))
        (INTERCONNECT vga_portmap\.SLICE_67/F1 vga_portmap\.SLICE_0/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_67/F1 vga_portmap\.SLICE_1/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_67/F1 vga_portmap\.SLICE_5/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_67/F1 vga_portmap\.SLICE_9/LSR (2921:3099:3278)
          (2921:3099:3278))
        (INTERCONNECT vga_portmap\.SLICE_67/F1 vga_portmap\.SLICE_10/LSR (2921:3099:3278)
          (2921:3099:3278))
        (INTERCONNECT vga_portmap\.SLICE_67/F1 vga_portmap\.SLICE_11/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_0/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_1/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_2/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_3/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_4/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_5/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_6/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_7/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_8/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_9/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_10/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_11/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_12/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_13/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_14/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_15/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_16/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_17/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_18/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_19/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_20/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_21/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_22/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_23/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_24/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_31/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_32/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_33/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_34/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_35/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_42/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_44/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_46/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_49/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_122/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_128/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_134/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_141/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RCLK (4177:4838:5499)
          (4177:4838:5499))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT1 vga_portmap\.SLICE_11/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT1 vga_portmap\.SLICE_11/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/F1 vga_portmap\.SLICE_1/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/F0 vga_portmap\.SLICE_1/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT0 vga_portmap\.SLICE_1/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT0 vga_portmap\.SLICE_1/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_1/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_67/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_68/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_93/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_93/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT1 vga_portmap\.SLICE_1/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT1 vga_portmap\.SLICE_1/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_1/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_68/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_93/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_2/F0 vga_portmap\.SLICE_2/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_2/COUT0 vga_portmap\.SLICE_2/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_2/COUT0 vga_portmap\.SLICE_2/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT1 vga_portmap\.SLICE_2/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT1 vga_portmap\.SLICE_2/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_2/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_72/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_84/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_88/D1 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_91/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_3/F1 vga_portmap\.SLICE_3/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/F0 vga_portmap\.SLICE_3/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT0 vga_portmap\.SLICE_3/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT0 vga_portmap\.SLICE_3/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_3/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_71/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_71/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_86/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_88/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_91/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT1 vga_portmap\.SLICE_3/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT1 vga_portmap\.SLICE_3/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_3/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_70/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_71/C0 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_71/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_72/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_77/B0 (3569:3714:3860)
          (3569:3714:3860))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_88/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_91/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 pattern_gen_portmap\.SLICE_111/D1 
          (3860:3998:4137)(3860:3998:4137))
        (INTERCONNECT vga_portmap\.SLICE_4/F1 vga_portmap\.SLICE_4/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/F0 vga_portmap\.SLICE_4/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT0 vga_portmap\.SLICE_4/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT0 vga_portmap\.SLICE_4/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_4/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 pattern_gen_portmap\.SLICE_60/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 pattern_gen_portmap\.SLICE_65/C0 
          (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_72/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_75/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_77/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_88/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_91/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 pattern_gen_portmap\.SLICE_103/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 pattern_gen_portmap\.SLICE_111/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT1 vga_portmap\.SLICE_4/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT1 vga_portmap\.SLICE_4/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_4/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_57/C0 
          (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_57/B1 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_60/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_61/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_61/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_65/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_66/A1 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_71/A0 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_72/D1 (3106:3284:3463)
          (3106:3284:3463))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_75/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_77/A0 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_88/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_91/D0 (3754:3906:4058)
          (3754:3906:4058))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_103/C0 
          (3410:3568:3727)(3410:3568:3727))
        (INTERCONNECT vga_portmap\.SLICE_5/F1 vga_portmap\.SLICE_5/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT0 vga_portmap\.SLICE_5/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT0 vga_portmap\.SLICE_5/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_5/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_67/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_68/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT SLICE_131/F0 vga_portmap\.SLICE_5/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT SLICE_131/F0 vga_portmap\.SLICE_8/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT SLICE_131/F0 clock_manager_portmap\.SLICE_19/B1 (5261:5360:5459)
          (5261:5360:5459))
        (INTERCONNECT SLICE_131/F0 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/RESET_N 
          (2657:2881:3106)(2657:2881:3106))
        (INTERCONNECT SLICE_131/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RCLKE (4785:4943:5102)
          (4785:4943:5102))
        (INTERCONNECT SLICE_131/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RE (4177:4309:4441)
          (4177:4309:4441))
        (INTERCONNECT SLICE_131/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/WCLKE (4137:4322:4507)
          (4137:4322:4507))
        (INTERCONNECT vga_portmap\.SLICE_6/F1 vga_portmap\.SLICE_6/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/F0 vga_portmap\.SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT0 vga_portmap\.SLICE_6/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT0 vga_portmap\.SLICE_6/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_6/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_57/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_59/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_61/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_66/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_81/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_91/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_113/A1 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_113/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_114/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_115/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_117/B1 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT1 vga_portmap\.SLICE_6/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT1 vga_portmap\.SLICE_6/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_6/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_81/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_7/F1 vga_portmap\.SLICE_7/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/F0 vga_portmap\.SLICE_7/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT0 vga_portmap\.SLICE_7/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT0 vga_portmap\.SLICE_7/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/Q1 vga_portmap\.SLICE_7/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_7/Q1 vga_portmap\.SLICE_81/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT1 vga_portmap\.SLICE_7/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT1 vga_portmap\.SLICE_7/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/Q0 vga_portmap\.SLICE_7/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_7/Q0 vga_portmap\.SLICE_81/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_8/F1 vga_portmap\.SLICE_8/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT0 vga_portmap\.SLICE_8/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT0 vga_portmap\.SLICE_8/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_8/Q1 vga_portmap\.SLICE_8/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_8/Q1 vga_portmap\.SLICE_81/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_9/F0 vga_portmap\.SLICE_9/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT0 vga_portmap\.SLICE_9/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT0 vga_portmap\.SLICE_9/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT1 vga_portmap\.SLICE_9/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT1 vga_portmap\.SLICE_9/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_9/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 pattern_gen_portmap\.SLICE_63/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_70/C1 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_70/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_72/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_84/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_94/A1 (3622:3774:3926)
          (3622:3774:3926))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 pattern_gen_portmap\.SLICE_101/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_10/F1 vga_portmap\.SLICE_10/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/F0 vga_portmap\.SLICE_10/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT0 vga_portmap\.SLICE_10/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT0 vga_portmap\.SLICE_10/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_10/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 pattern_gen_portmap\.SLICE_63/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_67/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_75/B1 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 pattern_gen_portmap\.SLICE_76/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 vga_portmap\.SLICE_94/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_10/Q1 pattern_gen_portmap\.SLICE_101/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT1 vga_portmap\.SLICE_10/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT1 vga_portmap\.SLICE_10/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_10/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_59/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_70/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_76/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_76/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_79/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_107/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_115/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_117/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_11/F1 vga_portmap\.SLICE_11/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_11/F0 vga_portmap\.SLICE_11/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT0 vga_portmap\.SLICE_11/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT0 vga_portmap\.SLICE_11/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 vga_portmap\.SLICE_11/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_59/C1 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 vga_portmap\.SLICE_70/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_76/C1 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_76/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_80/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_105/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_115/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 pattern_gen_portmap\.SLICE_117/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 vga_portmap\.SLICE_11/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 pattern_gen_portmap\.SLICE_59/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 vga_portmap\.SLICE_70/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 pattern_gen_portmap\.SLICE_76/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 pattern_gen_portmap\.SLICE_76/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 pattern_gen_portmap\.SLICE_80/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 pattern_gen_portmap\.SLICE_103/B1 
          (3569:3714:3860)(3569:3714:3860))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 pattern_gen_portmap\.SLICE_105/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_11/Q0 pattern_gen_portmap\.SLICE_115/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F1 
          clock_manager_portmap\.SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F0 
          clock_manager_portmap\.SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          clock_manager_portmap\.SLICE_12/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_12/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_12/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          clock_manager_portmap\.SLICE_12/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT1 
          clock_manager_portmap\.SLICE_23/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT1 
          clock_manager_portmap\.SLICE_23/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F1 
          clock_manager_portmap\.SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F0 
          clock_manager_portmap\.SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          clock_manager_portmap\.SLICE_13/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_13/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_13/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          clock_manager_portmap\.SLICE_13/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_24/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_24/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F1 
          clock_manager_portmap\.SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F0 
          clock_manager_portmap\.SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          clock_manager_portmap\.SLICE_14/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_99/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_126/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT1 
          clock_manager_portmap\.SLICE_14/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT1 
          clock_manager_portmap\.SLICE_14/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          clock_manager_portmap\.SLICE_14/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_97/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_100/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_20/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_20/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F1 
          clock_manager_portmap\.SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F0 
          clock_manager_portmap\.SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          clock_manager_portmap\.SLICE_15/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_15/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_15/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          clock_manager_portmap\.SLICE_15/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_97/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_99/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F1 
          clock_manager_portmap\.SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F0 
          clock_manager_portmap\.SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          clock_manager_portmap\.SLICE_16/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          nes_controller_portmap\.SLICE_100/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          nes_controller_portmap\.SLICE_126/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_16/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_16/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          clock_manager_portmap\.SLICE_16/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          nes_controller_portmap\.SLICE_126/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F1 
          clock_manager_portmap\.SLICE_17/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F0 
          clock_manager_portmap\.SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          clock_manager_portmap\.SLICE_17/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT1 
          clock_manager_portmap\.SLICE_17/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT1 
          clock_manager_portmap\.SLICE_17/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          clock_manager_portmap\.SLICE_17/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F1 
          clock_manager_portmap\.SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F0 
          clock_manager_portmap\.SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q1 
          clock_manager_portmap\.SLICE_18/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q1 
          nes_controller_portmap\.SLICE_97/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q1 
          nes_controller_portmap\.SLICE_100/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_18/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_18/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          clock_manager_portmap\.SLICE_18/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          nes_controller_portmap\.SLICE_97/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          nes_controller_portmap\.SLICE_100/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F1 
          clock_manager_portmap\.SLICE_19/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q1 
          clock_manager_portmap\.SLICE_19/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F1 
          clock_manager_portmap\.SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F0 
          clock_manager_portmap\.SLICE_20/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          clock_manager_portmap\.SLICE_20/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          nes_controller_portmap\.SLICE_97/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          nes_controller_portmap\.SLICE_100/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          clock_manager_portmap\.SLICE_20/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          nes_controller_portmap\.SLICE_100/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          nes_controller_portmap\.SLICE_126/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          nes_controller_portmap\.SLICE_126/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/F1 
          clock_manager_portmap\.SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/F0 
          clock_manager_portmap\.SLICE_21/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT0 
          clock_manager_portmap\.SLICE_21/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT0 
          clock_manager_portmap\.SLICE_21/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 
          clock_manager_portmap\.SLICE_21/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 
          pattern_gen_portmap\.SLICE_38/CLK (3529:3608:3688)(3529:3608:3688))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 SLICE_45/CLK (2921:2987:3053)
          (2921:2987:3053))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT1 
          clock_manager_portmap\.SLICE_21/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT1 
          clock_manager_portmap\.SLICE_21/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q0 
          clock_manager_portmap\.SLICE_21/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/F1 
          clock_manager_portmap\.SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/F0 
          clock_manager_portmap\.SLICE_22/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT0 
          clock_manager_portmap\.SLICE_22/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT0 
          clock_manager_portmap\.SLICE_22/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q1 
          clock_manager_portmap\.SLICE_22/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT1 
          clock_manager_portmap\.SLICE_22/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT1 
          clock_manager_portmap\.SLICE_22/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q0 
          clock_manager_portmap\.SLICE_22/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/F1 
          clock_manager_portmap\.SLICE_23/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/F0 
          clock_manager_portmap\.SLICE_23/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT0 
          clock_manager_portmap\.SLICE_23/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT0 
          clock_manager_portmap\.SLICE_23/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/Q1 
          clock_manager_portmap\.SLICE_23/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/Q0 
          clock_manager_portmap\.SLICE_23/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/F1 
          clock_manager_portmap\.SLICE_24/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/F0 
          clock_manager_portmap\.SLICE_24/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT0 
          clock_manager_portmap\.SLICE_24/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT0 
          clock_manager_portmap\.SLICE_24/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q1 
          clock_manager_portmap\.SLICE_24/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q0 
          clock_manager_portmap\.SLICE_24/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/COUT0 
          pattern_gen_portmap\.SLICE_25/D1 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/COUT0 
          pattern_gen_portmap\.SLICE_25/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_25/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_86/F0 pattern_gen_portmap\.SLICE_25/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_86/F0 pattern_gen_portmap\.SLICE_31/A1 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT vga_portmap\.SLICE_86/F0 pattern_gen_portmap\.SLICE_32/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_86/F0 pattern_gen_portmap\.SLICE_34/C0 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT vga_portmap\.SLICE_86/F0 vga_portmap\.SLICE_86/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/F1 pattern_gen_portmap\.SLICE_33/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/COUT1 
          pattern_gen_portmap\.SLICE_26/D0 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/COUT1 
          pattern_gen_portmap\.SLICE_26/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT0 
          pattern_gen_portmap\.SLICE_26/D1 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT0 
          pattern_gen_portmap\.SLICE_26/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_26/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_31/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_32/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 pattern_gen_portmap\.SLICE_34/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/Q0 vga_portmap\.SLICE_86/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_26/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/F0 pattern_gen_portmap\.SLICE_35/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/F1 pattern_gen_portmap\.SLICE_34/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/F1 
          nes_controller_portmap\.SLICE_27/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/F0 
          nes_controller_portmap\.SLICE_27/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/Q0 
          nes_controller_portmap\.SLICE_27/D1 (3212:3377:3542)(3212:3377:3542))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/Q1 
          nes_controller_portmap\.SLICE_27/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/Q1 
          nes_controller_portmap\.SLICE_53/C0 (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT nes_controller_portmap\.SLICE_126/F1 
          nes_controller_portmap\.SLICE_27/CLK (3926:4012:4098)(3926:4012:4098))
        (INTERCONNECT nes_controller_portmap\.SLICE_126/F1 
          nes_controller_portmap\.SLICE_29/CLK (5221:5254:5287)(5221:5254:5287))
        (INTERCONNECT nes_controller_portmap\.SLICE_126/F1 ctrlr_clk_I/PADDO 
          (6450:6562:6675)(6450:6562:6675))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/Q0 
          nes_controller_portmap\.SLICE_55/C0 (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/F1 
          nes_controller_portmap\.SLICE_29/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/F0 
          nes_controller_portmap\.SLICE_29/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT ctrlr_data_I/PADDI nes_controller_portmap\.SLICE_29/D1 
          (4891:4990:5089)(4891:4990:5089))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/Q1 
          nes_controller_portmap\.SLICE_29/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/F1 pattern_gen_portmap\.SLICE_31/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/F0 pattern_gen_portmap\.SLICE_31/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q1 pattern_gen_portmap\.SLICE_31/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q1 pattern_gen_portmap\.SLICE_31/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q1 pattern_gen_portmap\.SLICE_128/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q1 pattern_gen_portmap\.SLICE_128/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q0 pattern_gen_portmap\.SLICE_31/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q0 pattern_gen_portmap\.SLICE_31/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q0 
          nes_controller_portmap\.SLICE_55/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_31/Q0 pattern_gen_portmap\.SLICE_128/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_86/F1 pattern_gen_portmap\.SLICE_31/B0 
          (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT vga_portmap\.SLICE_86/F1 pattern_gen_portmap\.SLICE_32/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_86/F1 pattern_gen_portmap\.SLICE_33/CE 
          (2948:3172:3397)(2948:3172:3397))
        (INTERCONNECT vga_portmap\.SLICE_86/F1 pattern_gen_portmap\.SLICE_35/CE 
          (3595:3793:3992)(3595:3793:3992))
        (INTERCONNECT vga_portmap\.SLICE_86/F1 nes_controller_portmap\.SLICE_53/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_86/F1 nes_controller_portmap\.SLICE_55/A1 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT vga_portmap\.SLICE_86/F1 pattern_gen_portmap\.SLICE_122/C1 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT vga_portmap\.SLICE_86/F1 pattern_gen_portmap\.SLICE_128/A1 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.SLICE_125/F0 pattern_gen_portmap\.SLICE_31/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/F1 pattern_gen_portmap\.SLICE_32/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/F0 pattern_gen_portmap\.SLICE_32/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q1 pattern_gen_portmap\.SLICE_32/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q1 pattern_gen_portmap\.SLICE_32/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q1 pattern_gen_portmap\.SLICE_122/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q1 pattern_gen_portmap\.SLICE_122/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q0 pattern_gen_portmap\.SLICE_32/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q0 pattern_gen_portmap\.SLICE_32/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q0 
          nes_controller_portmap\.SLICE_53/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_32/Q0 pattern_gen_portmap\.SLICE_122/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_132/F0 pattern_gen_portmap\.SLICE_32/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/F0 pattern_gen_portmap\.SLICE_33/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_34/F0 pattern_gen_portmap\.SLICE_34/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/F0 pattern_gen_portmap\.SLICE_35/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/F1 pattern_gen_portmap\.SLICE_38/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/F0 pattern_gen_portmap\.SLICE_38/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q1 pattern_gen_portmap\.SLICE_38/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q1 pattern_gen_portmap\.SLICE_80/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q1 pattern_gen_portmap\.SLICE_103/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q1 pattern_gen_portmap\.SLICE_105/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q1 pattern_gen_portmap\.SLICE_107/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q1 pattern_gen_portmap\.SLICE_141/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q0 pattern_gen_portmap\.SLICE_38/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q0 pattern_gen_portmap\.SLICE_65/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q0 pattern_gen_portmap\.SLICE_80/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q0 pattern_gen_portmap\.SLICE_103/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q0 pattern_gen_portmap\.SLICE_105/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q0 pattern_gen_portmap\.SLICE_107/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/Q0 pattern_gen_portmap\.SLICE_141/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q0 pattern_gen_portmap\.SLICE_46/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q1 pattern_gen_portmap\.SLICE_46/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/F1 pattern_gen_portmap\.SLICE_42/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/F0 pattern_gen_portmap\.SLICE_42/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q1 pattern_gen_portmap\.SLICE_42/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q1 pattern_gen_portmap\.SLICE_42/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q1 pattern_gen_portmap\.SLICE_119/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q1 pattern_gen_portmap\.SLICE_119/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q1 pattern_gen_portmap\.SLICE_134/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q1 pattern_gen_portmap\.SLICE_134/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F1 
          pattern_gen_portmap\.SLICE_42/C1 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F1 
          pattern_gen_portmap\.SLICE_42/B0 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F1 
          pattern_gen_portmap\.SLICE_119/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F1 
          pattern_gen_portmap\.SLICE_119/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F1 
          pattern_gen_portmap\.SLICE_134/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F1 
          pattern_gen_portmap\.SLICE_134/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q0 pattern_gen_portmap\.SLICE_42/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q0 pattern_gen_portmap\.SLICE_119/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q0 pattern_gen_portmap\.SLICE_119/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q0 pattern_gen_portmap\.SLICE_134/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_44/F1 pattern_gen_portmap\.SLICE_44/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_44/F0 pattern_gen_portmap\.SLICE_44/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F1 
          pattern_gen_portmap\.SLICE_44/C0 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F1 
          pattern_gen_portmap\.SLICE_44/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F1 
          pattern_gen_portmap\.SLICE_127/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F1 
          pattern_gen_portmap\.SLICE_127/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_44/Q1 pattern_gen_portmap\.SLICE_44/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_44/Q1 pattern_gen_portmap\.SLICE_44/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_44/Q1 pattern_gen_portmap\.SLICE_127/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_44/Q1 pattern_gen_portmap\.SLICE_127/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_44/Q0 pattern_gen_portmap\.SLICE_44/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_44/Q0 pattern_gen_portmap\.SLICE_127/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT SLICE_45/F1 SLICE_45/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_45/F0 SLICE_45/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_141/Q1 SLICE_45/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_141/Q1 pattern_gen_portmap\.SLICE_80/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_141/Q1 pattern_gen_portmap\.SLICE_107/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_141/Q1 pattern_gen_portmap\.SLICE_141/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 SLICE_45/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 vga_portmap\.SLICE_79/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/Q0 pattern_gen_portmap\.SLICE_107/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT SLICE_45/Q0 pattern_gen_portmap\.SLICE_49/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT SLICE_45/Q1 pattern_gen_portmap\.SLICE_141/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/F1 pattern_gen_portmap\.SLICE_46/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_46/F0 pattern_gen_portmap\.SLICE_46/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_49/F0 pattern_gen_portmap\.SLICE_49/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_122/F0 
          nes_controller_portmap\.SLICE_53/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F0 
          nes_controller_portmap\.SLICE_53/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F0 
          nes_controller_portmap\.SLICE_53/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_53/F0 
          pattern_gen_portmap\.SLICE_132/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_126/F0 
          nes_controller_portmap\.SLICE_53/B0 (3860:4025:4190)(3860:4025:4190))
        (INTERCONNECT nes_controller_portmap\.SLICE_126/F0 
          nes_controller_portmap\.SLICE_55/B0 (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.SLICE_128/F0 
          nes_controller_portmap\.SLICE_55/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F0 
          nes_controller_portmap\.SLICE_55/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F0 
          nes_controller_portmap\.SLICE_55/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F0 
          pattern_gen_portmap\.SLICE_125/C0 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_55/F0 rotate_out_I/PADDO 
          (6133:6139:6146)(6133:6139:6146))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA12 
          pattern_gen_portmap\.SLICE_57/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_57/F0 pattern_gen_portmap\.SLICE_57/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA13 
          pattern_gen_portmap\.SLICE_57/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA14 
          pattern_gen_portmap\.SLICE_57/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA15 
          pattern_gen_portmap\.SLICE_57/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_57/F1 pattern_gen_portmap\.SLICE_65/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_59/F1 pattern_gen_portmap\.SLICE_59/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_59/F1 pattern_gen_portmap\.SLICE_60/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_59/F1 vga_portmap\.SLICE_94/A0 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.SLICE_59/F1 pattern_gen_portmap\.SLICE_117/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_59/F0 pattern_gen_portmap\.SLICE_60/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_59/F0 pattern_gen_portmap\.SLICE_111/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_60/F0 pattern_gen_portmap\.SLICE_111/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA8 
          pattern_gen_portmap\.SLICE_61/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_61/F0 pattern_gen_portmap\.SLICE_61/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA9 
          pattern_gen_portmap\.SLICE_61/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA10 
          pattern_gen_portmap\.SLICE_61/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA11 
          pattern_gen_portmap\.SLICE_61/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_61/F1 pattern_gen_portmap\.SLICE_65/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_88/F1 pattern_gen_portmap\.SLICE_63/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_88/F1 pattern_gen_portmap\.SLICE_63/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_88/F1 vga_portmap\.SLICE_74/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_88/F1 pattern_gen_portmap\.SLICE_101/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/F0 pattern_gen_portmap\.SLICE_63/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/F0 pattern_gen_portmap\.SLICE_90/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_74/F0 pattern_gen_portmap\.SLICE_63/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_74/F0 vga_portmap\.SLICE_74/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_74/F0 pattern_gen_portmap\.SLICE_101/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_63/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_90/A0 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_101/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/F1 rgb\[3\]_I/PADDO (3965:4170:4375)
          (3965:4170:4375))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/F1 rgb\[4\]_I/PADDO (3423:3641:3860)
          (3423:3641:3860))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/F1 rgb\[5\]_I/PADDO (4507:4699:4891)
          (4507:4699:4891))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/F0 pattern_gen_portmap\.SLICE_65/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/F0 pattern_gen_portmap\.SLICE_66/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/F0 pattern_gen_portmap\.SLICE_114/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/F1 vga_portmap\.SLICE_77/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_113/F1 pattern_gen_portmap\.SLICE_66/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_66/F0 pattern_gen_portmap\.SLICE_66/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA5 
          pattern_gen_portmap\.SLICE_66/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA4 
          pattern_gen_portmap\.SLICE_66/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_66/F1 pattern_gen_portmap\.SLICE_114/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_70/F0 vga_portmap\.SLICE_67/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_67/F0 vga_portmap\.SLICE_67/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_68/F0 vga_portmap\.SLICE_67/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT vga_portmap\.SLICE_68/F0 vga_portmap\.SLICE_68/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_68/F1 vga_portmap\.SLICE_75/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_68/F1 vga_portmap\.SLICE_84/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_68/F1 vga_portmap\.SLICE_86/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_70/F1 vga_portmap\.SLICE_74/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT vga_portmap\.SLICE_81/F1 vga_portmap\.SLICE_71/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_81/F1 vga_portmap\.SLICE_72/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_88/F0 vga_portmap\.SLICE_71/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT vga_portmap\.SLICE_88/F0 vga_portmap\.SLICE_79/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_88/F0 vga_portmap\.SLICE_88/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_88/F0 pattern_gen_portmap\.SLICE_111/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_72/F0 vga_portmap\.SLICE_71/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_72/F0 vga_portmap\.SLICE_72/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_71/F1 vga_portmap\.SLICE_84/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_72/F1 vga_portmap\.SLICE_86/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_79/F0 vga_portmap\.SLICE_74/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_75/F1 vga_portmap\.SLICE_74/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_77/F1 vga_portmap\.SLICE_74/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_74/F1 pattern_gen_portmap\.SLICE_90/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_75/F0 vga_portmap\.SLICE_75/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_76/F0 vga_portmap\.SLICE_75/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_76/F1 vga_portmap\.SLICE_84/D0 
          (2961:3159:3357)(2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.SLICE_76/F1 vga_portmap\.SLICE_86/A0 
          (3265:3463:3661)(3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_76/F1 vga_portmap\.SLICE_94/B1 
          (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT vga_portmap\.SLICE_77/F0 vga_portmap\.SLICE_77/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_114/F1 vga_portmap\.SLICE_77/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_107/F1 vga_portmap\.SLICE_77/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_103/F1 vga_portmap\.SLICE_77/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_80/F1 vga_portmap\.SLICE_79/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_80/F0 pattern_gen_portmap\.SLICE_80/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_81/F0 vga_portmap\.SLICE_81/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_84/F0 vga_portmap\.SLICE_84/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_111/F1 pattern_gen_portmap\.SLICE_90/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_90/F0 rgb\[0\]_I/PADDO (4071:4269:4468)
          (4071:4269:4468))
        (INTERCONNECT pattern_gen_portmap\.SLICE_90/F0 rgb\[2\]_I/PADDO (3529:3740:3952)
          (3529:3740:3952))
        (INTERCONNECT vga_portmap\.SLICE_91/F0 vga_portmap\.SLICE_91/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_91/F1 hsync_I/PADDO (5393:5538:5684)
          (5393:5538:5684))
        (INTERCONNECT vga_portmap\.SLICE_93/F0 vga_portmap\.SLICE_94/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT vga_portmap\.SLICE_93/F1 vga_portmap\.SLICE_94/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_94/F0 vga_portmap\.SLICE_94/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_94/F1 vsync_I/PADDO (4613:4798:4983)
          (4613:4798:4983))
        (INTERCONNECT nes_controller_portmap\.SLICE_97/F0 
          nes_controller_portmap\.SLICE_97/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_97/F0 
          nes_controller_portmap\.SLICE_126/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_97/F1 
          nes_controller_portmap\.SLICE_126/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_99/F0 
          nes_controller_portmap\.SLICE_100/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_100/F0 
          nes_controller_portmap\.SLICE_100/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_100/F1 ctrlr_latch_I/PADDO 
          (6450:6562:6675)(6450:6562:6675))
        (INTERCONNECT pattern_gen_portmap\.SLICE_101/F0 pattern_gen_portmap\.SLICE_101/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_101/F1 rgb\[1\]_I/PADDO (4071:4269:4468)
          (4071:4269:4468))
        (INTERCONNECT pattern_gen_portmap\.SLICE_103/F0 pattern_gen_portmap\.SLICE_103/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_141/F0 pattern_gen_portmap\.SLICE_105/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_105/F0 pattern_gen_portmap\.SLICE_105/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_105/F1 pattern_gen_portmap\.SLICE_107/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_107/F0 pattern_gen_portmap\.SLICE_107/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_111/F0 pattern_gen_portmap\.SLICE_111/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_115/F1 pattern_gen_portmap\.SLICE_111/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_117/F1 pattern_gen_portmap\.SLICE_111/B0 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA7 
          pattern_gen_portmap\.SLICE_113/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA6 
          pattern_gen_portmap\.SLICE_113/C1 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA0 
          pattern_gen_portmap\.SLICE_113/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA1 
          pattern_gen_portmap\.SLICE_113/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_113/F0 pattern_gen_portmap\.SLICE_114/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_114/F0 pattern_gen_portmap\.SLICE_114/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA3 
          pattern_gen_portmap\.SLICE_114/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA2 
          pattern_gen_portmap\.SLICE_114/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_115/F0 pattern_gen_portmap\.SLICE_115/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_117/F0 pattern_gen_portmap\.SLICE_117/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_134/Q1 pattern_gen_portmap\.SLICE_119/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_134/Q1 pattern_gen_portmap\.SLICE_134/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_119/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR4 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_119/F1 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR3 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_122/F1 
          pattern_gen_portmap\.SLICE_122/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_122/Q1 pattern_gen_portmap\.SLICE_122/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_122/Q1 pattern_gen_portmap\.SLICE_122/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_122/Q1 pattern_gen_portmap\.SLICE_132/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_128/Q1 pattern_gen_portmap\.SLICE_125/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_128/Q1 pattern_gen_portmap\.SLICE_128/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_128/Q1 pattern_gen_portmap\.SLICE_128/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_127/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_127/F1 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.SLICE_128/F1 
          pattern_gen_portmap\.SLICE_128/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_134/F1 
          pattern_gen_portmap\.SLICE_134/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_134/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR2 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_141/F1 
          pattern_gen_portmap\.SLICE_141/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT osc_I/PADDI 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/REFERENCECLK 
          (7244:7323:7402)(7244:7323:7402))
        (INTERCONNECT clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/INTFBOUT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/FEEDBACK (0:0:0)
          (0:0:0))
      )
    )
  )
)
