

================================================================
== Vitis HLS Report for 'inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3'
================================================================
* Date:           Fri Jan  6 21:26:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        ultrasound_accelerator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  18.087 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  35840003|  35840003|  1.792 sec|  1.792 sec|  35840003|  35840003|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |                     Loop Name                     |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3  |  35840001|  35840001|         3|          1|          1|  35840000|       yes|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    339|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|    150|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|     147|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     147|    593|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_16s_32_1_1_U3  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mux_165_32_1_1_U1      |mux_165_32_1_1      |        0|   0|  0|  65|    0|
    |mux_165_32_1_1_U2      |mux_165_32_1_1      |        0|   0|  0|  65|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   2|  0| 150|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln22_1_fu_568_p2              |         +|   0|  0|  23|          16|           2|
    |add_ln22_fu_518_p2                |         +|   0|  0|  33|          26|           1|
    |add_ln23_1_fu_693_p2              |         +|   0|  0|  14|          13|           1|
    |add_ln23_fu_582_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln25_fu_652_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln27_fu_640_p2                |         +|   0|  0|  23|          16|          16|
    |conv_output_din                   |         +|   0|  0|  23|          16|          16|
    |sum_2_fu_794_p2                   |         +|   0|  0|  39|          32|          32|
    |and_ln22_fu_562_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_512_p2               |      icmp|   0|  0|  16|          26|          26|
    |icmp_ln23_fu_536_p2               |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln25_fu_556_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln27_fu_646_p2               |      icmp|   0|  0|  13|          16|          16|
    |ifzero_fu_658_p2                  |      icmp|   0|  0|  11|           8|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln23_fu_588_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln22_1_fu_574_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln22_fu_542_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln23_1_fu_735_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln23_2_fu_602_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln23_3_fu_699_p3           |    select|   0|  0|  13|           1|           1|
    |select_ln23_fu_594_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_550_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 339|         216|         176|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |conv_output_blk_n        |   9|          2|    1|          2|
    |i_fu_154                 |   9|          2|   16|         32|
    |indvar_flatten12_fu_158  |   9|          2|   26|         52|
    |indvar_flatten_fu_150    |   9|          2|   13|         26|
    |input_r_blk_n            |   9|          2|    1|          2|
    |j_fu_142                 |   9|          2|    8|         16|
    |k_fu_146                 |   9|          2|    5|         10|
    |sum_fu_138               |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         23|  105|        242|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |i_fu_154                             |  16|   0|   16|          0|
    |icmp_ln27_reg_957                    |   1|   0|    1|          0|
    |ifzero_reg_1041                      |   1|   0|    1|          0|
    |ifzero_reg_1041_pp0_iter2_reg        |   1|   0|    1|          0|
    |indvar_flatten12_fu_158              |  26|   0|   26|          0|
    |indvar_flatten_fu_150                |  13|   0|   13|          0|
    |j_fu_142                             |   8|   0|    8|          0|
    |k_fu_146                             |   5|   0|    5|          0|
    |or_ln23_reg_947                      |   1|   0|    1|          0|
    |select_ln23_2_reg_952                |   5|   0|    5|          0|
    |sum_fu_138                           |  32|   0|   32|          0|
    |trunc_ln33_1_reg_1045                |  16|   0|   16|          0|
    |trunc_ln33_1_reg_1045_pp0_iter2_reg  |  16|   0|   16|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 147|   0|  147|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|input_r_dout              |   in|   16|     ap_fifo|                                                             input_r|       pointer|
|input_r_empty_n           |   in|    1|     ap_fifo|                                                             input_r|       pointer|
|input_r_read              |  out|    1|     ap_fifo|                                                             input_r|       pointer|
|conv_output_din           |  out|   16|     ap_fifo|                                                         conv_output|       pointer|
|conv_output_full_n        |   in|    1|     ap_fifo|                                                         conv_output|       pointer|
|conv_output_write         |  out|    1|     ap_fifo|                                                         conv_output|       pointer|
|conv_weights_0_address0   |  out|    7|   ap_memory|                                                      conv_weights_0|         array|
|conv_weights_0_ce0        |  out|    1|   ap_memory|                                                      conv_weights_0|         array|
|conv_weights_0_q0         |   in|   32|   ap_memory|                                                      conv_weights_0|         array|
|conv_weights_1_address0   |  out|    7|   ap_memory|                                                      conv_weights_1|         array|
|conv_weights_1_ce0        |  out|    1|   ap_memory|                                                      conv_weights_1|         array|
|conv_weights_1_q0         |   in|   32|   ap_memory|                                                      conv_weights_1|         array|
|conv_weights_2_address0   |  out|    7|   ap_memory|                                                      conv_weights_2|         array|
|conv_weights_2_ce0        |  out|    1|   ap_memory|                                                      conv_weights_2|         array|
|conv_weights_2_q0         |   in|   32|   ap_memory|                                                      conv_weights_2|         array|
|conv_weights_3_address0   |  out|    7|   ap_memory|                                                      conv_weights_3|         array|
|conv_weights_3_ce0        |  out|    1|   ap_memory|                                                      conv_weights_3|         array|
|conv_weights_3_q0         |   in|   32|   ap_memory|                                                      conv_weights_3|         array|
|conv_weights_4_address0   |  out|    7|   ap_memory|                                                      conv_weights_4|         array|
|conv_weights_4_ce0        |  out|    1|   ap_memory|                                                      conv_weights_4|         array|
|conv_weights_4_q0         |   in|   32|   ap_memory|                                                      conv_weights_4|         array|
|conv_weights_5_address0   |  out|    7|   ap_memory|                                                      conv_weights_5|         array|
|conv_weights_5_ce0        |  out|    1|   ap_memory|                                                      conv_weights_5|         array|
|conv_weights_5_q0         |   in|   32|   ap_memory|                                                      conv_weights_5|         array|
|conv_weights_6_address0   |  out|    7|   ap_memory|                                                      conv_weights_6|         array|
|conv_weights_6_ce0        |  out|    1|   ap_memory|                                                      conv_weights_6|         array|
|conv_weights_6_q0         |   in|   32|   ap_memory|                                                      conv_weights_6|         array|
|conv_weights_7_address0   |  out|    7|   ap_memory|                                                      conv_weights_7|         array|
|conv_weights_7_ce0        |  out|    1|   ap_memory|                                                      conv_weights_7|         array|
|conv_weights_7_q0         |   in|   32|   ap_memory|                                                      conv_weights_7|         array|
|conv_weights_8_address0   |  out|    7|   ap_memory|                                                      conv_weights_8|         array|
|conv_weights_8_ce0        |  out|    1|   ap_memory|                                                      conv_weights_8|         array|
|conv_weights_8_q0         |   in|   32|   ap_memory|                                                      conv_weights_8|         array|
|conv_weights_9_address0   |  out|    7|   ap_memory|                                                      conv_weights_9|         array|
|conv_weights_9_ce0        |  out|    1|   ap_memory|                                                      conv_weights_9|         array|
|conv_weights_9_q0         |   in|   32|   ap_memory|                                                      conv_weights_9|         array|
|conv_weights_10_address0  |  out|    7|   ap_memory|                                                     conv_weights_10|         array|
|conv_weights_10_ce0       |  out|    1|   ap_memory|                                                     conv_weights_10|         array|
|conv_weights_10_q0        |   in|   32|   ap_memory|                                                     conv_weights_10|         array|
|conv_weights_11_address0  |  out|    7|   ap_memory|                                                     conv_weights_11|         array|
|conv_weights_11_ce0       |  out|    1|   ap_memory|                                                     conv_weights_11|         array|
|conv_weights_11_q0        |   in|   32|   ap_memory|                                                     conv_weights_11|         array|
|conv_weights_12_address0  |  out|    7|   ap_memory|                                                     conv_weights_12|         array|
|conv_weights_12_ce0       |  out|    1|   ap_memory|                                                     conv_weights_12|         array|
|conv_weights_12_q0        |   in|   32|   ap_memory|                                                     conv_weights_12|         array|
|conv_weights_13_address0  |  out|    7|   ap_memory|                                                     conv_weights_13|         array|
|conv_weights_13_ce0       |  out|    1|   ap_memory|                                                     conv_weights_13|         array|
|conv_weights_13_q0        |   in|   32|   ap_memory|                                                     conv_weights_13|         array|
|conv_weights_14_address0  |  out|    7|   ap_memory|                                                     conv_weights_14|         array|
|conv_weights_14_ce0       |  out|    1|   ap_memory|                                                     conv_weights_14|         array|
|conv_weights_14_q0        |   in|   32|   ap_memory|                                                     conv_weights_14|         array|
|conv_weights_15_address0  |  out|    7|   ap_memory|                                                     conv_weights_15|         array|
|conv_weights_15_ce0       |  out|    1|   ap_memory|                                                     conv_weights_15|         array|
|conv_weights_15_q0        |   in|   32|   ap_memory|                                                     conv_weights_15|         array|
|conv_biases_0_load        |   in|   32|     ap_none|                                                  conv_biases_0_load|        scalar|
|conv_biases_1_load        |   in|   32|     ap_none|                                                  conv_biases_1_load|        scalar|
|conv_biases_2_load        |   in|   32|     ap_none|                                                  conv_biases_2_load|        scalar|
|conv_biases_3_load        |   in|   32|     ap_none|                                                  conv_biases_3_load|        scalar|
|conv_biases_4_load        |   in|   32|     ap_none|                                                  conv_biases_4_load|        scalar|
|conv_biases_5_load        |   in|   32|     ap_none|                                                  conv_biases_5_load|        scalar|
|conv_biases_6_load        |   in|   32|     ap_none|                                                  conv_biases_6_load|        scalar|
|conv_biases_7_load        |   in|   32|     ap_none|                                                  conv_biases_7_load|        scalar|
|conv_biases_8_load        |   in|   32|     ap_none|                                                  conv_biases_8_load|        scalar|
|conv_biases_9_load        |   in|   32|     ap_none|                                                  conv_biases_9_load|        scalar|
|conv_biases_10_load       |   in|   32|     ap_none|                                                 conv_biases_10_load|        scalar|
|conv_biases_11_load       |   in|   32|     ap_none|                                                 conv_biases_11_load|        scalar|
|conv_biases_12_load       |   in|   32|     ap_none|                                                 conv_biases_12_load|        scalar|
|conv_biases_13_load       |   in|   32|     ap_none|                                                 conv_biases_13_load|        scalar|
|conv_biases_14_load       |   in|   32|     ap_none|                                                 conv_biases_14_load|        scalar|
|conv_biases_15_load       |   in|   32|     ap_none|                                                 conv_biases_15_load|        scalar|
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

