simLibName = "final_project"
simCellName = "zz_system"
simViewName = "config"
simSimulator = "spectre"
simNotIncremental = nil
simReNetlistAll = 't
simViewList = '("spectre" "spice" "pspice" "verilog" "verilogams" "behavioral" "functional" "systemVerilog" "schematic" "veriloga" "vhdl" "vhdlams" "wreal")
simStopList = '("spectre")
simNetlistHier = 't
nlFormatterClass = 'spectreFormatter
nlCreateAmap = 't
nlDesignVarNameList = '("vdd" "vdda" "vin" "vref" "cap" "VIN_1" "VIN_0" "VBAT" "TRISE_BAT" "S_1" "S_0" "RBAT" "G_2" "G_1" "G_0")
simNetlistHier = t
