-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer6_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
    layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    layer6_out_empty_n : IN STD_LOGIC;
    layer6_out_read : OUT STD_LOGIC;
    layer12_out_din : OUT STD_LOGIC_VECTOR (671 downto 0);
    layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    layer12_out_full_n : IN STD_LOGIC;
    layer12_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_0_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_A8 : STD_LOGIC_VECTOR (7 downto 0) := "10101000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln269_reg_1388 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln278_reg_1522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln269_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal layer6_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer12_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal in_data_fu_302_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_data_reg_1392 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_data_4_reg_1402 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_data_5_reg_1412 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_data_6_reg_1422 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_49_reg_1432 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_1_reg_1442 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_2_reg_1452 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln275_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_1_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_1_reg_1474 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_2_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_2_reg_1486 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_3_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_3_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_4_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln275_4_reg_1510 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln278_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal pack_cnt_fu_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pack_cnt_2_fu_402_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_sig_allocacmp_pack_cnt_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_80 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal i_4_fu_284_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_data_fu_84 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_91_fu_816_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_4_fu_88 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_90_fu_810_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_5_fu_92 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_89_fu_804_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_6_fu_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_88_fu_798_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_7_fu_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_87_fu_792_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_8_fu_104 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_86_fu_786_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_9_fu_108 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_85_fu_780_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_10_fu_112 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_84_fu_774_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_11_fu_116 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_83_fu_768_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_12_fu_120 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_82_fu_762_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_13_fu_124 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_81_fu_756_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_14_fu_128 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_80_fu_750_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_15_fu_132 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_79_fu_744_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_16_fu_136 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_78_fu_738_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_17_fu_140 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_77_fu_732_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_18_fu_144 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_76_fu_726_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_19_fu_148 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_75_fu_720_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_20_fu_152 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_74_fu_714_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_21_fu_156 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_73_fu_708_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_22_fu_160 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_72_fu_702_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_23_fu_164 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_71_fu_696_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_24_fu_168 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_70_fu_690_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_25_fu_172 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_69_fu_684_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_26_fu_176 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_68_fu_678_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_27_fu_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_67_fu_672_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_28_fu_184 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_66_fu_666_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_29_fu_188 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_65_fu_660_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_30_fu_192 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_64_fu_654_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_31_fu_196 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_63_fu_648_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_32_fu_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_62_fu_642_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_33_fu_204 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_61_fu_636_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_34_fu_208 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_60_fu_630_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_35_fu_212 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_59_fu_624_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_36_fu_216 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_58_fu_618_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_37_fu_220 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_57_fu_612_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_38_fu_224 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_56_fu_605_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_39_fu_228 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_55_fu_598_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_40_fu_232 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_54_fu_591_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_41_fu_236 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_53_fu_584_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_42_fu_240 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_52_fu_577_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_43_fu_244 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_51_fu_570_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_44_fu_248 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal out_data_50_fu_563_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln268_fu_298_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln275_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln275_2_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln275_1_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln275_3_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_298 : BOOLEAN;
    signal ap_condition_279 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_core_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component cnn_core_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_298)) then
                if ((icmp_ln269_fu_278_p2 = ap_const_lv1_0)) then 
                    i_fu_80 <= i_4_fu_284_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_80 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    pack_cnt_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_279)) then
                if (((icmp_ln269_reg_1388 = ap_const_lv1_0) and (icmp_ln278_fu_396_p2 = ap_const_lv1_1))) then 
                    pack_cnt_fu_76 <= ap_const_lv32_0_2;
                elsif (((icmp_ln269_reg_1388 = ap_const_lv1_0) and (icmp_ln278_fu_396_p2 = ap_const_lv1_0))) then 
                    pack_cnt_fu_76 <= pack_cnt_2_fu_402_p2;
                elsif ((ap_loop_init_pp0_iter1_reg = ap_const_logic_1)) then 
                    pack_cnt_fu_76 <= ap_const_lv32_0_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                icmp_ln269_reg_1388 <= icmp_ln269_fu_278_p2;
                icmp_ln275_1_reg_1474 <= icmp_ln275_1_fu_372_p2;
                icmp_ln275_2_reg_1486 <= icmp_ln275_2_fu_378_p2;
                icmp_ln275_3_reg_1498 <= icmp_ln275_3_fu_384_p2;
                icmp_ln275_4_reg_1510 <= icmp_ln275_4_fu_390_p2;
                icmp_ln275_reg_1462 <= icmp_ln275_fu_366_p2;
                icmp_ln278_reg_1522 <= icmp_ln278_fu_396_p2;
                in_data_4_reg_1402 <= layer6_out_dout(31 downto 16);
                in_data_5_reg_1412 <= layer6_out_dout(47 downto 32);
                in_data_6_reg_1422 <= layer6_out_dout(63 downto 48);
                in_data_reg_1392 <= in_data_fu_302_p1;
                out_data_1_reg_1442 <= layer6_out_dout(95 downto 80);
                out_data_2_reg_1452 <= layer6_out_dout(111 downto 96);
                out_data_49_reg_1432 <= layer6_out_dout(79 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                out_data_10_fu_112 <= out_data_84_fu_774_p3;
                out_data_11_fu_116 <= out_data_83_fu_768_p3;
                out_data_12_fu_120 <= out_data_82_fu_762_p3;
                out_data_13_fu_124 <= out_data_81_fu_756_p3;
                out_data_14_fu_128 <= out_data_80_fu_750_p3;
                out_data_15_fu_132 <= out_data_79_fu_744_p3;
                out_data_16_fu_136 <= out_data_78_fu_738_p3;
                out_data_17_fu_140 <= out_data_77_fu_732_p3;
                out_data_18_fu_144 <= out_data_76_fu_726_p3;
                out_data_19_fu_148 <= out_data_75_fu_720_p3;
                out_data_20_fu_152 <= out_data_74_fu_714_p3;
                out_data_21_fu_156 <= out_data_73_fu_708_p3;
                out_data_22_fu_160 <= out_data_72_fu_702_p3;
                out_data_23_fu_164 <= out_data_71_fu_696_p3;
                out_data_24_fu_168 <= out_data_70_fu_690_p3;
                out_data_25_fu_172 <= out_data_69_fu_684_p3;
                out_data_26_fu_176 <= out_data_68_fu_678_p3;
                out_data_27_fu_180 <= out_data_67_fu_672_p3;
                out_data_28_fu_184 <= out_data_66_fu_666_p3;
                out_data_29_fu_188 <= out_data_65_fu_660_p3;
                out_data_30_fu_192 <= out_data_64_fu_654_p3;
                out_data_31_fu_196 <= out_data_63_fu_648_p3;
                out_data_32_fu_200 <= out_data_62_fu_642_p3;
                out_data_33_fu_204 <= out_data_61_fu_636_p3;
                out_data_34_fu_208 <= out_data_60_fu_630_p3;
                out_data_35_fu_212 <= out_data_59_fu_624_p3;
                out_data_36_fu_216 <= out_data_58_fu_618_p3;
                out_data_37_fu_220 <= out_data_57_fu_612_p3;
                out_data_38_fu_224 <= out_data_56_fu_605_p3;
                out_data_39_fu_228 <= out_data_55_fu_598_p3;
                out_data_40_fu_232 <= out_data_54_fu_591_p3;
                out_data_41_fu_236 <= out_data_53_fu_584_p3;
                out_data_42_fu_240 <= out_data_52_fu_577_p3;
                out_data_43_fu_244 <= out_data_51_fu_570_p3;
                out_data_44_fu_248 <= out_data_50_fu_563_p3;
                out_data_4_fu_88 <= out_data_90_fu_810_p3;
                out_data_5_fu_92 <= out_data_89_fu_804_p3;
                out_data_6_fu_96 <= out_data_88_fu_798_p3;
                out_data_7_fu_100 <= out_data_87_fu_792_p3;
                out_data_8_fu_104 <= out_data_86_fu_786_p3;
                out_data_9_fu_108 <= out_data_85_fu_780_p3;
                out_data_fu_84 <= out_data_91_fu_816_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer6_out_empty_n, icmp_ln269_reg_1388)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((icmp_ln269_reg_1388 = ap_const_lv1_0) and (layer6_out_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer12_out_full_n, icmp_ln278_reg_1522)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((icmp_ln278_reg_1522 = ap_const_lv1_1) and (layer12_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_279_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_279 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_298_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_298 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln269_fu_278_p2, ap_start_int)
    begin
        if (((icmp_ln269_fu_278_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln269_reg_1388, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln269_reg_1388 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_80, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_80;
        end if; 
    end process;


    ap_sig_allocacmp_pack_cnt_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, pack_cnt_fu_76, ap_loop_init_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_loop_init_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_pack_cnt_1 <= ap_const_lv32_0_1;
        else 
            ap_sig_allocacmp_pack_cnt_1 <= pack_cnt_fu_76;
        end if; 
    end process;

    i_4_fu_284_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv8_1));
    icmp_ln269_fu_278_p2 <= "1" when (ap_sig_allocacmp_i_3 = ap_const_lv8_A8) else "0";
    icmp_ln275_1_fu_372_p2 <= "1" when (trunc_ln268_fu_298_p1 = ap_const_lv6_1) else "0";
    icmp_ln275_2_fu_378_p2 <= "1" when (trunc_ln268_fu_298_p1 = ap_const_lv6_2) else "0";
    icmp_ln275_3_fu_384_p2 <= "1" when (trunc_ln268_fu_298_p1 = ap_const_lv6_3) else "0";
    icmp_ln275_4_fu_390_p2 <= "1" when (trunc_ln268_fu_298_p1 = ap_const_lv6_4) else "0";
    icmp_ln275_fu_366_p2 <= "1" when (trunc_ln268_fu_298_p1 = ap_const_lv6_0) else "0";
    icmp_ln278_fu_396_p2 <= "1" when (ap_sig_allocacmp_pack_cnt_1 = ap_const_lv32_5) else "0";
    in_data_fu_302_p1 <= layer6_out_dout(16 - 1 downto 0);

    layer12_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer12_out_full_n, icmp_ln278_reg_1522, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln278_reg_1522 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer12_out_blk_n <= layer12_out_full_n;
        else 
            layer12_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer12_out_din <= (((((((((((((((((((((((((((((((((((((((((out_data_50_fu_563_p3 & out_data_51_fu_570_p3) & out_data_52_fu_577_p3) & out_data_53_fu_584_p3) & out_data_54_fu_591_p3) & out_data_55_fu_598_p3) & out_data_56_fu_605_p3) & out_data_57_fu_612_p3) & out_data_58_fu_618_p3) & out_data_59_fu_624_p3) & out_data_60_fu_630_p3) & out_data_61_fu_636_p3) & out_data_62_fu_642_p3) & out_data_63_fu_648_p3) & out_data_64_fu_654_p3) & out_data_65_fu_660_p3) & out_data_66_fu_666_p3) & out_data_67_fu_672_p3) & out_data_68_fu_678_p3) & out_data_69_fu_684_p3) & out_data_70_fu_690_p3) & out_data_71_fu_696_p3) & out_data_72_fu_702_p3) & out_data_73_fu_708_p3) & out_data_74_fu_714_p3) & out_data_75_fu_720_p3) & out_data_76_fu_726_p3) & out_data_77_fu_732_p3) & out_data_78_fu_738_p3) & out_data_79_fu_744_p3) & out_data_80_fu_750_p3) & out_data_81_fu_756_p3) & out_data_82_fu_762_p3) & out_data_83_fu_768_p3) & out_data_84_fu_774_p3) & out_data_85_fu_780_p3) & out_data_86_fu_786_p3) & out_data_87_fu_792_p3) & out_data_88_fu_798_p3) & out_data_89_fu_804_p3) 
    & out_data_90_fu_810_p3) & out_data_91_fu_816_p3);

    layer12_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln278_reg_1522, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln278_reg_1522 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer12_out_write <= ap_const_logic_1;
        else 
            layer12_out_write <= ap_const_logic_0;
        end if; 
    end process;


    layer6_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer6_out_empty_n, icmp_ln269_reg_1388, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln269_reg_1388 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer6_out_blk_n <= layer6_out_empty_n;
        else 
            layer6_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer6_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln269_reg_1388, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln269_reg_1388 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer6_out_read <= ap_const_logic_1;
        else 
            layer6_out_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln275_1_fu_544_p2 <= (icmp_ln275_reg_1462 or icmp_ln275_4_reg_1510);
    or_ln275_2_fu_552_p2 <= (or_ln275_fu_548_p2 or icmp_ln275_1_reg_1474);
    or_ln275_3_fu_557_p2 <= (or_ln275_2_fu_552_p2 or or_ln275_1_fu_544_p2);
    or_ln275_fu_548_p2 <= (icmp_ln275_3_reg_1498 or icmp_ln275_2_reg_1486);
    out_data_50_fu_563_p3 <= 
        out_data_44_fu_248 when (or_ln275_3_fu_557_p2(0) = '1') else 
        out_data_2_reg_1452;
    out_data_51_fu_570_p3 <= 
        out_data_43_fu_244 when (or_ln275_3_fu_557_p2(0) = '1') else 
        out_data_1_reg_1442;
    out_data_52_fu_577_p3 <= 
        out_data_42_fu_240 when (or_ln275_3_fu_557_p2(0) = '1') else 
        out_data_49_reg_1432;
    out_data_53_fu_584_p3 <= 
        out_data_41_fu_236 when (or_ln275_3_fu_557_p2(0) = '1') else 
        in_data_6_reg_1422;
    out_data_54_fu_591_p3 <= 
        out_data_40_fu_232 when (or_ln275_3_fu_557_p2(0) = '1') else 
        in_data_5_reg_1412;
    out_data_55_fu_598_p3 <= 
        out_data_39_fu_228 when (or_ln275_3_fu_557_p2(0) = '1') else 
        in_data_4_reg_1402;
    out_data_56_fu_605_p3 <= 
        out_data_38_fu_224 when (or_ln275_3_fu_557_p2(0) = '1') else 
        in_data_reg_1392;
    out_data_57_fu_612_p3 <= 
        out_data_2_reg_1452 when (icmp_ln275_4_reg_1510(0) = '1') else 
        out_data_37_fu_220;
    out_data_58_fu_618_p3 <= 
        out_data_1_reg_1442 when (icmp_ln275_4_reg_1510(0) = '1') else 
        out_data_36_fu_216;
    out_data_59_fu_624_p3 <= 
        out_data_49_reg_1432 when (icmp_ln275_4_reg_1510(0) = '1') else 
        out_data_35_fu_212;
    out_data_60_fu_630_p3 <= 
        in_data_6_reg_1422 when (icmp_ln275_4_reg_1510(0) = '1') else 
        out_data_34_fu_208;
    out_data_61_fu_636_p3 <= 
        in_data_5_reg_1412 when (icmp_ln275_4_reg_1510(0) = '1') else 
        out_data_33_fu_204;
    out_data_62_fu_642_p3 <= 
        in_data_4_reg_1402 when (icmp_ln275_4_reg_1510(0) = '1') else 
        out_data_32_fu_200;
    out_data_63_fu_648_p3 <= 
        in_data_reg_1392 when (icmp_ln275_4_reg_1510(0) = '1') else 
        out_data_31_fu_196;
    out_data_64_fu_654_p3 <= 
        out_data_2_reg_1452 when (icmp_ln275_3_reg_1498(0) = '1') else 
        out_data_30_fu_192;
    out_data_65_fu_660_p3 <= 
        out_data_1_reg_1442 when (icmp_ln275_3_reg_1498(0) = '1') else 
        out_data_29_fu_188;
    out_data_66_fu_666_p3 <= 
        out_data_49_reg_1432 when (icmp_ln275_3_reg_1498(0) = '1') else 
        out_data_28_fu_184;
    out_data_67_fu_672_p3 <= 
        in_data_6_reg_1422 when (icmp_ln275_3_reg_1498(0) = '1') else 
        out_data_27_fu_180;
    out_data_68_fu_678_p3 <= 
        in_data_5_reg_1412 when (icmp_ln275_3_reg_1498(0) = '1') else 
        out_data_26_fu_176;
    out_data_69_fu_684_p3 <= 
        in_data_4_reg_1402 when (icmp_ln275_3_reg_1498(0) = '1') else 
        out_data_25_fu_172;
    out_data_70_fu_690_p3 <= 
        in_data_reg_1392 when (icmp_ln275_3_reg_1498(0) = '1') else 
        out_data_24_fu_168;
    out_data_71_fu_696_p3 <= 
        out_data_2_reg_1452 when (icmp_ln275_2_reg_1486(0) = '1') else 
        out_data_23_fu_164;
    out_data_72_fu_702_p3 <= 
        out_data_1_reg_1442 when (icmp_ln275_2_reg_1486(0) = '1') else 
        out_data_22_fu_160;
    out_data_73_fu_708_p3 <= 
        out_data_49_reg_1432 when (icmp_ln275_2_reg_1486(0) = '1') else 
        out_data_21_fu_156;
    out_data_74_fu_714_p3 <= 
        in_data_6_reg_1422 when (icmp_ln275_2_reg_1486(0) = '1') else 
        out_data_20_fu_152;
    out_data_75_fu_720_p3 <= 
        in_data_5_reg_1412 when (icmp_ln275_2_reg_1486(0) = '1') else 
        out_data_19_fu_148;
    out_data_76_fu_726_p3 <= 
        in_data_4_reg_1402 when (icmp_ln275_2_reg_1486(0) = '1') else 
        out_data_18_fu_144;
    out_data_77_fu_732_p3 <= 
        in_data_reg_1392 when (icmp_ln275_2_reg_1486(0) = '1') else 
        out_data_17_fu_140;
    out_data_78_fu_738_p3 <= 
        out_data_2_reg_1452 when (icmp_ln275_1_reg_1474(0) = '1') else 
        out_data_16_fu_136;
    out_data_79_fu_744_p3 <= 
        out_data_1_reg_1442 when (icmp_ln275_1_reg_1474(0) = '1') else 
        out_data_15_fu_132;
    out_data_80_fu_750_p3 <= 
        out_data_49_reg_1432 when (icmp_ln275_1_reg_1474(0) = '1') else 
        out_data_14_fu_128;
    out_data_81_fu_756_p3 <= 
        in_data_6_reg_1422 when (icmp_ln275_1_reg_1474(0) = '1') else 
        out_data_13_fu_124;
    out_data_82_fu_762_p3 <= 
        in_data_5_reg_1412 when (icmp_ln275_1_reg_1474(0) = '1') else 
        out_data_12_fu_120;
    out_data_83_fu_768_p3 <= 
        in_data_4_reg_1402 when (icmp_ln275_1_reg_1474(0) = '1') else 
        out_data_11_fu_116;
    out_data_84_fu_774_p3 <= 
        in_data_reg_1392 when (icmp_ln275_1_reg_1474(0) = '1') else 
        out_data_10_fu_112;
    out_data_85_fu_780_p3 <= 
        out_data_2_reg_1452 when (icmp_ln275_reg_1462(0) = '1') else 
        out_data_9_fu_108;
    out_data_86_fu_786_p3 <= 
        out_data_1_reg_1442 when (icmp_ln275_reg_1462(0) = '1') else 
        out_data_8_fu_104;
    out_data_87_fu_792_p3 <= 
        out_data_49_reg_1432 when (icmp_ln275_reg_1462(0) = '1') else 
        out_data_7_fu_100;
    out_data_88_fu_798_p3 <= 
        in_data_6_reg_1422 when (icmp_ln275_reg_1462(0) = '1') else 
        out_data_6_fu_96;
    out_data_89_fu_804_p3 <= 
        in_data_5_reg_1412 when (icmp_ln275_reg_1462(0) = '1') else 
        out_data_5_fu_92;
    out_data_90_fu_810_p3 <= 
        in_data_4_reg_1402 when (icmp_ln275_reg_1462(0) = '1') else 
        out_data_4_fu_88;
    out_data_91_fu_816_p3 <= 
        in_data_reg_1392 when (icmp_ln275_reg_1462(0) = '1') else 
        out_data_fu_84;
    pack_cnt_2_fu_402_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_pack_cnt_1) + unsigned(ap_const_lv32_1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln268_fu_298_p1 <= ap_sig_allocacmp_pack_cnt_1(6 - 1 downto 0);
end behav;
