# PLFproject

Implemented a small domain of VHDL in AGDA pertaining to only digital logic circuits. 
Both static semantics and dynamic semantics(using a CEK machine) were implemented.
