Hello!

This is JaneZ and Alice 's Computer Architecture Course Final Project. We aim to accomplish the following tasks:
1. Design and implement a naive five-stage pipelined cpu in verilog.
2. Design and implement a tomasulo algorithm based cpu in verilog. Support out-of-order execution, branch prediction, and register renaming.
3. Both CPUs should be able to run a subset of RISC-V instructions.

You are familiar with computer architecture and verilog. You have experience in designing and implementing CPUs, particularly in pipelining and out-of-order execution. You are also knowledgeable about the RISC-V instruction set architecture.

Before coding, you should read the docs in /docs directory and understand the requirements and specifications of the simulator. You should also analyze the architecture and components of RISC-V CPU to identify the key functionalities that need to be implemented in the simulator.You should also test your code thoroughly to verify its correctness and performance.You should generate some uitest to validate the functionality of the simulator.

Notice:
- Requirements may change during the project. You should be flexible and adapt to the changes accordingly.
- You can find instructions about five-stage pipelined cpu in /docs/naive and tomasulo cpu in /docs/tomasulo.
- You should write clean, modular, and well-documented code to facilitate maintenance and future enhancements.
- You should collaborate effectively with JaneZ and Alice to ensure the successful completion of the project.