INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:21:11 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 buffer19/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 1.379ns (16.879%)  route 6.791ns (83.121%))
  Logic Levels:           15  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3000, unset)         0.508     0.508    buffer19/control/clk
    SLICE_X17Y69         FDRE                                         r  buffer19/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer19/control/fullReg_reg/Q
                         net (fo=59, routed)          0.653     1.377    buffer19/control/fullReg_reg_0
    SLICE_X17Y72         LUT3 (Prop_lut3_I1_O)        0.050     1.427 r  buffer19/control/dataReg[0]_i_1__20/O
                         net (fo=18, routed)          0.419     1.846    buffer19/control/dataReg_reg[0]
    SLICE_X19Y72         LUT5 (Prop_lut5_I1_O)        0.126     1.972 f  buffer19/control/outputValid_i_4__3/O
                         net (fo=33, routed)          0.641     2.614    buffer24/control/outputValid_reg_17
    SLICE_X30Y77         LUT6 (Prop_lut6_I1_O)        0.043     2.657 f  buffer24/control/alpha_ready_INST_0_i_4/O
                         net (fo=3, routed)           0.418     3.074    control_merge0/tehb/control/transmitValue_reg_12
    SLICE_X27Y77         LUT5 (Prop_lut5_I2_O)        0.043     3.117 f  control_merge0/tehb/control/fullReg_i_2__21/O
                         net (fo=6, routed)           0.473     3.590    control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_reg_1
    SLICE_X22Y76         LUT5 (Prop_lut5_I3_O)        0.043     3.633 f  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_2__17/O
                         net (fo=3, routed)           0.360     3.994    control_merge1/fork_valid/generateBlocks[0].regblock/outputValid_reg_0
    SLICE_X17Y75         LUT2 (Prop_lut2_I1_O)        0.043     4.037 r  control_merge1/fork_valid/generateBlocks[0].regblock/outputValid_i_3__0/O
                         net (fo=3, routed)           0.335     4.372    control_merge1/fork_valid/generateBlocks[0].regblock/transmitValue_reg_0
    SLICE_X15Y73         LUT4 (Prop_lut4_I0_O)        0.043     4.415 r  control_merge1/fork_valid/generateBlocks[0].regblock/Full_i_2__0/O
                         net (fo=4, routed)           0.346     4.761    buffer8/fifo/Full_reg_3
    SLICE_X15Y73         LUT2 (Prop_lut2_I1_O)        0.048     4.809 f  buffer8/fifo/Empty_i_3/O
                         net (fo=21, routed)          0.587     5.396    lsq3/handshake_lsq_lsq3_core/stq_data_6_q_reg[0]_0
    SLICE_X18Y62         LUT6 (Prop_lut6_I0_O)        0.129     5.525 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_4__0/O
                         net (fo=3, routed)           0.319     5.844    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_2_0
    SLICE_X18Y63         LUT4 (Prop_lut4_I0_O)        0.043     5.887 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_15__0/O
                         net (fo=1, routed)           0.000     5.887    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_15__0_n_0
    SLICE_X18Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     6.064 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.064    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_5_n_0
    SLICE_X18Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.114 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     6.114    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_4__0_n_0
    SLICE_X18Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     6.266 f  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_9/O[1]
                         net (fo=1, routed)           0.463     6.729    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_01[9]
    SLICE_X17Y63         LUT6 (Prop_lut6_I5_O)        0.121     6.850 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_2__0/O
                         net (fo=34, routed)          0.516     7.366    lsq3/handshake_lsq_lsq3_core/stq_data_wen_1
    SLICE_X23Y64         LUT2 (Prop_lut2_I0_O)        0.052     7.418 r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_1__0/O
                         net (fo=32, routed)          1.260     8.678    lsq3/handshake_lsq_lsq3_core/stq_data_1_q[31]_i_1__0_n_0
    SLICE_X49Y51         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=3000, unset)         0.483    14.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X49Y51         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[16]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X49Y51         FDRE (Setup_fdre_C_R)       -0.383    13.764    lsq3/handshake_lsq_lsq3_core/stq_data_1_q_reg[16]
  -------------------------------------------------------------------
                         required time                         13.764    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  5.086    




