`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:40:25 CST (Jun  3 2025 16:40:25 UTC)

module dut_Add_10S_5_1(in1, out1);
  input [8:0] in1;
  output [9:0] out1;
  wire [8:0] in1;
  wire [9:0] out1;
  wire inc_add_15_33_1_n_4, inc_add_15_33_1_n_6, inc_add_15_33_1_n_7,
       inc_add_15_33_1_n_8, inc_add_15_33_1_n_9, inc_add_15_33_1_n_10,
       inc_add_15_33_1_n_11, inc_add_15_33_1_n_12;
  wire inc_add_15_33_1_n_13, inc_add_15_33_1_n_15,
       inc_add_15_33_1_n_16, inc_add_15_33_1_n_17,
       inc_add_15_33_1_n_18, inc_add_15_33_1_n_20,
       inc_add_15_33_1_n_21, inc_add_15_33_1_n_22;
  INVX1 g2(.A (in1[0]), .Y (out1[0]));
  MXI2X1 inc_add_15_33_1_g91(.A (inc_add_15_33_1_n_6), .B (in1[8]), .S0
       (inc_add_15_33_1_n_21), .Y (out1[8]));
  MXI2XL inc_add_15_33_1_g93(.A (inc_add_15_33_1_n_7), .B (in1[6]), .S0
       (inc_add_15_33_1_n_4), .Y (out1[6]));
  NAND2X1 inc_add_15_33_1_g96(.A (in1[4]), .B (inc_add_15_33_1_n_17),
       .Y (inc_add_15_33_1_n_22));
  CLKAND2X2 inc_add_15_33_1_g99(.A (inc_add_15_33_1_n_15), .B
       (inc_add_15_33_1_n_17), .Y (inc_add_15_33_1_n_21));
  NAND2X1 inc_add_15_33_1_g100(.A (inc_add_15_33_1_n_16), .B
       (inc_add_15_33_1_n_17), .Y (inc_add_15_33_1_n_20));
  MXI2XL inc_add_15_33_1_g101(.A (in1[2]), .B (inc_add_15_33_1_n_8),
       .S0 (inc_add_15_33_1_n_10), .Y (out1[2]));
  NOR2X1 inc_add_15_33_1_g102(.A (inc_add_15_33_1_n_8), .B
       (inc_add_15_33_1_n_10), .Y (inc_add_15_33_1_n_18));
  NOR2X6 inc_add_15_33_1_g104(.A (inc_add_15_33_1_n_12), .B
       (inc_add_15_33_1_n_10), .Y (inc_add_15_33_1_n_17));
  NOR2X1 inc_add_15_33_1_g105(.A (inc_add_15_33_1_n_7), .B
       (inc_add_15_33_1_n_13), .Y (inc_add_15_33_1_n_16));
  NOR2X1 inc_add_15_33_1_g106(.A (inc_add_15_33_1_n_11), .B
       (inc_add_15_33_1_n_13), .Y (inc_add_15_33_1_n_15));
  MXI2XL inc_add_15_33_1_g107(.A (inc_add_15_33_1_n_9), .B (in1[1]),
       .S0 (in1[0]), .Y (out1[1]));
  NAND2X6 inc_add_15_33_1_g108(.A (in1[5]), .B (in1[4]), .Y
       (inc_add_15_33_1_n_13));
  NAND2X8 inc_add_15_33_1_g109(.A (in1[3]), .B (in1[2]), .Y
       (inc_add_15_33_1_n_12));
  NAND2X2 inc_add_15_33_1_g110(.A (in1[7]), .B (in1[6]), .Y
       (inc_add_15_33_1_n_11));
  NAND2X6 inc_add_15_33_1_g111(.A (in1[1]), .B (in1[0]), .Y
       (inc_add_15_33_1_n_10));
  INVX1 inc_add_15_33_1_g114(.A (in1[1]), .Y (inc_add_15_33_1_n_9));
  INVX1 inc_add_15_33_1_g115(.A (in1[2]), .Y (inc_add_15_33_1_n_8));
  INVX1 inc_add_15_33_1_g116(.A (in1[6]), .Y (inc_add_15_33_1_n_7));
  INVX1 inc_add_15_33_1_g119(.A (in1[8]), .Y (inc_add_15_33_1_n_6));
  NOR2BX1 inc_add_15_33_1_g120(.AN (inc_add_15_33_1_n_17), .B
       (inc_add_15_33_1_n_13), .Y (inc_add_15_33_1_n_4));
  XNOR2XL inc_add_15_33_1_g121(.A (in1[5]), .B (inc_add_15_33_1_n_22),
       .Y (out1[5]));
  XOR2XL inc_add_15_33_1_g122(.A (in1[3]), .B (inc_add_15_33_1_n_18),
       .Y (out1[3]));
  XNOR2XL inc_add_15_33_1_g123(.A (in1[7]), .B (inc_add_15_33_1_n_20),
       .Y (out1[7]));
  XOR2XL inc_add_15_33_1_g124(.A (in1[4]), .B (inc_add_15_33_1_n_17),
       .Y (out1[4]));
  AOI21X2 g125(.A0 (in1[8]), .A1 (inc_add_15_33_1_n_21), .B0
       (inc_add_15_33_1_n_6), .Y (out1[9]));
endmodule


