Project Information                 c:\sven\nysync\bb\pld\main\test\bbmain.rpt

MAX+plus II Compiler Report File
Version 6.01 1/18/96
Compiled: 02/21/97 15:25:28

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bbmain    EPM7064LC44-15   19       16       0      62      12          96 %

User Pins:                 19       16       0  



Project Information                 c:\sven\nysync\bb\pld\main\test\bbmain.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'TMS_RESERVE' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'TCK_RESERVE' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                 c:\sven\nysync\bb\pld\main\test\bbmain.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

bbmain@43                         clk
bbmain@1                          D0
bbmain@37                         D1
bbmain@27                         D2
bbmain@36                         D3
bbmain@34                         D4
bbmain@29                         D5
bbmain@26                         D6
bbmain@39                         D7
bbmain@6                          ebb
bbmain@20                         en0
bbmain@19                         en1
bbmain@18                         en2
bbmain@25                         fg
bbmain@24                         fieldud
bbmain@14                         fm
bbmain@33                         g
bbmain@16                         hg
bbmain@21                         hint
bbmain@17                         hm
bbmain@31                         lineload
bbmain@44                         LOADA
bbmain@40                         LOADB
bbmain@41                         outclk
bbmain@9                          r2
bbmain@11                         r3
bbmain@12                         r4
bbmain@4                          r5
bbmain@5                          r6
bbmain@8                          r7
bbmain@32                         TCK_RESERVE
bbmain@7                          TDI_RESERVE
bbmain@38                         TDO_RESERVE
bbmain@13                         TMS_RESERVE


Project Information                 c:\sven\nysync\bb\pld\main\test\bbmain.rpt

** FILE HIERARCHY **



|bb10alt1:1|


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

***** Logic for device 'bbmain' compiled without errors.




Device: EPM7064LC44-15
Turbo: ON
Security: OFF


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** ERROR SUMMARY **

Info: Chip 'bbmain' in device 'EPM7064LC44-15' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'bbmain' in device 'EPM7064LC44-15' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                  
                                                  
                                                  
                                                  
                                                  
                                            o     
                                   L        u  L  
                                   O        t  O  
                 e        V  G     A  c  G  c  A  
                 b  r  r  C  N  D  D  l  N  l  D  
                 b  6  5  C  D  0  A  k  D  k  B  
               -----------------------------------_ 
             /   6  5  4  3  2  1 44 43 42 41 40   | 
TDI_RESERVE |  7                                39 | D7 
         r7 |  8                                38 | TDO_RESERVE 
         r2 |  9                                37 | D1 
        GND | 10                                36 | D3 
         r3 | 11                                35 | VCC 
         r4 | 12         EPM7064LC44-15         34 | D4 
TMS_RESERVE | 13                                33 | g 
         fm | 14                                32 | TCK_RESERVE 
        VCC | 15                                31 | lineload 
         hg | 16                                30 | GND 
         hm | 17                                29 | D5 
            |_  18 19 20 21 22 23 24 25 26 27 28  _| 
              ------------------------------------ 
                 e  e  e  h  G  V  f  f  D  D  L  
                 n  n  n  i  N  C  i  g  6  2  7  
                 2  1  0  n  D  C  e              
                          t        l              
                                   d              
                                   u              
                                   d              
                                                  
                                                  
                                                  
                                                  


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   8/ 8(100%)   5/16( 31%)  20/36( 55%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)   5/16( 31%)  28/36( 77%) 
C:    LC33 - LC48    15/16( 93%)   8/ 8(100%)   9/16( 56%)  30/36( 83%) 
D:    LC49 - LC64    15/16( 93%)   8/ 8(100%)   0/16(  0%)  14/36( 38%) 


Total dedicated input pins used:                 3/4    ( 75%)
Total I/O pins used:                            32/32   (100%)
Total logic cells used:                         62/64   ( 96%)
Total shareable expanders used:                 12/64   ( 18%)
Total Turbo logic cells used:                   62/64   ( 96%)
Total shareable expanders not available (n/a):   7/64   ( 10%)

Total input pins required:                      19
Total output pins required:                     16
Total bidirectional pins required:               0
Total logic cells required:                     62
Total flipflops required:                       59
Total shareable expanders in database:          12

Synthesized logic cells:                         0/  64 (  0%)



Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0      0   0    0    0    0    0  clk
   1      -   -       INPUT              0      0   0    0    0    0    2  D0
  37   (53)  (D)      INPUT              0      0   0    0    0    0    2  D1
  27   (37)  (C)      INPUT              0      0   0    0    0    0    2  D2
  36   (52)  (D)      INPUT              0      0   0    0    0    0    2  D3
  34   (51)  (D)      INPUT              0      0   0    0    0    0    2  D4
  29   (41)  (C)      INPUT              0      0   0    0    0    0    2  D5
  26   (36)  (C)      INPUT              0      0   0    0    0    0    2  D6
  39   (57)  (D)      INPUT              0      0   0    0    0    0    2  D7
  25   (35)  (C)      INPUT              0      0   0    0    0    1    0  fg
  14   (30)  (B)      INPUT              0      0   0    0    0    1    0  fm
  33   (49)  (D)      INPUT              0      0   0    0    0    3   12  g
  16   (25)  (B)      INPUT              0      0   0    0    0    0    1  hg
  17   (24)  (B)      INPUT              0      0   0    0    0    0    1  hm
  44      -   -       INPUT              0      0   0    0    0    0    8  LOADA
  40   (62)  (D)      INPUT              0      0   0    0    0    0   11  LOADB
  32   (48)  (C)      INPUT              0      0   0    0    0    0    0  TCK_RESERVE
   7    (8)  (A)      INPUT              0      0   0    0    0    1    0  TDI_RESERVE
  13   (32)  (B)      INPUT              0      0   0    0    0    0    0  TMS_RESERVE


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   6     11    A         FF  +  t        0      0   0    0    6    1    0  ebb
  20     19    B         FF  +  t        0      0   0    0    1    2    0  en0
  19     20    B         FF  +  t        0      0   0    0    1    0    0  en1
  18     21    B         FF  +  t        0      0   0    0    2    0    0  en2
  24     33    C         FF  +  t        0      0   0    3    3    1    0  fieldud
  21     17    B         FF  +  t        0      0   0    0   12    1    0  hint
  31     46    C         FF  +  t        0      0   0    1   11    0    4  lineload
  28     40    C         FF  +  t        0      0   0    1   17    1    0  L7
  41     64    D         FF  +  t        0      0   0    0    3    2    0  outclk
   9      4    A         FF  +  t        0      0   0    0    8    6    1  r2
  11      3    A         FF  +  t        0      0   0    0    9    5    1  r3
  12      1    A         FF  +  t        1      0   1    0   10    4    1  r4
   4     16    A         FF  +  t        1      0   0    0   11    3    1  r5
   5     14    A         FF  +  t        2      0   0    0   12    2    1  r6
   8      5    A         FF  +  t        1      0   0    0   13    1    1  r7
  38     56    D     OUTPUT     t        0      0   0    1    0    0    0  TDO_RESERVE


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (32)    48    C       DFFE  +  t        0      0   0    1   14    7    3  |bb10alt1:1|bb
   -     34    C       SOFT     t        0      0   0    1   11    0    5  |bb10alt1:1|ca1728
 (33)    49    D       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|datain8
   -      7    A       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|datain9
   -      9    A       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|datain10
   -     58    D       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|dbus0
   -     12    A       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|dbus1
   -     13    A       DFFE     t        0      0   0    2    0    0    2  |bb10alt1:1|dbus2
  (7)     8    A       DFFE     t        0      0   0    2    0    0    2  |bb10alt1:1|dbus3
 (40)    62    D       DFFE     t        0      0   0    2    0    0    2  |bb10alt1:1|dbus4
 (34)    51    D       DFFE     t        0      0   0    2    0    0    2  |bb10alt1:1|dbus5
 (37)    53    D       DFFE     t        0      0   0    2    0    0    2  |bb10alt1:1|dbus6
   -     63    D       DFFE     t        0      0   0    2    0    0    2  |bb10alt1:1|dbus7
   -     50    D       DFFE     t        0      0   0    1    1    0    2  |bb10alt1:1|dbus8
 (36)    52    D       DFFE     t        0      0   0    1    1    0    2  |bb10alt1:1|dbus9
   -     61    D       DFFE     t        0      0   0    1    1    0    2  |bb10alt1:1|dbus10
 (26)    36    C       DFFE  +  t        1      0   1    1   14    7    3  |bb10alt1:1|down
   -     38    C       DFFE  +  t        0      0   0    1   11    1    0  |bb10alt1:1|fieldlatch
   -     26    B       SOFT     t        0      0   0    1    9    1    0  |bb10alt1:1|flag
 (14)    30    B       DFFE  +  t        0      0   0    0    3    3   18  |bb10alt1:1|h0
   -     29    B       DFFE  +  t        0      0   0    0    4    3   17  |bb10alt1:1|h1
   -     28    B       DFFE  +  t        0      0   0    0    6    3   16  |bb10alt1:1|h2
   -     22    B       TFFE  +  t        0      0   0    0    6    3   15  |bb10alt1:1|h3
   -     23    B       TFFE  +  t        0      0   0    1   13    3   14  |bb10alt1:1|h4
   -     18    B       TFFE  +  t        1      0   1    0    9    3   14  |bb10alt1:1|h5
   -     27    B       TFFE  +  t        0      0   0    0   10    3   13  |bb10alt1:1|h6
 (16)    25    B       TFFE  +  t        1      0   1    1   13    3   12  |bb10alt1:1|h7
 (17)    24    B       TFFE  +  t        1      0   1    0   12    3   12  |bb10alt1:1|h8
   -     31    B       TFFE  +  t        1      0   1    0   13    3   11  |bb10alt1:1|h9
 (13)    32    B       TFFE  +  t        1      0   1    1   13    3   10  |bb10alt1:1|h10
   -     47    C       DFFE  +  t        0      0   0    3    0    0   11  |bb10alt1:1|loadc
   -     43    C       DFFE  +  t        0      0   0    1   16    7    3  |bb10alt1:1|pdown
   -     15    A       DFFE     t        0      0   0    2    0    1    2  |bb10alt1:1|pedoff
   -     39    C       DFFE  +  t        0      0   0    1   16    7    3  |bb10alt1:1|pup
   -     10    A       DFFE  +  t        0      0   0    0    8    1    3  |bb10alt1:1|ramaddr0
   -      2    A       DFFE  +  t        0      0   0    0    8    7    3  |bb10alt1:1|ramaddr1
   -      6    A       DFFE  +  t        0      0   0    0   14    7    3  |bb10alt1:1|stop
 (39)    57    D       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|typebuf0
   -     54    D       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|typebuf1
   -     59    D       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|typebuf2
   -     55    D       DFFE     t        0      0   0    2    0    0    1  |bb10alt1:1|typebuf3
 (25)    35    C       DFFE  +  t        0      0   0    0    3    1    5  |bb10alt1:1|type0
 (27)    37    C       DFFE  +  t        0      0   0    0    3    1    5  |bb10alt1:1|type1
 (29)    41    C       DFFE  +  t        0      0   0    0    3    1    6  |bb10alt1:1|type2
   -     42    C       DFFE  +  t        0      0   0    0    3    1    6  |bb10alt1:1|type3
   -     45    C       DFFE  +  t        8      0   0    1   15    7    3  |bb10alt1:1|up


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC7 |bb10alt1:1|datain9
        | +----------------------------- LC9 |bb10alt1:1|datain10
        | | +--------------------------- LC12 |bb10alt1:1|dbus1
        | | | +------------------------- LC13 |bb10alt1:1|dbus2
        | | | | +----------------------- LC8 |bb10alt1:1|dbus3
        | | | | | +--------------------- LC15 |bb10alt1:1|pedoff
        | | | | | | +------------------- LC10 |bb10alt1:1|ramaddr0
        | | | | | | | +----------------- LC2 |bb10alt1:1|ramaddr1
        | | | | | | | | +--------------- LC6 |bb10alt1:1|stop
        | | | | | | | | | +------------- LC11 ebb
        | | | | | | | | | | +----------- LC4 r2
        | | | | | | | | | | | +--------- LC3 r3
        | | | | | | | | | | | | +------- LC1 r4
        | | | | | | | | | | | | | +----- LC16 r5
        | | | | | | | | | | | | | | +--- LC14 r6
        | | | | | | | | | | | | | | | +- LC5 r7
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC10 -> - - - - - - * * * - - - - - - - | * - - * | <-- |bb10alt1:1|ramaddr0
LC2  -> - - - - - - * * * - * * * * * * | * - - * | <-- |bb10alt1:1|ramaddr1
LC6  -> - - - - - - * * * - * * * * * * | * - - * | <-- |bb10alt1:1|stop
LC11 -> - - - - - - - - - * - - - - - - | * - - - | <-- ebb
LC4  -> - - - - - - - - * - * * * * * * | * - - - | <-- r2
LC3  -> - - - - - - - - * - - * * * * * | * - - - | <-- r3
LC1  -> - - - - - - - - * - - - * * * * | * - - - | <-- r4
LC16 -> - - - - - - - - * - - - - * * * | * - - - | <-- r5
LC14 -> - - - - - - - - * - - - - - * * | * - - - | <-- r6
LC5  -> - - - - - - - - * - - - - - - * | * - - - | <-- r7

Pin
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
1    -> - - - - - - - - - - - - - - - - | - - - * | <-- D0
37   -> * - * - - - - - - - - - - - - - | * - - - | <-- D1
27   -> - * - * - - - - - - - - - - - - | * - - - | <-- D2
36   -> - - - - * * - - - - - - - - - - | * - - - | <-- D3
44   -> * * - - - * - - - - - - - - - - | * - - * | <-- LOADA
40   -> - - * * * - - - - - - - - - - - | * - - * | <-- LOADB
LC48 -> - - - - - - * * * * * * * * * * | * - - - | <-- |bb10alt1:1|bb
LC36 -> - - - - - - * * * * * * * * * * | * - - - | <-- |bb10alt1:1|down
LC43 -> - - - - - - * * * * * * * * * * | * - - - | <-- |bb10alt1:1|pdown
LC39 -> - - - - - - * * * * * * * * * * | * - - - | <-- |bb10alt1:1|pup
LC45 -> - - - - - - * * * * * * * * * * | * - - - | <-- |bb10alt1:1|up


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC26 |bb10alt1:1|flag
        | +----------------------------- LC30 |bb10alt1:1|h0
        | | +--------------------------- LC29 |bb10alt1:1|h1
        | | | +------------------------- LC28 |bb10alt1:1|h2
        | | | | +----------------------- LC22 |bb10alt1:1|h3
        | | | | | +--------------------- LC23 |bb10alt1:1|h4
        | | | | | | +------------------- LC18 |bb10alt1:1|h5
        | | | | | | | +----------------- LC27 |bb10alt1:1|h6
        | | | | | | | | +--------------- LC25 |bb10alt1:1|h7
        | | | | | | | | | +------------- LC24 |bb10alt1:1|h8
        | | | | | | | | | | +----------- LC31 |bb10alt1:1|h9
        | | | | | | | | | | | +--------- LC32 |bb10alt1:1|h10
        | | | | | | | | | | | | +------- LC19 en0
        | | | | | | | | | | | | | +----- LC20 en1
        | | | | | | | | | | | | | | +--- LC21 en2
        | | | | | | | | | | | | | | | +- LC17 hint
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC30 -> - * * * * * * * * * * * - - - * | - * * - | <-- |bb10alt1:1|h0
LC29 -> - - * * * * * * * * * * - - - * | - * * - | <-- |bb10alt1:1|h1
LC28 -> - - - * * * * * * * * * - - - * | - * * - | <-- |bb10alt1:1|h2
LC22 -> - - - - * * * * * * * * - - - * | - * * - | <-- |bb10alt1:1|h3
LC23 -> - - - - - * * * * * * * - - - * | - * * - | <-- |bb10alt1:1|h4
LC18 -> - - - - - * * * * * * * - - - * | - * * - | <-- |bb10alt1:1|h5
LC27 -> - - - - - * - * * * * * - - - * | - * * - | <-- |bb10alt1:1|h6
LC25 -> - - - - - * - - * * * * - - - * | - * * - | <-- |bb10alt1:1|h7
LC24 -> - - - - - * - - * * * * - - - * | - * * - | <-- |bb10alt1:1|h8
LC31 -> - - - - - * - - * - * * - - - * | - * * - | <-- |bb10alt1:1|h9
LC32 -> - - - - - * - - * - - * - - - * | - * * - | <-- |bb10alt1:1|h10
LC19 -> - - - - - - - - - - - - - * * - | - * - - | <-- en0
LC17 -> - - - - - - - - - - - - - - - * | - * - - | <-- hint

Pin
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk
1    -> - - - - - - - - - - - - - - - - | - - - * | <-- D0
33   -> * - - - - * - - * - - * - - - - | - * * - | <-- g
44   -> - - - - - - - - - - - - - - - - | * - - * | <-- LOADA
LC34 -> - - - * - - * * - * * - - - - - | - * - - | <-- |bb10alt1:1|ca1728
LC58 -> - * - - - - - - - - - - - - - - | - * - - | <-- |bb10alt1:1|dbus0
LC12 -> - - * - - - - - - - - - - - - - | - * - - | <-- |bb10alt1:1|dbus1
LC13 -> * - - * - - - - - - - - - - - - | - * - - | <-- |bb10alt1:1|dbus2
LC8  -> * - - - * - - - - - - - - - - - | - * - - | <-- |bb10alt1:1|dbus3
LC62 -> * - - - - * - - - - - - - - - - | - * - - | <-- |bb10alt1:1|dbus4
LC51 -> * - - - - - * - - - - - - - - - | - * - - | <-- |bb10alt1:1|dbus5
LC53 -> * - - - - - - * - - - - - - - - | - * - - | <-- |bb10alt1:1|dbus6
LC63 -> * - - - - - - - * - - - - - - - | - * - - | <-- |bb10alt1:1|dbus7
LC50 -> * - - - - - - - - * - - - - - - | - * - - | <-- |bb10alt1:1|dbus8
LC52 -> * - - - - - - - - - * - - - - - | - * - - | <-- |bb10alt1:1|dbus9
LC61 -> * - - - - - - - - - - * - - - - | - * - - | <-- |bb10alt1:1|dbus10
LC47 -> - * * * * * * * * * * * - - - - | - * - - | <-- |bb10alt1:1|loadc
LC64 -> - - - - - - - - - - - - * - * - | - * - - | <-- outclk


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                       Logic cells placed in LAB 'C'
        +----------------------------- LC48 |bb10alt1:1|bb
        | +--------------------------- LC34 |bb10alt1:1|ca1728
        | | +------------------------- LC36 |bb10alt1:1|down
        | | | +----------------------- LC38 |bb10alt1:1|fieldlatch
        | | | | +--------------------- LC47 |bb10alt1:1|loadc
        | | | | | +------------------- LC43 |bb10alt1:1|pdown
        | | | | | | +----------------- LC39 |bb10alt1:1|pup
        | | | | | | | +--------------- LC35 |bb10alt1:1|type0
        | | | | | | | | +------------- LC37 |bb10alt1:1|type1
        | | | | | | | | | +----------- LC41 |bb10alt1:1|type2
        | | | | | | | | | | +--------- LC42 |bb10alt1:1|type3
        | | | | | | | | | | | +------- LC45 |bb10alt1:1|up
        | | | | | | | | | | | | +----- LC33 fieldud
        | | | | | | | | | | | | | +--- LC46 lineload
        | | | | | | | | | | | | | | +- LC40 L7
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC38 -> - - - - - - - - - - - - * - - | - - * - | <-- |bb10alt1:1|fieldlatch
LC35 -> - - * - - * * * - - - * - - * | - - * - | <-- |bb10alt1:1|type0
LC37 -> * - - - - * * - * - - * - - * | - - * - | <-- |bb10alt1:1|type1
LC41 -> * - * - - * * - - * - * - - * | - - * - | <-- |bb10alt1:1|type2
LC42 -> * - * - - * * - - - * * - - * | - - * - | <-- |bb10alt1:1|type3
LC33 -> - - - - - - - - - - - - * - - | - - * - | <-- fieldud
LC46 -> - - - - - - - * * * * - - - - | - - * - | <-- lineload
LC40 -> - - - - - - - - - - - - - - * | - - * - | <-- L7

Pin
43   -> - - - - - - - - - - - - - - - | - - - - | <-- clk
1    -> - - - - - - - - - - - - - - - | - - - * | <-- D0
25   -> - - - - - - - - - - - - * - - | - - * - | <-- fg
14   -> - - - - - - - - - - - - * - - | - - * - | <-- fm
33   -> * * * * * * * - - - - * * * * | - * * - | <-- g
16   -> - - - - * - - - - - - - - - - | - - * - | <-- hg
17   -> - - - - * - - - - - - - - - - | - - * - | <-- hm
44   -> - - - - - - - - - - - - - - - | * - - * | <-- LOADA
LC26 -> - - - - - - - - - - - - * - - | - - * - | <-- |bb10alt1:1|flag
LC30 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h0
LC29 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h1
LC28 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h2
LC22 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h3
LC23 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h4
LC18 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h5
LC27 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h6
LC25 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h7
LC24 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h8
LC31 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h9
LC32 -> * * * * - * * - - - - * - * * | - * * - | <-- |bb10alt1:1|h10
LC15 -> - - - - - * * - - - - - - - * | - - * - | <-- |bb10alt1:1|pedoff
LC57 -> - - - - - - - * - - - - - - - | - - * - | <-- |bb10alt1:1|typebuf0
LC54 -> - - - - - - - - * - - - - - - | - - * - | <-- |bb10alt1:1|typebuf1
LC59 -> - - - - - - - - - * - - - - - | - - * - | <-- |bb10alt1:1|typebuf2
LC55 -> - - - - - - - - - - * - - - - | - - * - | <-- |bb10alt1:1|typebuf3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                       Logic cells placed in LAB 'D'
        +----------------------------- LC49 |bb10alt1:1|datain8
        | +--------------------------- LC58 |bb10alt1:1|dbus0
        | | +------------------------- LC62 |bb10alt1:1|dbus4
        | | | +----------------------- LC51 |bb10alt1:1|dbus5
        | | | | +--------------------- LC53 |bb10alt1:1|dbus6
        | | | | | +------------------- LC63 |bb10alt1:1|dbus7
        | | | | | | +----------------- LC50 |bb10alt1:1|dbus8
        | | | | | | | +--------------- LC52 |bb10alt1:1|dbus9
        | | | | | | | | +------------- LC61 |bb10alt1:1|dbus10
        | | | | | | | | | +----------- LC57 |bb10alt1:1|typebuf0
        | | | | | | | | | | +--------- LC54 |bb10alt1:1|typebuf1
        | | | | | | | | | | | +------- LC59 |bb10alt1:1|typebuf2
        | | | | | | | | | | | | +----- LC55 |bb10alt1:1|typebuf3
        | | | | | | | | | | | | | +--- LC64 outclk
        | | | | | | | | | | | | | | +- LC56 TDO_RESERVE
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC49 -> - - - - - - * - - - - - - - - | - - - * | <-- |bb10alt1:1|datain8

Pin
43   -> - - - - - - - - - - - - - - - | - - - - | <-- clk
1    -> * * - - - - - - - - - - - - - | - - - * | <-- D0
34   -> - - * - - - - - - * - - - - - | - - - * | <-- D4
29   -> - - - * - - - - - - * - - - - | - - - * | <-- D5
26   -> - - - - * - - - - - - * - - - | - - - * | <-- D6
39   -> - - - - - * - - - - - - * - - | - - - * | <-- D7
44   -> * - - - - - - - - * * * * - - | * - - * | <-- LOADA
40   -> - * * * * * * * * - - - - - - | * - - * | <-- LOADB
7    -> - - - - - - - - - - - - - - * | - - - * | <-- TDI_RESERVE
LC7  -> - - - - - - - * - - - - - - - | - - - * | <-- |bb10alt1:1|datain9
LC9  -> - - - - - - - - * - - - - - - | - - - * | <-- |bb10alt1:1|datain10
LC10 -> - - - - - - - - - - - - - * - | * - - * | <-- |bb10alt1:1|ramaddr0
LC2  -> - - - - - - - - - - - - - * - | * - - * | <-- |bb10alt1:1|ramaddr1
LC6  -> - - - - - - - - - - - - - * - | * - - * | <-- |bb10alt1:1|stop


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:        c:\sven\nysync\bb\pld\main\test\bbmain.rpt
bbmain

** EQUATIONS **

clk      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
fg       : INPUT;
fm       : INPUT;
g        : INPUT;
hg       : INPUT;
hm       : INPUT;
LOADA    : INPUT;
LOADB    : INPUT;
TCK_RESERVE : INPUT;
TDI_RESERVE : INPUT;
TMS_RESERVE : INPUT;

-- Node name is 'ebb' = '|bb10alt1:1|enbb' from file "bb10alt1.tdf" line 129, column 1
-- Equation name is 'ebb', type is output 
 ebb     = DFFE( _EQ001 $  _LC048, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 =  ebb & !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048;

-- Node name is 'en0' = '|bb10alt1:1|en0' from file "bb10alt1.tdf" line 180, column 1
-- Equation name is 'en0', type is output 
 en0     = DFFE( outclk $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is 'en1' = '|bb10alt1:1|en1' from file "bb10alt1.tdf" line 133, column 1
-- Equation name is 'en1', type is output 
 en1     = DFFE( en0 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is 'en2' = '|bb10alt1:1|en2' from file "bb10alt1.tdf" line 200, column 1
-- Equation name is 'en2', type is output 
 en2     = DFFE( _EQ002 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  en0 &  outclk;

-- Node name is 'fieldud' = '|bb10alt1:1|fieldud' from file "bb10alt1.tdf" line 184, column 1
-- Equation name is 'fieldud', type is output 
 fieldud = DFFE( _EQ003 $  _LC026, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  fg &  g & !_LC026 &  _LC038
         #  fm & !g & !_LC026 &  _LC038
         #  fieldud & !_LC026 & !_LC038;

-- Node name is 'hint' = '|bb10alt1:1|hint' from file "bb10alt1.tdf" line 135, column 1
-- Equation name is 'hint', type is output 
 hint    = TFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 = !hint &  _LC018 & !_LC022 & !_LC023 & !_LC024 & !_LC025 & !_LC027 & 
              _LC028 &  _LC029 & !_LC030 & !_LC031 & !_LC032
         #  hint & !_LC018 & !_LC022 & !_LC023 & !_LC024 & !_LC025 & !_LC027 & 
             !_LC028 & !_LC029 & !_LC030 & !_LC031 & !_LC032;

-- Node name is 'lineload' = '|bb10alt1:1|linelatch' from file "bb10alt1.tdf" line 131, column 1
-- Equation name is 'lineload', type is output 
 lineload = DFFE( _EQ005 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 =  g &  _LC018 &  _LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
              _LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032
         # !g &  _LC018 & !_LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032;

-- Node name is 'L7' = '|bb10alt1:1|line7' from file "bb10alt1.tdf" line 178, column 1
-- Equation name is 'L7', type is output 
 L7      = TFFE( _EQ006, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 =  g &  _LC015 &  _LC018 &  _LC022 & !_LC023 &  _LC024 & !_LC025 & 
             !_LC027 &  _LC028 & !_LC029 & !_LC030 & !_LC031 & !_LC032 & 
              _LC035 &  _LC037 &  _LC041 &  _LC042 & !L7
         # !g &  _LC018 &  _LC022 & !_LC023 &  _LC024 & !_LC025 & !_LC027 & 
              _LC028 & !_LC029 & !_LC030 & !_LC031 & !_LC032 & !_LC035 & 
             !_LC037 &  _LC041 &  _LC042 & !L7
         #  _LC018 & !_LC022 & !_LC023 &  _LC024 & !_LC025 & !_LC027 & 
             !_LC028 & !_LC029 & !_LC030 &  _LC031 & !_LC032 &  L7;

-- Node name is 'outclk' = '|bb10alt1:1|outclk' from file "bb10alt1.tdf" line 198, column 1
-- Equation name is 'outclk', type is output 
 outclk  = DFFE( _EQ007 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 = !_LC002 & !_LC006 &  _LC010;

-- Node name is 'r2' = '|bb10alt1:1|ramaddr2' from file "bb10alt1.tdf" line 193, column 1
-- Equation name is 'r2', type is output 
 r2      = DFFE( _EQ008 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ008 =  _LC002 & !_LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & 
             !_LC048 & !r2
         #  _LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 &  r2
         # !_LC002 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 &  r2;

-- Node name is 'r3' = '|bb10alt1:1|ramaddr3' from file "bb10alt1.tdf" line 191, column 1
-- Equation name is 'r3', type is output 
 r3      = DFFE( _EQ009 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ009 =  _LC002 & !_LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & 
             !_LC048 &  r2 & !r3
         #  _LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 &  r3
         # !_LC002 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 &  r3
         # !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 & !r2 &  r3;

-- Node name is 'r4' = '|bb10alt1:1|ramaddr4' from file "bb10alt1.tdf" line 127, column 1
-- Equation name is 'r4', type is output 
 r4      = DFFE( _EQ010 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ010 =  _LC002 & !_LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & 
             !_LC048 &  r2 &  r3 & !r4
         #  _LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 &  r4
         # !_LC002 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 &  r4
         # !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 & !r2 &  r4
         # !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048 & !r3 &  r4;

-- Node name is 'r5' = '|bb10alt1:1|ramaddr5' from file "bb10alt1.tdf" line 189, column 1
-- Equation name is 'r5', type is output 
 r5      = DFFE( _EQ011 $  _LC045, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ011 =  _LC002 & !_LC006 & !_LC036 & !_LC039 & !_LC045 & !_LC048 &  r2 & 
              r3 &  r4 & !r5
         # !_LC036 & !_LC039 & !_LC045 & !_LC048 &  r5 &  _X001
         #  _LC043 & !_LC045;
  _X001  = EXP( _LC002 & !_LC006 &  r2 &  r3 &  r4);

-- Node name is 'r6' = '|bb10alt1:1|ramaddr6' from file "bb10alt1.tdf" line 187, column 1
-- Equation name is 'r6', type is output 
 r6      = DFFE( _EQ012 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ012 =  _LC002 & !_LC006 & !_LC036 & !_LC045 & !_LC048 &  r2 &  r3 &  r4 & 
              r5 & !r6
         # !_LC036 & !_LC045 & !_LC048 &  r6 &  _X002
         #  _X003;
  _X002  = EXP( _LC002 & !_LC006 &  r2 &  r3 &  r4 &  r5);
  _X003  = EXP(!_LC039 & !_LC043);

-- Node name is 'r7' = '|bb10alt1:1|ramaddr7' from file "bb10alt1.tdf" line 125, column 1
-- Equation name is 'r7', type is output 
 r7      = DFFE( _EQ013 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ013 =  _LC002 & !_LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 &  r2 & 
              r3 &  r4 &  r5 &  r6 &  r7
         # !_LC036 & !_LC039 & !_LC043 & !_LC045 & !r7 &  _X004
         # !_LC036 & !_LC039 & !_LC043 & !_LC045 &  _LC048;
  _X004  = EXP( _LC002 & !_LC006 &  r2 &  r3 &  r4 &  r5 &  r6);

-- Node name is 'TDO_RESERVE' 
-- Equation name is 'TDO_RESERVE', location is LC056, type is output.
 TDO_RESERVE = LCELL( TDI_RESERVE $  GND);

-- Node name is '|bb10alt1:1|bb' from file "bb10alt1.tdf" line 183, column 1
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( _EQ014 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ014 =  g & !_LC018 & !_LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 & !_LC031 & !_LC032 &  _LC037 & 
              _LC042
         #  g & !_LC018 & !_LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 & !_LC031 & !_LC032 &  _LC041 & 
              _LC042
         # !g & !_LC018 &  _LC022 & !_LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 & !_LC031 & !_LC032 &  _LC037 & 
              _LC042
         # !g & !_LC018 &  _LC022 & !_LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 & !_LC031 & !_LC032 &  _LC041 & 
              _LC042;

-- Node name is '|bb10alt1:1|ca1728' from file "bb10alt1.tdf" line 142, column 1
-- Equation name is '_LC034', type is buried 
_LC034   = LCELL( _EQ015 $  GND);
  _EQ015 =  g &  _LC018 &  _LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
              _LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032
         # !g &  _LC018 & !_LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032;

-- Node name is '|bb10alt1:1|datain8' from file "bb10alt1.tdf" line 168, column 1
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( D0 $  GND,  LOADA,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|datain9' from file "bb10alt1.tdf" line 146, column 1
-- Equation name is '_LC007', type is buried 
_LC007   = DFFE( D1 $  GND,  LOADA,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|datain10' from file "bb10alt1.tdf" line 157, column 1
-- Equation name is '_LC009', type is buried 
_LC009   = DFFE( D2 $  GND,  LOADA,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus0' from file "bb10alt1.tdf" line 167, column 1
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( D0 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus1' from file "bb10alt1.tdf" line 151, column 1
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( D1 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus2' from file "bb10alt1.tdf" line 165, column 1
-- Equation name is '_LC013', type is buried 
_LC013   = DFFE( D2 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus3' from file "bb10alt1.tdf" line 166, column 1
-- Equation name is '_LC008', type is buried 
_LC008   = DFFE( D3 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus4' from file "bb10alt1.tdf" line 150, column 1
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( D4 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus5' from file "bb10alt1.tdf" line 163, column 1
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( D5 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus6' from file "bb10alt1.tdf" line 164, column 1
-- Equation name is '_LC053', type is buried 
_LC053   = DFFE( D6 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus7' from file "bb10alt1.tdf" line 149, column 1
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( D7 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus8' from file "bb10alt1.tdf" line 161, column 1
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( _LC049 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus9' from file "bb10alt1.tdf" line 162, column 1
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( _LC007 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|dbus10' from file "bb10alt1.tdf" line 148, column 1
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( _LC009 $  GND,  LOADB,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|down' from file "bb10alt1.tdf" line 182, column 1
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( _EQ016 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ016 = !g & !_LC018 &  _LC022 &  _LC023 &  _LC024 & !_LC025 &  _LC027 & 
             !_LC028 &  _LC029 & !_LC030 &  _LC031 & !_LC032 &  _LC035 & 
             !_LC041
         #  g &  _LC018 & !_LC022 & !_LC023 &  _LC024 & !_LC025 &  _LC027 & 
             !_LC028 & !_LC029 & !_LC030 &  _LC031 & !_LC032 &  _LC035 & 
             !_LC041
         # !g & !_LC018 &  _LC022 &  _LC023 &  _LC024 & !_LC025 &  _LC027 & 
             !_LC028 &  _LC029 & !_LC030 &  _LC031 & !_LC032 & !_LC041 & 
             !_LC042
         #  g &  _LC018 & !_LC022 & !_LC023 &  _LC024 & !_LC025 &  _LC027 & 
             !_LC028 & !_LC029 & !_LC030 &  _LC031 & !_LC032 & !_LC041 & 
             !_LC042
         # !_LC018 & !_LC022 & !_LC023 & !_LC024 & !_LC025 & !_LC027 & 
             !_LC028 & !_LC029 & !_LC030 & !_LC031 & !_LC032;

-- Node name is '|bb10alt1:1|fieldlatch' from file "bb10alt1.tdf" line 152, column 1
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( _EQ017 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ017 =  g &  _LC018 &  _LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
              _LC028 & !_LC029 & !_LC030 &  _LC031 &  _LC032
         # !g &  _LC018 & !_LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 & !_LC029 & !_LC030 &  _LC031 &  _LC032;

-- Node name is '|bb10alt1:1|flag' from file "bb10alt1.tdf" line 176, column 1
-- Equation name is '_LC026', type is buried 
_LC026   = LCELL( _EQ018 $  GND);
  _EQ018 = !g &  _LC013 &  _LC051 &  _LC052 &  _LC061 &  _LC062 &  _LC063
         # !g &  _LC008 &  _LC051 &  _LC052 &  _LC061 &  _LC062 &  _LC063
         #  _LC052 &  _LC053 &  _LC061 &  _LC063
         #  _LC050 &  _LC052 &  _LC061;

-- Node name is '|bb10alt1:1|h0' from file "bb10alt1.tdf" line 175, column 1
-- Equation name is '_LC030', type is buried 
_LC030   = DFFE( _EQ019 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ019 =  _LC047 &  _LC058
         # !_LC030 & !_LC047;

-- Node name is '|bb10alt1:1|h1' from file "bb10alt1.tdf" line 174, column 1
-- Equation name is '_LC029', type is buried 
_LC029   = DFFE( _EQ020 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ020 =  _LC029 & !_LC030 & !_LC047
         # !_LC029 &  _LC030 & !_LC047
         #  _LC012 &  _LC047;

-- Node name is '|bb10alt1:1|h2' from file "bb10alt1.tdf" line 141, column 1
-- Equation name is '_LC028', type is buried 
_LC028   = DFFE( _EQ021 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ021 = !_LC028 &  _LC029 &  _LC030 & !_LC034 & !_LC047
         #  _LC028 & !_LC029 & !_LC034 & !_LC047
         #  _LC028 & !_LC030 & !_LC047
         #  _LC013 &  _LC047;

-- Node name is '|bb10alt1:1|h3' from file "bb10alt1.tdf" line 173, column 1
-- Equation name is '_LC022', type is buried 
_LC022   = TFFE( _EQ022, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ022 =  _LC028 &  _LC029 &  _LC030 & !_LC047
         #  _LC008 & !_LC022 &  _LC047
         # !_LC008 &  _LC022 &  _LC047;

-- Node name is '|bb10alt1:1|h4' from file "bb10alt1.tdf" line 172, column 1
-- Equation name is '_LC023', type is buried 
_LC023   = TFFE( _EQ023, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ023 = !g &  _LC018 & !_LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032 & !_LC047
         #  _LC022 &  _LC028 &  _LC029 &  _LC030 & !_LC047
         # !_LC023 &  _LC047 &  _LC062
         #  _LC023 &  _LC047 & !_LC062;

-- Node name is '|bb10alt1:1|h5' from file "bb10alt1.tdf" line 140, column 1
-- Equation name is '_LC018', type is buried 
_LC018   = TFFE( _EQ024, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ024 = !_LC018 &  _LC022 &  _LC023 &  _LC028 &  _LC029 &  _LC030 & 
             !_LC034 & !_LC047
         #  _LC018 &  _LC022 &  _LC023 &  _LC028 &  _LC029 &  _LC030 & 
             !_LC047
         # !_LC018 &  _LC047 &  _LC051
         #  _LC018 &  _LC034 & !_LC047
         #  _LC018 &  _LC047 & !_LC051;

-- Node name is '|bb10alt1:1|h6' from file "bb10alt1.tdf" line 171, column 1
-- Equation name is '_LC027', type is buried 
_LC027   = TFFE( _EQ025, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ025 =  _LC018 &  _LC022 &  _LC023 & !_LC027 &  _LC028 &  _LC029 & 
              _LC030 & !_LC034 & !_LC047
         #  _LC018 &  _LC022 &  _LC023 &  _LC027 &  _LC028 &  _LC029 & 
              _LC030 & !_LC047
         # !_LC027 &  _LC047 &  _LC053
         #  _LC027 &  _LC047 & !_LC053;

-- Node name is '|bb10alt1:1|h7' from file "bb10alt1.tdf" line 170, column 1
-- Equation name is '_LC025', type is buried 
_LC025   = TFFE( _EQ026, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ026 =  g &  _LC018 &  _LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
              _LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032 & !_LC047
         # !g &  _LC018 & !_LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032 & !_LC047
         #  _LC018 &  _LC022 &  _LC023 &  _LC027 &  _LC028 &  _LC029 & 
              _LC030 & !_LC047
         # !_LC025 &  _LC047 &  _LC063
         #  _LC025 &  _LC047 & !_LC063;

-- Node name is '|bb10alt1:1|h8' from file "bb10alt1.tdf" line 139, column 1
-- Equation name is '_LC024', type is buried 
_LC024   = TFFE( _EQ027, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ027 =  _LC018 &  _LC022 &  _LC023 & !_LC024 &  _LC025 &  _LC027 & 
              _LC028 &  _LC029 &  _LC030 & !_LC034 & !_LC047
         #  _LC018 &  _LC022 &  _LC023 &  _LC024 &  _LC025 &  _LC027 & 
              _LC028 &  _LC029 &  _LC030 & !_LC047
         # !_LC024 &  _LC047 &  _LC050
         #  _LC024 &  _LC034 & !_LC047
         #  _LC024 &  _LC047 & !_LC050;

-- Node name is '|bb10alt1:1|h9' from file "bb10alt1.tdf" line 177, column 1
-- Equation name is '_LC031', type is buried 
_LC031   = TFFE( _EQ028, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ028 =  _LC018 &  _LC022 &  _LC023 &  _LC024 &  _LC025 &  _LC027 & 
              _LC028 &  _LC029 &  _LC030 & !_LC031 & !_LC034 & !_LC047
         #  _LC018 &  _LC022 &  _LC023 &  _LC024 &  _LC025 &  _LC027 & 
              _LC028 &  _LC029 &  _LC030 &  _LC031 & !_LC047
         # !_LC031 &  _LC047 &  _LC052
         #  _LC031 &  _LC034 & !_LC047
         #  _LC031 &  _LC047 & !_LC052;

-- Node name is '|bb10alt1:1|h10' from file "bb10alt1.tdf" line 169, column 1
-- Equation name is '_LC032', type is buried 
_LC032   = TFFE( _EQ029, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ029 =  g &  _LC018 &  _LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
              _LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032 & !_LC047
         # !g &  _LC018 & !_LC022 &  _LC023 & !_LC024 &  _LC025 & !_LC027 & 
             !_LC028 &  _LC029 &  _LC030 &  _LC031 &  _LC032 & !_LC047
         #  _LC018 &  _LC022 &  _LC023 &  _LC024 &  _LC025 &  _LC027 & 
              _LC028 &  _LC029 &  _LC030 &  _LC031 & !_LC047
         # !_LC032 &  _LC047 &  _LC061
         #  _LC032 &  _LC047 & !_LC061;

-- Node name is '|bb10alt1:1|loadc' from file "bb10alt1.tdf" line 144, column 1
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( _EQ030 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ030 =  g &  hg
         # !g &  hm;

-- Node name is '|bb10alt1:1|pdown' from file "bb10alt1.tdf" line 138, column 1
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( _EQ031 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ031 = !g & !_LC015 &  _LC018 & !_LC022 &  _LC023 &  _LC024 & !_LC025 & 
             !_LC027 & !_LC028 &  _LC029 & !_LC030 &  _LC031 & !_LC032 & 
              _LC035 &  _LC037 & !_LC041 &  _LC042
         # !g & !_LC015 & !_LC018 &  _LC022 & !_LC023 & !_LC024 &  _LC025 & 
             !_LC027 &  _LC028 & !_LC029 & !_LC030 &  _LC031 &  _LC032 & 
              _LC037 &  _LC041 &  _LC042;

-- Node name is '|bb10alt1:1|pedoff' from file "bb10alt1.tdf" line 160, column 1
-- Equation name is '_LC015', type is buried 
_LC015   = DFFE( D3 $  GND,  LOADA,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|pup' from file "bb10alt1.tdf" line 202, column 1
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( _EQ032 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ032 = !g & !_LC015 & !_LC018 &  _LC022 &  _LC023 & !_LC024 & !_LC025 & 
              _LC027 & !_LC028 & !_LC029 & !_LC030 & !_LC031 &  _LC032 & 
             !_LC035 &  _LC037 &  _LC041 &  _LC042
         # !g & !_LC015 &  _LC018 &  _LC022 &  _LC023 & !_LC024 &  _LC025 & 
              _LC027 &  _LC028 &  _LC029 & !_LC030 & !_LC031 & !_LC032 & 
              _LC035 &  _LC037 &  _LC042;

-- Node name is '|bb10alt1:1|ramaddr0' from file "bb10alt1.tdf" line 186, column 1
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( _EQ033 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ033 = !_LC002 & !_LC006 & !_LC010 & !_LC036 & !_LC039 & !_LC043 & 
             !_LC045 & !_LC048
         #  _LC006 &  _LC010 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & 
             !_LC048;

-- Node name is '|bb10alt1:1|ramaddr1' from file "bb10alt1.tdf" line 195, column 1
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( _EQ034 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ034 = !_LC002 & !_LC006 &  _LC010 & !_LC036 & !_LC039 & !_LC043 & 
             !_LC045 & !_LC048
         #  _LC002 &  _LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & 
             !_LC048;

-- Node name is '|bb10alt1:1|stop' from file "bb10alt1.tdf" line 143, column 1
-- Equation name is '_LC006', type is buried 
_LC006   = DFFE( _EQ035 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ035 =  _LC002 & !_LC010 &  r2 &  r3 &  r4 &  r5 &  r6 & !r7
         #  _LC002 & !_LC010 & !r2 & !r3 &  r4 &  r7
         #  _LC006 & !_LC036 & !_LC039 & !_LC043 & !_LC045 & !_LC048;

-- Node name is '|bb10alt1:1|typebuf0' from file "bb10alt1.tdf" line 155, column 1
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( D4 $  GND,  LOADA,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|typebuf1' from file "bb10alt1.tdf" line 154, column 1
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( D5 $  GND,  LOADA,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|typebuf2' from file "bb10alt1.tdf" line 147, column 1
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( D6 $  GND,  LOADA,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|typebuf3' from file "bb10alt1.tdf" line 153, column 1
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( D7 $  GND,  LOADA,  VCC,  VCC,  VCC);

-- Node name is '|bb10alt1:1|type0' from file "bb10alt1.tdf" line 158, column 1
-- Equation name is '_LC035', type is buried 
_LC035   = DFFE( _EQ036 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ036 =  _LC057 &  lineload
         #  _LC035 & !lineload;

-- Node name is '|bb10alt1:1|type1' from file "bb10alt1.tdf" line 145, column 1
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( _EQ037 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ037 =  _LC054 &  lineload
         #  _LC037 & !lineload;

-- Node name is '|bb10alt1:1|type2' from file "bb10alt1.tdf" line 156, column 1
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( _EQ038 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ038 =  _LC059 &  lineload
         #  _LC041 & !lineload;

-- Node name is '|bb10alt1:1|type3' from file "bb10alt1.tdf" line 159, column 1
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( _EQ039 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ039 =  _LC055 &  lineload
         #  _LC042 & !lineload;

-- Node name is '|bb10alt1:1|up' from file "bb10alt1.tdf" line 137, column 1
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( _EQ040 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ040 =  _X005 &  _X006 &  _X007 &  _X008 &  _X009 &  _X010 &  _X011 & 
              _X012;
  _X005  = EXP( g & !_LC018 & !_LC022 & !_LC023 & !_LC024 & !_LC025 &  _LC027 & 
             !_LC028 & !_LC029 &  _LC030 &  _LC031 &  _LC032 & !_LC035 & 
             !_LC041 & !_LC042);
  _X006  = EXP(!g &  _LC018 & !_LC022 &  _LC023 & !_LC024 & !_LC025 & !_LC027 & 
              _LC028 & !_LC029 &  _LC030 &  _LC031 &  _LC032 & !_LC035 & 
             !_LC041 & !_LC042);
  _X007  = EXP( g & !_LC018 &  _LC022 &  _LC023 &  _LC024 &  _LC025 & !_LC027 & 
              _LC028 &  _LC029 &  _LC030 &  _LC031 & !_LC032 &  _LC035 & 
             !_LC041);
  _X008  = EXP(!g & !_LC018 &  _LC022 &  _LC023 &  _LC024 &  _LC025 & !_LC027 & 
             !_LC028 & !_LC029 &  _LC030 &  _LC031 & !_LC032 &  _LC035 & 
             !_LC041);
  _X009  = EXP(!g & !_LC018 &  _LC022 &  _LC023 & !_LC024 &  _LC025 &  _LC027 & 
             !_LC028 &  _LC029 &  _LC030 &  _LC031 & !_LC032 & !_LC037 & 
             !_LC042);
  _X010  = EXP( g &  _LC018 & !_LC022 & !_LC023 & !_LC024 &  _LC025 &  _LC027 & 
             !_LC028 & !_LC029 &  _LC030 &  _LC031 & !_LC032 & !_LC037 & 
             !_LC042);
  _X011  = EXP( _LC018 &  _LC022 &  _LC023 & !_LC024 & !_LC025 & !_LC027 & 
              _LC028 &  _LC029 &  _LC030 & !_LC031 & !_LC032 &  _LC037 & 
             !_LC042);
  _X012  = EXP( _LC018 &  _LC022 &  _LC023 & !_LC024 & !_LC025 &  _LC027 & 
              _LC028 &  _LC029 &  _LC030 & !_LC031 & !_LC032 &  _LC042);


%
    Shareable expanders that are duplicated in multiple LABs:
    (none)
%



Project Information                 c:\sven\nysync\bb\pld\main\test\bbmain.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = on

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:07
   Database Builder                       00:00:03
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:06
   Fitter                                 00:00:11
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:34


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,592K
