--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.382 ns
From           : reset
To             : ar:inst15|en_mem~reg0
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 40.327 ns
From           : controller:controller|sour_reg[1]
To             : reg_data2[3]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 13.038 ns
From           : res_sel[0]
To             : reg_data2[6]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.143 ns
From           : reset
To             : ar:inst15|en_mem~reg0
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 14.72 MHz ( period = 67.930 ns )
From           : controller:controller|sour_reg[1]
To             : reg_set:inst|reg:reg3|q[3]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : ar:inst15|en_mem~reg0
To             : dram:inst22|RAM[0][7]
From Clock     : clk
To Clock       : clk
Failed Paths   : 10000

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 10000

--------------------------------------------------------------------------------------

