\hypertarget{stm32f107xc_8h}{}\doxysection{CMSIS/\+Device/\+ST/\+STM32\+F1xx/\+Include/stm32f107xc.h File Reference}
\label{stm32f107xc_8h}\index{CMSIS/Device/ST/STM32F1xx/Include/stm32f107xc.h@{CMSIS/Device/ST/STM32F1xx/Include/stm32f107xc.h}}


CMSIS Cortex-\/\+M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F1xx devices. ~\newline
  


{\ttfamily \#include \char`\"{}core\+\_\+cm3.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32f1xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for stm32f107xc.\+h\+:
% FIG 0
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_b_k_p___type_def}{BKP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Backup Registers ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network FIFOMail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Ethernet MAC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Option Bytes Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_f_i_o___type_def}{AFIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Alternate Function I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter Integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Timers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+device\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em \+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac6a3f185c4640e06443c18b3c8d93f53}{\+\_\+\+\_\+\+CM3\+\_\+\+REV}}~0x0200U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M3 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga443a2786535d83e32dfdc2b29e379332}{FLASH\+\_\+\+BANK1\+\_\+\+END}}~0x0803\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~0x22000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~0x42000000\+UL
\item 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define {\bfseries AHBPERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000400\+UL)
\item 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000800\+UL)
\item 
\#define {\bfseries TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00000\+C00\+UL)
\item 
\#define {\bfseries TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00001000\+UL)
\item 
\#define {\bfseries TIM7\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00001400\+UL)
\item 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00002800\+UL)
\item 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00002\+C00\+UL)
\item 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00003800\+UL)
\item 
\#define {\bfseries SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00003\+C00\+UL)
\item 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00004400\+UL)
\item 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00004800\+UL)
\item 
\#define {\bfseries UART4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00004\+C00\+UL)
\item 
\#define {\bfseries UART5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005000\+UL)
\item 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005400\+UL)
\item 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00005800\+UL)
\item 
\#define {\bfseries CAN1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006400\+UL)
\item 
\#define {\bfseries CAN2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006800\+UL)
\item 
\#define {\bfseries BKP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00006\+C00\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007000\+UL)
\item 
\#define {\bfseries DAC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x00007400\+UL)
\item 
\#define {\bfseries AFIO\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000400\+UL)
\item 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000800\+UL)
\item 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00000\+C00\+UL)
\item 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00001000\+UL)
\item 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00001400\+UL)
\item 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00001800\+UL)
\item 
\#define {\bfseries ADC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00002400\+UL)
\item 
\#define {\bfseries ADC2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00002800\+UL)
\item 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00002\+C00\+UL)
\item 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x00003800\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000000\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000008\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0000001\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000030\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000044\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000058\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0000006\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000080\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000400\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel1\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000408\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel2\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x0000041\+CUL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel3\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000430\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel4\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000444\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel5\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00000458\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00001000\+UL)
\item 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(AHBPERIPH\+\_\+\+BASE + 0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~0x1\+FFFF7\+E0\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~0x1\+FFFF7\+E8\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}}~0x1\+FFFF800\+UL
\item 
\#define {\bfseries ETH\+\_\+\+BASE}~(AHBPERIPH\+\_\+\+BASE + 0x00008000\+UL)
\item 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+BASE}~(ETH\+\_\+\+BASE)
\item 
\#define {\bfseries ETH\+\_\+\+MMC\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x00000100\+UL)
\item 
\#define {\bfseries ETH\+\_\+\+PTP\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x00000700\+UL)
\item 
\#define {\bfseries ETH\+\_\+\+DMA\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x00001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~0x\+E0042000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}~0x50000000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~0x00000000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~0x00000800\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x00000900\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x00000\+B00\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~0x00000020\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~0x00000400\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~0x00000440\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~0x00000500\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~0x00000020\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~0x00000\+E00\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~0x00001000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}~0x00001000\+UL
\item 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM4\+\_\+\+BASE)
\item 
\#define {\bfseries TIM5}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM5\+\_\+\+BASE)
\item 
\#define {\bfseries TIM6}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM6\+\_\+\+BASE)
\item 
\#define {\bfseries TIM7}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM7\+\_\+\+BASE)
\item 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$)RTC\+\_\+\+BASE)
\item 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$)WWDG\+\_\+\+BASE)
\item 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$)IWDG\+\_\+\+BASE)
\item 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$)SPI2\+\_\+\+BASE)
\item 
\#define {\bfseries SPI3}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$)SPI3\+\_\+\+BASE)
\item 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART2\+\_\+\+BASE)
\item 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART3\+\_\+\+BASE)
\item 
\#define {\bfseries UART4}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)UART4\+\_\+\+BASE)
\item 
\#define {\bfseries UART5}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)UART5\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$)I2\+C1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$)I2\+C2\+\_\+\+BASE)
\item 
\#define {\bfseries CAN1}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$)CAN1\+\_\+\+BASE)
\item 
\#define {\bfseries CAN2}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$)CAN2\+\_\+\+BASE)
\item 
\#define {\bfseries BKP}~((\mbox{\hyperlink{struct_b_k_p___type_def}{BKP\+\_\+\+Type\+Def}} $\ast$)BKP\+\_\+\+BASE)
\item 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$)PWR\+\_\+\+BASE)
\item 
\#define {\bfseries DAC1}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$)DAC\+\_\+\+BASE)
\item 
\#define {\bfseries DAC}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$)DAC\+\_\+\+BASE) /$\ast$ Kept for legacy purpose $\ast$/
\item 
\#define {\bfseries AFIO}~((\mbox{\hyperlink{struct_a_f_i_o___type_def}{AFIO\+\_\+\+Type\+Def}} $\ast$)AFIO\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$)EXTI\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOA\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOB\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOD\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOE}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$)GPIOE\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$)ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries ADC2}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$)ADC2\+\_\+\+BASE)
\item 
\#define {\bfseries ADC12\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$)ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM1}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$)TIM1\+\_\+\+BASE)
\item 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$)SPI1\+\_\+\+BASE)
\item 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$)USART1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$)DMA2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA2\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA2\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA2\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA2\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)DMA2\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$)RCC\+\_\+\+BASE)
\item 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$)CRC\+\_\+\+BASE)
\item 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define {\bfseries OB}~((\mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}})
\item 
\#define {\bfseries ETH}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} $\ast$) ETH\+\_\+\+BASE)
\item 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$)USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~85U
\item 
\#define {\bfseries CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~(0x4\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}~0x00000060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}~0x000000\+E0U
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd7ecf44c301889d805c0bbd3ba9364}{BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93fe6fb7fdba26550964903c65e6a76}{BKP\+\_\+\+DR1\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd7ecf44c301889d805c0bbd3ba9364}{BKP\+\_\+\+DR1\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9761ad76eb2bc954dc18a8c20881801c}{BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bf0698730c611befa365d9af1e9d69}{BKP\+\_\+\+DR2\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9761ad76eb2bc954dc18a8c20881801c}{BKP\+\_\+\+DR2\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01ea6870a76e8787cfbed5b3d4bfd}{BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20eceb252f64fe20e458e998935d1aa8}{BKP\+\_\+\+DR3\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01ea6870a76e8787cfbed5b3d4bfd}{BKP\+\_\+\+DR3\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0431a06c570c4cdf1d183c1f6e87879d}{BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d8d13d7e78c9963fbd4efbfc176c55}{BKP\+\_\+\+DR4\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0431a06c570c4cdf1d183c1f6e87879d}{BKP\+\_\+\+DR4\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3d38da792db9528f374fcccd34ad19}{BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb21f36a74563bffacf9a47ec0b6cf3}{BKP\+\_\+\+DR5\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3d38da792db9528f374fcccd34ad19}{BKP\+\_\+\+DR5\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04530c9a24f1c434284ad722e6502cdc}{BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38085c3926abbf483ba60ef9495eb8db}{BKP\+\_\+\+DR6\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04530c9a24f1c434284ad722e6502cdc}{BKP\+\_\+\+DR6\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6576bb517f250085d3287168fd1df8}{BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99b1b85bf33bf9f6ce79c3a30ae03b}{BKP\+\_\+\+DR7\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6576bb517f250085d3287168fd1df8}{BKP\+\_\+\+DR7\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad219b20783e4883262d64470dfa6f0ea}{BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95495c00cbbaf0495fb42be0ca7ce633}{BKP\+\_\+\+DR8\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad219b20783e4883262d64470dfa6f0ea}{BKP\+\_\+\+DR8\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7296183435aef8135348f9c8f042ab}{BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f5a18517f79bedaa6576a295285c0ad}{BKP\+\_\+\+DR9\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7296183435aef8135348f9c8f042ab}{BKP\+\_\+\+DR9\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa758a621b6453814df4e8e9d3b4466b1}{BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2feea44d20bbb9e0f20a3b774c8935c2}{BKP\+\_\+\+DR10\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa758a621b6453814df4e8e9d3b4466b1}{BKP\+\_\+\+DR10\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR11\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad205625892a5a0353e6220e466aa17fe}{BKP\+\_\+\+DR11\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR11\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2178ea3cdf4683470a4415f2a1f79a82}{BKP\+\_\+\+DR11\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad205625892a5a0353e6220e466aa17fe}{BKP\+\_\+\+DR11\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR12\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga444dd78a7b2b792acd330f080768c446}{BKP\+\_\+\+DR12\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR12\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da28c0d4573a06a322ef33ffb8432e2}{BKP\+\_\+\+DR12\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga444dd78a7b2b792acd330f080768c446}{BKP\+\_\+\+DR12\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR13\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4707e8ff19aa2a891e0e3c97d4b963a3}{BKP\+\_\+\+DR13\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR13\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6931ffc4bdd533d19d3cc18e55259863}{BKP\+\_\+\+DR13\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4707e8ff19aa2a891e0e3c97d4b963a3}{BKP\+\_\+\+DR13\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR14\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70556cac1791364e8ea96bf938c723a}{BKP\+\_\+\+DR14\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR14\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b608296fd6fa48bc26a1d8d070ea585}{BKP\+\_\+\+DR14\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70556cac1791364e8ea96bf938c723a}{BKP\+\_\+\+DR14\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR15\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0370b703cf488f4c0d93811e99590b0}{BKP\+\_\+\+DR15\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR15\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1da46f20e328f6f4bbdc5db10d669a5}{BKP\+\_\+\+DR15\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0370b703cf488f4c0d93811e99590b0}{BKP\+\_\+\+DR15\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR16\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae8f003cba05f805fbc58e3c3b01203}{BKP\+\_\+\+DR16\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR16\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1b11c989fc5b618da8acaaeb31ddfb}{BKP\+\_\+\+DR16\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae8f003cba05f805fbc58e3c3b01203}{BKP\+\_\+\+DR16\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR17\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57188434185ae30942495a6847084c98}{BKP\+\_\+\+DR17\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR17\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049362d1ecda8041febef5c0b534e6e8}{BKP\+\_\+\+DR17\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57188434185ae30942495a6847084c98}{BKP\+\_\+\+DR17\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR18\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9188ac06669522cafd09fae1d74094bd}{BKP\+\_\+\+DR18\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR18\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2fe2add547f72f4e4a1b27e6a04bb0}{BKP\+\_\+\+DR18\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9188ac06669522cafd09fae1d74094bd}{BKP\+\_\+\+DR18\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR19\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112aed214fc9d46b3d65d5e18df0825a}{BKP\+\_\+\+DR19\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR19\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff659781fc8bb221a7e85733a232ddf}{BKP\+\_\+\+DR19\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112aed214fc9d46b3d65d5e18df0825a}{BKP\+\_\+\+DR19\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR20\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532e53a420089bd68e0f2fa9b30f49de}{BKP\+\_\+\+DR20\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR20\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40a604af9458664068eec575dcef368}{BKP\+\_\+\+DR20\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532e53a420089bd68e0f2fa9b30f49de}{BKP\+\_\+\+DR20\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR21\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453e492eaaa829d2f8ff3bfff826626d}{BKP\+\_\+\+DR21\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR21\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed370331baa4c4f194bc6f59b4a1433d}{BKP\+\_\+\+DR21\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453e492eaaa829d2f8ff3bfff826626d}{BKP\+\_\+\+DR21\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR22\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a24856aabb58e4343596f0ebb88dc0}{BKP\+\_\+\+DR22\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR22\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196a385131a04fb68e85a29884df5c69}{BKP\+\_\+\+DR22\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a24856aabb58e4343596f0ebb88dc0}{BKP\+\_\+\+DR22\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR23\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651ac85a0debf0134bce81bcbdb8c9b6}{BKP\+\_\+\+DR23\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR23\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478b45732836ca02ce3480002270aa43}{BKP\+\_\+\+DR23\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651ac85a0debf0134bce81bcbdb8c9b6}{BKP\+\_\+\+DR23\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR24\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afa5a6598b92a6e00bbfb54e4b1cf0}{BKP\+\_\+\+DR24\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR24\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e18e9e4d061bf30fa1044a63815c70d}{BKP\+\_\+\+DR24\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afa5a6598b92a6e00bbfb54e4b1cf0}{BKP\+\_\+\+DR24\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR25\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fad045bb886bd5d258a65830c60a4dd}{BKP\+\_\+\+DR25\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR25\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1bfb7bf5ce1caaf896ae15f30adb9d}{BKP\+\_\+\+DR25\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fad045bb886bd5d258a65830c60a4dd}{BKP\+\_\+\+DR25\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR26\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ac63529b49754d375704eddd228805}{BKP\+\_\+\+DR26\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR26\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d8d41878279a53b722ee3c0d3ec3a9}{BKP\+\_\+\+DR26\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ac63529b49754d375704eddd228805}{BKP\+\_\+\+DR26\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR27\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3873a77a2638ac19af59551b1842edf5}{BKP\+\_\+\+DR27\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR27\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cf65090649507cf7756d086ee3d3c0}{BKP\+\_\+\+DR27\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3873a77a2638ac19af59551b1842edf5}{BKP\+\_\+\+DR27\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR28\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e4c2300d6f9ce05e67f16f5e1044f6b}{BKP\+\_\+\+DR28\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR28\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b651a9e340d5d33d4783cd01ac692}{BKP\+\_\+\+DR28\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e4c2300d6f9ce05e67f16f5e1044f6b}{BKP\+\_\+\+DR28\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR29\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7969ae1467add9f21741d5e32dda327f}{BKP\+\_\+\+DR29\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR29\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab243e41c6111e787d3a8d04de524ce1b}{BKP\+\_\+\+DR29\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7969ae1467add9f21741d5e32dda327f}{BKP\+\_\+\+DR29\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR30\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0266733b6695937967b262617dcda1b}{BKP\+\_\+\+DR30\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR30\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9f35467043d5c0098c37455b6c8e0c}{BKP\+\_\+\+DR30\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0266733b6695937967b262617dcda1b}{BKP\+\_\+\+DR30\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR31\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f736ad3b39fd719677f1a74fe16b5c}{BKP\+\_\+\+DR31\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR31\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60136c78cd0f3326d12bbd387642536e}{BKP\+\_\+\+DR31\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f736ad3b39fd719677f1a74fe16b5c}{BKP\+\_\+\+DR31\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR32\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743aa88c62bfcaf0e9c558017bc32ae2}{BKP\+\_\+\+DR32\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR32\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6864816526392b882cf93be082db0079}{BKP\+\_\+\+DR32\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743aa88c62bfcaf0e9c558017bc32ae2}{BKP\+\_\+\+DR32\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR33\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42420e6dbe1cdb6fa16ba4464394bdea}{BKP\+\_\+\+DR33\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR33\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0178b0ead4fc6313c36d2fbf20ebb0ba}{BKP\+\_\+\+DR33\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42420e6dbe1cdb6fa16ba4464394bdea}{BKP\+\_\+\+DR33\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR34\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga996e2837625f8d1c8b752f7df58c4981}{BKP\+\_\+\+DR34\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR34\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b81902daecb9cb9128d840a03aaf0e3}{BKP\+\_\+\+DR34\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga996e2837625f8d1c8b752f7df58c4981}{BKP\+\_\+\+DR34\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR35\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510fecefef4cf8eeb3dffda604f5edf6}{BKP\+\_\+\+DR35\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR35\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cdf3e6f18b6cf55ed23d0a36fb27a2c}{BKP\+\_\+\+DR35\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510fecefef4cf8eeb3dffda604f5edf6}{BKP\+\_\+\+DR35\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR36\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cbc24bf462e18cd56b116ec9a4c6f1}{BKP\+\_\+\+DR36\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR36\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba2b2fc9e847f9aaa39fde989a75f01}{BKP\+\_\+\+DR36\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cbc24bf462e18cd56b116ec9a4c6f1}{BKP\+\_\+\+DR36\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR37\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f7eef9db0ae13fd4602567ee2c1d7a6}{BKP\+\_\+\+DR37\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR37\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3cfe82181cf1631accdf88a73c69e0}{BKP\+\_\+\+DR37\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f7eef9db0ae13fd4602567ee2c1d7a6}{BKP\+\_\+\+DR37\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR38\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40d8efae74e12ec677e06f399ab214b}{BKP\+\_\+\+DR38\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR38\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cd0d4ff33759d6f603e68ebac211d4}{BKP\+\_\+\+DR38\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40d8efae74e12ec677e06f399ab214b}{BKP\+\_\+\+DR38\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR39\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842fc4e91612c353d6710297af59f7bf}{BKP\+\_\+\+DR39\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR39\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa3e50f20b70a964030c73a5ee32c4e2}{BKP\+\_\+\+DR39\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842fc4e91612c353d6710297af59f7bf}{BKP\+\_\+\+DR39\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR40\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739370ee3fc7002494e830040203da57}{BKP\+\_\+\+DR40\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR40\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e651d6a3294e88d021a4a71cf204ee9}{BKP\+\_\+\+DR40\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739370ee3fc7002494e830040203da57}{BKP\+\_\+\+DR40\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR41\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaccb8d1dfc8fb9f6eda65d113e14f4ee}{BKP\+\_\+\+DR41\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR41\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681af509f6602773cee33a9a0ad73fc7}{BKP\+\_\+\+DR41\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaccb8d1dfc8fb9f6eda65d113e14f4ee}{BKP\+\_\+\+DR41\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+DR42\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga371c9b47cb8a274027f7136fbe6e00d0}{BKP\+\_\+\+DR42\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ BKP\+\_\+\+DR42\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f23fbe1a7abde5516df64bcf2bbab4}{BKP\+\_\+\+DR42\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga371c9b47cb8a274027f7136fbe6e00d0}{BKP\+\_\+\+DR42\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP\+\_\+\+NUMBER}~42
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecee89779a7eb707ce00cadabe4cced}{BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2eeeef42c2f7a59d28a9d5eb4c6857}{BKP\+\_\+\+RTCCR\+\_\+\+CAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecee89779a7eb707ce00cadabe4cced}{BKP\+\_\+\+RTCCR\+\_\+\+CAL\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad630fd985ef8822ceaab7b830b58e773}{BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639d569ffd9211519b910c1e6304f7b3}{BKP\+\_\+\+RTCCR\+\_\+\+CCO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad630fd985ef8822ceaab7b830b58e773}{BKP\+\_\+\+RTCCR\+\_\+\+CCO\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad0803b61c7dd9f7b298a5898a6b5d}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga924692225ba4db945660687fe47f50b4}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad0803b61c7dd9f7b298a5898a6b5d}{BKP\+\_\+\+RTCCR\+\_\+\+ASOE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8b4b67ab4f083cd783ec8da328c544}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d017e8f3c09696cd74e170a95966be4}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8b4b67ab4f083cd783ec8da328c544}{BKP\+\_\+\+RTCCR\+\_\+\+ASOS\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602bbd214a7de36b79a5b8cb3ac73b20}{BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb835fd9fbe4d74e598d15de3c12e63}{BKP\+\_\+\+CR\+\_\+\+TPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602bbd214a7de36b79a5b8cb3ac73b20}{BKP\+\_\+\+CR\+\_\+\+TPE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2133a32b202737c7e10d5b406e2ad68e}{BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cd1469212463d8a772b0b67543d320}{BKP\+\_\+\+CR\+\_\+\+TPAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2133a32b202737c7e10d5b406e2ad68e}{BKP\+\_\+\+CR\+\_\+\+TPAL\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4849eaefa0e7d739ab17c88479037a5}{BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8cec91d3c30db07961227bcea5c5452}{BKP\+\_\+\+CSR\+\_\+\+CTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4849eaefa0e7d739ab17c88479037a5}{BKP\+\_\+\+CSR\+\_\+\+CTE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a87b045ce11df1218eedfe8d0d0ca02}{BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7dc97ae504ef58fb2137c1fdd02fc4e}{BKP\+\_\+\+CSR\+\_\+\+CTI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a87b045ce11df1218eedfe8d0d0ca02}{BKP\+\_\+\+CSR\+\_\+\+CTI\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580ab6245136d5092a75de43a9a44956}{BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38baaf48576f4b3ab209369e04d468ad}{BKP\+\_\+\+CSR\+\_\+\+TPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580ab6245136d5092a75de43a9a44956}{BKP\+\_\+\+CSR\+\_\+\+TPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cb6d0b713c1d4cfc362e8ad05847c4}{BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a05fe4e45b0dc0b1f970e51085678d}{BKP\+\_\+\+CSR\+\_\+\+TEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cb6d0b713c1d4cfc362e8ad05847c4}{BKP\+\_\+\+CSR\+\_\+\+TEF\+\_\+\+Msk}}
\item 
\#define {\bfseries BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16719e39d941977d4e16370059e7a858}{BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8317e460ec3e18c78869beacd0bac8}{BKP\+\_\+\+CSR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16719e39d941977d4e16370059e7a858}{BKP\+\_\+\+CSR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdfc3e75da480afbc2c2bf5533e3384e}{RCC\+\_\+\+PLL2\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLI2\+S\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\+\_\+\+CR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL2\+ON\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2caec9ddaf96db4d8abb632eaf4bef2}{RCC\+\_\+\+CR\+\_\+\+PLL2\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL2\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250f64c1041b823f2bd5dbbb4c54a2d5}{RCC\+\_\+\+CR\+\_\+\+PLL2\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2caec9ddaf96db4d8abb632eaf4bef2}{RCC\+\_\+\+CR\+\_\+\+PLL2\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40e25dab5d89c6c626ab3ac8a1cee33}{RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40e25dab5d89c6c626ab3ac8a1cee33}{RCC\+\_\+\+CR\+\_\+\+PLL2\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL3\+ON\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b0bcf275b50167828b9a2ec1d3002}{RCC\+\_\+\+CR\+\_\+\+PLL3\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL3\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7f10468741ab47dc34808af0e49b2b}{RCC\+\_\+\+CR\+\_\+\+PLL3\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b0bcf275b50167828b9a2ec1d3002}{RCC\+\_\+\+CR\+\_\+\+PLL3\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48e411bc47901b8b5fa8c216443388a}{RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48e411bc47901b8b5fa8c216443388a}{RCC\+\_\+\+CR\+\_\+\+PLL3\+RDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~0x00000002U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~0x00000008U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~0x00000090U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~0x000000\+B0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~0x000000\+D0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~0x000000\+E0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~0x000000\+F0U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~0x00000500U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~0x00000600U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~0x00000700U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~0x00002800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~0x00003000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~0x00003800U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb43af90ef56b4020935071a5d82a64}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb43af90ef56b4020935071a5d82a64}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c74a8025b95975be34bee12dc470c48}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b5aa588027e12ad1483885db4db3a8}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514a85f55de77d1c7d7be1f2f1f9665}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748ba0a0bbb1ad1fe7e4e00f40695402}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV4}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8337d95f8480d74072e817540a333b6c}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV6}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898d2e86664877dc43fbc2421a16347}{RCC\+\_\+\+CFGR\+\_\+\+ADCPRE\+\_\+\+DIV8}}~0x0000\+C000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084925eb0aca8d042bbd80e71c73246b}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084925eb0aca8d042bbd80e71c73246b}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2aec39e3d96338c036054a7f8e55a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d2aec39e3d96338c036054a7f8e55a}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e486249d37ffec565a1db2bd4f488}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e486249d37ffec565a1db2bd4f488}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6ca064b9e67d2b5b9b432e34784af5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c7cc1ebda470255592844cbd05ee1c}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26410b868aa7b07921560f91852a791}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce99349c21265ea13b8fe3c9bcda130}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d2d9d44d5f48fb0c87d074b41c5303}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+PREDIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17d4fd02521c94db4e539bf9861a1a3}{RCC\+\_\+\+CFGR\+\_\+\+PLLXTPRE\+\_\+\+PREDIV1\+\_\+\+DIV2}}~0x00020000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff05ab077b58db3c1b9018b26d970ec}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066f758a13c7686d1dc709ac0a7d976}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff05ab077b58db3c1b9018b26d970ec}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69c19c2b47d698eaef0016dc86f5805}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2290e27c9c1b64d2dd076652db40a68}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69c19c2b47d698eaef0016dc86f5805}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL5\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4572366ac2c658b59a26361877ebe5a6}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea3b717fd226bc6ff5a78b711c051eb}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4572366ac2c658b59a26361877ebe5a6}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65a3a76eb1487a9c45160f07673543f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff8d8dcf3876d1c85657680a64c1696}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65a3a76eb1487a9c45160f07673543f}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL7\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae822110b7f4ddbe677315e1d9047c65}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d6580b1595ff2d5c3383218370cfca}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae822110b7f4ddbe677315e1d9047c65}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f708c16ec7bf00892c0df1c85cb437b}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384c396ec051b958c9a5781c13faf7e5}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f708c16ec7bf00892c0df1c85cb437b}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9b60e480ddfb17a4c61628662b31d3}{RCC\+\_\+\+CFGR\+\_\+\+PLLMULL6\+\_\+5}}~0x00340000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+OTGFSPRE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2afdb0f4af920c6d9a56dcdf561bf6}{RCC\+\_\+\+CFGR\+\_\+\+OTGFSPRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+OTGFSPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1a9f43fe9cd6d65eba268335a3c9aa}{RCC\+\_\+\+CFGR\+\_\+\+OTGFSPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2afdb0f4af920c6d9a56dcdf561bf6}{RCC\+\_\+\+CFGR\+\_\+\+OTGFSPRE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga094e2368e960d1ce0d46a76a0d4cf736}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga094e2368e960d1ce0d46a76a0d4cf736}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d17bb46b86da604ad501946045b244}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}~0x04000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}~0x05000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}~0x06000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}}~0x07000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f0710fb7f789f54fccd6251ed42a4b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL2\+CLK}}~0x08000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a11f74a62e4afbe31911878f860fc}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL3\+CLK\+\_\+\+DIV2}}~0x09000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d26e485e1a300f19460097d6429af8}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+EXT\+\_\+\+HSE}}~0x0\+A000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b77c3d38e09cb7e587ca11359c97a8}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL3\+CLK}}~0x0\+B000000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d7212d83114d355736613e6dc1dbde}{RCC\+\_\+\+CFGR\+\_\+\+MCO}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7147402d137ccaa1c8608fcb1d3d2e01}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+0}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec148346aa17c67aafebcb616dd57b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+1}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad02d5012ff73e9c839b909887ffde7f}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+2}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d17bb46b86da604ad501946045b244}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+3}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+NOCLOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab345908eef02b3029dd78be58baa0c8d}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+NOCLOCK}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+SYSCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf3b078108fdaf7e66d15ae71ec4181}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+SYSCLK}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+HSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f0ac507b8c4e5d443c107d934cfdb1}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSI}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183179f1b1763f38ae88f2d8d90acd70}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+HSE}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+PLL\+\_\+\+DIV2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501b78192ef13a7016e1f2089c9f8a3}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+PLL2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f0710fb7f789f54fccd6251ed42a4b}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL2\+CLK}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+PLL3\+\_\+\+DIV2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a11f74a62e4afbe31911878f860fc}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL3\+CLK\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+EXT\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d26e485e1a300f19460097d6429af8}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+EXT\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a7af940c202db198c0854b0e19d321}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+PLL3\+CLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b77c3d38e09cb7e587ca11359c97a8}{RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PLL3\+CLK}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\+\_\+\+CIR\+\_\+\+CSSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f986039b3caf63729bb381042c24da}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77508f4113577c9cbdce5fc50cfcb9d}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f986039b3caf63729bb381042c24da}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d310f0292c6507ebd9b24fc66334ae2}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90cb7241f48c9caa1c569644b59e2e17}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d310f0292c6507ebd9b24fc66334ae2}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e688fa1f13f732b1f2dccd8a2b5866f}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d5216c09e764ecd88869ae06377351}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e688fa1f13f732b1f2dccd8a2b5866f}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412271f4042670cad98fb249c74ffb5b}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9459caf4aa04950627a7f9aace92d6c1}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412271f4042670cad98fb249c74ffb5b}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYC\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0220e3c0a731540be7e0904e0ea450e}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7fabc8e19c3085b93190142655ff28}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0220e3c0a731540be7e0904e0ea450e}{RCC\+\_\+\+CIR\+\_\+\+PLL2\+RDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYC\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4344b9004cac12aa77b263832d3d7a82}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2657f572e9f24f599f8fd9ec9453718}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4344b9004cac12aa77b263832d3d7a82}{RCC\+\_\+\+CIR\+\_\+\+PLL3\+RDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d246e99064bac1df1715a67191f7fb0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c01f7eac4d00d2011162116931a165}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d246e99064bac1df1715a67191f7fb0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+AFIORST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8cbb8d7bbfe50c5de3726139120da}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364c5d4966543fe7fa3ef02e1d6c9bde}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8cbb8d7bbfe50c5de3726139120da}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbccd3b480c9ce3dc03199fbdfd5dac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b613f6af828f006926a59d2000c4d8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbccd3b480c9ce3dc03199fbdfd5dac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4182faecc4093aea136be8c0ac4dc9d0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db2325306703e2f20b6ea2658b79ae9}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4182faecc4093aea136be8c0ac4dc9d0}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1e07f654c34e6ad07c18a84ac4f24b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206daa5c302d774247f217d6eec788df}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1e07f654c34e6ad07c18a84ac4f24b}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34292524fae537377642201a554849ac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b818d0d9747621c936ad16c93a4956a}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34292524fae537377642201a554849ac}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+RST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea398b88035103e9db1ff3736686a93}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080ce46887825380c2c3aa902f31c3ae}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea398b88035103e9db1ff3736686a93}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADC2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d5b8fe1bd62d4f8878c55c546d56f2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881a72d9654ea036eabb104279b8d5e8}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d5b8fe1bd62d4f8878c55c546d56f2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+IOPERST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91aa2d3e18674c6f02c7112da9a2e30c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f9a8bfc02baedd992d13e489234242}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91aa2d3e18674c6f02c7112da9a2e30c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc874892d9a40fe90a10ba587a2d103}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d90a520513e93163dd96058874ba7b0}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc874892d9a40fe90a10ba587a2d103}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+BKPRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766478ebdcbb647eb3f32962543bd194}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d64bd82cf47a209afebc7d663e28383}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af08f1ff685c0027708d909086b748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b1d355ee76ad9a044ad37f1629e760}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af08f1ff685c0027708d909086b748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0566a08a6cbd33046ff893d7c3b7bf1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0566a08a6cbd33046ff893d7c3b7bf1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c84c3ac04f075c4571c4518e9dc6f5d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0802e99fa9eb9388393af3135ca2cb2b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c84c3ac04f075c4571c4518e9dc6f5d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaecac95d9e201eb6a3ee127881381b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e4d54359192c58725e5ece2b539f8ee}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaecac95d9e201eb6a3ee127881381b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dc2776b9926f9335e72b433290bb8a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b5d7042e23d54c7ecfcef2fbedad6e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dc2776b9926f9335e72b433290bb8a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb9c125237cfe5b6436ca795e7f3564}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0587aa806e1f7f144d8e89390ca5b7}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0587aa806e1f7f144d8e89390ca5b7}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd256e51209c342f43825eb102c4eff}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd256e51209c342f43825eb102c4eff}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0265ba319e11b43218c1c676d5ad51b9}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0265ba319e11b43218c1c676d5ad51b9}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4933bbd71927f2e9f8e009fc160e5389}{RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1919d23da5027f6d44fda6963fc984}{RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4933bbd71927f2e9f8e009fc160e5389}{RCC\+\_\+\+AHBENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+OTGFSEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5c0c22aa983f3b9205c7bca0be6dcf}{RCC\+\_\+\+AHBENR\+\_\+\+OTGFSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+OTGFSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677cdffa3a621f009cea9b073417fbd5}{RCC\+\_\+\+AHBENR\+\_\+\+OTGFSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5c0c22aa983f3b9205c7bca0be6dcf}{RCC\+\_\+\+AHBENR\+\_\+\+OTGFSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+ETHMACEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78077ec07b03c962bd7ce83c08c3f8dd}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+ETHMACEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga006485a3b0e4397f8e8b4218de5bdfb3}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78077ec07b03c962bd7ce83c08c3f8dd}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+ETHMACTXEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951c0bbffe36032c05416d0472cc46dd}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACTXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+ETHMACTXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f90847bdaf1b3b67572ac07ba4aa69b}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACTXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951c0bbffe36032c05416d0472cc46dd}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACTXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBENR\+\_\+\+ETHMACRXEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad209c7498665ab99b456c71c05ff8b24}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACRXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBENR\+\_\+\+ETHMACRXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa988727da7c1dffc759724fde59e0fef}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACRXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad209c7498665ab99b456c71c05ff8b24}{RCC\+\_\+\+AHBENR\+\_\+\+ETHMACRXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c1a2db1438e1e11ae01b8fbe91998}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866c1a2db1438e1e11ae01b8fbe91998}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd52815fa4f8e5be60988edbd8dc816}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd52815fa4f8e5be60988edbd8dc816}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5ec66ddf581682e54701e94cc64447}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5ec66ddf581682e54701e94cc64447}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41a481831c91b281408f5ffb1ea432b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41a481831c91b281408f5ffb1ea432b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c63cc515e4e510c23bd0b4a00b0d12}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c63cc515e4e510c23bd0b4a00b0d12}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e486391860d774ac8613c6848b62de}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a9732e1cef24f107e815caecdbb445}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e486391860d774ac8613c6848b62de}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ce36682f13ae9ff00113cb586b9df3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6193d7181f2f19656f08d40182b6f9d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ce36682f13ae9ff00113cb586b9df3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPEEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf13f0648b09c215dfd69d3ef933b5}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5172158cf0170d29091064ea63a29}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf13f0648b09c215dfd69d3ef933b5}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db52cc6e4f6e01f5811dec9847dfc95}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32a0efcb7062b8ffbf77865951d2a54}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db52cc6e4f6e01f5811dec9847dfc95}{RCC\+\_\+\+APB1\+ENR\+\_\+\+BKPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3160c7aa3480db783e4cc7f50ed721}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3160c7aa3480db783e4cc7f50ed721}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3852cf58a863e5b0133d5bc84bcede3f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3852cf58a863e5b0133d5bc84bcede3f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f02158e2eaba91c9cbc6e499aa4471}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b0fe571aa29ed30389f87bdbf37b46}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f02158e2eaba91c9cbc6e499aa4471}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01815c1b0ced6d002d1b7590e9b8b15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a9eea153892405f53007f521efee2e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01815c1b0ced6d002d1b7590e9b8b15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bffa56c0080897dc6cbe28ad888f22b}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64f792b7a3401cff4d95e31d3867422}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bffa56c0080897dc6cbe28ad888f22b}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c65ae31ae9175346857b1ace10645c}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+NOCLOCK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE}}~0x00000300U
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBRSTR\+\_\+\+OTGFSRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129272fe7dedac6dca9f0f8cd22a7add}{RCC\+\_\+\+AHBRSTR\+\_\+\+OTGFSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBRSTR\+\_\+\+OTGFSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d960c28bc23ce16f69b65c4862ad5e8}{RCC\+\_\+\+AHBRSTR\+\_\+\+OTGFSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129272fe7dedac6dca9f0f8cd22a7add}{RCC\+\_\+\+AHBRSTR\+\_\+\+OTGFSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMACRST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77755d56420b9f746ea57a68ea46a0ab}{RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMACRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6caf96e98f5b8370a29838633ed0dc6}{RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMACRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77755d56420b9f746ea57a68ea46a0ab}{RCC\+\_\+\+AHBRSTR\+\_\+\+ETHMACRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3bfec090e0dd44bab0f0f37581006a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0d1dbe9c64c087fce678d268787d08}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3bfec090e0dd44bab0f0f37581006a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c2e4e6138d343351d8d234178b407b}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0d1dbe9c64c087fce678d268787d08}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad35619feb4e7d135a017c715622a72db}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3bfec090e0dd44bab0f0f37581006a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5d665166bc732ac6cd7265420e1ebe}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3bfec090e0dd44bab0f0f37581006a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f98a5dffd149c07eb4b8d3168041b95}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3bfec090e0dd44bab0f0f37581006a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafbba7b725259cf9da20b4e2a98f820e}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3bfec090e0dd44bab0f0f37581006a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed0137c2d5227241be388d08e8f2884a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV1}}~0x00000000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1870175b3d50eac643cda6fbfe0965e2}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac99133113e5cb72d636958a1a85edb83}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1870175b3d50eac643cda6fbfe0965e2}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV3\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb90448f36c32bd69053127e7bc3212c}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c4383a642f4e7bdc77100a342e3426}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb90448f36c32bd69053127e7bc3212c}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d7aaa73232ba7408be8c914d640aaed}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf989121d7860aed206258c647c824a35}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d7aaa73232ba7408be8c914d640aaed}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV5\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b09d7569c2f478e2a71f3a887e454c4}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e2eb460f21bbd6712f99514fa6ab7b}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b09d7569c2f478e2a71f3a887e454c4}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV5\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV6\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621b8c5041ab13478c77f81e52498571}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV6\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5c0dd3900ceac6cf6357d0c11cfbe9}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621b8c5041ab13478c77f81e52498571}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV6\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV7\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab354892d9cc0ba7f0f19561bbcb30983}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccd376d75cd7f63a65e8ebb4e52cdaf}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab354892d9cc0ba7f0f19561bbcb30983}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV7\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bca6fa5d8cb93edccc48490efaf5e2d}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45781e40834dadbb9933559a4d051c2}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bca6fa5d8cb93edccc48490efaf5e2d}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV9\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2cf35f50a3fb817fb4f25b4f53b60f}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aa7ceca34248fa1efc567a83bbbfc8}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2cf35f50a3fb817fb4f25b4f53b60f}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV9\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2fec3e4973965be1cf34a8669bd7b0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV10\+\_\+\+Msk}}~(0x9\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13190b1a2a605beb359583986618b780}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2fec3e4973965be1cf34a8669bd7b0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV10\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV11\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6909931662caf8f02818e73babeb1980}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV11\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1004579b9d8e6707555a4c3a89bdacd}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6909931662caf8f02818e73babeb1980}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV11\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV12\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee716362eaf7b43f4b2b4458b89e5f2}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV12\+\_\+\+Msk}}~(0x\+BUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950136ac3ea561bb6667ea7d746fa5a6}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee716362eaf7b43f4b2b4458b89e5f2}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV12\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV13\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cb5669517c682b3282cdccb65d0fa4}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf777308d402e62ad5e3ab9d579072dc}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cb5669517c682b3282cdccb65d0fa4}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV13\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV14\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3a93c22ea7b5d2464d53f1fac2d1f0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV14\+\_\+\+Msk}}~(0x\+DUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c228730ff2cc7c254c678593eee595e}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3a93c22ea7b5d2464d53f1fac2d1f0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV14\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV15\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77eedf945906beabbc5a5fe7f268755}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c5920151a6d1d23ef2a63c7aa8a64e}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77eedf945906beabbc5a5fe7f268755}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV15\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV16\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa657a0e31c3d4d719397330dc569c76d}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV16\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c65f7e5310776123ab793f300c1e5c}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa657a0e31c3d4d719397330dc569c76d}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+\_\+\+DIV16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4995e5f195502a0ac9c78c9a32d86bb0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02260a8205d4b876dcef7fb57569b6e6}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4995e5f195502a0ac9c78c9a32d86bb0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3699249162b09c459a2d80372e12ecac}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace40c77c7a378c50e69119902c50eb33}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1500ab47fcce242b9a7b5416fcd51439}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3932aa5304d7846cdad62701f02eccc5}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab3504c108c28b1c2a85b59befc993}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV1}}~0x00000000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d642936a65952e95911c111b90cab5}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1713c33cac3cbbb7db662565b5522f66}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d642936a65952e95911c111b90cab5}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV2\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV3\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86278a0656500ebb173bca5a24ce957e}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe9c72ed41134d0949fa8dff900ab9a}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86278a0656500ebb173bca5a24ce957e}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV3\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d789c9f8149bbcb66e9fa3bee93bcb7}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeced6d5efa836ce65a07118e5b4ddece}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d789c9f8149bbcb66e9fa3bee93bcb7}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV4\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV5\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6b38debbe16c28ed4db299707c5aff}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf21dbdc54c80f40bcf9f9c7ed3563e9}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6b38debbe16c28ed4db299707c5aff}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV5\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV6\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf986cdffea051d26e9c80e7e2655f87}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV6\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe5ecac82418c2b93632986669d6ba2}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf986cdffea051d26e9c80e7e2655f87}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV6\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV7\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a599463d1c9f3e71a49df154dfb602}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4a6cac4e28b2031391f57954894399}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a599463d1c9f3e71a49df154dfb602}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV7\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV8\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3818a87672cf5181d9e7847523ad15c9}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fab2ce7085f913ab04a5b8bdd2b201}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3818a87672cf5181d9e7847523ad15c9}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV9\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c136f84a5365e1d1748571646d1d4b5}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091cc112601a0cc5500f1f1a2e8936a7}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c136f84a5365e1d1748571646d1d4b5}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV9\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV10\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38251105c91b68b1e9deffa5318d7d53}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV10\+\_\+\+Msk}}~(0x9\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11c72c60ca011844875b4be8f1085f0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38251105c91b68b1e9deffa5318d7d53}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV10\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV11\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cadb021af6a5101936c4438705eb710}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV11\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64511610b9e7d177503c09a075ba566d}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cadb021af6a5101936c4438705eb710}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV11\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV12\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788ac19be00e2c7c09f5e6581aa15dd8}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV12\+\_\+\+Msk}}~(0x\+BUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f9dbdba62c75e8162072d64037aa50}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788ac19be00e2c7c09f5e6581aa15dd8}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV12\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV13\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48f0b1841c57318e5d51d4aa112098a7}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ba9062bdaa5dacac8c28a949db7017}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48f0b1841c57318e5d51d4aa112098a7}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV13\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV14\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30bcc0bc807822d6bf1d984ef7527dc}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV14\+\_\+\+Msk}}~(0x\+DUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6aee9f108e92eaded7f71910a13e3a9}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30bcc0bc807822d6bf1d984ef7527dc}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV14\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV15\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8595e30cd943fa9558c1e2a439514b0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0dc66cb6f2e90143262de87c6ecd63}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8595e30cd943fa9558c1e2a439514b0}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV15\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV16\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ef63c2f6d9f2658a1535a1ddced8ad}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV16\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a0120fe28c17e84b20bf25b269a838}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ef63c2f6d9f2658a1535a1ddced8ad}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV2\+\_\+\+DIV16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9067b966acfbdd1f347d333a71631f73}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80323743f310bf9836ef1374a0e47425}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9067b966acfbdd1f347d333a71631f73}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8260067a59e5d202dc541550e235c0}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b05d26bc36c34a6c135104a599b8021}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edc4705f7a43d99f5ef7df8100928c3}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade9a78cef21ba9b61d3827b89b1ce5f7}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL8\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc87071ec73297a3039056bec4aa95ab}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b9d920bd980b85c0921b6970242dcb}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc87071ec73297a3039056bec4aa95ab}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL9\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8d011f15c9f89bca69074e1ecc82a6}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce024fc3565802f316e894e60bd6b2f}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8d011f15c9f89bca69074e1ecc82a6}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL9\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL10\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19861a7e7db0eab456486978011f73ff}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac39ccde92ddfba2ea448c6f289841b}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19861a7e7db0eab456486978011f73ff}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL10\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL11\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be2c3b040f3f486732ae1cfb8d6bdf3}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL11\+\_\+\+Msk}}~(0x9\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42ed1e23de4f7eb28ac2b67dcb3af22e}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be2c3b040f3f486732ae1cfb8d6bdf3}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL11\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL12\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eecba1f0739304283cee506ab7751b6}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL12\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe3d00b2e399982852c419750b1d29a}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eecba1f0739304283cee506ab7751b6}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL12\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL13\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b28d05fdb410cccfd91abb740ced6e}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL13\+\_\+\+Msk}}~(0x\+BUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5e3d81c548f01f9d6a651616e83030}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b28d05fdb410cccfd91abb740ced6e}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL13\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL14\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed940ad320c164177d1b1c877b83760f}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae927bb4ce5cfbddcdf3d1ea6e25b1955}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed940ad320c164177d1b1c877b83760f}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL14\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL16\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a15515fa692e536c04fd4cf23a98b85}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8296da42073cae4b719b48184232736}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a15515fa692e536c04fd4cf23a98b85}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL20\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8983f5d328da7406ccb96b55c6db57a}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL20\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cc80987bb857d27b163e207964a7fd}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8983f5d328da7406ccb96b55c6db57a}{RCC\+\_\+\+CFGR2\+\_\+\+PLL2\+MUL20\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02031e61671ca9b088988946e5d7d56d}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b2714dda5e28d3a7edc934f6550ff0}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02031e61671ca9b088988946e5d7d56d}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1019b6d82a09f3fda356703ab2b266e8}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e66a44a945eb31c5ba261bb39aba68d}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6102e39e335a26796e5cf35ab15f40a9}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd839cdac5eb9cbdd467189508ff4526}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL8\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff4f313f73aa746e3d2628afc29b310}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b433158193ae7e5326525a841d6a9fd}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff4f313f73aa746e3d2628afc29b310}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL8\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL9\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3741031412575c27a51b730948d4baa}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b6d0915ee289a41b34c21d2a3789d67}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3741031412575c27a51b730948d4baa}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL9\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL10\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabb7622eeffc44a07321d206b938e21c}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa432a270e5dec22842da3e431086ebbd}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabb7622eeffc44a07321d206b938e21c}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL10\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f188ff9f5d8c804011a83ac56f7c07c}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL11\+\_\+\+Msk}}~(0x9\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ee0430d33f393cb99884ca58c45881}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f188ff9f5d8c804011a83ac56f7c07c}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL11\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL12\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db16424a110b4aace2e5dde4101ede2}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL12\+\_\+\+Msk}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c83c43419f353b55c13d670cdfe567}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db16424a110b4aace2e5dde4101ede2}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL12\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL13\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6869f8e6699fd1c578db4e99462535a}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL13\+\_\+\+Msk}}~(0x\+BUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622ce9c255125e459842a6d92c06a291}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6869f8e6699fd1c578db4e99462535a}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL13\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1afb5dc1987ec2eac0f1c2b7b223660}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc35da1aa90ebf2e0cd3d83b9758c23a}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1afb5dc1987ec2eac0f1c2b7b223660}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL14\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL16\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908e340bd4034f40baffc9421470e4e1}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5d2e83565c6b2c6143f0bfb17a57b1}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908e340bd4034f40baffc9421470e4e1}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL16\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL20\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc28609ee9463b9eaf32acadf8ddf761}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL20\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7eb197ab885f989218cf78793ad3b9e}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc28609ee9463b9eaf32acadf8ddf761}{RCC\+\_\+\+CFGR2\+\_\+\+PLL3\+MUL20\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873521e343ace2bfb818017c459ebb50}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a1ff9f61066fbfc4b694334f673a4d}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873521e343ace2bfb818017c459ebb50}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+PLL2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab305f16ac06c1a98d2096f576dfa85e8}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+PLL2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+PLL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d94168f35a18f663b8a557199013e63}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+PLL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab305f16ac06c1a98d2096f576dfa85e8}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+PLL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee10f6c28be814d717a33236192b709}{RCC\+\_\+\+CFGR2\+\_\+\+PREDIV1\+SRC\+\_\+\+HSE}}~0x00000000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+I2\+S2\+SRC\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c5276f7174cd04bf9744ec50034d69}{RCC\+\_\+\+CFGR2\+\_\+\+I2\+S2\+SRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+I2\+S2\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5248c688cb590d914521148907ddf1}{RCC\+\_\+\+CFGR2\+\_\+\+I2\+S2\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c5276f7174cd04bf9744ec50034d69}{RCC\+\_\+\+CFGR2\+\_\+\+I2\+S2\+SRC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR2\+\_\+\+I2\+S3\+SRC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8e58de3f370bc602f7f4c7c53895e1}{RCC\+\_\+\+CFGR2\+\_\+\+I2\+S3\+SRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR2\+\_\+\+I2\+S3\+SRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa080ecd05606119999b859354977afaa}{RCC\+\_\+\+CFGR2\+\_\+\+I2\+S3\+SRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8e58de3f370bc602f7f4c7c53895e1}{RCC\+\_\+\+CFGR2\+\_\+\+I2\+S3\+SRC\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa2e5bf263c8b736f8b35321646d82d}{GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423aaaebb1846603eaf2b91f7d2b9fa1}{GPIO\+\_\+\+CRL\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa2e5bf263c8b736f8b35321646d82d}{GPIO\+\_\+\+CRL\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga132fabfaea805979edf71f385110b718}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdd3f5cad389fbe7c96458fb115035b}{GPIO\+\_\+\+CRL\+\_\+\+MODE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga132fabfaea805979edf71f385110b718}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1facefbe58e0198f424d1e4487af72f6}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e03107c8dbdeb512d612bb52d88014e}{GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7c74b810f2500360f05aa54bcf0e4c}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ba5b9f5ed5a0ed429893f9cf0425328}{GPIO\+\_\+\+CRL\+\_\+\+MODE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7c74b810f2500360f05aa54bcf0e4c}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58972b411ad8d1f9ac4de980bde84d6}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321825c44a1d436fa483fdf363791ebc}{GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c8c11d16ac55d957734990a53658a1}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a6c37c1f5fc8e89ae2cb017c4f545b}{GPIO\+\_\+\+CRL\+\_\+\+MODE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c8c11d16ac55d957734990a53658a1}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acdc817f1d3a0ceedbe13f4ce625a2d}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed274efc4fbcb5a6b9e733fc23f6343}{GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4428b5434fb5348cadd1f1fa4cc8dd2}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f6e7d1dcc681e79e3ec70f3c13dff7}{GPIO\+\_\+\+CRL\+\_\+\+MODE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4428b5434fb5348cadd1f1fa4cc8dd2}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7894b794fc3568954dcd0bf4ce97f291}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e0d4d691512704d52c9a4d94921a37}{GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0072858a88bdc67d3fdfc1997191f080}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c0d876b6305cbf60ec6b3add96658b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0072858a88bdc67d3fdfc1997191f080}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae110cd4ac6cc9ad00eec9089ab08a43e}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78534f019846a3c2a541c346798a480b}{GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d1dee3e39614ca647c80bf553fa706}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6baa7197a06e539323e0d551a19500d9}{GPIO\+\_\+\+CRL\+\_\+\+MODE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d1dee3e39614ca647c80bf553fa706}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4264ac5999e94bb3807ea2078fa2b7a6}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13de7f1f4a2b6db8afc28785e30d32c7}{GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e952d61b2edd4145727ad12dcb86d5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b353c5507b6cc8575a89a4f445dafd6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e952d61b2edd4145727ad12dcb86d5}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda9df54fcfbcb8ee978785b08b0b0e6}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c5ba2cfc5febb76210d8cc10a815cd0}{GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ec386c59ac0fec4c1a1ba4baab76f7}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a4d57b9ed8190d730a98bdf4d3f1}{GPIO\+\_\+\+CRL\+\_\+\+MODE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ec386c59ac0fec4c1a1ba4baab76f7}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441dd58c2652fdd2787c827165a7f052}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043168c37d4a1c133a9da8cdd94080e}{GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc88618f3328133e78e317e4db4313c9}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71e50e58307256aad81040c855f66c}{GPIO\+\_\+\+CRL\+\_\+\+CNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc88618f3328133e78e317e4db4313c9}{GPIO\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9cbd19c91a1068a1f74c2540e71eb7}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c66290c450d7078597125c0e127903}{GPIO\+\_\+\+CRL\+\_\+\+CNF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9cbd19c91a1068a1f74c2540e71eb7}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf8a6e162d564a0f69b580d417acae8}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5291190c37de6ae57e06e8586a393a59}{GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad251c6d089c1d071debb47c6cdc26fe1}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ca2d3a0f7587608aba569acde3317b}{GPIO\+\_\+\+CRL\+\_\+\+CNF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad251c6d089c1d071debb47c6cdc26fe1}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3173c39ee01b0389024f8612469cf2}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d35220984bf84c5eaae064e3defc3a}{GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e6bf2530a5ae3624f31c26014cad8ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63db6056280880a85b6103195d6d43ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e6bf2530a5ae3624f31c26014cad8ac}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a2a2770e852c94f4b75c4ca0e6a89e}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7c1604bc9d187e8d339385b6be7c05}{GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b9064fc9213ebb914f6834f7e07486}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b201ed339a417f4a6b16c75ad473ff2}{GPIO\+\_\+\+CRL\+\_\+\+CNF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b9064fc9213ebb914f6834f7e07486}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ee38d349593c64ca11c3b901289fd6}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc2aa63cf9d1e41e90e83686efac0be}{GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2061f18c8cc445431cd9acd930e64}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ae25542ecc928b5be2efa02cb65a7d}{GPIO\+\_\+\+CRL\+\_\+\+CNF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2061f18c8cc445431cd9acd930e64}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8e19f954197c54c587df29aad5047e}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cabe5a2a5ee896d7abf4471d48b4591}{GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9de481861cc382ed41ccd508ed2f7f2}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bc3cc93deb6d6223f5868e73b70115}{GPIO\+\_\+\+CRL\+\_\+\+CNF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9de481861cc382ed41ccd508ed2f7f2}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aa19ce2af8682762cccaa141ec2949}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae9d028c9c08feab521de69344ef2bb}{GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07c89b8ef1ad0a1425f2718be658186}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14aa5957aba048d58b8eecf7afd331a}{GPIO\+\_\+\+CRL\+\_\+\+CNF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07c89b8ef1ad0a1425f2718be658186}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363316a6d179a6b19f7742e6e976f30c}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b03c0d4a3e05113f0e9315bffd522f6}{GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2e936450936c4ee9b528447e8dc55d}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce116816638e3ef36b5a94e2fad38dd}{GPIO\+\_\+\+CRL\+\_\+\+CNF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2e936450936c4ee9b528447e8dc55d}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a0556440a284e54f5d6f94e4fabed6}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb42794f5eb4dfef4df5bb9e73275347}{GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRL\+\_\+\+CNF7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1599423c6a60c3f5c6995f8a753e8d}{GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac114257ba9f8d812b8a18da30e4b9e07}{GPIO\+\_\+\+CRH\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1599423c6a60c3f5c6995f8a753e8d}{GPIO\+\_\+\+CRH\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b60cef78d0e834f4d7c2a599a098d23}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989e5974697fe08359d1bcd9f76624a1}{GPIO\+\_\+\+CRH\+\_\+\+MODE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b60cef78d0e834f4d7c2a599a098d23}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b1bd12a10cafb51a9e4090f2826b78}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756f19dcfb0be9f377d1335b716d8b6}{GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a24cf280346fb4973ddaece098cb1fa}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950066b5b6fc68f7373bbcdd70ed28e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a24cf280346fb4973ddaece098cb1fa}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd8c2c6db28e9905cb7a9b8798e7b56}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea120b509cb127a36ccd5658b1f88b1}{GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6f7aa6467359cc8b3623c14094000c}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac3791e8f42fa3d53d9d0f122feb76b}{GPIO\+\_\+\+CRH\+\_\+\+MODE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6f7aa6467359cc8b3623c14094000c}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ffaef25716156e25dc268af778969a}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331c724df71676215d0090c9123628cd}{GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f84ab16e815b1a3714a136a2459ebf}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99de91066740ee08d4a1f1e5bd3ee69}{GPIO\+\_\+\+CRH\+\_\+\+MODE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f84ab16e815b1a3714a136a2459ebf}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5933c89958d25223e8b88b00a4dc522a}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6803a7c23e649416cb25942e0d113}{GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecd2c2ef115659f898991b98baa4616}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9282af7b7fa56285cc805784ba0126dd}{GPIO\+\_\+\+CRH\+\_\+\+MODE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecd2c2ef115659f898991b98baa4616}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20adb71ffdd8dad9f2ae2b1e42b4809c}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd15ab3ae38aa1ad96c6361c5c24531}{GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf901581d2167f43d915499b73710510e}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b20c047a004488b23e24d581935146c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf901581d2167f43d915499b73710510e}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd514c53d9095c26b47e5206b734c24}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a07c5b52a5caa565c8eb8988c2f5b9c}{GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0368c081247da0e3a02cc9cc125b0c6c}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167bc46193971870fa4f3717f04e8299}{GPIO\+\_\+\+CRH\+\_\+\+MODE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0368c081247da0e3a02cc9cc125b0c6c}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac343dc334e140a60b4e46332c733336b}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15154111d901547358f87c767958e3a2}{GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3b037913676040dd9157a9c36ec07c}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7713e0cfe0e94c8435e4a537e77f14}{GPIO\+\_\+\+CRH\+\_\+\+MODE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3b037913676040dd9157a9c36ec07c}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f79bf2c41499678dcba5a72eb4183e1}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebad3a6ac2874e7cd38cba27369da7d8}{GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05e15957a91d6c54b7c8e6d92b80c0d}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Msk}}~(0x33333333\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59019c41cf8244eab80bb023686c68a2}{GPIO\+\_\+\+CRH\+\_\+\+CNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05e15957a91d6c54b7c8e6d92b80c0d}{GPIO\+\_\+\+CRH\+\_\+\+CNF\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e0d0b5cfcde1dad4e273064817a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace87ab29a8ba8aa75ed31f2482d93a16}{GPIO\+\_\+\+CRH\+\_\+\+CNF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8e0d0b5cfcde1dad4e273064817a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f35602ac8a9be36425faf6d68ecafb}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e200a5a3b500ef22782e2a6267a2a63}{GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae278a9ce06ae29dc98a2b3900f95f9b5}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1884160084a2e83912cdd1ef9ee8378}{GPIO\+\_\+\+CRH\+\_\+\+CNF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae278a9ce06ae29dc98a2b3900f95f9b5}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8152db5db71a40d79ae2a01cc826f9d}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4db7c6d54edcef8a714417c426966ad0}{GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad1816e395fa0f8f768da657b58dfa}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9d14adc37b5e47c9c62f2ad7f5d800}{GPIO\+\_\+\+CRH\+\_\+\+CNF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ad1816e395fa0f8f768da657b58dfa}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36572f76f92f081a7353689019c560fb}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1878a0c7076953418f89ef3986eefa4a}{GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58bb8bc1d900adb6de7a6bd0a7d3d4e}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdda3fcbd9a508bdfc2133bca746a563}{GPIO\+\_\+\+CRH\+\_\+\+CNF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac58bb8bc1d900adb6de7a6bd0a7d3d4e}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4db43bf530fbc40071bc55afdb8a12}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611063f86356e4bb141166e9714d09a6}{GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a1d0c066b3a72410dbd6c3c884bf7a}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df966bbe464e265539646deca04f936}{GPIO\+\_\+\+CRH\+\_\+\+CNF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a1d0c066b3a72410dbd6c3c884bf7a}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa088520031f81f5d31377a438154160b}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96f2bdaf714b96bb2ff0fca5828ad328}{GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31b390c4f5eb8e02f2140ea21166167}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf717ae90411d43f184214af6ba48c1}{GPIO\+\_\+\+CRH\+\_\+\+CNF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31b390c4f5eb8e02f2140ea21166167}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f7c84833863dc528f4ebfdf2033ee}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4087c56a3b179f61cb2bb207236bbc0e}{GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c896de2a0cd1869c72358e5d2443ba1}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675b06b78f03c59517257ed709d0714a}{GPIO\+\_\+\+CRH\+\_\+\+CNF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c896de2a0cd1869c72358e5d2443ba1}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c3bc0232af0e0ae1e4146320048109}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b7deb9a6f017ac1f554dae003c3d6b}{GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260d1ea031d666d3c1bc468341cde94e}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778bedf9e530d780496a427f3f7239a9}{GPIO\+\_\+\+CRH\+\_\+\+CNF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260d1ea031d666d3c1bc468341cde94e}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f6ebf102a5788df027573b13a6438c}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd696e9e854d83886aa713bcad9fcf8d}{GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+CRH\+\_\+\+CNF15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6126890b5aeab8cbbd2eef3ed02d2b}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7a850e3aa5c1543380ef3ac4136cc11}{GPIO\+\_\+\+IDR\+\_\+\+IDR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6126890b5aeab8cbbd2eef3ed02d2b}{GPIO\+\_\+\+IDR\+\_\+\+IDR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb44a930b5d50f7997cffd82bab2cefd}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba8fd128cd05bfd794c8cdcde0881019}{GPIO\+\_\+\+IDR\+\_\+\+IDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb44a930b5d50f7997cffd82bab2cefd}{GPIO\+\_\+\+IDR\+\_\+\+IDR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f1d49ead39291678771a4728a90c87}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9784fabf7bbd2ebdb5f7e2630234fb4}{GPIO\+\_\+\+IDR\+\_\+\+IDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f1d49ead39291678771a4728a90c87}{GPIO\+\_\+\+IDR\+\_\+\+IDR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7990d25f3c1fe3794a656f3e79f912}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6d373ac7af05410cfbc4d35d996ca8}{GPIO\+\_\+\+IDR\+\_\+\+IDR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7990d25f3c1fe3794a656f3e79f912}{GPIO\+\_\+\+IDR\+\_\+\+IDR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b79c9f6762dd52a8bbca66922eb467}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478dccec7de2abcbd927ed6923ef32c7}{GPIO\+\_\+\+IDR\+\_\+\+IDR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b79c9f6762dd52a8bbca66922eb467}{GPIO\+\_\+\+IDR\+\_\+\+IDR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998a7e17867940e973831507a2354d20}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20a373bc5a5869e3ce5c87a26cc5c26}{GPIO\+\_\+\+IDR\+\_\+\+IDR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998a7e17867940e973831507a2354d20}{GPIO\+\_\+\+IDR\+\_\+\+IDR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb240233ede91721760e31577fd1720}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c647c0fa98de3db7abe16149e56b912}{GPIO\+\_\+\+IDR\+\_\+\+IDR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb240233ede91721760e31577fd1720}{GPIO\+\_\+\+IDR\+\_\+\+IDR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0f666318cd340a247610bed05ae4d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21781c5e4e74462c4d48b0619f3735f2}{GPIO\+\_\+\+IDR\+\_\+\+IDR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0f666318cd340a247610bed05ae4d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96f8870df831c7e52214579960d2e76}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6cd32d3b32f70f4d0e7a7635fb22969}{GPIO\+\_\+\+IDR\+\_\+\+IDR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac96f8870df831c7e52214579960d2e76}{GPIO\+\_\+\+IDR\+\_\+\+IDR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5811b3901a07d5c0dd82eba9d77a4776}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c804c5fca2b891e63c691872c440253}{GPIO\+\_\+\+IDR\+\_\+\+IDR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5811b3901a07d5c0dd82eba9d77a4776}{GPIO\+\_\+\+IDR\+\_\+\+IDR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c9d55aebfe3018e4a1e2de436288cc}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d58438899588f2a4eeeb7d1f9607d9}{GPIO\+\_\+\+IDR\+\_\+\+IDR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c9d55aebfe3018e4a1e2de436288cc}{GPIO\+\_\+\+IDR\+\_\+\+IDR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433546dec84034ba065ac52d74bb6fbd}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8c6e2fcd0bf5b5284008e1b4d72fb8}{GPIO\+\_\+\+IDR\+\_\+\+IDR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433546dec84034ba065ac52d74bb6fbd}{GPIO\+\_\+\+IDR\+\_\+\+IDR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16949cae6f855c65a5e04c7216d3444}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56777a4d0c73a16970b2b7d7ca7dda18}{GPIO\+\_\+\+IDR\+\_\+\+IDR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16949cae6f855c65a5e04c7216d3444}{GPIO\+\_\+\+IDR\+\_\+\+IDR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbffeef66cdaae344155eaeca70320a}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45d488afaf42e3a447b274f73486ad00}{GPIO\+\_\+\+IDR\+\_\+\+IDR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbffeef66cdaae344155eaeca70320a}{GPIO\+\_\+\+IDR\+\_\+\+IDR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564a630ba876dd42e7c2fee4bc966b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811118b05ed3aff70264813823a69851}{GPIO\+\_\+\+IDR\+\_\+\+IDR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564a630ba876dd42e7c2fee4bc966b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccfc347ff1a3d4e3cc02aa998c4808c2}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabccccbeaa1672daedf0837b60dfd5b45}{GPIO\+\_\+\+IDR\+\_\+\+IDR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccfc347ff1a3d4e3cc02aa998c4808c2}{GPIO\+\_\+\+IDR\+\_\+\+IDR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86832854a0820703fc8453d01251a7e9}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdb4b0764d21e748916ea683a9c2d51}{GPIO\+\_\+\+ODR\+\_\+\+ODR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86832854a0820703fc8453d01251a7e9}{GPIO\+\_\+\+ODR\+\_\+\+ODR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28fdd05c04844d619ced2811eab9c}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410ccbcd45e0c2a52f4785bf931f447e}{GPIO\+\_\+\+ODR\+\_\+\+ODR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28fdd05c04844d619ced2811eab9c}{GPIO\+\_\+\+ODR\+\_\+\+ODR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab557c6ed90e11ad9d8e22581fca7b2fa}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7065029983e1d4b3e5d29c39c806fcb}{GPIO\+\_\+\+ODR\+\_\+\+ODR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab557c6ed90e11ad9d8e22581fca7b2fa}{GPIO\+\_\+\+ODR\+\_\+\+ODR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552ca3821965f6b84b2d7cc30bfd5c6e}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae76bac33647c09342ce6aa992546f7a2}{GPIO\+\_\+\+ODR\+\_\+\+ODR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552ca3821965f6b84b2d7cc30bfd5c6e}{GPIO\+\_\+\+ODR\+\_\+\+ODR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ffcbaebd619ee9544caeeb53a10cf5}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa23bde84b70b480e5348394cee5d8f2}{GPIO\+\_\+\+ODR\+\_\+\+ODR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ffcbaebd619ee9544caeeb53a10cf5}{GPIO\+\_\+\+ODR\+\_\+\+ODR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88baea9566892905b1e7d6a8fc56d72b}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a874859723b3e8fe7ce1a68afa9afd}{GPIO\+\_\+\+ODR\+\_\+\+ODR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88baea9566892905b1e7d6a8fc56d72b}{GPIO\+\_\+\+ODR\+\_\+\+ODR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7969bba3f76136a4eb36b93c3c57a2ac}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ae0b0c4bc32f9b21b1bc1cea174230}{GPIO\+\_\+\+ODR\+\_\+\+ODR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7969bba3f76136a4eb36b93c3c57a2ac}{GPIO\+\_\+\+ODR\+\_\+\+ODR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15455f87ddc270adf3a4c78a86914a9}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b634cee6d6e10f6cf464e28e164b3c}{GPIO\+\_\+\+ODR\+\_\+\+ODR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15455f87ddc270adf3a4c78a86914a9}{GPIO\+\_\+\+ODR\+\_\+\+ODR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d88e5b90d62123c58c7f6184333dbb}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9280b6d2fc7b12bd6fe91e82b9feb377}{GPIO\+\_\+\+ODR\+\_\+\+ODR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d88e5b90d62123c58c7f6184333dbb}{GPIO\+\_\+\+ODR\+\_\+\+ODR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca64313254328a88f0a939729a157da}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ec739eff617930cb7c60ef7aab6ba58}{GPIO\+\_\+\+ODR\+\_\+\+ODR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca64313254328a88f0a939729a157da}{GPIO\+\_\+\+ODR\+\_\+\+ODR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fa96d774e0fee675cdf4a5e1dba053}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab32f8a517f25bcae7b60330523ff878a}{GPIO\+\_\+\+ODR\+\_\+\+ODR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fa96d774e0fee675cdf4a5e1dba053}{GPIO\+\_\+\+ODR\+\_\+\+ODR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e00ad1fd7023f5da6d9f45f463ddde}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3133087355e6c2f73db21065f74b8254}{GPIO\+\_\+\+ODR\+\_\+\+ODR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e00ad1fd7023f5da6d9f45f463ddde}{GPIO\+\_\+\+ODR\+\_\+\+ODR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3616189c6f0cdfe32c697f1214f50374}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62ec1e54fb8b76bd2f31aa4c32852f0}{GPIO\+\_\+\+ODR\+\_\+\+ODR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3616189c6f0cdfe32c697f1214f50374}{GPIO\+\_\+\+ODR\+\_\+\+ODR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f2a74b034ad616b93d5047532b6252}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15416db0d5f54d03e101d7a84bafd0d}{GPIO\+\_\+\+ODR\+\_\+\+ODR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f2a74b034ad616b93d5047532b6252}{GPIO\+\_\+\+ODR\+\_\+\+ODR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d89c4fa2adcfc544b3774527e1d929f}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c550f614a85b6f7889559010c4f0b3}{GPIO\+\_\+\+ODR\+\_\+\+ODR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d89c4fa2adcfc544b3774527e1d929f}{GPIO\+\_\+\+ODR\+\_\+\+ODR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbe6b159f923428c70d4ae0c28999b0}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf788434fb27537f1a3f508b1cedbfbab}{GPIO\+\_\+\+ODR\+\_\+\+ODR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbe6b159f923428c70d4ae0c28999b0}{GPIO\+\_\+\+ODR\+\_\+\+ODR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc}{GPIO\+\_\+\+BRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645}{GPIO\+\_\+\+BRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09}{GPIO\+\_\+\+BRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{GPIO\+\_\+\+BRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a}{GPIO\+\_\+\+BRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b}{GPIO\+\_\+\+BRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{GPIO\+\_\+\+BRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4}{GPIO\+\_\+\+BRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e}{GPIO\+\_\+\+BRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58}{GPIO\+\_\+\+BRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{GPIO\+\_\+\+BRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294}{GPIO\+\_\+\+BRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e}{GPIO\+\_\+\+BRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc}{GPIO\+\_\+\+BRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713}{GPIO\+\_\+\+BRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df}{GPIO\+\_\+\+BRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2447cf7b2096e2446fbe762c4b1eb39}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5154879c54283130c286f53ba7ba676}{AFIO\+\_\+\+EVCR\+\_\+\+PIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2447cf7b2096e2446fbe762c4b1eb39}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9277107f232c9726e5e16080610916b8}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bdaf9c0f54e75fc88a4c8cc4cfb005}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a7db6ae50a43056fe97a1b3b2cc163}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007202fece2abe8e0d458fd989c9729c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+3}}~(0x8\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc55b0764100c312652f8439c76ead93}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX0}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4efba804a166a7871ded2fa361de0705}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1837985898c39579fb8e2d08a536abc9}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4efba804a166a7871ded2fa361de0705}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da20ed2500f903a2793077470b432ad}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefeb8141d1a950490ba1546475a800f7}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da20ed2500f903a2793077470b432ad}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98707f0e4ec7020355d90ba601c11967}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f9ed9c7b281ab90977e12567642227}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98707f0e4ec7020355d90ba601c11967}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX3\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed1d9395036c39c3ed89a275b1831703}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga581b5d39100696da09b2ff97a99972da}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed1d9395036c39c3ed89a275b1831703}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX4\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e9925700950ceb0f71576ed950f657}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad484dafff8764ce9ce9d594dd5a013}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e9925700950ceb0f71576ed950f657}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX5\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fc53ba87a002b41e769ff38cc3d0cf}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3145a544acb1f90a7282ec5a29c157}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fc53ba87a002b41e769ff38cc3d0cf}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX6\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15158799ae6d5c6686538c670684103f}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a96447627679aea8f50ae5c69ad8cf4}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15158799ae6d5c6686538c670684103f}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX7\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175f58aa5b129732c4b232cf1af15a40}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e94e6d3f024d5cb985c77c726ffc2b}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175f58aa5b129732c4b232cf1af15a40}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX8\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ae270a522f47444e2a158783ae856d}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Msk}}~(0x9\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d0b8d6c4a728bb5149eae7f21bb1df}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ae270a522f47444e2a158783ae856d}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX9\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91fa3a912a890bdc789aba974457060}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6f2cc7e47f2a227bab6776f6e56744}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91fa3a912a890bdc789aba974457060}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX10\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdb82237c00ca3a0f51a08132395974}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Msk}}~(0x\+BUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbd72a869b61e23731639501e73102e}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdb82237c00ca3a0f51a08132395974}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX11\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0fabadfcb6aaecf827f585b919887c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f9a1344125a2fad10cf831cafcb6dd8}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0fabadfcb6aaecf827f585b919887c}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX12\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed278d0c1bf15d4050a8df8a56574aea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Msk}}~(0x\+DUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62196f78a13b996b3bcd998ce80998b6}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed278d0c1bf15d4050a8df8a56574aea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX13\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b1cb9a44d5d9a005845c6c72fdfbea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3233497ca8b69f9ee6be98ac1a5643}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b1cb9a44d5d9a005845c6c72fdfbea}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX14\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ee2febbc0232ed118588a8c688db62}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02338e562caabecfd265882afbccfe9}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ee2febbc0232ed118588a8c688db62}{AFIO\+\_\+\+EVCR\+\_\+\+PIN\+\_\+\+PX15\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc9ebeb12f639cdcc693b8ed55c6ea2}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba7af1c959102bbff96b902d3f58a6}{AFIO\+\_\+\+EVCR\+\_\+\+PORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc9ebeb12f639cdcc693b8ed55c6ea2}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7cf20c0b2f74b4fd76f906a3a364c6}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae24882fae05bd41cf2511ce60c5fb}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8bfa404b43ccf576e906a81f7421684}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a85c353b94b1e9d22dd67088b1ac4d3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PA}}~0x00000000
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffcc3d273babf9adaa6975a960f03b7}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d0d2c1f1c046bdf055bb99465592ef}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffcc3d273babf9adaa6975a960f03b7}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e430bc7c93ef22c78023dc75de883c3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15241a60ec90040d0bb2d1b8c4c6b77f}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e430bc7c93ef22c78023dc75de883c3}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607c6dc209285a381ce22b80e7fe61fc}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b10610230c14d7cc6a7fe15dabfc7d}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607c6dc209285a381ce22b80e7fe61fc}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a855076e541e4f56208213358ff308}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4931a15c9784e7b7d0e678271cba75a}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a855076e541e4f56208213358ff308}{AFIO\+\_\+\+EVCR\+\_\+\+PORT\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361f79ea5153f75d344d7b922eaca80}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a24af5abfbcc69a979fe2d4410dad79}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2361f79ea5153f75d344d7b922eaca80}{AFIO\+\_\+\+EVCR\+\_\+\+EVOE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d5307df613c32315ac905e4c05cf94}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ffdcd52f5810284a6306fc57daa8f1d}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d5307df613c32315ac905e4c05cf94}{AFIO\+\_\+\+MAPR\+\_\+\+SPI1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c31d50a52448754c984b4119ccd0ae3}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0612a4efdce1e60bc23f6ec00d29a}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c31d50a52448754c984b4119ccd0ae3}{AFIO\+\_\+\+MAPR\+\_\+\+I2\+C1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e65c976aae6984bfdefb09cb3e50b0a}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87539744f607522422b3d5db6d94bd41}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e65c976aae6984bfdefb09cb3e50b0a}{AFIO\+\_\+\+MAPR\+\_\+\+USART1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4081216af2dc82a2bb4a3fabc322b6e6}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439c8d7670cfef18450ff624d19ec525}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4081216af2dc82a2bb4a3fabc322b6e6}{AFIO\+\_\+\+MAPR\+\_\+\+USART2\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522ece5adc07e8c876834d1d93ee1aff}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc80459b8258134a4691f6e9462d4a4}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522ece5adc07e8c876834d1d93ee1aff}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a18ac076aecb5aabb1a1baeda9eed}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781b790e3aa34b9eb6d3f074247bd605}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3073257d802e1b73df5185ea8d463151}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaca8d2e026eb3493c3a046a0b47ebc7}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6210874efbd3f2b6a56993ecbf6a28}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaca8d2e026eb3493c3a046a0b47ebc7}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d83da9435998f48ec69edb226df17cc}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c76f3731fc0fc0004c4d294bc3db3dd}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d83da9435998f48ec69edb226df17cc}{AFIO\+\_\+\+MAPR\+\_\+\+USART3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21867c27e706b3233d6c13ccf859d092}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1527de28449dc06823fc55f6f1d6e61a}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21867c27e706b3233d6c13ccf859d092}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d3ea77b2c5be3c0d672471413a1a2b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ca0d06046364087ee6df50a7031979}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be8a2b8fa5d1c3c77709c888ce496fa}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bac7bb0efcfc99b7ee93285212d442f}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3ca4f106bd35297b1d760b6cbd2408}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bac7bb0efcfc99b7ee93285212d442f}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f065b2652a023c940bbc3cf94c963b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa097f744cd0b50f5c89f41d05ae36592}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f065b2652a023c940bbc3cf94c963b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM1\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09d1449c9ea1ca487c0ee049ec7fe1d}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb47d9a129138a6f5c7fe5a213c52e8b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09d1449c9ea1ca487c0ee049ec7fe1d}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f21bc99a43b999cd3f8c639f13ab1c5}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a712a528988a5b0f5bff444a407553b}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1037409791928fe7dcd1e683901edc}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72d4b3df638c5d8fe16b951a557742c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67298a8506ff100041c5a2a8e4d6658a}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72d4b3df638c5d8fe16b951a557742c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0a3d85f0485ca7cad2ceff5c658d87}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e2ec28f1d1a368540c5c94515663df}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0a3d85f0485ca7cad2ceff5c658d87}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+PARTIALREMAP2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90903e2ee8a1704cb5c6204a614455e}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4088220b588dea4f70aae5211d6691}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90903e2ee8a1704cb5c6204a614455e}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f0541a2a74d4fdecb903eddb5089a1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad0b1bfc0ee21ba6cc32116da16368c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f0541a2a74d4fdecb903eddb5089a1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0501b9b6b85406a025c404747a1067f8}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e3eb1d1173f390df521b427d0c54be2}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef4aa05c5514947de224ca62a438e38}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+NOREMAP}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedcf32ec8559e3541ba8bf5929e4d3ef}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf86fec6b88d4db406144faa3eef76c}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedcf32ec8559e3541ba8bf5929e4d3ef}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+PARTIALREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6c29b91a0553cb725989bfb963b9ad}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236354751e4aaa674e87c886e6bbc71}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6c29b91a0553cb725989bfb963b9ad}{AFIO\+\_\+\+MAPR\+\_\+\+TIM3\+\_\+\+REMAP\+\_\+\+FULLREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e755b0d467ea3393e1fa15b918a5d1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d7ee2e14938f50f559a79fc514f277}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e755b0d467ea3393e1fa15b918a5d1}{AFIO\+\_\+\+MAPR\+\_\+\+TIM4\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1530b7a444c81cee0784756c95b18a0}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0210373a681217cc316f7ccab5fb77}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1530b7a444c81cee0784756c95b18a0}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9290b8c7f674c3dcca54b5b40d738df2}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc7e19a7d0c1aae60e08497ba6d5c4e}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6ae85049da0f941d954910c8672481}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP1}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP2\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5f16fcd86e94f8d5b854e99aeaba9a}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33e26189f9cf68be38f3f0f9d1f4201}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5f16fcd86e94f8d5b854e99aeaba9a}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP3\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba967922ba56969e29f95f280f858643}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa059a9ae5ba460f32854a588242e5176}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba967922ba56969e29f95f280f858643}{AFIO\+\_\+\+MAPR\+\_\+\+CAN\+\_\+\+REMAP\+\_\+\+REMAP3\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8f5c745fc42e6df5c49594eca11b4e}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b8e420451eba867183a37b1e0f82112}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a8f5c745fc42e6df5c49594eca11b4e}{AFIO\+\_\+\+MAPR\+\_\+\+PD01\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM5\+CH4\+\_\+\+IREMAP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2078a9d139eea4ef30d2a9bc5fcc6c64}{AFIO\+\_\+\+MAPR\+\_\+\+TIM5\+CH4\+\_\+\+IREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM5\+CH4\+\_\+\+IREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad39b3a437c4bef039df225f67104a971}{AFIO\+\_\+\+MAPR\+\_\+\+TIM5\+CH4\+\_\+\+IREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2078a9d139eea4ef30d2a9bc5fcc6c64}{AFIO\+\_\+\+MAPR\+\_\+\+TIM5\+CH4\+\_\+\+IREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c997a67567a035937dc9e5ce6ad9424}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab89d25a214b239fd90eb466776d4ec}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c997a67567a035937dc9e5ce6ad9424}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac25c0cecfaaabfb66fd2b3cf0d1d172}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+0}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16a858449fec652f1d7ed83494e7361}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+1}}~(0x2\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga824bd6de9f5032f1f1e3d22ce63e3b68}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+2}}~(0x4\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25695b91d03cf103d3025d959f466d8}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+RESET}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b92f64a649bc03f5dd38daa52dc065}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff8c11cc7f50c04dc5f5f4913030d67b}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b92f64a649bc03f5dd38daa52dc065}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+NOJNTRST\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315246856a9975d1bf9478c1650d8e2d}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40f243c5ded60dbba9853f5e3c32e04}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315246856a9975d1bf9478c1650d8e2d}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+JTAGDISABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d144d092ea5555e4be7d12b29822e90}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23584e8819d890dc3de4ffa54146898e}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d144d092ea5555e4be7d12b29822e90}{AFIO\+\_\+\+MAPR\+\_\+\+SWJ\+\_\+\+CFG\+\_\+\+DISABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+ETH\+\_\+\+REMAP\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b8990d7b9f9b053093dc6567bd0aed}{AFIO\+\_\+\+MAPR\+\_\+\+ETH\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+ETH\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18fa8cf147e6fc8fe9eab935afd245d1}{AFIO\+\_\+\+MAPR\+\_\+\+ETH\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b8990d7b9f9b053093dc6567bd0aed}{AFIO\+\_\+\+MAPR\+\_\+\+ETH\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+CAN2\+\_\+\+REMAP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dfbecbaa02b6c3e67fa0e06d9730891}{AFIO\+\_\+\+MAPR\+\_\+\+CAN2\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+CAN2\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3003c25591b6729ee41243eb93c0418}{AFIO\+\_\+\+MAPR\+\_\+\+CAN2\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dfbecbaa02b6c3e67fa0e06d9730891}{AFIO\+\_\+\+MAPR\+\_\+\+CAN2\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c103202cb30ceccd2c89fafbf9c1258}{AFIO\+\_\+\+MAPR\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63224e84168ee484d1aaac4e85805d5b}{AFIO\+\_\+\+MAPR\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c103202cb30ceccd2c89fafbf9c1258}{AFIO\+\_\+\+MAPR\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+SPI3\+\_\+\+REMAP\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6bb17cc779134c251d8a3c448e32cf}{AFIO\+\_\+\+MAPR\+\_\+\+SPI3\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+SPI3\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0b8140b819ba8cf15eb5998071ec0c}{AFIO\+\_\+\+MAPR\+\_\+\+SPI3\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6bb17cc779134c251d8a3c448e32cf}{AFIO\+\_\+\+MAPR\+\_\+\+SPI3\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+ITR1\+\_\+\+IREMAP\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad601fb0b42cc62379a0d1152a747e417}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+ITR1\+\_\+\+IREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+ITR1\+\_\+\+IREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227f747e6ccd40fef90513ae3a91ed66}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+ITR1\+\_\+\+IREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad601fb0b42cc62379a0d1152a747e417}{AFIO\+\_\+\+MAPR\+\_\+\+TIM2\+ITR1\+\_\+\+IREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+MAPR\+\_\+\+PTP\+\_\+\+PPS\+\_\+\+REMAP\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ff4b0d86c31426074333807c39d98f}{AFIO\+\_\+\+MAPR\+\_\+\+PTP\+\_\+\+PPS\+\_\+\+REMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+MAPR\+\_\+\+PTP\+\_\+\+PPS\+\_\+\+REMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ba55589ce64cc5dca4d0c309e92e0f}{AFIO\+\_\+\+MAPR\+\_\+\+PTP\+\_\+\+PPS\+\_\+\+REMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ff4b0d86c31426074333807c39d98f}{AFIO\+\_\+\+MAPR\+\_\+\+PTP\+\_\+\+PPS\+\_\+\+REMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23cf676a6b8f351242be80ffc9a2e3}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a76d7ae8d4926338a6be22ef31b311d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23cf676a6b8f351242be80ffc9a2e3}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742cb1800b4485a6cbbb55b0f317d3ff}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbb32b96a712c94b42bce4e6a4ddfcf}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742cb1800b4485a6cbbb55b0f317d3ff}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd5f4093c9939b867eee45ea7b39690}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ebc91bd269ac45cb6391187bcf7539}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd5f4093c9939b867eee45ea7b39690}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa635878b391b1f764bf0895584e885a9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd03f564c8f57caf98c316539fc0417}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa635878b391b1f764bf0895584e885a9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabd0f90ffee34a14d6a1f000ae2eaa4}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298bf64d016cf9a6853d55f06891fa5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298bf64d016cf9a6853d55f06891fa5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a901798ec29954997816994c71b1b75}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdcac7c0d6ef7acd5f32467fa018568}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a901798ec29954997816994c71b1b75}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc7c26ff63bfbaf304de2ee9d0b901d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92350544b7f821599e31dc8aa559af40}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc7c26ff63bfbaf304de2ee9d0b901d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59735b5d1e87fd23d740d6ea1089c1c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05586b1f5c510dd5a49b84d1826582dc}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59735b5d1e87fd23d740d6ea1089c1c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c35ea5a551aee1c9d6712bbf910d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d9081b7bdfa6201f4325f9378816f0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c35ea5a551aee1c9d6712bbf910d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de01a2a5ef809fd6425960dc5bce4b2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2eb1d39f2eabb3d6f0f7eaec1645f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de01a2a5ef809fd6425960dc5bce4b2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7d9c289eaf89afa117634e212cfc4}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0875047113c271fa919a1a6a655e3259}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcca06b23b4ec1fdb91a45cc873becc6}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0875047113c271fa919a1a6a655e3259}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf758f31066fb7c89404dd476e676f9c0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65af4023576cc741299122a64ae1b383}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf758f31066fb7c89404dd476e676f9c0}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d2f3e5f3f29b151e6cf182d927e688}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf0d1d0725edac1ad4eb396e6175bb}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d2f3e5f3f29b151e6cf182d927e688}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8037b9f0944349ab66effe81e7334f2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1509dc09a6f87fb35b4373749a98f}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8037b9f0944349ab66effe81e7334f2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e1f3b334667b9672569ef1258e0941}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga011af6e4d078b341cf9e0a449a363a50}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e1f3b334667b9672569ef1258e0941}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa9b0e2bd7db52fb393fbd768506126}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f332aaa2762958523d2bfa143692f}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa9b0e2bd7db52fb393fbd768506126}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7b7b9307dea62bace42fe51133ca7e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eaf691e472e48f707da6680fc54aa44}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad510aa89b9819d17e63b7573fc4aa646}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eaf691e472e48f707da6680fc54aa44}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c092e717aa3a2933ea0755bb0d871e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf344e3fb3d2317acb4605eb26fc01a86}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c092e717aa3a2933ea0755bb0d871e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad923f79daaceb442228f3195bc6b32f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80da160b943d018c9dc1116d372ebce}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad923f79daaceb442228f3195bc6b32f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e4c72503f5cb966329d8e78a76f492}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15e0e6550f443ec1bbd9692626635880}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e4c72503f5cb966329d8e78a76f492}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108aa71de3d88d8635b68dda490eae35}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae082912de2c081a8c32324b2ef4658d8}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108aa71de3d88d8635b68dda490eae35}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3b0f2dd7ed1e578f47a15a4a9e04f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b87e4b3280d7a7d4c462adafedfcd6}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3b0f2dd7ed1e578f47a15a4a9e04f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997512c89370ea344a2bcd5c93bd58f5}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffa9f8f90cefb843aa9ff30c4357b7d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29af6af53fe4ef204e27297b01f67c2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffa9f8f90cefb843aa9ff30c4357b7d}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc218e6c1e2d3fc9811ed8207908be9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4debafaa8694c4065cd9e24a248cb52e}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcc218e6c1e2d3fc9811ed8207908be9}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2c9b8150b2fead53944141db9b8f0c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9452bca38bfe641a4fc2050b617671eb}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2c9b8150b2fead53944141db9b8f0c}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e80f710c97c576345e314d74e3f2031}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e651df29896772fe9f3853489ee6f2a}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e80f710c97c576345e314d74e3f2031}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249503810d76a4b81d9a4094382b9eec}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b3ead5fdcdfaa75a70ddd75de76ad}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga249503810d76a4b81d9a4094382b9eec}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef1c17918a05efacfb1f95c6bebf520}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga238ec09330b1f3f3413cd94799fe01c2}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef1c17918a05efacfb1f95c6bebf520}{AFIO\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5bcfaa995e08d1d540483d0abc7f90}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b4ac98df898c047cf7f7bba7345c2c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5bcfaa995e08d1d540483d0abc7f90}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0426889a62f79f7debe250dbdbae0902}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9377dc8598bf60ee3380119c290434a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0426889a62f79f7debe250dbdbae0902}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a7b2cadda6a000797fd7f3dd8d57e2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7317f7e229e75fef4e83e4c22c43909b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a7b2cadda6a000797fd7f3dd8d57e2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243f3289554f032bcc00baf2708cf753}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212e4d4cfe884b2c8ccffb6078252cf0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243f3289554f032bcc00baf2708cf753}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09cf2c0e2b506bdd041f55bdb40b21e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa789c68ab8141920a65dfcbba471a75e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5389cf9203b09f15d3b849d722285172}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa789c68ab8141920a65dfcbba471a75e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466ab3668f2527ee772be15ff604e947}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6865341c5319938ce60eac3333799f6a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466ab3668f2527ee772be15ff604e947}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f721c2f8199e3c2c481ddd5efa31ad2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10a38a25ea2f1c66a620faf5c1a838d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f721c2f8199e3c2c481ddd5efa31ad2}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad714dd15bf467db9d75e2c0778c21cb5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f754184b299727c682ebee9f1fbe1e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad714dd15bf467db9d75e2c0778c21cb5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cc0ee606164cc0cc5a95a95ebcda03}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga060cdc770e394f184301ce634a8f640d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cc0ee606164cc0cc5a95a95ebcda03}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc41f95050dcbf5736f4913ad11effd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be03ef7c34728481526524399c98b1a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc41f95050dcbf5736f4913ad11effd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc989656f3311661f081e3b64ce97300}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6940fefde7e096cfd2180f4fc8a256}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413820e35ed4ee872607877ad95677cb}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6940fefde7e096cfd2180f4fc8a256}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77c39e874901a606dbe325952187266}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7865926d5956e9475cc0c066b04422}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77c39e874901a606dbe325952187266}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d57234616b6b2c411e7ac439a6343}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6c7510dab484cee8fbff2706b1f71e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b2d57234616b6b2c411e7ac439a6343}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83975441bb5b69ebb02684452321723a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadefc651261fc971d87182091bafd6e58}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83975441bb5b69ebb02684452321723a}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a503bcf2c83eae2b46d501190f15ee5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac64326ef24af7db6c187ac94c42815a9}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a503bcf2c83eae2b46d501190f15ee5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d75774f8e0ed76cac3b7247b87336c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f0f00e4481514764ac4184c60cea0c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d75774f8e0ed76cac3b7247b87336c}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972dc06c372f38c996d93ef7a1c1f85e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c9b5dd1f448427334fd21e1e573b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2995275d7c77d46e8bd137aa82ef716}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c9b5dd1f448427334fd21e1e573b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb736c6d048c77c3a6759a129f3dde}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8ed5d0e9e0fcc0338df5a67917b63b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fb736c6d048c77c3a6759a129f3dde}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ee87aa08173333ca959a76c5a48e94}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7821358b1f796f98cbbe50a65bca0f72}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ee87aa08173333ca959a76c5a48e94}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae45db80e5d448abf2d75c5ab629b53}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a5b1e7d9deec1a54595a66f7af3669}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae45db80e5d448abf2d75c5ab629b53}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea50d33aaeb29f6f04d15c61ac6455d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75490e845a33ab81645bc1806e3c68d9}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea50d33aaeb29f6f04d15c61ac6455d}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ce1a1620ad8b8e5e4660f1ca0e7636}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3f90dbce0f5d20e2649a1cbdab95ec7}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36ce1a1620ad8b8e5e4660f1ca0e7636}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d447f7884e518e9d7799ad2d6d55405}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7944c7056aef0213f8f31bf7350e5e11}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1080e69a26838459bb949862d4ae79}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7944c7056aef0213f8f31bf7350e5e11}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097abe481073659e473c1d2e8b4403fd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae15ae0750d0d996c309c2c5e25dd6f9e}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097abe481073659e473c1d2e8b4403fd}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509aa47669322c61511e97b703c00c71}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c86aa9bd6e7c670e691a6ca43da769}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509aa47669322c61511e97b703c00c71}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf424a0ecbb1e87f2a4da18ccfbb2044b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e713516450ef91615f044070000cc5}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf424a0ecbb1e87f2a4da18ccfbb2044b}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96540cf78c8342b8aa7bf8243b31feb8}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02247fbb913c2011b640615fbd40aa02}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96540cf78c8342b8aa7bf8243b31feb8}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb916e48a9a398c98f04b0716741a0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85a8ce70fcfb95396b4c9b073588dea}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb916e48a9a398c98f04b0716741a0}{AFIO\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5d046954f07913fff80f7f91250fa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad884eb6b39aeaf19ff10cc2a9b797f42}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a5d046954f07913fff80f7f91250fa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c85179a344af89f56d52cc073b4417}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0d0d9202bb87d664f03fbe6c3c4fee}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c85179a344af89f56d52cc073b4417}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d068b7ec76eaa58f2024d2015a9970}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92257f1951dcd4c3788e060151fc0f9a}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d068b7ec76eaa58f2024d2015a9970}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b37e19c74fe376e13096bdc7f6d1d9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a093114602f8b27cf3a8ad641d1c7a2}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b37e19c74fe376e13096bdc7f6d1d9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526d9d45feb9aac4b24f1d59fa4c5ee8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9644fb8e8288bc9b645f86c36364fc6b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c438d1e706eb5b3ae511bea340be86}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9644fb8e8288bc9b645f86c36364fc6b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eeff72f50651968d5b49af9f3b91e45}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac883bc8858f41cb30b4f3e21e7a57365}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eeff72f50651968d5b49af9f3b91e45}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1ba3fb99aab161d0994a04e986e74d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9309b5f34e93238a0e581dbfdca8e48}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1ba3fb99aab161d0994a04e986e74d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32317e9dd7dbf35b486600f7a8128a5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f4de9204eef03aaf55b51fbdb0b208}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32317e9dd7dbf35b486600f7a8128a5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df71df88790842fd2a9aee447b74e8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e38476095ce5f28c2915d6b9094dd9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df71df88790842fd2a9aee447b74e8}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab341cdd456a29c4806d961d309a1289b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17aca2794a6b4e5de3d611c1fa56f607}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab341cdd456a29c4806d961d309a1289b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb41e2364549947ff3cc5dbabbb44b8b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0544a02084fe4784a48267405717a071}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9f3a38dac41c2f33267f1e7d4c6464}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0544a02084fe4784a48267405717a071}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bf199dd61405446480dcdfe264404d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b24f72385c49b4660b8ace02ed1ebb6}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bf199dd61405446480dcdfe264404d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bd12dbba5d23c8498c0f2299a391c3}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3171a6649fd87f8b69a7d322862458}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bd12dbba5d23c8498c0f2299a391c3}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b792d1a3ef191ad9d5830521a83109}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcff98c1a74db03ae59b55ac23b1f3f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b792d1a3ef191ad9d5830521a83109}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13e43fec050e79a56b1c645e9062e65}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0bc2fed193eedf53ae10679366bc0a7}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13e43fec050e79a56b1c645e9062e65}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f081223a081dc94eafe4599bdc4dde}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192508b7d86b6811f53f19a536c2d12c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f081223a081dc94eafe4599bdc4dde}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a139540b2db607b4fd61bcba167b1d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a94f94bd9df8ed5e0d08a07a1bef36b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaccb0d21cdfac29d44e044f80bfd551}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a94f94bd9df8ed5e0d08a07a1bef36b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c8fcf47a7de876a46d875fc0d3dcc9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d32aa776a2a0610d06ea925f083f3c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c8fcf47a7de876a46d875fc0d3dcc9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574820c1cb07324b7a16fcd550661754}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793a4b7d1f5ca55e1cc58385c6dc6e24}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574820c1cb07324b7a16fcd550661754}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5e4811f1bf60a41badf8ee43c7df7d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ff27d348b606c08277c7ac8f382fb5}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5e4811f1bf60a41badf8ee43c7df7d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90108019822d08f65c939f9017b56a0c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab734158e98246df055e1a5dbaffe7059}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90108019822d08f65c939f9017b56a0c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e48e7834bd876e1dc1b2f986178151}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858b106b9e67f1c59c96259a5973f70f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e48e7834bd876e1dc1b2f986178151}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga113fe92dc8f073fc04f6ba13fcccc435}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0180d73b4d054b4ece4c6d40b48685df}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ced8ddefa2584cb540197a681ae3aa}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0180d73b4d054b4ece4c6d40b48685df}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15101581868c3d4ca67ca3e53bc1dc30}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b957f573e9058d46707823f76544b}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15101581868c3d4ca67ca3e53bc1dc30}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5532e5961d53180c65ecc70e80b6397c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2efedaa9393277d5bc9b0819081089f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5532e5961d53180c65ecc70e80b6397c}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03714bafd92f04c89e6fc03a6511684f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac39cba62bb1789a26357c9f2a8ced07}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03714bafd92f04c89e6fc03a6511684f}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ee755f6c32c7fa58e3716f34da2e9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c64cb7d1d35ed9cca38017c22f11b74}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978ee755f6c32c7fa58e3716f34da2e9}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f9246abdcec1161d1286d68158a01d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8ae9550ea87d19f0a079e97781ede6}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f9246abdcec1161d1286d68158a01d}{AFIO\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a174623c5939a460537efc47c984cd1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf4c6bc347fbcfe165f77022e8f62de}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a174623c5939a460537efc47c984cd1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga365e2b7c518c8ae95cbae9a2591f4c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c3212d1a9bac9406b3f551d1ae11e2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga365e2b7c518c8ae95cbae9a2591f4c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57625bb6df4f4fa41035bc24966fbe1c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118a1c525ee97874729cf90d6c24bd88}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57625bb6df4f4fa41035bc24966fbe1c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8629da9086b8d439e84335964dd2167}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915ab8c0c791aa21024509fa2c4dcae}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8629da9086b8d439e84335964dd2167}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14150cfe378ed40761843c901b55424}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e2c9ca8c2b3c8679749b7fd5edde3b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0372dff2ea38e52dc120abae0a9f614b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e2c9ca8c2b3c8679749b7fd5edde3b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e19bea430c420293bd2c4282087881d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2751b2064faf2a8486dc8ebc3df06b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e19bea430c420293bd2c4282087881d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52db843f810202092f1b098b1a22de13}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49a8808676089ab81b76917fbdb83e2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52db843f810202092f1b098b1a22de13}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089ccc09a7c8f9f560218c84e3745dad}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c1dc0c5b0511a08df176e59ac54c62}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089ccc09a7c8f9f560218c84e3745dad}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288062b9cee149390649a65aaf8099dd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2dcade1e8a16f4f56d24efa0fd9c266}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288062b9cee149390649a65aaf8099dd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d484f5c6c789c15d3ffc03c848fa246}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga350b1cf171fa08e0d2e9b01f4e81b3d2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d484f5c6c789c15d3ffc03c848fa246}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef099d495c88bf713d4f1df6d1e757f8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243ebfdf74c491303b2719e9aef5b90f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c1cded5adf9c8d86937cfcba79772}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243ebfdf74c491303b2719e9aef5b90f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e457031bd832249bc547a5a701b6a2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725c50feb4fd0a4e88ac48966ece7ec8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e457031bd832249bc547a5a701b6a2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f4ae07bd13493a5ac6acc1b05b4083}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96adabf5909e205280cb845d1e4a9be3}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f4ae07bd13493a5ac6acc1b05b4083}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351f82f8ba3e9d34b552e2be39e50d53}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932d092952f72aa7d12021ccfa0aa124}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351f82f8ba3e9d34b552e2be39e50d53}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab673bf0a13362fdbd4b16ece6e0af19d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964eb37a1deb6e7270b5a758c5178962}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab673bf0a13362fdbd4b16ece6e0af19d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dabe4482450f90410ee020910c3496}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c520aabf853685d41ed2cb803ea74}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01dabe4482450f90410ee020910c3496}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a0b67834bf0f920169b07dacb4ea275}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b06e1bf5cfeb94b132ca24eaec8741c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0722a6e78dec2d4feb9e30e9e1d209b2}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b06e1bf5cfeb94b132ca24eaec8741c}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3575c49e4dcc0df4c2299ec8a8578ee}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e046a51a11685706f585ea9fcb28aae}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3575c49e4dcc0df4c2299ec8a8578ee}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0db73f61470e64c2cb454f7c7242d1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1bae8ab7d5309b0c0ceb45d5ec1b}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0db73f61470e64c2cb454f7c7242d1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15a8b6dd6eeb014c99e4576e2883a7d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71f26e3edb8046ead49160a37c4bf80}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15a8b6dd6eeb014c99e4576e2883a7d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf28a29f35899e3ad9ada7d113ba3f6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20127ce8264ecd09815d25d48e813d41}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf28a29f35899e3ad9ada7d113ba3f6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182f83205d70baa9f65be443faa2b390}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5f36f1af63d61f11841db5dda73348f}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182f83205d70baa9f65be443faa2b390}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1523da936a40d9d9ef6aba6d47154c5}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~0x00000000U
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774216bd25ef9575f85129f68f11505d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31635e0f311f643cf6ad8a6920a7a8}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774216bd25ef9575f85129f68f11505d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6ffdd5f6dd17dda67132e3aa29d383}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73739a4bd90e11b9c24110728fd703c1}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6ffdd5f6dd17dda67132e3aa29d383}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792b3c55a956f3cc65a4267f42b555ef}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003d045f398ab5a524140ff7faf79bdd}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792b3c55a956f3cc65a4267f42b555ef}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b115eeb86f9f9313cdab732a4c9ed}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c536a6071be05fa17f6b543cc67fd15}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b115eeb86f9f9313cdab732a4c9ed}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0385ba7080dc7fa1e78646d30f26cbe6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Msk}}~(0x5\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dfd5b21357b531d31a5009bce6422d}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0385ba7080dc7fa1e78646d30f26cbe6}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF\+\_\+\+Msk}}
\item 
\#define {\bfseries AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f03a345fd2ead54a856fd5059e9f75}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf568bebe87be1e8a7e1206658a50b3}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f03a345fd2ead54a856fd5059e9f75}{AFIO\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM19}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{EXTI\+\_\+\+IMR\+\_\+\+IM}}~0x000\+FFFFFU
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM19}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{EXTI\+\_\+\+RTSR\+\_\+\+TR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+RT19}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{EXTI\+\_\+\+RTSR\+\_\+\+TR19}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{EXTI\+\_\+\+FTSR\+\_\+\+TR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+FT19}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{EXTI\+\_\+\+FTSR\+\_\+\+TR19}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWI19}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{EXTI\+\_\+\+PR\+\_\+\+PR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PIF19}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{EXTI\+\_\+\+PR\+\_\+\+PR19}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\+\_\+\+CCR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\+\_\+\+CCR\+\_\+\+HTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\+\_\+\+CCR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\+\_\+\+CCR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\+\_\+\+CCR\+\_\+\+CIRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\+\_\+\+CCR\+\_\+\+PINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\+\_\+\+CCR\+\_\+\+MINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\+\_\+\+CCR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3726c7d0fd3b00e33637f163c79128}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d8786f16dda2bef035ba2df15b69d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\+\_\+\+CCR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b9958fbde96f69160ca7edf92d4c27}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\+\_\+\+CCR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa935d7f115297c5e9e10a62efd065247}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82819927445c9617409bb08e09dc4cd8}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\+\_\+\+CNDTR\+\_\+\+NDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{DMA\+\_\+\+CPAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd9100e19b17a0641359cd158ea0cb7}{DMA\+\_\+\+CMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2d417bccd8d576e16729c3e5a25cb8}{ADC\+\_\+\+MULTIMODE\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+EOS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa83983f594f483307900f86f7f7090bc}{ADC\+\_\+\+SR\+\_\+\+EOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+EOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9fee0a4023d7ae180a3ff20e4598e4}{ADC\+\_\+\+SR\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa83983f594f483307900f86f7f7090bc}{ADC\+\_\+\+SR\+\_\+\+EOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+JEOS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58053440de474b1af00450dd46d161ca}{ADC\+\_\+\+SR\+\_\+\+JEOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+JEOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1b74ebc2dc55907f978d32d77980ed}{ADC\+\_\+\+SR\+\_\+\+JEOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58053440de474b1af00450dd46d161ca}{ADC\+\_\+\+SR\+\_\+\+JEOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+EOC}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9fee0a4023d7ae180a3ff20e4598e4}{ADC\+\_\+\+SR\+\_\+\+EOS}})
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+JEOC}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1b74ebc2dc55907f978d32d77980ed}{ADC\+\_\+\+SR\+\_\+\+JEOS}})
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\+\_\+\+CR1\+\_\+\+AWDCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+EOSIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8400c871d28240705ab3c5411e0ecd}{ADC\+\_\+\+CR1\+\_\+\+EOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+EOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1494e4756b880e596444163ae00933}{ADC\+\_\+\+CR1\+\_\+\+EOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8400c871d28240705ab3c5411e0ecd}{ADC\+\_\+\+CR1\+\_\+\+EOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JEOSIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769ee97424840b20c26726877432df92}{ADC\+\_\+\+CR1\+\_\+\+JEOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JEOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902897b3a7b1cf30db9551f0cf3ca37a}{ADC\+\_\+\+CR1\+\_\+\+JEOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769ee97424840b20c26726877432df92}{ADC\+\_\+\+CR1\+\_\+\+JEOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\+\_\+\+CR1\+\_\+\+SCAN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\+\_\+\+CR1\+\_\+\+JAUTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\+\_\+\+CR1\+\_\+\+DISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430b2640190dd08f41dc4319722c341c}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a1a3b2c42e51fcd50a46f82d0b0843}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430b2640190dd08f41dc4319722c341c}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb566ea4be6f0ee17cd1ecbd08b7e26}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94ba8607512ac7c76ec2e3b661bc367}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fd02b7e150e14f6cc505a568f58c35}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d91e3b7dc8310b260b114a1e01596d}{ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DUALMOD\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+EOCIE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e1494e4756b880e596444163ae00933}{ADC\+\_\+\+CR1\+\_\+\+EOSIE}})
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JEOCIE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902897b3a7b1cf30db9551f0cf3ca37a}{ADC\+\_\+\+CR1\+\_\+\+JEOSIE}})
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\+\_\+\+CR2\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+CAL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565a8e7b7dc3f8e3d8af82279d0c6694}{ADC\+\_\+\+CR2\+\_\+\+CAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+CAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2932a0004cf17558c1445f79baac54a1}{ADC\+\_\+\+CR2\+\_\+\+CAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565a8e7b7dc3f8e3d8af82279d0c6694}{ADC\+\_\+\+CR2\+\_\+\+CAL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+RSTCAL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489d61acf9279943e431c2ac2a5a08cb}{ADC\+\_\+\+CR2\+\_\+\+RSTCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+RSTCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76a91ece4a71450541ef2637fdcdfdea}{ADC\+\_\+\+CR2\+\_\+\+RSTCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489d61acf9279943e431c2ac2a5a08cb}{ADC\+\_\+\+CR2\+\_\+\+RSTCAL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\+\_\+\+CR2\+\_\+\+DMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f922c57e54862b21d797e26c2f6f69}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17af96980f14bc008357812c13bc4b3}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f922c57e54862b21d797e26c2f6f69}{ADC\+\_\+\+CR2\+\_\+\+JEXTTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+EXTTRIG\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4cc2b1ad6b745305898bcc7148a5ce5}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0cfed2e6b3dfe7a8794b29822e314c}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4cc2b1ad6b745305898bcc7148a5ce5}{ADC\+\_\+\+CR2\+\_\+\+EXTTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\+\_\+\+CR2\+\_\+\+SWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+TSVREFE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb06a01ac943519a8eb1ef26f8a28713}{ADC\+\_\+\+CR2\+\_\+\+TSVREFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+TSVREFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97d1f61aa9d8c2279557f18e7303308}{ADC\+\_\+\+CR2\+\_\+\+TSVREFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb06a01ac943519a8eb1ef26f8a28713}{ADC\+\_\+\+CR2\+\_\+\+TSVREFE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\+\_\+\+HTR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\+\_\+\+LTR\+\_\+\+LT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{ADC\+\_\+\+SQR1\+\_\+\+SQ14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{ADC\+\_\+\+SQR1\+\_\+\+SQ16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{ADC\+\_\+\+SQR2\+\_\+\+SQ12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\+\_\+\+SQR3\+\_\+\+SQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{ADC\+\_\+\+SQR3\+\_\+\+SQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{ADC\+\_\+\+SQR3\+\_\+\+SQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{ADC\+\_\+\+SQR3\+\_\+\+SQ5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{ADC\+\_\+\+SQR3\+\_\+\+SQ6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{DAC\+\_\+\+CR\+\_\+\+BOFF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{DAC\+\_\+\+CR\+\_\+\+EN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{DAC\+\_\+\+CR\+\_\+\+BOFF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{DAC\+\_\+\+CR\+\_\+\+TEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{DAC\+\_\+\+CR\+\_\+\+TSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{DAC\+\_\+\+CR\+\_\+\+WAVE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{DAC\+\_\+\+CR\+\_\+\+MAMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{DAC\+\_\+\+CR\+\_\+\+DMAEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRH\+\_\+\+SECIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28751e702925b8e8ccd4f6bf3d2e166}{RTC\+\_\+\+CRH\+\_\+\+SECIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRH\+\_\+\+SECIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd52d261f99a969d9841a4426152b85}{RTC\+\_\+\+CRH\+\_\+\+SECIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28751e702925b8e8ccd4f6bf3d2e166}{RTC\+\_\+\+CRH\+\_\+\+SECIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRH\+\_\+\+ALRIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bcc003b59ad4107da988259843b6857}{RTC\+\_\+\+CRH\+\_\+\+ALRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRH\+\_\+\+ALRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990a6b449f70249a1a4baf19f64617d9}{RTC\+\_\+\+CRH\+\_\+\+ALRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bcc003b59ad4107da988259843b6857}{RTC\+\_\+\+CRH\+\_\+\+ALRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRH\+\_\+\+OWIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8fd3b77de4e1639b8399e6720f4372}{RTC\+\_\+\+CRH\+\_\+\+OWIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRH\+\_\+\+OWIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e23d339e15dbf883dbedb054cd1706}{RTC\+\_\+\+CRH\+\_\+\+OWIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8fd3b77de4e1639b8399e6720f4372}{RTC\+\_\+\+CRH\+\_\+\+OWIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+SECF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e2ee5e53415603fd3655467f8d55f4}{RTC\+\_\+\+CRL\+\_\+\+SECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+SECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c039206fc5c1506aba666387c5d34c8}{RTC\+\_\+\+CRL\+\_\+\+SECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e2ee5e53415603fd3655467f8d55f4}{RTC\+\_\+\+CRL\+\_\+\+SECF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+ALRF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeadcf5503119d74291c6b3846116b0be}{RTC\+\_\+\+CRL\+\_\+\+ALRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+ALRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca9bce7cb58e637876d1154710305563}{RTC\+\_\+\+CRL\+\_\+\+ALRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeadcf5503119d74291c6b3846116b0be}{RTC\+\_\+\+CRL\+\_\+\+ALRF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+OWF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73056d0f8d14bc026015d8558f78d9b8}{RTC\+\_\+\+CRL\+\_\+\+OWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+OWF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad801db5fbfc407b1959647765076b299}{RTC\+\_\+\+CRL\+\_\+\+OWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73056d0f8d14bc026015d8558f78d9b8}{RTC\+\_\+\+CRL\+\_\+\+OWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+RSF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eac8ac9e667edc15f7ac88332fecadc}{RTC\+\_\+\+CRL\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fefe3020ad4d61b54a516e8a65f30d}{RTC\+\_\+\+CRL\+\_\+\+RSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eac8ac9e667edc15f7ac88332fecadc}{RTC\+\_\+\+CRL\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5aafc46b95045c2b8029c61377a35}{RTC\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3829687c89579c020665c19b8937a820}{RTC\+\_\+\+CRL\+\_\+\+CNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5aafc46b95045c2b8029c61377a35}{RTC\+\_\+\+CRL\+\_\+\+CNF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CRL\+\_\+\+RTOFF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceea4e8f90a361b541f820795cdd1a4}{RTC\+\_\+\+CRL\+\_\+\+RTOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CRL\+\_\+\+RTOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc57b1110a53b82e4445c4770203fe8}{RTC\+\_\+\+CRL\+\_\+\+RTOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceea4e8f90a361b541f820795cdd1a4}{RTC\+\_\+\+CRL\+\_\+\+RTOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRLH\+\_\+\+PRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217278056613ef09609b3068cbe8c75c}{RTC\+\_\+\+PRLH\+\_\+\+PRL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+PRLH\+\_\+\+PRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5209d66a77da940d9a187bbaf73dc8a0}{RTC\+\_\+\+PRLH\+\_\+\+PRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217278056613ef09609b3068cbe8c75c}{RTC\+\_\+\+PRLH\+\_\+\+PRL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRLL\+\_\+\+PRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1e694ac730f48584e62b12fcf8b83}{RTC\+\_\+\+PRLL\+\_\+\+PRL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+PRLL\+\_\+\+PRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1cd2db7134d6b3e21477ed466dd4d7c}{RTC\+\_\+\+PRLL\+\_\+\+PRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1e694ac730f48584e62b12fcf8b83}{RTC\+\_\+\+PRLL\+\_\+\+PRL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf261fd554a09c56da99a268974fc4699}{RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88e723f16ec20925d0bc545428a6670}{RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf261fd554a09c56da99a268974fc4699}{RTC\+\_\+\+DIVH\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8256780dab5675e402dcddd9f9964e47}{RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe06c3de2b371556e207e5079feb9afd}{RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8256780dab5675e402dcddd9f9964e47}{RTC\+\_\+\+DIVL\+\_\+\+RTC\+\_\+\+DIV\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82f559aef7f95bffdfc109e2a24b7f3}{RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256cb0c8e461f345df89d77dae7c31a9}{RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82f559aef7f95bffdfc109e2a24b7f3}{RTC\+\_\+\+CNTH\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7411f46055acffb5d1be7657e659b2d3}{RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa079440c3cb1b864f226231f11664e5e}{RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7411f46055acffb5d1be7657e659b2d3}{RTC\+\_\+\+CNTL\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga098eff3647ed181c7e791d634b361e5d}{RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6fab9b1d06bb3f26eb038a1d7e55f5}{RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga098eff3647ed181c7e791d634b361e5d}{RTC\+\_\+\+ALRH\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3a6592e40389e9d81a122b153751e4c}{RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e762953f42cf0a323a4372cd780c22}{RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3a6592e40389e9d81a122b153751e4c}{RTC\+\_\+\+ALRL\+\_\+\+RTC\+\_\+\+ALR\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define {\bfseries IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x3\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{CAN\+\_\+\+MCR\+\_\+\+INRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{CAN\+\_\+\+MCR\+\_\+\+SLEEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{CAN\+\_\+\+MCR\+\_\+\+TXFP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{CAN\+\_\+\+MCR\+\_\+\+RFLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{CAN\+\_\+\+MCR\+\_\+\+NART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{CAN\+\_\+\+MCR\+\_\+\+AWUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{CAN\+\_\+\+MCR\+\_\+\+ABOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{CAN\+\_\+\+MCR\+\_\+\+TTCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{CAN\+\_\+\+MCR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+DBF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7284f1c36b5a1422050a8204ff673557}{CAN\+\_\+\+MCR\+\_\+\+DBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+DBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74445921cdd9df3e44b6b9ba8f67491}{CAN\+\_\+\+MCR\+\_\+\+DBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7284f1c36b5a1422050a8204ff673557}{CAN\+\_\+\+MCR\+\_\+\+DBF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{CAN\+\_\+\+MSR\+\_\+\+INAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{CAN\+\_\+\+MSR\+\_\+\+SLAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{CAN\+\_\+\+MSR\+\_\+\+ERRI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{CAN\+\_\+\+MSR\+\_\+\+WKUI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{CAN\+\_\+\+MSR\+\_\+\+SLAKI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{CAN\+\_\+\+MSR\+\_\+\+TXM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{CAN\+\_\+\+MSR\+\_\+\+RXM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{CAN\+\_\+\+MSR\+\_\+\+SAMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{CAN\+\_\+\+MSR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{CAN\+\_\+\+TSR\+\_\+\+RQCP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{CAN\+\_\+\+TSR\+\_\+\+TXOK0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{CAN\+\_\+\+TSR\+\_\+\+ALST0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{CAN\+\_\+\+TSR\+\_\+\+TERR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{CAN\+\_\+\+TSR\+\_\+\+RQCP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{CAN\+\_\+\+TSR\+\_\+\+TXOK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{CAN\+\_\+\+TSR\+\_\+\+ALST1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{CAN\+\_\+\+TSR\+\_\+\+TERR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{CAN\+\_\+\+TSR\+\_\+\+RQCP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{CAN\+\_\+\+TSR\+\_\+\+TXOK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{CAN\+\_\+\+TSR\+\_\+\+ALST2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{CAN\+\_\+\+TSR\+\_\+\+TERR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{CAN\+\_\+\+TSR\+\_\+\+CODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{CAN\+\_\+\+TSR\+\_\+\+TME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{CAN\+\_\+\+TSR\+\_\+\+TME0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{CAN\+\_\+\+TSR\+\_\+\+TME1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{CAN\+\_\+\+TSR\+\_\+\+TME2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{CAN\+\_\+\+TSR\+\_\+\+LOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{CAN\+\_\+\+TSR\+\_\+\+LOW0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{CAN\+\_\+\+TSR\+\_\+\+LOW1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{CAN\+\_\+\+TSR\+\_\+\+LOW2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{CAN\+\_\+\+IER\+\_\+\+TMEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{CAN\+\_\+\+IER\+\_\+\+FMPIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{CAN\+\_\+\+IER\+\_\+\+FFIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{CAN\+\_\+\+IER\+\_\+\+FOVIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{CAN\+\_\+\+IER\+\_\+\+FMPIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{CAN\+\_\+\+IER\+\_\+\+FFIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{CAN\+\_\+\+IER\+\_\+\+FOVIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{CAN\+\_\+\+IER\+\_\+\+EWGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{CAN\+\_\+\+IER\+\_\+\+EPVIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{CAN\+\_\+\+IER\+\_\+\+BOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{CAN\+\_\+\+IER\+\_\+\+LECIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{CAN\+\_\+\+IER\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{CAN\+\_\+\+IER\+\_\+\+WKUIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{CAN\+\_\+\+IER\+\_\+\+SLKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{CAN\+\_\+\+ESR\+\_\+\+EWGF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{CAN\+\_\+\+ESR\+\_\+\+EPVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{CAN\+\_\+\+ESR\+\_\+\+BOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{CAN\+\_\+\+ESR\+\_\+\+LEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{CAN\+\_\+\+ESR\+\_\+\+TEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{CAN\+\_\+\+ESR\+\_\+\+REC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{CAN\+\_\+\+BTR\+\_\+\+BRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{CAN\+\_\+\+BTR\+\_\+\+TS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164ffd2240a76982894ce41143a12d82}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4365204ebb29eb5595027a4ee9c5f0d}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43dc43f11ee173cf07f77aa6e41f1275}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5cd639329fe3eef8cde846247a4be9}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+3}}~(0x8\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{CAN\+\_\+\+BTR\+\_\+\+TS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee307fe50e8d3cfdc9513da803808880}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33265730e1d25198d9fb4347bdce8019}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4720d91283fc1fc74c1f0baaa8a3da}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{CAN\+\_\+\+BTR\+\_\+\+SJW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae9e8258ef5c241733f6d58eb2a4e4}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8178f0abe0f854f4503ded1ad1adb531}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{CAN\+\_\+\+BTR\+\_\+\+LBKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{CAN\+\_\+\+BTR\+\_\+\+SILM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{CAN\+\_\+\+TI0\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{CAN\+\_\+\+TI1\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{CAN\+\_\+\+TI2\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{CAN\+\_\+\+RI0\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{CAN\+\_\+\+RI1\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a8549f1c1784779e00b257c216102d}{CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{CAN\+\_\+\+FMR\+\_\+\+FINIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a8549f1c1784779e00b257c216102d}{CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c82386fd3904c98b94f78cfb9570d2}{CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3753c67c075a4508104d112ef9047f21}{CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c82386fd3904c98b94f78cfb9570d2}{CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc6cdb01d2d74ae091d20b682ceb0e3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae348cc5bec6eecd8a188c3e90a9618d1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc6cdb01d2d74ae091d20b682ceb0e3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59e547e543eeddb35d6d003b18458c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815c710d287cec5c46a901d01e4cac76}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59e547e543eeddb35d6d003b18458c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd51db2c7330341bf43bb888e63a61f5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6500fcdf1baf5d5019364ad155e30bf0}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd51db2c7330341bf43bb888e63a61f5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54acc06d013985e059388599e2df40b7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698a1a5cf309ba539973ad61a08ed531}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54acc06d013985e059388599e2df40b7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7251ea74eaf728ad4538cd5a6ac34eaa}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47585a76a3ddf465abad7176e993ca1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7251ea74eaf728ad4538cd5a6ac34eaa}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b29bf8e41d61399645ccab8efdf07}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c9e6ce3b2e262912480c533cb94c30}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b29bf8e41d61399645ccab8efdf07}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3557afecc8db6dab2c8ab6a19a76b245}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af2f860f3d7c3bf3509daf366143baf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3557afecc8db6dab2c8ab6a19a76b245}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4575301b441f99be4fecfbdc0c06a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfdcf62b11bffb9afbee7f6258f089b}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4575301b441f99be4fecfbdc0c06a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad10cf074d53c11a4700ad7983e2ba34}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e71ecc049fe1c882be5e03aaecdc01}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad10cf074d53c11a4700ad7983e2ba34}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600617dc97adc1e75a2abcf1909d3b}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ac1d53ad6dbc162272b92aa704eff4}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600617dc97adc1e75a2abcf1909d3b}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d68bf08a503f10fa7c9728ddafa8ed7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2befceefa1b4600adb96b1150a738dcf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d68bf08a503f10fa7c9728ddafa8ed7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f8c432102ad6270ae8c8faa92599e7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8302ff02a952e32bd6cb5d8ce17ef94}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f8c432102ad6270ae8c8faa92599e7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83528f848c64886be406a292c49f6b55}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea4af83b76361928669dc1de5681bd5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83528f848c64886be406a292c49f6b55}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50cb4ff71b1cf38397efdff320e80cb}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ca208f170b85611874b2f832623aa8}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50cb4ff71b1cf38397efdff320e80cb}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34624026fcafcbee1b6c88d7e7756aae}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361a4228de4644d1d6a810f4d074eb5f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34624026fcafcbee1b6c88d7e7756aae}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49834a4dc96f2cb8f792bd39d032abb4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ff2e59c16311405dc891f956c7ec96}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49834a4dc96f2cb8f792bd39d032abb4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb533d142b86083e8b163adc30999a7}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0996ddbc1dcd487c052a0ae81ab852e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb533d142b86083e8b163adc30999a7}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4c2ff7be6ee9b3e31108c9877aef03}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65482dccb8701bf35d1397aadc1e7dde}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4c2ff7be6ee9b3e31108c9877aef03}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d890a441fc7b0a75e36caf1cbd7f2d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2657192999f8d7f7fdd5c5ef14d884f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d890a441fc7b0a75e36caf1cbd7f2d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562629687ae7a0c506aa310709b5451e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd584a3a9b6d6ae964c0484decb86a93}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562629687ae7a0c506aa310709b5451e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0fce6ba0c9c134b3f634c8495b1e9a2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a5e1f0f1a66d607984d02b96b7fa2a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0fce6ba0c9c134b3f634c8495b1e9a2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733db908c55117942e05d21f1ed80d7e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1d6dbc3fc5025a9e7416cc4b40cb7d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733db908c55117942e05d21f1ed80d7e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5f4c3cd58ca9f4749942e3e6e04ee}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586c662a1dd2458cd1644e597c8da86d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5f4c3cd58ca9f4749942e3e6e04ee}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8a8529c7e6e9b2d9bcd4512888365a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941b39874446041b446c3102646a49b8}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8a8529c7e6e9b2d9bcd4512888365a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e6bfdc20abbec37b36857af02f466d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702728de40ecf0afc5bc8f05ee243ece}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e6bfdc20abbec37b36857af02f466d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211e33f4ca75397983086826a688656}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd08e49dcb537e967ef7e8a7b30e9d0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211e33f4ca75397983086826a688656}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d55d2d1459b5de35264036663bc430b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac642623c62041b1be7ce3af929c4f924}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d55d2d1459b5de35264036663bc430b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2c04e71ea402536a26c54e6f23116d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e86579ebc64eda3a65fd8d40e15af57}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2c04e71ea402536a26c54e6f23116d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5facc736b9d7457f2d31d2b33d21ed}{CAN\+\_\+\+FFA1\+\_\+\+FFA14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bfa86e40ec7f9fea83601742537e4f}{CAN\+\_\+\+FFA1\+\_\+\+FFA14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5facc736b9d7457f2d31d2b33d21ed}{CAN\+\_\+\+FFA1\+\_\+\+FFA14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01db337109f9f0ac9376745b9f652da1}{CAN\+\_\+\+FFA1\+\_\+\+FFA15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518ab5b205cc52b7f1e6732bb1a23da1}{CAN\+\_\+\+FFA1\+\_\+\+FFA15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01db337109f9f0ac9376745b9f652da1}{CAN\+\_\+\+FFA1\+\_\+\+FFA15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc961bdc08ffe135a53c44f69e8e5169}{CAN\+\_\+\+FFA1\+\_\+\+FFA16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad501b5a43e164bde161e4983afa3bfde}{CAN\+\_\+\+FFA1\+\_\+\+FFA16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc961bdc08ffe135a53c44f69e8e5169}{CAN\+\_\+\+FFA1\+\_\+\+FFA16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a67d1d36425ff33e883767767b47742}{CAN\+\_\+\+FFA1\+\_\+\+FFA17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a062589dc1a9651f1fd77d9238a3b4e}{CAN\+\_\+\+FFA1\+\_\+\+FFA17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a67d1d36425ff33e883767767b47742}{CAN\+\_\+\+FFA1\+\_\+\+FFA17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424695782363334c1e85b0c0c9fd9159}{CAN\+\_\+\+FFA1\+\_\+\+FFA18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad991d2e28d903cef037a126de43534fb}{CAN\+\_\+\+FFA1\+\_\+\+FFA18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424695782363334c1e85b0c0c9fd9159}{CAN\+\_\+\+FFA1\+\_\+\+FFA18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a319e1f6171dd323ceff91e2248a228}{CAN\+\_\+\+FFA1\+\_\+\+FFA19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94cfeb2237426a9679ed2ecb118dda2}{CAN\+\_\+\+FFA1\+\_\+\+FFA19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a319e1f6171dd323ceff91e2248a228}{CAN\+\_\+\+FFA1\+\_\+\+FFA19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fd2e94321dbcaf8551bcbaba83094b}{CAN\+\_\+\+FFA1\+\_\+\+FFA20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250cd0442ac0c6123b8d2e3f500a0fec}{CAN\+\_\+\+FFA1\+\_\+\+FFA20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fd2e94321dbcaf8551bcbaba83094b}{CAN\+\_\+\+FFA1\+\_\+\+FFA20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24e561391ba7278ff84aa4c2e1197d2}{CAN\+\_\+\+FFA1\+\_\+\+FFA21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0affbe0b5b63afd0b93415d2db81874f}{CAN\+\_\+\+FFA1\+\_\+\+FFA21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24e561391ba7278ff84aa4c2e1197d2}{CAN\+\_\+\+FFA1\+\_\+\+FFA21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga956fffddc6df79408b592bfcce67243c}{CAN\+\_\+\+FFA1\+\_\+\+FFA22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c2a8cc3ad5499e3b5eccdbfa9083904}{CAN\+\_\+\+FFA1\+\_\+\+FFA22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga956fffddc6df79408b592bfcce67243c}{CAN\+\_\+\+FFA1\+\_\+\+FFA22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9183068fc231a0a01e7f83e6b6b41049}{CAN\+\_\+\+FFA1\+\_\+\+FFA23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ba6a3a7a3a348c681b67c7ac8827e6}{CAN\+\_\+\+FFA1\+\_\+\+FFA23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9183068fc231a0a01e7f83e6b6b41049}{CAN\+\_\+\+FFA1\+\_\+\+FFA23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51da50af4df3274ac04eb9fb966609f9}{CAN\+\_\+\+FFA1\+\_\+\+FFA24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e5e5cc2b09ca8d9c0da1e21be6a0f81}{CAN\+\_\+\+FFA1\+\_\+\+FFA24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51da50af4df3274ac04eb9fb966609f9}{CAN\+\_\+\+FFA1\+\_\+\+FFA24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5a5033b20e7995563378d681e47ba}{CAN\+\_\+\+FFA1\+\_\+\+FFA25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e269f79ec92b5af664407be078c92b}{CAN\+\_\+\+FFA1\+\_\+\+FFA25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5a5033b20e7995563378d681e47ba}{CAN\+\_\+\+FFA1\+\_\+\+FFA25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9f70631f246bce3d6cf191ef0f1693}{CAN\+\_\+\+FFA1\+\_\+\+FFA26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5256f34ef64ad00e334bba2081cbb652}{CAN\+\_\+\+FFA1\+\_\+\+FFA26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9f70631f246bce3d6cf191ef0f1693}{CAN\+\_\+\+FFA1\+\_\+\+FFA26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+\_\+\+FFA27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e04a00ccf551f3ca027fe7d6593bc4}{CAN\+\_\+\+FFA1\+\_\+\+FFA27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+\_\+\+FFA27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eda6f2a47e41b35ab8fa451d713d620}{CAN\+\_\+\+FFA1\+\_\+\+FFA27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e04a00ccf551f3ca027fe7d6593bc4}{CAN\+\_\+\+FFA1\+\_\+\+FFA27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aad7b1d23bd498ecd99b4adcb239560}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2de45b22180cee8e9b3fef000869af3}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aad7b1d23bd498ecd99b4adcb239560}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0e0b9363ac2965048f42ce3abc9518}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8c965500f24cb92a72038e9db3a03}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0e0b9363ac2965048f42ce3abc9518}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b832148df149f3f89b168bf1da68449}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4054fdf1fced195e59509a2282fd023}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b832148df149f3f89b168bf1da68449}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1081e22c20c398d0a24cf2dba852ba}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0970d03bb791397495af0762f54d65}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1081e22c20c398d0a24cf2dba852ba}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0844889fa76d91d278d5694d916a04ca}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ba61a8ef9d4e5cea606148281e432d}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0844889fa76d91d278d5694d916a04ca}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74353cfdb58079f47563079de3fd778b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87064c634cec6fc2ee70fecbb04b92c2}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74353cfdb58079f47563079de3fd778b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093d17300bad7b8fa43bd6d264b07217}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0222f2ac5c4d4b9e6382d4dd8286bb2}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093d17300bad7b8fa43bd6d264b07217}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcf854bcce93e28d97db435631b81d8}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22534866322499e9d05513f0d41754fe}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcf854bcce93e28d97db435631b81d8}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1090ef53e33de146fb08fdee8e8874f9}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9febd35acb8257833bf9dbbe18b063b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1090ef53e33de146fb08fdee8e8874f9}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eea4ed2c7c6a0c0c1a1b2e4acfd32f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e95e773be98669c171971d3be8cc8b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eea4ed2c7c6a0c0c1a1b2e4acfd32f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57f3f41e8a31cd07be66cbd05eabfbe4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63dd04052a79614027b3efe30ea1724a}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57f3f41e8a31cd07be66cbd05eabfbe4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5955b25bf2b59795d8864719ff0bf0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994fbfb885e73b4221b64f8bcb19631e}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5955b25bf2b59795d8864719ff0bf0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30095caad0d9f62fc1aa0ba0ddd70c7}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf64c2c798a0c3bbe2745bf603e034a89}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30095caad0d9f62fc1aa0ba0ddd70c7}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c4ecc7e23c652a42b36df4494bc0bf}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72e900b51c3c380a81832d0314643c2}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c4ecc7e23c652a42b36df4494bc0bf}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a736401ea5b47ea441d23e5eac95d26}{CAN\+\_\+\+F14\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7679d22e28a69ce2db60a28ee4e975e5}{CAN\+\_\+\+F14\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a736401ea5b47ea441d23e5eac95d26}{CAN\+\_\+\+F14\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06a6235614219a159727ac9c87fa1d2}{CAN\+\_\+\+F14\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e83ca5fc2c9761a977abc30ceda6668}{CAN\+\_\+\+F14\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06a6235614219a159727ac9c87fa1d2}{CAN\+\_\+\+F14\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe8490696c9a2d9db115db667c58ea6b}{CAN\+\_\+\+F14\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc382c74204e9304cd0ecac95e22c3e}{CAN\+\_\+\+F14\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe8490696c9a2d9db115db667c58ea6b}{CAN\+\_\+\+F14\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24393efa07a846f8512b14eae7b82962}{CAN\+\_\+\+F14\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69543dc223a9b5de34adee823af037f0}{CAN\+\_\+\+F14\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24393efa07a846f8512b14eae7b82962}{CAN\+\_\+\+F14\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd476861c02ef0b7f102fbf52eaf4414}{CAN\+\_\+\+F14\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433d21f8d6eac555612fe49829da025}{CAN\+\_\+\+F14\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd476861c02ef0b7f102fbf52eaf4414}{CAN\+\_\+\+F14\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071115054a8bf3501255305d236586d8}{CAN\+\_\+\+F14\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6cd4d40f61de69485c0f8aac231732c}{CAN\+\_\+\+F14\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071115054a8bf3501255305d236586d8}{CAN\+\_\+\+F14\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edae92e276b2c24fe0d24bbd1880bf7}{CAN\+\_\+\+F14\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c4140c42eaad42d579bbea5010d74f}{CAN\+\_\+\+F14\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edae92e276b2c24fe0d24bbd1880bf7}{CAN\+\_\+\+F14\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6890b44e6d40677e058cdf8dc827c124}{CAN\+\_\+\+F14\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7ce58ee4f068f2997401c59029f140}{CAN\+\_\+\+F14\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6890b44e6d40677e058cdf8dc827c124}{CAN\+\_\+\+F14\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff61a99941e61a42991724a6f452f8f4}{CAN\+\_\+\+F14\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b154ef7ed0e7ac01709f874356e70}{CAN\+\_\+\+F14\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff61a99941e61a42991724a6f452f8f4}{CAN\+\_\+\+F14\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725328d9f4dc61a4211979245a3b34e4}{CAN\+\_\+\+F14\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416f9d812a795e21088328ada7793892}{CAN\+\_\+\+F14\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725328d9f4dc61a4211979245a3b34e4}{CAN\+\_\+\+F14\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff16dfe7679310b105b7817e29ce8fde}{CAN\+\_\+\+F14\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41caa8e88862c1a5ca938b3bc587f8ab}{CAN\+\_\+\+F14\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff16dfe7679310b105b7817e29ce8fde}{CAN\+\_\+\+F14\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf7318522584ffab48f5f4390dedd69}{CAN\+\_\+\+F14\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82155b473d1c3017dcd5fe7cb735615}{CAN\+\_\+\+F14\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf7318522584ffab48f5f4390dedd69}{CAN\+\_\+\+F14\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac930d5d5ad09aace07a2cbfdd3fb362d}{CAN\+\_\+\+F14\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc271875f05bb4b38f106e787a9358f}{CAN\+\_\+\+F14\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac930d5d5ad09aace07a2cbfdd3fb362d}{CAN\+\_\+\+F14\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0909d6820a048ee758acf77f516713d9}{CAN\+\_\+\+F14\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12844fbfb2edc9f045437aa4d0d9cb7}{CAN\+\_\+\+F14\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0909d6820a048ee758acf77f516713d9}{CAN\+\_\+\+F14\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1547cb908ecf4371037bc3830000eb80}{CAN\+\_\+\+F14\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a95f39b80f812286b20404abe6f795c}{CAN\+\_\+\+F14\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1547cb908ecf4371037bc3830000eb80}{CAN\+\_\+\+F14\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c9faf46dea7c45906961b001efe1bd}{CAN\+\_\+\+F14\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd32d3a39eb0e26a55e6111079f266bf}{CAN\+\_\+\+F14\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c9faf46dea7c45906961b001efe1bd}{CAN\+\_\+\+F14\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7666659ffa7aa775dbd092cb8cf1e0d}{CAN\+\_\+\+F14\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681af93bbd11bf9df8ed1940a65fe189}{CAN\+\_\+\+F14\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7666659ffa7aa775dbd092cb8cf1e0d}{CAN\+\_\+\+F14\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882635219156342591ae7ab4a93a8c04}{CAN\+\_\+\+F14\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fbbdf4205e202272b7ae3ce73bf1a6f}{CAN\+\_\+\+F14\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882635219156342591ae7ab4a93a8c04}{CAN\+\_\+\+F14\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga223fcfbaf3380e00da7dd62fef0bc061}{CAN\+\_\+\+F14\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75ca7a774c6a41e5768cf63d1cae647}{CAN\+\_\+\+F14\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga223fcfbaf3380e00da7dd62fef0bc061}{CAN\+\_\+\+F14\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73214ef8b7f1665d16fb192fe5073ca0}{CAN\+\_\+\+F14\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca759d6240c936217433430ad191d2b2}{CAN\+\_\+\+F14\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73214ef8b7f1665d16fb192fe5073ca0}{CAN\+\_\+\+F14\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036043f043b55481cf04fa32509d7c76}{CAN\+\_\+\+F14\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c0f785a0bb64ef9d211a1b65332533}{CAN\+\_\+\+F14\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036043f043b55481cf04fa32509d7c76}{CAN\+\_\+\+F14\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aef60c65ff10fec5965404fb90ac0}{CAN\+\_\+\+F14\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ab839e1b0b19759a273034ef9a9f4}{CAN\+\_\+\+F14\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aef60c65ff10fec5965404fb90ac0}{CAN\+\_\+\+F14\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc32226a4f026479f5d80a74a3c83f7}{CAN\+\_\+\+F14\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e38b6ef0bfab274e335b7fb2d615d8}{CAN\+\_\+\+F14\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc32226a4f026479f5d80a74a3c83f7}{CAN\+\_\+\+F14\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8f76bc743695502db3699aa5052048}{CAN\+\_\+\+F14\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12494ee10593d4032106b25c7fb6293d}{CAN\+\_\+\+F14\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8f76bc743695502db3699aa5052048}{CAN\+\_\+\+F14\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fcede6dd3d34d2375bdfa465e2c5f}{CAN\+\_\+\+F14\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2682a6917c2488ed6dcf278c912a77c2}{CAN\+\_\+\+F14\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fcede6dd3d34d2375bdfa465e2c5f}{CAN\+\_\+\+F14\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264241407efb31ea916b944c0293099b}{CAN\+\_\+\+F14\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga179c250a0815803e3895c149ae553de1}{CAN\+\_\+\+F14\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264241407efb31ea916b944c0293099b}{CAN\+\_\+\+F14\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbdf2a8a43dce8e5fc8414e4b54a1315}{CAN\+\_\+\+F14\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d23136419e169ab831c4a19af2a1671}{CAN\+\_\+\+F14\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbdf2a8a43dce8e5fc8414e4b54a1315}{CAN\+\_\+\+F14\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca510bf4fcb94543be1fc05ba977707}{CAN\+\_\+\+F14\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed0f4964435a5e693d19e0585cd0e556}{CAN\+\_\+\+F14\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca510bf4fcb94543be1fc05ba977707}{CAN\+\_\+\+F14\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec58e9cbeb27663fe7811cae83249d50}{CAN\+\_\+\+F14\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f30ec94b33f618860e759320021a9a}{CAN\+\_\+\+F14\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec58e9cbeb27663fe7811cae83249d50}{CAN\+\_\+\+F14\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f5c633873ff52ff4ab6706971e1b910}{CAN\+\_\+\+F14\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531efab6d76a3f332bf66e5eae38b73b}{CAN\+\_\+\+F14\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f5c633873ff52ff4ab6706971e1b910}{CAN\+\_\+\+F14\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf2abe41b4d66a9e7e98db8dab4df1e}{CAN\+\_\+\+F14\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03513c0e5de53d8005ff46d259aae739}{CAN\+\_\+\+F14\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf2abe41b4d66a9e7e98db8dab4df1e}{CAN\+\_\+\+F14\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03fdba6e07f4d771dae5f3a6131d555}{CAN\+\_\+\+F14\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499bfb6c2503e817d556b8b76e227295}{CAN\+\_\+\+F14\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03fdba6e07f4d771dae5f3a6131d555}{CAN\+\_\+\+F14\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c1db7c46cc9aafe13f97e063b61311}{CAN\+\_\+\+F15\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15f51f575c9a56f3007654c6fead289}{CAN\+\_\+\+F15\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c1db7c46cc9aafe13f97e063b61311}{CAN\+\_\+\+F15\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61b9e13bf014b69d2f7e30c47936f5f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4db97b95542b3353b6135b32e72e7871}{CAN\+\_\+\+F15\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61b9e13bf014b69d2f7e30c47936f5f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253a4e6ca595faa45ae0106bf90093fc}{CAN\+\_\+\+F15\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a90c03118ef8d95f1d5276a5a1b4d6d}{CAN\+\_\+\+F15\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253a4e6ca595faa45ae0106bf90093fc}{CAN\+\_\+\+F15\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa9bcdf37a0c2a39a92341e3d82e420}{CAN\+\_\+\+F15\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga350b6fbae495f17988b49941a6b6c9d3}{CAN\+\_\+\+F15\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa9bcdf37a0c2a39a92341e3d82e420}{CAN\+\_\+\+F15\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd5dbd352c66a47002557bf204b389b}{CAN\+\_\+\+F15\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1e13611d87f68a39edeb3c5e2cb9dd}{CAN\+\_\+\+F15\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd5dbd352c66a47002557bf204b389b}{CAN\+\_\+\+F15\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9ea05e4417e566c1dd249298a30550}{CAN\+\_\+\+F15\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7760d02ae13d7f23642565a1327828}{CAN\+\_\+\+F15\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9ea05e4417e566c1dd249298a30550}{CAN\+\_\+\+F15\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dad59210c7da74fefea719745a8836}{CAN\+\_\+\+F15\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b4e3c4be576c009c663f2c5ebff098}{CAN\+\_\+\+F15\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dad59210c7da74fefea719745a8836}{CAN\+\_\+\+F15\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed88905560bb378f99165887df60f8f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26e9815fef6e3d5012d34ef2343216f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed88905560bb378f99165887df60f8f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1747995203cb9c415571fba77328f2cc}{CAN\+\_\+\+F15\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045fca219f91bcd36455a86a679e9cf7}{CAN\+\_\+\+F15\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1747995203cb9c415571fba77328f2cc}{CAN\+\_\+\+F15\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04e29eaaca47471770e2f7b297b2251}{CAN\+\_\+\+F15\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad117b3d53e2f6832c7b0dec3045d26f2}{CAN\+\_\+\+F15\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04e29eaaca47471770e2f7b297b2251}{CAN\+\_\+\+F15\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e7c71621a22b079d9a282d2c49a237f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c7f7e0447fbfac35b6cb25a6ffea386}{CAN\+\_\+\+F15\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e7c71621a22b079d9a282d2c49a237f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fd8aa96cf4003b1df2854ff883d33f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8989719b1ec9ebd7877aa00124d2e195}{CAN\+\_\+\+F15\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fd8aa96cf4003b1df2854ff883d33f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfd05680010c7bc18385c30baced12f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada05fdc5473deaed9c49f2cbb0081cb6}{CAN\+\_\+\+F15\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfd05680010c7bc18385c30baced12f}{CAN\+\_\+\+F15\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc9b20bbc72849ca46a5572d0e850fb}{CAN\+\_\+\+F15\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce15b576243ad2fdf95915addc4a2b1}{CAN\+\_\+\+F15\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc9b20bbc72849ca46a5572d0e850fb}{CAN\+\_\+\+F15\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75b13113f5729a740442336d8307cc6}{CAN\+\_\+\+F15\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30678fefd68ba1a7d83f988cc4728e75}{CAN\+\_\+\+F15\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75b13113f5729a740442336d8307cc6}{CAN\+\_\+\+F15\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57434d42cf1468e0cc6884aeb705f1a0}{CAN\+\_\+\+F15\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92b92b8684439b6621d5ced230089a}{CAN\+\_\+\+F15\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57434d42cf1468e0cc6884aeb705f1a0}{CAN\+\_\+\+F15\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab183a4ab0ab5f728d70705ff071117}{CAN\+\_\+\+F15\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaea06da57bfdf748238d84f7bd6f381}{CAN\+\_\+\+F15\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab183a4ab0ab5f728d70705ff071117}{CAN\+\_\+\+F15\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1325f3c8a17f39b9fff1bc6bc91f09d6}{CAN\+\_\+\+F15\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d361908e7d09eca98cd0bc9364de392}{CAN\+\_\+\+F15\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1325f3c8a17f39b9fff1bc6bc91f09d6}{CAN\+\_\+\+F15\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae01f602fc24b4f94bdf4f787021d2782}{CAN\+\_\+\+F15\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e3500e0dcc6a3958a8a4b0e2ff6c93}{CAN\+\_\+\+F15\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae01f602fc24b4f94bdf4f787021d2782}{CAN\+\_\+\+F15\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586ea8ea04d00bab6692ba2d06bbc6df}{CAN\+\_\+\+F15\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02f0ca36fb48e0a3b7771ccd64f51bb}{CAN\+\_\+\+F15\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586ea8ea04d00bab6692ba2d06bbc6df}{CAN\+\_\+\+F15\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68134d41a436dbd46c64d60b13988c3}{CAN\+\_\+\+F15\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313c1221f37283d8e84ab346141f78a1}{CAN\+\_\+\+F15\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68134d41a436dbd46c64d60b13988c3}{CAN\+\_\+\+F15\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85447723bc95e5d816951b1f109488ad}{CAN\+\_\+\+F15\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ec68480cc7dd11d0f9fc5b26d40381}{CAN\+\_\+\+F15\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85447723bc95e5d816951b1f109488ad}{CAN\+\_\+\+F15\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84993f3517dc198bc0a45f5c18ad5a8}{CAN\+\_\+\+F15\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59edf4dc66f9aee824b64c5d9136cb25}{CAN\+\_\+\+F15\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84993f3517dc198bc0a45f5c18ad5a8}{CAN\+\_\+\+F15\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedb4f79286741474385dfeb50c3474b}{CAN\+\_\+\+F15\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1197645a3a3f3aa2e8c1b43af993c0}{CAN\+\_\+\+F15\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedb4f79286741474385dfeb50c3474b}{CAN\+\_\+\+F15\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47996e390c1359b8e530d8d3916a70e3}{CAN\+\_\+\+F15\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc154ee32eaec725f60f665e38bec2e}{CAN\+\_\+\+F15\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47996e390c1359b8e530d8d3916a70e3}{CAN\+\_\+\+F15\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784f5b61a00e11ada2f1b053e21ce3e1}{CAN\+\_\+\+F15\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34532e2b9d0f61a269c15f15889cff33}{CAN\+\_\+\+F15\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784f5b61a00e11ada2f1b053e21ce3e1}{CAN\+\_\+\+F15\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5931fed870af9a2aed19dc89781c4e}{CAN\+\_\+\+F15\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94fde5b44d8f82cb31a5f5f1a42039ca}{CAN\+\_\+\+F15\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5931fed870af9a2aed19dc89781c4e}{CAN\+\_\+\+F15\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9b09e72821fee7d7ebfa95b9f4ed09}{CAN\+\_\+\+F15\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bddc0a9c91c3980358f66ebae15f92}{CAN\+\_\+\+F15\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9b09e72821fee7d7ebfa95b9f4ed09}{CAN\+\_\+\+F15\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2750d7a216ede2394ab48667446a6ab0}{CAN\+\_\+\+F15\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4b191b0fa973a70f8635ffc9315f6a}{CAN\+\_\+\+F15\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2750d7a216ede2394ab48667446a6ab0}{CAN\+\_\+\+F15\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e371a17e08a7be47da57d86fcff3d4}{CAN\+\_\+\+F15\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d3a69ad3689d58deedf52cfe10059e}{CAN\+\_\+\+F15\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e371a17e08a7be47da57d86fcff3d4}{CAN\+\_\+\+F15\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf5bfd59046185f478122aaaa06c5a8}{CAN\+\_\+\+F15\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e65d9ee7a3b342330a83567c16eb5d3}{CAN\+\_\+\+F15\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf5bfd59046185f478122aaaa06c5a8}{CAN\+\_\+\+F15\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048bff12ee7163f1602065433a0726e9}{CAN\+\_\+\+F15\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49fee2ca59118d170c41bd697e7f40f2}{CAN\+\_\+\+F15\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048bff12ee7163f1602065433a0726e9}{CAN\+\_\+\+F15\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafebe6ea48dd569256d71cab9ff1e03ee}{CAN\+\_\+\+F16\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb4c96f13df7696bcdf84712241f48c}{CAN\+\_\+\+F16\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafebe6ea48dd569256d71cab9ff1e03ee}{CAN\+\_\+\+F16\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee64526ad4cbdb7528bf1bbb9deaebe}{CAN\+\_\+\+F16\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab222ad870118d4ecdf46d7277a22f788}{CAN\+\_\+\+F16\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee64526ad4cbdb7528bf1bbb9deaebe}{CAN\+\_\+\+F16\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e87b7f107123bc8ebce73fc1b946630}{CAN\+\_\+\+F16\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85c77d40d367b83084c5a9a1fd4d396}{CAN\+\_\+\+F16\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e87b7f107123bc8ebce73fc1b946630}{CAN\+\_\+\+F16\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd7294e224501ace4a045b81bf31372a}{CAN\+\_\+\+F16\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4572a93cca564aa831a176355da8f9}{CAN\+\_\+\+F16\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd7294e224501ace4a045b81bf31372a}{CAN\+\_\+\+F16\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b25a80a82bd1c01e92b084d38ba033}{CAN\+\_\+\+F16\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7078cd8a508a43d0484c97a0e64d20be}{CAN\+\_\+\+F16\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b25a80a82bd1c01e92b084d38ba033}{CAN\+\_\+\+F16\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4178a1ef23590ecb38800f04e6b357ef}{CAN\+\_\+\+F16\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af8c4a601d95965c36f870c069a1f7e}{CAN\+\_\+\+F16\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4178a1ef23590ecb38800f04e6b357ef}{CAN\+\_\+\+F16\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433db07aedd73f7e20683b5cebc03a7a}{CAN\+\_\+\+F16\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4cb4f3d10f140c0f9b174d5b79a2ba}{CAN\+\_\+\+F16\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433db07aedd73f7e20683b5cebc03a7a}{CAN\+\_\+\+F16\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ccd788924a75d61671c96da724339c7}{CAN\+\_\+\+F16\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac76cdc6410dafba1787aae972701b331}{CAN\+\_\+\+F16\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ccd788924a75d61671c96da724339c7}{CAN\+\_\+\+F16\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf22869a119de620fa68b85916a6241c}{CAN\+\_\+\+F16\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ff1d9f622fae9490db99b3f861e53c}{CAN\+\_\+\+F16\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf22869a119de620fa68b85916a6241c}{CAN\+\_\+\+F16\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60885fde14a3fe1f2c60dc9f61505115}{CAN\+\_\+\+F16\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e433ab42f3112b3c70adcae198401ab}{CAN\+\_\+\+F16\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60885fde14a3fe1f2c60dc9f61505115}{CAN\+\_\+\+F16\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed71004542fa28f4351dded44ccfb1f5}{CAN\+\_\+\+F16\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3374c5ab959307239ba909ce4269857e}{CAN\+\_\+\+F16\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed71004542fa28f4351dded44ccfb1f5}{CAN\+\_\+\+F16\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d61861e0b9abf7c0248806575a38ed}{CAN\+\_\+\+F16\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db2539b1ea38ea9bd9915f56bdc74db}{CAN\+\_\+\+F16\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d61861e0b9abf7c0248806575a38ed}{CAN\+\_\+\+F16\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga829c3b53c94e1b54de38ea2ca0c97d11}{CAN\+\_\+\+F16\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c35342cff56e299a1892a4b5d5c8c}{CAN\+\_\+\+F16\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga829c3b53c94e1b54de38ea2ca0c97d11}{CAN\+\_\+\+F16\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf48b4a7df4448ecd2c733f705d8be318}{CAN\+\_\+\+F16\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf9aa8234c8208e141ea4d9e05013dcc}{CAN\+\_\+\+F16\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf48b4a7df4448ecd2c733f705d8be318}{CAN\+\_\+\+F16\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3847ef1c61d51dde1ccb9437f8d58c}{CAN\+\_\+\+F16\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa448c03d03a68888a0d31eb3598b66f4}{CAN\+\_\+\+F16\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3847ef1c61d51dde1ccb9437f8d58c}{CAN\+\_\+\+F16\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e721c914eb02283adbca8f1cd32b29}{CAN\+\_\+\+F16\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20925e64fb486a42cb27454374d4942a}{CAN\+\_\+\+F16\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e721c914eb02283adbca8f1cd32b29}{CAN\+\_\+\+F16\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac39f932e6960441173d79ba301aa26a0}{CAN\+\_\+\+F16\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebff1de6c26db5a1e893a9932dabe9a}{CAN\+\_\+\+F16\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac39f932e6960441173d79ba301aa26a0}{CAN\+\_\+\+F16\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7b830192e9ca9fa7f6ea37bfc04c2f}{CAN\+\_\+\+F16\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbe2e8c2b9bde40b73afd739dc64c3e}{CAN\+\_\+\+F16\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7b830192e9ca9fa7f6ea37bfc04c2f}{CAN\+\_\+\+F16\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d13aef58dbaa075c3bbebaaaae6ce9}{CAN\+\_\+\+F16\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb963029d2f40089f55e157909d601}{CAN\+\_\+\+F16\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d13aef58dbaa075c3bbebaaaae6ce9}{CAN\+\_\+\+F16\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56559cabc46be068e239851688e6265f}{CAN\+\_\+\+F16\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6ebcbd31154089e57b5b4c03b63ff8}{CAN\+\_\+\+F16\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56559cabc46be068e239851688e6265f}{CAN\+\_\+\+F16\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabef229348edcbd1c26ae25c51f8e40aa}{CAN\+\_\+\+F16\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ab626e058b0a759851bb8c3d4aacfe}{CAN\+\_\+\+F16\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabef229348edcbd1c26ae25c51f8e40aa}{CAN\+\_\+\+F16\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc678d1f0a2a06194dcfefc9e9c0632}{CAN\+\_\+\+F16\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab15987f9b50bdd164eec703f58c6adaa}{CAN\+\_\+\+F16\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc678d1f0a2a06194dcfefc9e9c0632}{CAN\+\_\+\+F16\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd0516b808c7c5ab4091366f80e5faf}{CAN\+\_\+\+F16\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d83ceddd84bf526be2b4b17064c65d6}{CAN\+\_\+\+F16\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd0516b808c7c5ab4091366f80e5faf}{CAN\+\_\+\+F16\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2044e4395d302237e964a6ff44cae0}{CAN\+\_\+\+F16\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a62077d5afede53ad6dc7953559bb05}{CAN\+\_\+\+F16\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2044e4395d302237e964a6ff44cae0}{CAN\+\_\+\+F16\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0fe796ea236caf7e9d84c17bc51d5f}{CAN\+\_\+\+F16\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf1b2a1f7c07df20c0c7141b64a7aa8}{CAN\+\_\+\+F16\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0fe796ea236caf7e9d84c17bc51d5f}{CAN\+\_\+\+F16\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6249c8cea9981cee352da841a8a05f6d}{CAN\+\_\+\+F16\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf800247fa76db18a27e7996f093bd165}{CAN\+\_\+\+F16\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6249c8cea9981cee352da841a8a05f6d}{CAN\+\_\+\+F16\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247c83a0f7a8ddeaa21cbffdc6e6b41a}{CAN\+\_\+\+F16\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dd563322d7712604dadded94abf369}{CAN\+\_\+\+F16\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247c83a0f7a8ddeaa21cbffdc6e6b41a}{CAN\+\_\+\+F16\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b096d744eb52dd76d127b57578a8018}{CAN\+\_\+\+F16\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0cdd89e39df922d941bc36f5faa67d3}{CAN\+\_\+\+F16\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b096d744eb52dd76d127b57578a8018}{CAN\+\_\+\+F16\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c5fa833c44b64d78c2a9c74d686658}{CAN\+\_\+\+F16\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8ee30fc7c257ff82fccaaf5ebabe9}{CAN\+\_\+\+F16\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c5fa833c44b64d78c2a9c74d686658}{CAN\+\_\+\+F16\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab983b8e92253fc6918f39490309262f1}{CAN\+\_\+\+F16\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dfc25deebeecfb0f5481b6a04354d6c}{CAN\+\_\+\+F16\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab983b8e92253fc6918f39490309262f1}{CAN\+\_\+\+F16\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4020dbda859c7607aa640fd89d84ff65}{CAN\+\_\+\+F16\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf215adecb9148620b207816200e5a893}{CAN\+\_\+\+F16\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4020dbda859c7607aa640fd89d84ff65}{CAN\+\_\+\+F16\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38248b7ad31a0e9fec0542eb013ecb}{CAN\+\_\+\+F16\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b6e2a51e1017c1a2647f32e519b6eb}{CAN\+\_\+\+F16\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38248b7ad31a0e9fec0542eb013ecb}{CAN\+\_\+\+F16\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf853e933eb06d0f428c601562eec02a}{CAN\+\_\+\+F17\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82f22a5e0da3f7e3c55d5f808b21fea1}{CAN\+\_\+\+F17\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf853e933eb06d0f428c601562eec02a}{CAN\+\_\+\+F17\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c5ec351a5ff6036154746ba64d005c}{CAN\+\_\+\+F17\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b6846b1d7091597bf76971ad629075}{CAN\+\_\+\+F17\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c5ec351a5ff6036154746ba64d005c}{CAN\+\_\+\+F17\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54219598f379411203b24e994918391}{CAN\+\_\+\+F17\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4b4f86aa10c7f1896e6cd01ccf24fe5}{CAN\+\_\+\+F17\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54219598f379411203b24e994918391}{CAN\+\_\+\+F17\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26963cf6f6e0a6f25c278a259c7df6c3}{CAN\+\_\+\+F17\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c877413a49925be36fedad2d33731b}{CAN\+\_\+\+F17\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26963cf6f6e0a6f25c278a259c7df6c3}{CAN\+\_\+\+F17\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8c623e98c0b0ddd0710ed2e862db6f}{CAN\+\_\+\+F17\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14766fb207b8b45844c0f83b3ea2b4d}{CAN\+\_\+\+F17\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8c623e98c0b0ddd0710ed2e862db6f}{CAN\+\_\+\+F17\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e26dfccd253d714fc4ac7ec1d5444cd}{CAN\+\_\+\+F17\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496d64eafecfc5e6aadcc6dab2070d7b}{CAN\+\_\+\+F17\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e26dfccd253d714fc4ac7ec1d5444cd}{CAN\+\_\+\+F17\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40de61fcceaca287fe569351cb7ddba9}{CAN\+\_\+\+F17\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e09ce3fdca0f01c07013b8add74725e}{CAN\+\_\+\+F17\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40de61fcceaca287fe569351cb7ddba9}{CAN\+\_\+\+F17\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac415bf2f0e494a6b338feb7decbcccf}{CAN\+\_\+\+F17\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c5b8ee299e03fef9ca7bb3b461ea2a}{CAN\+\_\+\+F17\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac415bf2f0e494a6b338feb7decbcccf}{CAN\+\_\+\+F17\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3defd07c306fb2b08f1c85f490234309}{CAN\+\_\+\+F17\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932ef6372b733ec560aa7cea17d09004}{CAN\+\_\+\+F17\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3defd07c306fb2b08f1c85f490234309}{CAN\+\_\+\+F17\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9249c471fb440d16eeb4160e65331490}{CAN\+\_\+\+F17\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb0c56deaa4a00eed31c51c1034bb7a}{CAN\+\_\+\+F17\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9249c471fb440d16eeb4160e65331490}{CAN\+\_\+\+F17\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae69c7bfbfb442c2b080c20d6057909bb}{CAN\+\_\+\+F17\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186cc413c062dec2616e0f4de2a2d777}{CAN\+\_\+\+F17\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae69c7bfbfb442c2b080c20d6057909bb}{CAN\+\_\+\+F17\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f27c4eafefa5bab4f5f6595ff1780b}{CAN\+\_\+\+F17\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e158b99f08b6ea51c7852db580d896}{CAN\+\_\+\+F17\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f27c4eafefa5bab4f5f6595ff1780b}{CAN\+\_\+\+F17\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de501991aca4a2032ba8a011f43f42e}{CAN\+\_\+\+F17\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1af1469f63a8a33b9387708b3e1fce1}{CAN\+\_\+\+F17\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de501991aca4a2032ba8a011f43f42e}{CAN\+\_\+\+F17\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c0cfdf8cfbe1a9cf381df3dc84854bd}{CAN\+\_\+\+F17\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb07be32052d0cc064605fa0865f2d}{CAN\+\_\+\+F17\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c0cfdf8cfbe1a9cf381df3dc84854bd}{CAN\+\_\+\+F17\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac660454e43326f2c8a5e1963a5cd16ff}{CAN\+\_\+\+F17\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0112960e6b244388dce213f2ced51048}{CAN\+\_\+\+F17\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac660454e43326f2c8a5e1963a5cd16ff}{CAN\+\_\+\+F17\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715d2e28fa493d7446eab8284c5e93ae}{CAN\+\_\+\+F17\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff36b69077d429328a474446a0a4c0ae}{CAN\+\_\+\+F17\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715d2e28fa493d7446eab8284c5e93ae}{CAN\+\_\+\+F17\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8293110909a7f2ca909f9d6389ab9}{CAN\+\_\+\+F17\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b070bcaa8bdf2b1c8b005c79f6602d6}{CAN\+\_\+\+F17\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8293110909a7f2ca909f9d6389ab9}{CAN\+\_\+\+F17\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f126c3de8753cf5ce3ff8636c5dca}{CAN\+\_\+\+F17\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0288ed2066af805f791111bb9be8c6}{CAN\+\_\+\+F17\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f126c3de8753cf5ce3ff8636c5dca}{CAN\+\_\+\+F17\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89dbda031ea1320b80f539153c60334c}{CAN\+\_\+\+F17\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8d5ce55f6439d158f8499dfa9b2240}{CAN\+\_\+\+F17\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89dbda031ea1320b80f539153c60334c}{CAN\+\_\+\+F17\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ada01de4ec274acf7c9cd9b13e7511}{CAN\+\_\+\+F17\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20830b150c0c5242dfbf12a2d7ecf57}{CAN\+\_\+\+F17\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ada01de4ec274acf7c9cd9b13e7511}{CAN\+\_\+\+F17\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4de1d9e80186799470d9e36902b0f09}{CAN\+\_\+\+F17\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2e05023909f3375cf9bddfc717742f}{CAN\+\_\+\+F17\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4de1d9e80186799470d9e36902b0f09}{CAN\+\_\+\+F17\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ce2b91328cccc7c784018fc335d1bc}{CAN\+\_\+\+F17\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab953da8f8663d68884d0dcac90186ea5}{CAN\+\_\+\+F17\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ce2b91328cccc7c784018fc335d1bc}{CAN\+\_\+\+F17\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054e96522437f6383dee2690a0cad1d1}{CAN\+\_\+\+F17\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea8d4f62a0e1c5ae34bea26bdc75b1c}{CAN\+\_\+\+F17\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054e96522437f6383dee2690a0cad1d1}{CAN\+\_\+\+F17\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ebe2d6b2004b8d0a1e0c015ebd9a33}{CAN\+\_\+\+F17\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3c4136d272ab5d4c12e03bc420aed0}{CAN\+\_\+\+F17\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ebe2d6b2004b8d0a1e0c015ebd9a33}{CAN\+\_\+\+F17\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa82d06c2b1a75403fce23e8898e829}{CAN\+\_\+\+F17\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f949fc54cb5c958ff5eb3acc5006c69}{CAN\+\_\+\+F17\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa82d06c2b1a75403fce23e8898e829}{CAN\+\_\+\+F17\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2642bbe1b77635fc02adbda0c21980f}{CAN\+\_\+\+F17\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be16bca4f404432a19a499f63f0f8b0}{CAN\+\_\+\+F17\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2642bbe1b77635fc02adbda0c21980f}{CAN\+\_\+\+F17\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfd0c85adad24e22f85dec0fd9d6229}{CAN\+\_\+\+F17\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7eee8b4773df0153082726711a6a96f}{CAN\+\_\+\+F17\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfd0c85adad24e22f85dec0fd9d6229}{CAN\+\_\+\+F17\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef549e67227b1417e203b8c930c19805}{CAN\+\_\+\+F17\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a3e18c4a8453ee7562c277ec241d0f}{CAN\+\_\+\+F17\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef549e67227b1417e203b8c930c19805}{CAN\+\_\+\+F17\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f64b22624c9ad82fe6d2dc3783b2ff}{CAN\+\_\+\+F17\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbe81cb4dd7d4430741451d4490cc82}{CAN\+\_\+\+F17\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f64b22624c9ad82fe6d2dc3783b2ff}{CAN\+\_\+\+F17\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac120381ab269e96a39a057c71e95282}{CAN\+\_\+\+F17\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac286c513b5f21a2ee85329b212f97e76}{CAN\+\_\+\+F17\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac120381ab269e96a39a057c71e95282}{CAN\+\_\+\+F17\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76a8b250c1ce2d60cd76edfd92fca36}{CAN\+\_\+\+F17\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad16d644f642df3a8dc99f3b1e08302}{CAN\+\_\+\+F17\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76a8b250c1ce2d60cd76edfd92fca36}{CAN\+\_\+\+F17\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb52db2805c5f6cd8cd02e9fa65d3f6}{CAN\+\_\+\+F17\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813ca6c533972d2490ebeaed336c05d6}{CAN\+\_\+\+F17\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb52db2805c5f6cd8cd02e9fa65d3f6}{CAN\+\_\+\+F17\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c0d937a7f6876c12f1eb93b0a5accd8}{CAN\+\_\+\+F18\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b94cda3f35e69415bf06c494c3f9f}{CAN\+\_\+\+F18\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c0d937a7f6876c12f1eb93b0a5accd8}{CAN\+\_\+\+F18\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e95088357a46ddbb034da6535c87d38}{CAN\+\_\+\+F18\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789dfef09b7e24f2b3e3a0406f297ead}{CAN\+\_\+\+F18\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e95088357a46ddbb034da6535c87d38}{CAN\+\_\+\+F18\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08186ae955ea39b4ed1f295a5f8a696}{CAN\+\_\+\+F18\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a61b19593935abd4f50c4c3b490663}{CAN\+\_\+\+F18\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08186ae955ea39b4ed1f295a5f8a696}{CAN\+\_\+\+F18\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad991b01adeec247a4640ac229a3bf9}{CAN\+\_\+\+F18\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2ad222818ad7263c79499cad66bfcaf}{CAN\+\_\+\+F18\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad991b01adeec247a4640ac229a3bf9}{CAN\+\_\+\+F18\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f089cdcd207e441c6f5050f7eb8568}{CAN\+\_\+\+F18\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a2c1e0955379f7f1a75ea2d622e2bd}{CAN\+\_\+\+F18\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f089cdcd207e441c6f5050f7eb8568}{CAN\+\_\+\+F18\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edd306f2b9095c2ec4784d48d1a4e5f}{CAN\+\_\+\+F18\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa086537c00aed66f36596eaa182f6988}{CAN\+\_\+\+F18\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7edd306f2b9095c2ec4784d48d1a4e5f}{CAN\+\_\+\+F18\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67aa5f36c02c063e4b0dc756872b900}{CAN\+\_\+\+F18\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed65e457c6de3cb84c9f6973954b6f63}{CAN\+\_\+\+F18\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67aa5f36c02c063e4b0dc756872b900}{CAN\+\_\+\+F18\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd6ada24608eb82a97ef98a4325c6c7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac168bf42a7c999a0f7c2ef485893aa1d}{CAN\+\_\+\+F18\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd6ada24608eb82a97ef98a4325c6c7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc073c612a1267f95e42579aff0253}{CAN\+\_\+\+F18\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1ace165657f10abd21562dd8583103}{CAN\+\_\+\+F18\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc073c612a1267f95e42579aff0253}{CAN\+\_\+\+F18\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed8a565746eb903c11cd125fff55f74}{CAN\+\_\+\+F18\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3243122c505ee6fbce995d1cb68d36b6}{CAN\+\_\+\+F18\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed8a565746eb903c11cd125fff55f74}{CAN\+\_\+\+F18\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacccba258ef2344bf1bfcbb76ad8393e}{CAN\+\_\+\+F18\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04ea0178e8e931fc91428efcfc2b677}{CAN\+\_\+\+F18\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacccba258ef2344bf1bfcbb76ad8393e}{CAN\+\_\+\+F18\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71534e513fa0ab8277fefeeb9876d3a0}{CAN\+\_\+\+F18\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a10378b50a00601e19d1ac11e30b7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71534e513fa0ab8277fefeeb9876d3a0}{CAN\+\_\+\+F18\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5247af7226b4f67fafab6a120a360ebe}{CAN\+\_\+\+F18\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1996dfc3e00a86c5bbc1bbea6edefb9b}{CAN\+\_\+\+F18\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5247af7226b4f67fafab6a120a360ebe}{CAN\+\_\+\+F18\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f2a0354db955c8ff9f5b9a3e6c1bd4}{CAN\+\_\+\+F18\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb04ed65f75d61dfd44950209afdeaa}{CAN\+\_\+\+F18\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f2a0354db955c8ff9f5b9a3e6c1bd4}{CAN\+\_\+\+F18\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga021ede80aaf1ea6587823753a910c269}{CAN\+\_\+\+F18\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d73bbdaf5d236ba61a28afbd75f75a}{CAN\+\_\+\+F18\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga021ede80aaf1ea6587823753a910c269}{CAN\+\_\+\+F18\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0148c55a4a0a1d1c3d9b124d625558}{CAN\+\_\+\+F18\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cd749d42f27cee33b9ae9d6ab8def3}{CAN\+\_\+\+F18\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0148c55a4a0a1d1c3d9b124d625558}{CAN\+\_\+\+F18\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d888516a5b752d3b115e5952cacfcc6}{CAN\+\_\+\+F18\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89267c8485bd5df207704eb5411154b6}{CAN\+\_\+\+F18\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d888516a5b752d3b115e5952cacfcc6}{CAN\+\_\+\+F18\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b5f7226d3be6046ec44817467c4d40}{CAN\+\_\+\+F18\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994dfefe317e21cf810b7cc232018948}{CAN\+\_\+\+F18\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b5f7226d3be6046ec44817467c4d40}{CAN\+\_\+\+F18\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9584602ab22df0c496a834d117356bb}{CAN\+\_\+\+F18\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f95fa38c7cc653bc3b7cd4d5acfc46}{CAN\+\_\+\+F18\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9584602ab22df0c496a834d117356bb}{CAN\+\_\+\+F18\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7056011fd238fdeb5bc5af6f35843b33}{CAN\+\_\+\+F18\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240243eaef2194495af1d3bbf6f9a468}{CAN\+\_\+\+F18\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7056011fd238fdeb5bc5af6f35843b33}{CAN\+\_\+\+F18\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b7d3da174b9bc4891a91ab8fd0086e7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35d1cceb2e9f4b06e8b7eed212c8908c}{CAN\+\_\+\+F18\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b7d3da174b9bc4891a91ab8fd0086e7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga644167e3df32acea531e73a22111997c}{CAN\+\_\+\+F18\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd7e29f228c3ef2d7c2a82fcf6d2c70}{CAN\+\_\+\+F18\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga644167e3df32acea531e73a22111997c}{CAN\+\_\+\+F18\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad49977b58528e8ae623b8fffd3c1c806}{CAN\+\_\+\+F18\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57b1fb983d2486b10a1b0b48de3e721}{CAN\+\_\+\+F18\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad49977b58528e8ae623b8fffd3c1c806}{CAN\+\_\+\+F18\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29322d94dc642ade6edb7c59449a90cf}{CAN\+\_\+\+F18\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f702e03836d327a13cf9d134a2bd45}{CAN\+\_\+\+F18\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29322d94dc642ade6edb7c59449a90cf}{CAN\+\_\+\+F18\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f61b919ffc6830f61ce93620c3a88d6}{CAN\+\_\+\+F18\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7cf9e0726973196ec7f311695a7ad5}{CAN\+\_\+\+F18\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f61b919ffc6830f61ce93620c3a88d6}{CAN\+\_\+\+F18\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad321a865b447bbf42512c27dfa676c5d}{CAN\+\_\+\+F18\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa19cec43d3e997ba7f171c52067d6488}{CAN\+\_\+\+F18\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad321a865b447bbf42512c27dfa676c5d}{CAN\+\_\+\+F18\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7854dabfde9ae8eca520e2155c1bb06a}{CAN\+\_\+\+F18\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e89ddeacf09cedc9d206cd6765e827}{CAN\+\_\+\+F18\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7854dabfde9ae8eca520e2155c1bb06a}{CAN\+\_\+\+F18\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89b0e52d8a9811e608743ec7eadcb8a}{CAN\+\_\+\+F18\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02ed6725d096aef53f2cfefbe0e0de}{CAN\+\_\+\+F18\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89b0e52d8a9811e608743ec7eadcb8a}{CAN\+\_\+\+F18\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab033c97e5e0788303df3249bfcd45cdb}{CAN\+\_\+\+F18\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599392f89e2ec88630e881be05adf37d}{CAN\+\_\+\+F18\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab033c97e5e0788303df3249bfcd45cdb}{CAN\+\_\+\+F18\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45d152dd7cd0d2b3c62aa7a81e6c87b7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50886320d944813755ba5e35fa638a1}{CAN\+\_\+\+F18\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45d152dd7cd0d2b3c62aa7a81e6c87b7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b564334f5f3099f6c2653af6320c9aa}{CAN\+\_\+\+F18\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebf814c099b74630f1e9032c9fa155e}{CAN\+\_\+\+F18\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b564334f5f3099f6c2653af6320c9aa}{CAN\+\_\+\+F18\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f335f9780014a021a60cffabc197d7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72244dcc1479bf00f901c52aa5718683}{CAN\+\_\+\+F18\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f335f9780014a021a60cffabc197d7}{CAN\+\_\+\+F18\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa2a9c3b43e41e73406e362cbd78f34}{CAN\+\_\+\+F19\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d72754bcc8f6fc5997f50d058c07fb}{CAN\+\_\+\+F19\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa2a9c3b43e41e73406e362cbd78f34}{CAN\+\_\+\+F19\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6fdab63c7d608656eabc15f3edbccd}{CAN\+\_\+\+F19\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a8406704d757eb90b2b13f9f40037d}{CAN\+\_\+\+F19\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6fdab63c7d608656eabc15f3edbccd}{CAN\+\_\+\+F19\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f40aca62bc91b8a9211d7f3556285f}{CAN\+\_\+\+F19\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1ab90c71f2beda65061d2f8d2dcecd}{CAN\+\_\+\+F19\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f40aca62bc91b8a9211d7f3556285f}{CAN\+\_\+\+F19\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032393ffbe5830024cb04a1a317c8fe0}{CAN\+\_\+\+F19\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14dd4b15e5a05fbfb2ce26bdbe5fd8f5}{CAN\+\_\+\+F19\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032393ffbe5830024cb04a1a317c8fe0}{CAN\+\_\+\+F19\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898dd869422e901d88c2e5a8404f8c81}{CAN\+\_\+\+F19\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacee0d2a6a36662aa462d791e7e72af6}{CAN\+\_\+\+F19\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898dd869422e901d88c2e5a8404f8c81}{CAN\+\_\+\+F19\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090a374a8c2051693e379ac59b28d869}{CAN\+\_\+\+F19\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143d86e78e810c1db548f28abc11f639}{CAN\+\_\+\+F19\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090a374a8c2051693e379ac59b28d869}{CAN\+\_\+\+F19\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fab042e573908219235ae7e505c502}{CAN\+\_\+\+F19\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186f4da3a50f110d728f9e2b8e0579f5}{CAN\+\_\+\+F19\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fab042e573908219235ae7e505c502}{CAN\+\_\+\+F19\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1f54dc7b0d9d8e95f0667342d33f42}{CAN\+\_\+\+F19\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5c017d6fd01204a45179ee2c0758d0}{CAN\+\_\+\+F19\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1f54dc7b0d9d8e95f0667342d33f42}{CAN\+\_\+\+F19\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd020c9e642301bbc2cc7a40c6b1574f}{CAN\+\_\+\+F19\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5df37d9fdb2472c6af33a7134da214d}{CAN\+\_\+\+F19\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd020c9e642301bbc2cc7a40c6b1574f}{CAN\+\_\+\+F19\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfdf69e8e43ee945efe51b113357e04d}{CAN\+\_\+\+F19\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab65aa1f3ed644e842da91757cfbefb5a}{CAN\+\_\+\+F19\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfdf69e8e43ee945efe51b113357e04d}{CAN\+\_\+\+F19\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6553faa16b24a26327775fd25b2a1235}{CAN\+\_\+\+F19\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5425dce194ce5441c62daf3d37325e}{CAN\+\_\+\+F19\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6553faa16b24a26327775fd25b2a1235}{CAN\+\_\+\+F19\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7a675925a354df45d5d8d871585b95}{CAN\+\_\+\+F19\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da8dee6f650986b77372a455db7eea4}{CAN\+\_\+\+F19\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7a675925a354df45d5d8d871585b95}{CAN\+\_\+\+F19\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5285117ebd2f4cb93113bbe7a0d6c084}{CAN\+\_\+\+F19\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783ebe004de0b290ca3a932248ea14e7}{CAN\+\_\+\+F19\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5285117ebd2f4cb93113bbe7a0d6c084}{CAN\+\_\+\+F19\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97f37084270b8868dd8517c521ad854}{CAN\+\_\+\+F19\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5a9da5233430c6076a82db83ca0946}{CAN\+\_\+\+F19\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97f37084270b8868dd8517c521ad854}{CAN\+\_\+\+F19\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga041f06ab33913596b27821ded6ac625b}{CAN\+\_\+\+F19\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ae56b30d61d3d79d707eb02d2892eb}{CAN\+\_\+\+F19\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga041f06ab33913596b27821ded6ac625b}{CAN\+\_\+\+F19\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31649734360af66eab6d9141af086d2a}{CAN\+\_\+\+F19\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03d2272619870734fdd17858026904b}{CAN\+\_\+\+F19\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31649734360af66eab6d9141af086d2a}{CAN\+\_\+\+F19\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade94fefac21854883014d21c584137cd}{CAN\+\_\+\+F19\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b0abfa31ac1d074b1eccefedbea147f}{CAN\+\_\+\+F19\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade94fefac21854883014d21c584137cd}{CAN\+\_\+\+F19\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8ae2f8b27bc4d8be61a8b2aa8cd9a9}{CAN\+\_\+\+F19\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcf0c75975d33d92ba8f2592ad46163}{CAN\+\_\+\+F19\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8ae2f8b27bc4d8be61a8b2aa8cd9a9}{CAN\+\_\+\+F19\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8fc2e7a38b034031fa2cbe7824eff6}{CAN\+\_\+\+F19\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7846982522b48dca9a4807742dc398}{CAN\+\_\+\+F19\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8fc2e7a38b034031fa2cbe7824eff6}{CAN\+\_\+\+F19\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89419d2fef23f2aee4fa38d914d9a339}{CAN\+\_\+\+F19\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07057160aac049d8748b55021ade1cae}{CAN\+\_\+\+F19\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89419d2fef23f2aee4fa38d914d9a339}{CAN\+\_\+\+F19\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3903ebdd12510d72abe883d1df14d3ea}{CAN\+\_\+\+F19\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ed29a2517330ab03708af0781c1547}{CAN\+\_\+\+F19\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3903ebdd12510d72abe883d1df14d3ea}{CAN\+\_\+\+F19\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076022bb5409a6f2f4ad6603b31342ba}{CAN\+\_\+\+F19\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2cbad89e151904fca37cffecd775fc}{CAN\+\_\+\+F19\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076022bb5409a6f2f4ad6603b31342ba}{CAN\+\_\+\+F19\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fa8dc66f0045f2dff6f65d10f8d799}{CAN\+\_\+\+F19\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048d2334c326cdfda595e0a195373446}{CAN\+\_\+\+F19\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fa8dc66f0045f2dff6f65d10f8d799}{CAN\+\_\+\+F19\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24d87b0af9fde7e4bf60b28d01c0cf9}{CAN\+\_\+\+F19\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ccac612b907220ad331f3cc398e16c}{CAN\+\_\+\+F19\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24d87b0af9fde7e4bf60b28d01c0cf9}{CAN\+\_\+\+F19\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df735b38042638138f10f52efddf13e}{CAN\+\_\+\+F19\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74402627dcd7bfbe33f846cdb04c9a13}{CAN\+\_\+\+F19\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4df735b38042638138f10f52efddf13e}{CAN\+\_\+\+F19\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13155a75e252a077d2a91bac965056c}{CAN\+\_\+\+F19\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca9b5bce658031cde5db42b965e3454}{CAN\+\_\+\+F19\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad13155a75e252a077d2a91bac965056c}{CAN\+\_\+\+F19\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga296e02a928c4db0c8c12a42a6684d75f}{CAN\+\_\+\+F19\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3a58fda5603c93b50528023c9fd351}{CAN\+\_\+\+F19\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga296e02a928c4db0c8c12a42a6684d75f}{CAN\+\_\+\+F19\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f79aa41bb9002e5f4b5c462d14fa87}{CAN\+\_\+\+F19\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456d311e6379e3e467cbc34b6cc972d7}{CAN\+\_\+\+F19\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f79aa41bb9002e5f4b5c462d14fa87}{CAN\+\_\+\+F19\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfe4be476ab4f343e370a13582673a4}{CAN\+\_\+\+F19\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115d59b39314dbdc04fffcc241002451}{CAN\+\_\+\+F19\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfe4be476ab4f343e370a13582673a4}{CAN\+\_\+\+F19\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ae8f0755fb46f638f937de5858bb8}{CAN\+\_\+\+F19\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1b2c277ebf1c738b921ca0fe60e0f1}{CAN\+\_\+\+F19\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ae8f0755fb46f638f937de5858bb8}{CAN\+\_\+\+F19\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd2e469ff51af1798ed405e858cc065}{CAN\+\_\+\+F19\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f916b85149114bb43b43ff19cc3cb21}{CAN\+\_\+\+F19\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd2e469ff51af1798ed405e858cc065}{CAN\+\_\+\+F19\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23bdee9689fa86af47f09d6c19fdad67}{CAN\+\_\+\+F19\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6402e13fcca20e1012533b18f9e1ed9}{CAN\+\_\+\+F19\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23bdee9689fa86af47f09d6c19fdad67}{CAN\+\_\+\+F19\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281cc8ac84435b1c2391912b4628cfc0}{CAN\+\_\+\+F20\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f88f473050abf79c02f39662086553}{CAN\+\_\+\+F20\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281cc8ac84435b1c2391912b4628cfc0}{CAN\+\_\+\+F20\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8c804ea4e43ade2a8b3f92984a8453}{CAN\+\_\+\+F20\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66444cdfa4bc322505d19db995093e2d}{CAN\+\_\+\+F20\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8c804ea4e43ade2a8b3f92984a8453}{CAN\+\_\+\+F20\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6968836acf9e4fe6d427dea6d2a09c}{CAN\+\_\+\+F20\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32c76fa36b1b0ee270af0fd040bb43f6}{CAN\+\_\+\+F20\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6968836acf9e4fe6d427dea6d2a09c}{CAN\+\_\+\+F20\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad595d12316eae9524ae1f14f4244765}{CAN\+\_\+\+F20\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e05266c39b996da3ad5dc82ce6a87e}{CAN\+\_\+\+F20\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad595d12316eae9524ae1f14f4244765}{CAN\+\_\+\+F20\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ba0675c2d0e492990854f014d0a0c2}{CAN\+\_\+\+F20\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2963ec894e4c2802c31df886c650462}{CAN\+\_\+\+F20\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ba0675c2d0e492990854f014d0a0c2}{CAN\+\_\+\+F20\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1085a41267228cb313f10bf6ce651b03}{CAN\+\_\+\+F20\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628b27f36719591f75de62f6700efefc}{CAN\+\_\+\+F20\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1085a41267228cb313f10bf6ce651b03}{CAN\+\_\+\+F20\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf159f8599229e47a3b26c5828dbc744}{CAN\+\_\+\+F20\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0cdf874deae8ccb6233bdd30821754}{CAN\+\_\+\+F20\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf159f8599229e47a3b26c5828dbc744}{CAN\+\_\+\+F20\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67cb7a772df0a2d09e1ad01bc1876e1}{CAN\+\_\+\+F20\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567828632ab442499526f119c8d0e818}{CAN\+\_\+\+F20\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67cb7a772df0a2d09e1ad01bc1876e1}{CAN\+\_\+\+F20\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83750f3b2977950989ae596706c0938d}{CAN\+\_\+\+F20\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0df36f1163f64f364b8014e3c2dbd0a}{CAN\+\_\+\+F20\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83750f3b2977950989ae596706c0938d}{CAN\+\_\+\+F20\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35ed8fe0840907e97f7acc2e47ce893}{CAN\+\_\+\+F20\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ecd2c87dfac00da45517b8efccdee2}{CAN\+\_\+\+F20\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35ed8fe0840907e97f7acc2e47ce893}{CAN\+\_\+\+F20\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6a6eb4d851ddf600e6a81bef074fd5}{CAN\+\_\+\+F20\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga324434efc5dff4a2de895bbba96f8497}{CAN\+\_\+\+F20\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6a6eb4d851ddf600e6a81bef074fd5}{CAN\+\_\+\+F20\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c104292c492c6c8effded7b6610aee}{CAN\+\_\+\+F20\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf55a19920c1a3f6de798f63c731ae517}{CAN\+\_\+\+F20\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c104292c492c6c8effded7b6610aee}{CAN\+\_\+\+F20\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cc9e0b1396e1b43151e7adc2bba689}{CAN\+\_\+\+F20\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8bdfd7ae0deda36157801591950f0d}{CAN\+\_\+\+F20\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cc9e0b1396e1b43151e7adc2bba689}{CAN\+\_\+\+F20\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf952875024f76fd8e93c2f82baed10d}{CAN\+\_\+\+F20\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38455463105603d8f9824f9a79531fd6}{CAN\+\_\+\+F20\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf952875024f76fd8e93c2f82baed10d}{CAN\+\_\+\+F20\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217667331ba1bbc3ffff7054b6a2af4b}{CAN\+\_\+\+F20\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5012bb0f5c5589bd2f24d6255fa4463e}{CAN\+\_\+\+F20\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217667331ba1bbc3ffff7054b6a2af4b}{CAN\+\_\+\+F20\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f0b423dd60a3b56029868b355fc977}{CAN\+\_\+\+F20\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142d64924e8a2fb8979f49b38cb823ec}{CAN\+\_\+\+F20\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f0b423dd60a3b56029868b355fc977}{CAN\+\_\+\+F20\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e9c50f8d84abeb590e63c219db88e9}{CAN\+\_\+\+F20\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382b42073f29e0b0603a72cf6eed2a23}{CAN\+\_\+\+F20\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e9c50f8d84abeb590e63c219db88e9}{CAN\+\_\+\+F20\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdac162726858570650e2775b41187f}{CAN\+\_\+\+F20\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfc10a142ab1a5a4de79e4900268ff5}{CAN\+\_\+\+F20\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdac162726858570650e2775b41187f}{CAN\+\_\+\+F20\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e5f35a8c7207b860ae1cf8bda4ebd7}{CAN\+\_\+\+F20\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5827a0a9df36e0ea8e113cb6f80132a1}{CAN\+\_\+\+F20\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e5f35a8c7207b860ae1cf8bda4ebd7}{CAN\+\_\+\+F20\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c6b862f9cd7be6458ba89925c0bd20}{CAN\+\_\+\+F20\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d9bcb6c12dbef029c23865bc8c45f8}{CAN\+\_\+\+F20\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c6b862f9cd7be6458ba89925c0bd20}{CAN\+\_\+\+F20\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3598cd1a0f6932734bcd84e3ee8f43}{CAN\+\_\+\+F20\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355322647602835a6f7f7f07df6a146d}{CAN\+\_\+\+F20\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3598cd1a0f6932734bcd84e3ee8f43}{CAN\+\_\+\+F20\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4283e085527a19af521eb8c01f872737}{CAN\+\_\+\+F20\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga312d844da5e894c88684ee43c5efe546}{CAN\+\_\+\+F20\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4283e085527a19af521eb8c01f872737}{CAN\+\_\+\+F20\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9f788cc4cad6bed88ee6cfe6b33145}{CAN\+\_\+\+F20\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89db82f5671eb3e11be64cf191cf7abd}{CAN\+\_\+\+F20\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9f788cc4cad6bed88ee6cfe6b33145}{CAN\+\_\+\+F20\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2b9cde18ef5bb63647bdfdaba0ca8a}{CAN\+\_\+\+F20\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c3c852191fcf6f3af3cf14c578d16}{CAN\+\_\+\+F20\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2b9cde18ef5bb63647bdfdaba0ca8a}{CAN\+\_\+\+F20\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9bb6bcc90eea297d0190b6c892d319}{CAN\+\_\+\+F20\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b8af32be6f6908201f585c3c9d744}{CAN\+\_\+\+F20\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9bb6bcc90eea297d0190b6c892d319}{CAN\+\_\+\+F20\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc957678d3cfe0422c872484fb141a8}{CAN\+\_\+\+F20\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb166e1a4ca64d887e4d9af8fcb76fa}{CAN\+\_\+\+F20\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc957678d3cfe0422c872484fb141a8}{CAN\+\_\+\+F20\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34746c7106d8dd2ef434a92174adfde1}{CAN\+\_\+\+F20\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221b72216f9ff571b6e1e8925e19c32c}{CAN\+\_\+\+F20\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34746c7106d8dd2ef434a92174adfde1}{CAN\+\_\+\+F20\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d144a51e1145a1c57be233e5373dd9b}{CAN\+\_\+\+F20\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae12d47103ee5de7f83caad92668c8fbe}{CAN\+\_\+\+F20\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d144a51e1145a1c57be233e5373dd9b}{CAN\+\_\+\+F20\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567fcbeb4dec32a4bbbbc22aed619bbe}{CAN\+\_\+\+F20\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d09e097d009cec9012def61d13f3fb}{CAN\+\_\+\+F20\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567fcbeb4dec32a4bbbbc22aed619bbe}{CAN\+\_\+\+F20\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661006bc6b12c1de23421479bde12996}{CAN\+\_\+\+F20\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab836544b6259672be9ded4d6bafd7f39}{CAN\+\_\+\+F20\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661006bc6b12c1de23421479bde12996}{CAN\+\_\+\+F20\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9550e216c400c9cd91d0950bf0b38fa}{CAN\+\_\+\+F20\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8b8047325cfb3eb606c2d100780098}{CAN\+\_\+\+F20\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9550e216c400c9cd91d0950bf0b38fa}{CAN\+\_\+\+F20\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef59d74adc77851add9eec02b7286b1}{CAN\+\_\+\+F20\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace572de3b07203f5a05ff14dce8ac8b9}{CAN\+\_\+\+F20\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef59d74adc77851add9eec02b7286b1}{CAN\+\_\+\+F20\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbf7ec908a0e2eefd9cb55d3abe8e8c}{CAN\+\_\+\+F21\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7918179a4b975708c67968dbe32fb08}{CAN\+\_\+\+F21\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbf7ec908a0e2eefd9cb55d3abe8e8c}{CAN\+\_\+\+F21\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00004d7a2ff73e5304a42d14846a1897}{CAN\+\_\+\+F21\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa241582e457aa740053e426883b35d62}{CAN\+\_\+\+F21\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00004d7a2ff73e5304a42d14846a1897}{CAN\+\_\+\+F21\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ab843afd6723210e83c03be1f49b19}{CAN\+\_\+\+F21\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb4d59c8530456d7fb3d259fe2e677a}{CAN\+\_\+\+F21\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ab843afd6723210e83c03be1f49b19}{CAN\+\_\+\+F21\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa31a2f311b632dda40dd961523ce08c0}{CAN\+\_\+\+F21\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0e38dd9ef67bfc432c51397da35ba5}{CAN\+\_\+\+F21\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa31a2f311b632dda40dd961523ce08c0}{CAN\+\_\+\+F21\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab985f7adba1395022d20f8d116062026}{CAN\+\_\+\+F21\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e20a02b994fb915d2546fc2b13f5a62}{CAN\+\_\+\+F21\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab985f7adba1395022d20f8d116062026}{CAN\+\_\+\+F21\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99dc0c410316a5e5191550419d08fdb2}{CAN\+\_\+\+F21\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d26fbd6e6d7502394860aee332ad91}{CAN\+\_\+\+F21\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99dc0c410316a5e5191550419d08fdb2}{CAN\+\_\+\+F21\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c36dd95edb65a9b26682fe95eb66d86}{CAN\+\_\+\+F21\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3725dd42eb898b1d52f3f1e82f1eab5}{CAN\+\_\+\+F21\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c36dd95edb65a9b26682fe95eb66d86}{CAN\+\_\+\+F21\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7059f785e6a89c562db437486cb4e5}{CAN\+\_\+\+F21\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd32e82fd0feaa1cb57910789f3082a}{CAN\+\_\+\+F21\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7059f785e6a89c562db437486cb4e5}{CAN\+\_\+\+F21\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c46ae30182183a58488dd5173652bd}{CAN\+\_\+\+F21\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e08fcb80d53f2528a7e5de1ccdf8277}{CAN\+\_\+\+F21\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c46ae30182183a58488dd5173652bd}{CAN\+\_\+\+F21\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00174e3d971ee6d17de1d870459e5584}{CAN\+\_\+\+F21\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4318ac50bce1337f97b7380bf14fbbdd}{CAN\+\_\+\+F21\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00174e3d971ee6d17de1d870459e5584}{CAN\+\_\+\+F21\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51be62a97cea4d6d3001d9d6f487e0e6}{CAN\+\_\+\+F21\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d394ff62d3bebee5c5c3f24e19c7a2}{CAN\+\_\+\+F21\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51be62a97cea4d6d3001d9d6f487e0e6}{CAN\+\_\+\+F21\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa14cd25e83feb1dde67f1d8c7c130c4}{CAN\+\_\+\+F21\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800bd05235d9f2e9881263d714a935ca}{CAN\+\_\+\+F21\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa14cd25e83feb1dde67f1d8c7c130c4}{CAN\+\_\+\+F21\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e0ec686011763f7fa74be2033d607a}{CAN\+\_\+\+F21\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9facd0a79645a698b45cdbc85d59c831}{CAN\+\_\+\+F21\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e0ec686011763f7fa74be2033d607a}{CAN\+\_\+\+F21\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15dee4023c6552fb5b985bbf2c94db4}{CAN\+\_\+\+F21\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607b065888eeba9168331ba5f73d1ebb}{CAN\+\_\+\+F21\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15dee4023c6552fb5b985bbf2c94db4}{CAN\+\_\+\+F21\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64cd9056b177a46f957ff8c0041af47}{CAN\+\_\+\+F21\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904a4ae0b70b5545192f0da7439b3b3a}{CAN\+\_\+\+F21\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64cd9056b177a46f957ff8c0041af47}{CAN\+\_\+\+F21\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59495b6f3ea09718d522f67c239ed3f1}{CAN\+\_\+\+F21\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga086d7cb5745f52e1f3aab5ae7a0372b0}{CAN\+\_\+\+F21\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59495b6f3ea09718d522f67c239ed3f1}{CAN\+\_\+\+F21\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6324f5f734193d88293a221538a4b7}{CAN\+\_\+\+F21\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82909be8cd7f6d12f7af8f051a7c0b3}{CAN\+\_\+\+F21\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6324f5f734193d88293a221538a4b7}{CAN\+\_\+\+F21\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7909e3563e9731041085e3366409195b}{CAN\+\_\+\+F21\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec4ef3bf2483e583ddbe6dcf08bb07}{CAN\+\_\+\+F21\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7909e3563e9731041085e3366409195b}{CAN\+\_\+\+F21\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d43995c0628f1d410435acab2f62f}{CAN\+\_\+\+F21\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dfb5515b92ae7b154f52c7c1f8a157}{CAN\+\_\+\+F21\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d43995c0628f1d410435acab2f62f}{CAN\+\_\+\+F21\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3f3508a3bfafcbd3892458009d1c4d}{CAN\+\_\+\+F21\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf004ffe43fa0cc09cf901af8db2b9717}{CAN\+\_\+\+F21\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c3f3508a3bfafcbd3892458009d1c4d}{CAN\+\_\+\+F21\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1622733042e9110931acac3bb91c8eff}{CAN\+\_\+\+F21\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80375515cff257279e3829533716c113}{CAN\+\_\+\+F21\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1622733042e9110931acac3bb91c8eff}{CAN\+\_\+\+F21\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca37c39f52a9367ef95866f4d9ee3c53}{CAN\+\_\+\+F21\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8598b384a3f9fc77fc544086489d2b3}{CAN\+\_\+\+F21\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca37c39f52a9367ef95866f4d9ee3c53}{CAN\+\_\+\+F21\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a78cde9e0a87ef5f5c9d863eeae65c}{CAN\+\_\+\+F21\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4ed3e0ac12394b9fdcdfe00a9f7607}{CAN\+\_\+\+F21\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a78cde9e0a87ef5f5c9d863eeae65c}{CAN\+\_\+\+F21\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1189d0c8a569160debd648e86c7c0c}{CAN\+\_\+\+F21\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab51f7c158958d6de30cb780a960854}{CAN\+\_\+\+F21\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1189d0c8a569160debd648e86c7c0c}{CAN\+\_\+\+F21\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41996d9e8b9c0057f553459e85688bd4}{CAN\+\_\+\+F21\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a57e93ae4c794930b517b4608207c93}{CAN\+\_\+\+F21\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41996d9e8b9c0057f553459e85688bd4}{CAN\+\_\+\+F21\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ef9562c8b36958ae1b71734f343ac0}{CAN\+\_\+\+F21\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6fb14a9d7a0ab28e21480b0f75c01c5}{CAN\+\_\+\+F21\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ef9562c8b36958ae1b71734f343ac0}{CAN\+\_\+\+F21\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f083afedd96b91f4d0d5796ff0ebf5}{CAN\+\_\+\+F21\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f1e79ebb1325e7a96ee0556dcd63b4}{CAN\+\_\+\+F21\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f083afedd96b91f4d0d5796ff0ebf5}{CAN\+\_\+\+F21\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff9f30b6038b7dd81442346e8a15b1d}{CAN\+\_\+\+F21\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3d8d644fc50950906722bff707cea2f}{CAN\+\_\+\+F21\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff9f30b6038b7dd81442346e8a15b1d}{CAN\+\_\+\+F21\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3109f32e5cbb0654ef83362f4dbafed0}{CAN\+\_\+\+F21\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f1296e0e47765d4500cb0a65f4f465}{CAN\+\_\+\+F21\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3109f32e5cbb0654ef83362f4dbafed0}{CAN\+\_\+\+F21\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad565bf3e937eb0475e48f92b5799ea42}{CAN\+\_\+\+F21\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48468dd61a9918d350643ab75b9b6299}{CAN\+\_\+\+F21\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad565bf3e937eb0475e48f92b5799ea42}{CAN\+\_\+\+F21\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ea4d66c85655d965cbc7309b1e8247}{CAN\+\_\+\+F21\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga810e0e98c6a4e6bb6c94d98019644cae}{CAN\+\_\+\+F21\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ea4d66c85655d965cbc7309b1e8247}{CAN\+\_\+\+F21\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbe88719d1374499d091bcb46eb31e6}{CAN\+\_\+\+F21\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d166f483d5e42fff612af640a65843d}{CAN\+\_\+\+F21\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbe88719d1374499d091bcb46eb31e6}{CAN\+\_\+\+F21\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423293712749f5a8b01da133b0ebab8}{CAN\+\_\+\+F22\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbe9b80d7b1a10c86d13a603844ae9a}{CAN\+\_\+\+F22\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423293712749f5a8b01da133b0ebab8}{CAN\+\_\+\+F22\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29126f69efb44e65d154d21b5220bbb}{CAN\+\_\+\+F22\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2736b7e8c6a0c35eb33327937976aa3}{CAN\+\_\+\+F22\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29126f69efb44e65d154d21b5220bbb}{CAN\+\_\+\+F22\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a5fbb9fc40173c2a1c9307347babf4}{CAN\+\_\+\+F22\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bf1a0d651f8eb08cd29923af8879a6}{CAN\+\_\+\+F22\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a5fbb9fc40173c2a1c9307347babf4}{CAN\+\_\+\+F22\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43280c4255563cbf9325c903122c25b2}{CAN\+\_\+\+F22\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea547ba090eddc413b04f3620fd256a}{CAN\+\_\+\+F22\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43280c4255563cbf9325c903122c25b2}{CAN\+\_\+\+F22\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259d3885201e6b41e977eb3e94f4841a}{CAN\+\_\+\+F22\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8f7d04b1c79ccf466dbc186994dfdd8}{CAN\+\_\+\+F22\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259d3885201e6b41e977eb3e94f4841a}{CAN\+\_\+\+F22\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f11dcbf79c2cbb780de63e0580915e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7cce866a7441bbb59bd4397ae7028c}{CAN\+\_\+\+F22\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f11dcbf79c2cbb780de63e0580915e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0394dac03073a1ee0d6a872d65e8e8b}{CAN\+\_\+\+F22\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6df8b15b47d1171d153f726cedec51e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0394dac03073a1ee0d6a872d65e8e8b}{CAN\+\_\+\+F22\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8238c8ec70875edc91b539fba9b18b}{CAN\+\_\+\+F22\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8d81fd0553f1d39e872f01112834a1}{CAN\+\_\+\+F22\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8238c8ec70875edc91b539fba9b18b}{CAN\+\_\+\+F22\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdf520612c5466cc36f0b42997ccc0e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4d30823f24a230ba8b18f75f2df182}{CAN\+\_\+\+F22\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdf520612c5466cc36f0b42997ccc0e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga946fc96cecdc0426b77ea53e38d9b06e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e2dd00be77775f84e8b0139ddd4e84}{CAN\+\_\+\+F22\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga946fc96cecdc0426b77ea53e38d9b06e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac938f3198f0665ac00aacf93a928fc6f}{CAN\+\_\+\+F22\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80de06589a0e520d2ec097b72d46d967}{CAN\+\_\+\+F22\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac938f3198f0665ac00aacf93a928fc6f}{CAN\+\_\+\+F22\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec416dfec5b09373cba20a3fe5764cbf}{CAN\+\_\+\+F22\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df2fad337e7f3276b55b17cfc17cc51}{CAN\+\_\+\+F22\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec416dfec5b09373cba20a3fe5764cbf}{CAN\+\_\+\+F22\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074f40bc8e9e4e7ad283eeab10fa8b72}{CAN\+\_\+\+F22\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89f2cb955d61e31d60cc1f8551d42e4}{CAN\+\_\+\+F22\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074f40bc8e9e4e7ad283eeab10fa8b72}{CAN\+\_\+\+F22\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94fb0de5c18a63041b6541fb4b1c866}{CAN\+\_\+\+F22\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b033b9e1f6c95e98603192d32454caa}{CAN\+\_\+\+F22\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94fb0de5c18a63041b6541fb4b1c866}{CAN\+\_\+\+F22\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d85036c5f765b72e425e2df2e73bc}{CAN\+\_\+\+F22\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c71ec3f94076d2b4646ba756c833b2}{CAN\+\_\+\+F22\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d85036c5f765b72e425e2df2e73bc}{CAN\+\_\+\+F22\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad89e02f95dde1688abda680e8ce0038}{CAN\+\_\+\+F22\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c1708676dd58d678209ea82473e490}{CAN\+\_\+\+F22\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad89e02f95dde1688abda680e8ce0038}{CAN\+\_\+\+F22\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e4149d9f4b2c313fae939ef988a2a7}{CAN\+\_\+\+F22\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631cf15fbc9cea49e8f25d84902e8501}{CAN\+\_\+\+F22\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e4149d9f4b2c313fae939ef988a2a7}{CAN\+\_\+\+F22\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48da3fd40354ff977fa83778f60b101}{CAN\+\_\+\+F22\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59cfcb5c8680ddee4b0e92e0ca63351}{CAN\+\_\+\+F22\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48da3fd40354ff977fa83778f60b101}{CAN\+\_\+\+F22\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284bc1b76df4aa363fba1144132ffc03}{CAN\+\_\+\+F22\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82294e39f47bf347cd6988f823224dfe}{CAN\+\_\+\+F22\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284bc1b76df4aa363fba1144132ffc03}{CAN\+\_\+\+F22\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e7a8a8c829d92884aa1a224319433f8}{CAN\+\_\+\+F22\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad276f7c096dfce35e143734960b05296}{CAN\+\_\+\+F22\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e7a8a8c829d92884aa1a224319433f8}{CAN\+\_\+\+F22\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805778ec49888341b8a3a4246c6a1553}{CAN\+\_\+\+F22\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2f8cc7fdadf36c7f2339ece0c1ce91}{CAN\+\_\+\+F22\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805778ec49888341b8a3a4246c6a1553}{CAN\+\_\+\+F22\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf0db478a670e270d4cad1c1e630f28}{CAN\+\_\+\+F22\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5884ef8b01f2468c5f38d34aa99688}{CAN\+\_\+\+F22\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaf0db478a670e270d4cad1c1e630f28}{CAN\+\_\+\+F22\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73df86f1833157e964d9a006cba6350d}{CAN\+\_\+\+F22\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a3a166fee1d2e728765ba48e61c56e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73df86f1833157e964d9a006cba6350d}{CAN\+\_\+\+F22\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99983dbc27d5319fb38d0bb091770618}{CAN\+\_\+\+F22\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadacc4332a89ad9c6bef76d5dcd1d8fda}{CAN\+\_\+\+F22\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99983dbc27d5319fb38d0bb091770618}{CAN\+\_\+\+F22\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586e0581a9e153361ce06242e04f4984}{CAN\+\_\+\+F22\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa524ff71995766c0a7a2aa7488703fb0}{CAN\+\_\+\+F22\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586e0581a9e153361ce06242e04f4984}{CAN\+\_\+\+F22\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221069e2c4235c4dca38298ce701d38c}{CAN\+\_\+\+F22\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e216418463bfad9c36d0bde4c817a4d}{CAN\+\_\+\+F22\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221069e2c4235c4dca38298ce701d38c}{CAN\+\_\+\+F22\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3dfd3550e120cd6bbb16ef51674d1}{CAN\+\_\+\+F22\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb40fff8268d25b4798dbdacf329dafb}{CAN\+\_\+\+F22\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3dfd3550e120cd6bbb16ef51674d1}{CAN\+\_\+\+F22\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b05d6b919f7973d36ce34f340d2be97}{CAN\+\_\+\+F22\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2e3cc15f63a9fe34c3aa4b07a1d87e}{CAN\+\_\+\+F22\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b05d6b919f7973d36ce34f340d2be97}{CAN\+\_\+\+F22\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c3e65a5e18440c6d69f60eea8e3d0de}{CAN\+\_\+\+F22\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa956380d328b64c33a903c8e4630c5c0}{CAN\+\_\+\+F22\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c3e65a5e18440c6d69f60eea8e3d0de}{CAN\+\_\+\+F22\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54292ed8772d0b86d6aa397373deca1}{CAN\+\_\+\+F22\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afe274247b600f8c4baf13264525306}{CAN\+\_\+\+F22\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54292ed8772d0b86d6aa397373deca1}{CAN\+\_\+\+F22\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bca51b75235f0d52d813d337c33ba44}{CAN\+\_\+\+F22\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ef4ec869eef262cb31d8426d12fc9d}{CAN\+\_\+\+F22\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bca51b75235f0d52d813d337c33ba44}{CAN\+\_\+\+F22\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd454a1b97590d349960d9614038ac8}{CAN\+\_\+\+F22\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae77ccf679858848200d6287ef1aace79}{CAN\+\_\+\+F22\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd454a1b97590d349960d9614038ac8}{CAN\+\_\+\+F22\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c714b62afc98285a49dc14462b3e1d}{CAN\+\_\+\+F23\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5190da92d2c64ac2bf9d9d1265a68119}{CAN\+\_\+\+F23\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c714b62afc98285a49dc14462b3e1d}{CAN\+\_\+\+F23\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9268afa5c2af56700e91d0111e2d0d32}{CAN\+\_\+\+F23\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dc84e7409e9658985b9206e2296f3c}{CAN\+\_\+\+F23\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9268afa5c2af56700e91d0111e2d0d32}{CAN\+\_\+\+F23\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603eda2937a68ec3b0d5e7a4eaf86f18}{CAN\+\_\+\+F23\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681c113a2593a5437782b60c2388b173}{CAN\+\_\+\+F23\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603eda2937a68ec3b0d5e7a4eaf86f18}{CAN\+\_\+\+F23\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a4a0f2bc621f55127073a619b78005}{CAN\+\_\+\+F23\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bd7615b083bcba6c6890129185943d}{CAN\+\_\+\+F23\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a4a0f2bc621f55127073a619b78005}{CAN\+\_\+\+F23\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7431ad4898a32b26962339639bb65fb}{CAN\+\_\+\+F23\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0658449e1cb777c5ac2688e1369fd2b}{CAN\+\_\+\+F23\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7431ad4898a32b26962339639bb65fb}{CAN\+\_\+\+F23\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga307b446544535ef31da9b1ac3b28360a}{CAN\+\_\+\+F23\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afbf89bc87bfa8a693f6c8e61055293}{CAN\+\_\+\+F23\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga307b446544535ef31da9b1ac3b28360a}{CAN\+\_\+\+F23\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4576164d39846368617a02cf6402ae21}{CAN\+\_\+\+F23\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d65ec98bad83f8c977ce6b81cdc0156}{CAN\+\_\+\+F23\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4576164d39846368617a02cf6402ae21}{CAN\+\_\+\+F23\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae952e0e26fe935e30106c4a866827e40}{CAN\+\_\+\+F23\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48a5bdbe21433967fd11228d3fe16726}{CAN\+\_\+\+F23\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae952e0e26fe935e30106c4a866827e40}{CAN\+\_\+\+F23\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab019a770928d1fe14ee0d5b664ca0a3b}{CAN\+\_\+\+F23\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddbefa3f37460f6ea76df0c6159c829c}{CAN\+\_\+\+F23\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab019a770928d1fe14ee0d5b664ca0a3b}{CAN\+\_\+\+F23\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4235449ee0fb9e12801522763883e89}{CAN\+\_\+\+F23\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0848212be4b4863383fb87c168e5d448}{CAN\+\_\+\+F23\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4235449ee0fb9e12801522763883e89}{CAN\+\_\+\+F23\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3a8c3aa71bb1e752ef2db8fb8fceb3}{CAN\+\_\+\+F23\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f408d81d1483453fbb8c4737ff6c0e}{CAN\+\_\+\+F23\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3a8c3aa71bb1e752ef2db8fb8fceb3}{CAN\+\_\+\+F23\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b226713552ddfe8a10cad044e9f69b}{CAN\+\_\+\+F23\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1929884722898356f85597ff24d8ab}{CAN\+\_\+\+F23\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b226713552ddfe8a10cad044e9f69b}{CAN\+\_\+\+F23\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3825a90c88c2729338feae60e335eb1f}{CAN\+\_\+\+F23\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23b2e36578815048de0a1f5c7f7a435}{CAN\+\_\+\+F23\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3825a90c88c2729338feae60e335eb1f}{CAN\+\_\+\+F23\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0093c561411fc0f2600c673dfb468da8}{CAN\+\_\+\+F23\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b5025c5e45d49f75f8f4628b578703}{CAN\+\_\+\+F23\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0093c561411fc0f2600c673dfb468da8}{CAN\+\_\+\+F23\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35dbdb93baebacb526418ef0054391}{CAN\+\_\+\+F23\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadceb8f9ee63204c93602a2e95fb02b03}{CAN\+\_\+\+F23\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35dbdb93baebacb526418ef0054391}{CAN\+\_\+\+F23\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955112d506af188467a5dc0b6f196aca}{CAN\+\_\+\+F23\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c8044c02969ef70028b89859fca6dd}{CAN\+\_\+\+F23\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955112d506af188467a5dc0b6f196aca}{CAN\+\_\+\+F23\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab152d4cc76b4c0f5cfe676a6d33c7f33}{CAN\+\_\+\+F23\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7ec18c8a08fba6e8b6e0f6fa91f07ef}{CAN\+\_\+\+F23\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab152d4cc76b4c0f5cfe676a6d33c7f33}{CAN\+\_\+\+F23\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2180544c1341d42d0de7c70fcfee819b}{CAN\+\_\+\+F23\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf964dbc2cbce8150ec5c2de39ff99f1e}{CAN\+\_\+\+F23\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2180544c1341d42d0de7c70fcfee819b}{CAN\+\_\+\+F23\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ddbbc65903bc9c7bdb32ee54cbc9c2}{CAN\+\_\+\+F23\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37331139f362d12a1c75ecf424791a1}{CAN\+\_\+\+F23\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ddbbc65903bc9c7bdb32ee54cbc9c2}{CAN\+\_\+\+F23\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5cda87873e8b5830d94093b8628c47}{CAN\+\_\+\+F23\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf601a5ba427445e35d0274c09ba4ae8}{CAN\+\_\+\+F23\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5cda87873e8b5830d94093b8628c47}{CAN\+\_\+\+F23\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cccba355675579f5c7ec09482396beb}{CAN\+\_\+\+F23\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29fab488aee5966f89f0eb1e9169a9f2}{CAN\+\_\+\+F23\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cccba355675579f5c7ec09482396beb}{CAN\+\_\+\+F23\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97dab0b8bb7bd482181c3866d09b2046}{CAN\+\_\+\+F23\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f7ed1bd8f80e65008988f7a63370b88}{CAN\+\_\+\+F23\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97dab0b8bb7bd482181c3866d09b2046}{CAN\+\_\+\+F23\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5621d672060f603f955f05f773fce06c}{CAN\+\_\+\+F23\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf847d64cec54fca31ec6e4fd3183972a}{CAN\+\_\+\+F23\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5621d672060f603f955f05f773fce06c}{CAN\+\_\+\+F23\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902dd2a6d25e5f2a3c80bbfdc4c10f67}{CAN\+\_\+\+F23\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefef45d226605f9e83431fd71f6aac2f}{CAN\+\_\+\+F23\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga902dd2a6d25e5f2a3c80bbfdc4c10f67}{CAN\+\_\+\+F23\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76c548f90c3df0f1df9d11ebec537d6}{CAN\+\_\+\+F23\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad183863924a14e441ede4831f051cf83}{CAN\+\_\+\+F23\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76c548f90c3df0f1df9d11ebec537d6}{CAN\+\_\+\+F23\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e18a7cb122adb7658edc0a6b97e18c}{CAN\+\_\+\+F23\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431cfc9d47241aeea0ac4ddc04c648c5}{CAN\+\_\+\+F23\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e18a7cb122adb7658edc0a6b97e18c}{CAN\+\_\+\+F23\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504890d94a37f953d904766e958f4878}{CAN\+\_\+\+F23\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a680441550a318b4c1da778b0916f29}{CAN\+\_\+\+F23\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504890d94a37f953d904766e958f4878}{CAN\+\_\+\+F23\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4eea201db9ac83b13fda60d1b8d64d9}{CAN\+\_\+\+F23\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9bf5c29c1c924c93ee965bd14f008}{CAN\+\_\+\+F23\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4eea201db9ac83b13fda60d1b8d64d9}{CAN\+\_\+\+F23\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f17767acb5281cb915fc1326947fbd}{CAN\+\_\+\+F23\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7209aaa27fbe1c83dca80dc37950384}{CAN\+\_\+\+F23\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f17767acb5281cb915fc1326947fbd}{CAN\+\_\+\+F23\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37fc06d911be7a3a3ce7fde127546a1}{CAN\+\_\+\+F23\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11015aae67d0f9ae442c0946f02d309}{CAN\+\_\+\+F23\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37fc06d911be7a3a3ce7fde127546a1}{CAN\+\_\+\+F23\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160033616d7912da119879f791f1d4a5}{CAN\+\_\+\+F23\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49928510786ca1da8fbf515acb3e0ceb}{CAN\+\_\+\+F23\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160033616d7912da119879f791f1d4a5}{CAN\+\_\+\+F23\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7970462e5eaf705d59b747c1c73a4804}{CAN\+\_\+\+F23\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd18a4fb392f3b040f621b0b6168af7}{CAN\+\_\+\+F23\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7970462e5eaf705d59b747c1c73a4804}{CAN\+\_\+\+F23\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6434e600ebfeb9e37bc9b97314d4fdd6}{CAN\+\_\+\+F24\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c48936d62e6ae5e6d703d2815146ce}{CAN\+\_\+\+F24\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6434e600ebfeb9e37bc9b97314d4fdd6}{CAN\+\_\+\+F24\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda547e2775ebf83d1e947700afc8d6c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047462db2edbac78ae597c83bcd5411e}{CAN\+\_\+\+F24\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafda547e2775ebf83d1e947700afc8d6c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga242515eda9718332e8f0fd12937add3c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga464a104ffa3e00dc2e47651f67f64373}{CAN\+\_\+\+F24\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga242515eda9718332e8f0fd12937add3c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c6010c0992ad69624a40ccbce1b169}{CAN\+\_\+\+F24\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eb255e0f3581cc8d1b122a167cdd44}{CAN\+\_\+\+F24\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c6010c0992ad69624a40ccbce1b169}{CAN\+\_\+\+F24\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e1db593797488c26f21d64b5c0af02}{CAN\+\_\+\+F24\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f118eb532fc29b443a29b7010fe98a}{CAN\+\_\+\+F24\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e1db593797488c26f21d64b5c0af02}{CAN\+\_\+\+F24\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5a32f1ce0885d05a63d3e6006f4516}{CAN\+\_\+\+F24\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadab355e3b89897bc81ad1d5b99e71ba3}{CAN\+\_\+\+F24\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5a32f1ce0885d05a63d3e6006f4516}{CAN\+\_\+\+F24\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce0e779588ddab6456000abce99add0}{CAN\+\_\+\+F24\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72d6258da93fd55d960e4ca02792479}{CAN\+\_\+\+F24\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce0e779588ddab6456000abce99add0}{CAN\+\_\+\+F24\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633fc29896d81c2fc77eb9437f80007f}{CAN\+\_\+\+F24\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cd0ad065d5d327f711b68205e787ab}{CAN\+\_\+\+F24\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633fc29896d81c2fc77eb9437f80007f}{CAN\+\_\+\+F24\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a012bc6c12d829b6963d0b76602b53c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88328724fd7c2c67832fca3b25d788f7}{CAN\+\_\+\+F24\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a012bc6c12d829b6963d0b76602b53c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaea898e9213e600f57a26507ff3a0eb}{CAN\+\_\+\+F24\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b612b7c5998a2317918eda00c94f121}{CAN\+\_\+\+F24\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaea898e9213e600f57a26507ff3a0eb}{CAN\+\_\+\+F24\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b63307ec45e7ffac94aa298ac33b03}{CAN\+\_\+\+F24\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb73da3237a160bf97a58adcb7a90e72}{CAN\+\_\+\+F24\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b63307ec45e7ffac94aa298ac33b03}{CAN\+\_\+\+F24\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga830bbb5085556ad4b54b815c0a7bd576}{CAN\+\_\+\+F24\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237295a27792f37d3d17eb450344be8c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga830bbb5085556ad4b54b815c0a7bd576}{CAN\+\_\+\+F24\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5c145bbea4e544d1732101d8029aab}{CAN\+\_\+\+F24\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b446de21ea9973c2c100a72f46a8a75}{CAN\+\_\+\+F24\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5c145bbea4e544d1732101d8029aab}{CAN\+\_\+\+F24\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd69c0c72d42ab10b45bd3ac405a6e14}{CAN\+\_\+\+F24\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49edbf9790c304018e11b4a4b07caa9c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd69c0c72d42ab10b45bd3ac405a6e14}{CAN\+\_\+\+F24\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e044400539a5265be48791b052db8b}{CAN\+\_\+\+F24\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67967136f948de79a8f9b7e11db7da9b}{CAN\+\_\+\+F24\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e044400539a5265be48791b052db8b}{CAN\+\_\+\+F24\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa447e07c5e8e7198ca7a5c4002d80f24}{CAN\+\_\+\+F24\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d5474c4bb73615e9978f5cf9a9ef17}{CAN\+\_\+\+F24\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa447e07c5e8e7198ca7a5c4002d80f24}{CAN\+\_\+\+F24\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba7d3c4a0cbbb6dbc3b2763876d5199}{CAN\+\_\+\+F24\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fafb4cb32abeabb0f0b0863b2ea4eb3}{CAN\+\_\+\+F24\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba7d3c4a0cbbb6dbc3b2763876d5199}{CAN\+\_\+\+F24\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419875114e45b81fda5e86bded2a9fb9}{CAN\+\_\+\+F24\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab788d7a54ce1dfa18f6f429f246276}{CAN\+\_\+\+F24\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga419875114e45b81fda5e86bded2a9fb9}{CAN\+\_\+\+F24\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc8eef483fb174efa1ea79f1d709541}{CAN\+\_\+\+F24\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eec9f610c077c0d573e33d7def7361f}{CAN\+\_\+\+F24\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc8eef483fb174efa1ea79f1d709541}{CAN\+\_\+\+F24\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09794df46ffc9960362f3152ab20e541}{CAN\+\_\+\+F24\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5caa2b26d5fbfefaf111b9a84e4e2265}{CAN\+\_\+\+F24\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09794df46ffc9960362f3152ab20e541}{CAN\+\_\+\+F24\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e70c5aecc846219bb7b19b9c11c410c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa7c27e64fbe0b38af20bb1769c1e42}{CAN\+\_\+\+F24\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e70c5aecc846219bb7b19b9c11c410c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac173c81f266cdc6735e1d4be4fc3c4a3}{CAN\+\_\+\+F24\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5643f64cf6dffafb0fa36fccfc757812}{CAN\+\_\+\+F24\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac173c81f266cdc6735e1d4be4fc3c4a3}{CAN\+\_\+\+F24\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade2def0ef257182c834b93b5beb98a81}{CAN\+\_\+\+F24\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77757ca5e7c3cb616b14682ea48d8201}{CAN\+\_\+\+F24\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade2def0ef257182c834b93b5beb98a81}{CAN\+\_\+\+F24\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27d1123e9487f972ef2bd588478207c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc3539fadd9425846359af2ac7ad4385}{CAN\+\_\+\+F24\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27d1123e9487f972ef2bd588478207c}{CAN\+\_\+\+F24\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43381a7c6edf1f7c8794391d5115ce92}{CAN\+\_\+\+F24\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08871bbdd5b411878d48bf07998c955d}{CAN\+\_\+\+F24\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43381a7c6edf1f7c8794391d5115ce92}{CAN\+\_\+\+F24\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga448b6daa341db7a5a00c60a33f079db8}{CAN\+\_\+\+F24\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86fa5bd530b524441dae211bdccc0d41}{CAN\+\_\+\+F24\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga448b6daa341db7a5a00c60a33f079db8}{CAN\+\_\+\+F24\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae13640813f8dc6a7d883eed72c498441}{CAN\+\_\+\+F24\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a6ee591acc8f88eaf12c5eb651c9f5}{CAN\+\_\+\+F24\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae13640813f8dc6a7d883eed72c498441}{CAN\+\_\+\+F24\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584b143ab76b0075edf5ffcf154f3650}{CAN\+\_\+\+F24\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517488ff105d7a9a34553c7decf7dfea}{CAN\+\_\+\+F24\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584b143ab76b0075edf5ffcf154f3650}{CAN\+\_\+\+F24\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4280afed7b78cd700d52a89a3f8038}{CAN\+\_\+\+F24\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba430be88d9ad26cbf03d243a554ce03}{CAN\+\_\+\+F24\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4280afed7b78cd700d52a89a3f8038}{CAN\+\_\+\+F24\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34a3153ccadcd5e4c91862b3725f387}{CAN\+\_\+\+F24\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693c0bc06f888378946b871266568b}{CAN\+\_\+\+F24\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34a3153ccadcd5e4c91862b3725f387}{CAN\+\_\+\+F24\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14e88ee5b1e760dff6653869ca7864e}{CAN\+\_\+\+F24\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0240bc2256711f48bdee218d721c23cd}{CAN\+\_\+\+F24\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14e88ee5b1e760dff6653869ca7864e}{CAN\+\_\+\+F24\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ff641118e13238e0458694f76940fee}{CAN\+\_\+\+F24\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be88192762587395823bfa469b3f64a}{CAN\+\_\+\+F24\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ff641118e13238e0458694f76940fee}{CAN\+\_\+\+F24\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b1af6896ca79f486d543e0b94df6a7}{CAN\+\_\+\+F25\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cfd89086ebad0964b8950f0854b0726}{CAN\+\_\+\+F25\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b1af6896ca79f486d543e0b94df6a7}{CAN\+\_\+\+F25\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5ed4cce33601d5bf726415f7cfc765}{CAN\+\_\+\+F25\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0dbec157771052f019b633abfe2431}{CAN\+\_\+\+F25\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5ed4cce33601d5bf726415f7cfc765}{CAN\+\_\+\+F25\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f21d1a76e35776ceb0cd603c46d69e}{CAN\+\_\+\+F25\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82bea8241a15e81f41aa261dfce022f}{CAN\+\_\+\+F25\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f21d1a76e35776ceb0cd603c46d69e}{CAN\+\_\+\+F25\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510bd4375bc94b68e58e1563d5b4c158}{CAN\+\_\+\+F25\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b9eb78679199f99dc360f3e805b070}{CAN\+\_\+\+F25\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510bd4375bc94b68e58e1563d5b4c158}{CAN\+\_\+\+F25\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b879db47c39eef3205c3594c90b4cde}{CAN\+\_\+\+F25\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0fb6e43094768e80c68cc32d592cba}{CAN\+\_\+\+F25\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b879db47c39eef3205c3594c90b4cde}{CAN\+\_\+\+F25\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ba488febf40bdcabaf0669d6a048fb}{CAN\+\_\+\+F25\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a6197cd5e8c0a6193f9f985baf1dae}{CAN\+\_\+\+F25\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ba488febf40bdcabaf0669d6a048fb}{CAN\+\_\+\+F25\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a60ce18626c1200a1c0e7bbac90d73}{CAN\+\_\+\+F25\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3f15c835af0e98aff66c65428dbbc7}{CAN\+\_\+\+F25\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a60ce18626c1200a1c0e7bbac90d73}{CAN\+\_\+\+F25\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad952ec2540daa2394daf2af25e0a5b5d}{CAN\+\_\+\+F25\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac017a06210f99b2ceb21a4228d834f63}{CAN\+\_\+\+F25\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad952ec2540daa2394daf2af25e0a5b5d}{CAN\+\_\+\+F25\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaab9ba07c71fa6fc512c2b3575f36f9}{CAN\+\_\+\+F25\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cbe8a6207afa786aef8552cf90d3122}{CAN\+\_\+\+F25\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaab9ba07c71fa6fc512c2b3575f36f9}{CAN\+\_\+\+F25\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20abedf599f2cb0a2f2afb3bbc34d4d0}{CAN\+\_\+\+F25\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4ab958a247bbbec318518afecd482e}{CAN\+\_\+\+F25\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20abedf599f2cb0a2f2afb3bbc34d4d0}{CAN\+\_\+\+F25\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f50cba722f2c16f61f0874bafefd887}{CAN\+\_\+\+F25\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc2b72f79c7b03de0b38e7fbd57888e}{CAN\+\_\+\+F25\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f50cba722f2c16f61f0874bafefd887}{CAN\+\_\+\+F25\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0d4542bed55abe29e18ae894793fa89}{CAN\+\_\+\+F25\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12d441bf3ca7c2ffca3d92cf57bc23d7}{CAN\+\_\+\+F25\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0d4542bed55abe29e18ae894793fa89}{CAN\+\_\+\+F25\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf31a50d6a70ed0c6e2e1f5b0b12805e8}{CAN\+\_\+\+F25\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c36f026b868427c737dec00a4896618}{CAN\+\_\+\+F25\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf31a50d6a70ed0c6e2e1f5b0b12805e8}{CAN\+\_\+\+F25\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92b09cd9f9af76f3931e22c92d055c77}{CAN\+\_\+\+F25\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a5c16a8d1ae9d3a1e2f2ad20f86a29}{CAN\+\_\+\+F25\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92b09cd9f9af76f3931e22c92d055c77}{CAN\+\_\+\+F25\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6afef36efce1647989ec31186068d68}{CAN\+\_\+\+F25\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7a1b39b8b71c54a6f826de4960f06f}{CAN\+\_\+\+F25\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6afef36efce1647989ec31186068d68}{CAN\+\_\+\+F25\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4acb2256a77f8208f8d391e84e9d2d3}{CAN\+\_\+\+F25\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab026fb47fc02d6c47316b4e82d875586}{CAN\+\_\+\+F25\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4acb2256a77f8208f8d391e84e9d2d3}{CAN\+\_\+\+F25\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0939c408d6fea0a8890cf9818542d619}{CAN\+\_\+\+F25\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f7c49eb4a0c8179e13edf973c5aae9}{CAN\+\_\+\+F25\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0939c408d6fea0a8890cf9818542d619}{CAN\+\_\+\+F25\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a22456e37ccf4d7d7bb373f20c54b74}{CAN\+\_\+\+F25\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf6ca7808df3f93269a35de9bab6160}{CAN\+\_\+\+F25\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a22456e37ccf4d7d7bb373f20c54b74}{CAN\+\_\+\+F25\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad003afaedce62aa8496cb94b541e869f}{CAN\+\_\+\+F25\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5ced45cec2c8af32b4517441be99ad}{CAN\+\_\+\+F25\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad003afaedce62aa8496cb94b541e869f}{CAN\+\_\+\+F25\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897c8321e3b6678d779ee233151aead7}{CAN\+\_\+\+F25\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31ea4e316519b7e1f1b65bd9586d2df}{CAN\+\_\+\+F25\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897c8321e3b6678d779ee233151aead7}{CAN\+\_\+\+F25\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b2595fd29a139f5f681f377a3ba6da}{CAN\+\_\+\+F25\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d74084b344050e772284c2165bf3fe}{CAN\+\_\+\+F25\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b2595fd29a139f5f681f377a3ba6da}{CAN\+\_\+\+F25\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250926e1dbeba4d7643c889c26d2cce}{CAN\+\_\+\+F25\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6dcba6559c458e91c626cf01bff539}{CAN\+\_\+\+F25\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250926e1dbeba4d7643c889c26d2cce}{CAN\+\_\+\+F25\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9525258c608d8f898573e733112308b6}{CAN\+\_\+\+F25\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd33c4cacd39f2322eea46fc7fc48b2}{CAN\+\_\+\+F25\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9525258c608d8f898573e733112308b6}{CAN\+\_\+\+F25\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d543105682e2a0822ed0d1fb97a6e9a}{CAN\+\_\+\+F25\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478497127ea1841343fad04cf14e7c3f}{CAN\+\_\+\+F25\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d543105682e2a0822ed0d1fb97a6e9a}{CAN\+\_\+\+F25\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada3654535fa46e74c5ff8c6daae191fb}{CAN\+\_\+\+F25\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076a600b56635266f0dc11826a502e44}{CAN\+\_\+\+F25\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada3654535fa46e74c5ff8c6daae191fb}{CAN\+\_\+\+F25\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b64e94d81e9a93f3f5d7a2dcc982ea6}{CAN\+\_\+\+F25\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3be1858ae055088e8e1a18e0243a14f}{CAN\+\_\+\+F25\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b64e94d81e9a93f3f5d7a2dcc982ea6}{CAN\+\_\+\+F25\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eeeaa0855f9ae2ba1ca5aae3a15311}{CAN\+\_\+\+F25\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d53a7eece295c74191e33c0e1cac20a}{CAN\+\_\+\+F25\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eeeaa0855f9ae2ba1ca5aae3a15311}{CAN\+\_\+\+F25\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f3e9d355a020263f84e8ea7c000ab1}{CAN\+\_\+\+F25\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae809617974cefc45634e1700bd55b96c}{CAN\+\_\+\+F25\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f3e9d355a020263f84e8ea7c000ab1}{CAN\+\_\+\+F25\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91186beb0045b80ff482671f6bfd5ae6}{CAN\+\_\+\+F25\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab070bac2a241ec0edf16dc1efe15f284}{CAN\+\_\+\+F25\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91186beb0045b80ff482671f6bfd5ae6}{CAN\+\_\+\+F25\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab65ba55f734589f9d310b357fde6aaed}{CAN\+\_\+\+F25\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e710d5efda697253ba1e32e9d9533f5}{CAN\+\_\+\+F25\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab65ba55f734589f9d310b357fde6aaed}{CAN\+\_\+\+F25\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad167cd531976b08548302439fd29eb2d}{CAN\+\_\+\+F25\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e03e1e21f8a2a7be19f7c84b603d8e9}{CAN\+\_\+\+F25\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad167cd531976b08548302439fd29eb2d}{CAN\+\_\+\+F25\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe8a8b6d92900d554dd8f89c228e587}{CAN\+\_\+\+F25\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa21514284cdd007cbc6617dca4be5e}{CAN\+\_\+\+F25\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe8a8b6d92900d554dd8f89c228e587}{CAN\+\_\+\+F25\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df36d8d3491a9bb24a4cfc4618dc769}{CAN\+\_\+\+F26\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993d5e8ec6cf1be4b3d9f4a2adcb3d51}{CAN\+\_\+\+F26\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df36d8d3491a9bb24a4cfc4618dc769}{CAN\+\_\+\+F26\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d2fd2d84423c998b9e183dcfe66021a}{CAN\+\_\+\+F26\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f608a523a56a1cba5ab822b0e62af20}{CAN\+\_\+\+F26\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d2fd2d84423c998b9e183dcfe66021a}{CAN\+\_\+\+F26\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33bcc01c5bae70bcc72eb2b127a00aa0}{CAN\+\_\+\+F26\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1595854e7d0a8fad8dc787811717cbaa}{CAN\+\_\+\+F26\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33bcc01c5bae70bcc72eb2b127a00aa0}{CAN\+\_\+\+F26\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2250468e270445196e7c039872e267f}{CAN\+\_\+\+F26\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007e3d963209b21db91f22815b59a61a}{CAN\+\_\+\+F26\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2250468e270445196e7c039872e267f}{CAN\+\_\+\+F26\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d1707b0bd5a83260f53b81c3ab99b6}{CAN\+\_\+\+F26\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f57ffbd92b825b0d78c3bad2be50c78}{CAN\+\_\+\+F26\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d1707b0bd5a83260f53b81c3ab99b6}{CAN\+\_\+\+F26\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03461994b96e023168a311c06b37dc00}{CAN\+\_\+\+F26\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ff9ea23cbd1dc90f07a1ea6d5f76af0}{CAN\+\_\+\+F26\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03461994b96e023168a311c06b37dc00}{CAN\+\_\+\+F26\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea4d46af2dc0276b2463cb2a0db6134}{CAN\+\_\+\+F26\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21884a717020b8b579fc0c6fb714d857}{CAN\+\_\+\+F26\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea4d46af2dc0276b2463cb2a0db6134}{CAN\+\_\+\+F26\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36337d65d311c16c92c843a814b710a5}{CAN\+\_\+\+F26\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8e40ab9240bd867925a048381ab60}{CAN\+\_\+\+F26\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36337d65d311c16c92c843a814b710a5}{CAN\+\_\+\+F26\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9270804911b255b023d1259d289aa01}{CAN\+\_\+\+F26\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944170bd7aeb16e986b9376b00def890}{CAN\+\_\+\+F26\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9270804911b255b023d1259d289aa01}{CAN\+\_\+\+F26\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3e18d164093d49d968af46078b01e6}{CAN\+\_\+\+F26\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef6922e23ddaf0daefd23c651751ac9}{CAN\+\_\+\+F26\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3e18d164093d49d968af46078b01e6}{CAN\+\_\+\+F26\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1add067de57c57b86c2d03993ac0d3e8}{CAN\+\_\+\+F26\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee38abbef67f2e231a8b6b577370564}{CAN\+\_\+\+F26\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1add067de57c57b86c2d03993ac0d3e8}{CAN\+\_\+\+F26\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf19c86769be4a68dcc1548ef094e55}{CAN\+\_\+\+F26\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880d38f8ca9205a9831360551b4a25fc}{CAN\+\_\+\+F26\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf19c86769be4a68dcc1548ef094e55}{CAN\+\_\+\+F26\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d38a8687555a3e6c856210f989953d7}{CAN\+\_\+\+F26\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96eed343c3889d3f8327a37697f9b364}{CAN\+\_\+\+F26\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d38a8687555a3e6c856210f989953d7}{CAN\+\_\+\+F26\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e929dfa3c5ba32fb1fe6c6baee91f0}{CAN\+\_\+\+F26\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e989417b1fafab845c8a15a83735e6a}{CAN\+\_\+\+F26\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e929dfa3c5ba32fb1fe6c6baee91f0}{CAN\+\_\+\+F26\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ed020fde16db7ab9b19cb7ad6f8465}{CAN\+\_\+\+F26\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cf547a02c804513516162e17d52b2f}{CAN\+\_\+\+F26\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ed020fde16db7ab9b19cb7ad6f8465}{CAN\+\_\+\+F26\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c8a6f9644c74476cf0569c15c3ede5}{CAN\+\_\+\+F26\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd2887e6e7b93d6cfc719fc225331987}{CAN\+\_\+\+F26\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24c8a6f9644c74476cf0569c15c3ede5}{CAN\+\_\+\+F26\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5eab1444693f2c62781de457abd117}{CAN\+\_\+\+F26\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0c65d59630634d16c14ebcd695a1af}{CAN\+\_\+\+F26\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5eab1444693f2c62781de457abd117}{CAN\+\_\+\+F26\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecc787568931ea429ec279034cdd998}{CAN\+\_\+\+F26\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52e0c881b4045ffe24f9ab48bdf2c58}{CAN\+\_\+\+F26\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecc787568931ea429ec279034cdd998}{CAN\+\_\+\+F26\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7eed0d5a194d7242bd9b6d35b9e4ed0}{CAN\+\_\+\+F26\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509ec7d94b3290219cd5fbf442812aa9}{CAN\+\_\+\+F26\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7eed0d5a194d7242bd9b6d35b9e4ed0}{CAN\+\_\+\+F26\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a75097bb9fdb998d4eaf26b4182455}{CAN\+\_\+\+F26\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5229cd30770b8a877ee8e5dff8cba8d4}{CAN\+\_\+\+F26\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a75097bb9fdb998d4eaf26b4182455}{CAN\+\_\+\+F26\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c82b4adae03d4ccb182e660f437a97}{CAN\+\_\+\+F26\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115a2417322a7995433a4b6801a38f87}{CAN\+\_\+\+F26\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c82b4adae03d4ccb182e660f437a97}{CAN\+\_\+\+F26\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5948fe0c8f57be0690ece008c50ed946}{CAN\+\_\+\+F26\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd3e2c27eb5bd85314afe714e0b7b9f}{CAN\+\_\+\+F26\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5948fe0c8f57be0690ece008c50ed946}{CAN\+\_\+\+F26\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29816939fdf265bbe3f3e27a91502085}{CAN\+\_\+\+F26\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3cffef846ff117dc1d41b836863afe}{CAN\+\_\+\+F26\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29816939fdf265bbe3f3e27a91502085}{CAN\+\_\+\+F26\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3a29bee2c52ffc6c63af8b0384ecc}{CAN\+\_\+\+F26\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7204ca9ab5f8c8465d73931625cf84bd}{CAN\+\_\+\+F26\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3a29bee2c52ffc6c63af8b0384ecc}{CAN\+\_\+\+F26\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b7ce06484a314af59c1ff420033a03}{CAN\+\_\+\+F26\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee88e1b7840d32928f6def81b51e81c7}{CAN\+\_\+\+F26\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b7ce06484a314af59c1ff420033a03}{CAN\+\_\+\+F26\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403e662a5f10bd61f38393664b25a901}{CAN\+\_\+\+F26\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a9c232d0e00c991c8f14c362d9498c}{CAN\+\_\+\+F26\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403e662a5f10bd61f38393664b25a901}{CAN\+\_\+\+F26\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa94efab95d83c531801368b5a6be457e}{CAN\+\_\+\+F26\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0dd5a8a11da1a55f3edc7590920463e}{CAN\+\_\+\+F26\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa94efab95d83c531801368b5a6be457e}{CAN\+\_\+\+F26\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087984187c6131b58c2be020ea52f018}{CAN\+\_\+\+F26\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab457c1fb5e0ac15bf4f7275a1720da98}{CAN\+\_\+\+F26\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087984187c6131b58c2be020ea52f018}{CAN\+\_\+\+F26\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf836e4ffc345313ecf72e3ac54a6a0f2}{CAN\+\_\+\+F26\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a5553763aac42fcf33fb75430759f2}{CAN\+\_\+\+F26\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf836e4ffc345313ecf72e3ac54a6a0f2}{CAN\+\_\+\+F26\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216e95ca3fee85caf619b2de240c4674}{CAN\+\_\+\+F26\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79352f33b8937b33a233f1dec419d78}{CAN\+\_\+\+F26\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216e95ca3fee85caf619b2de240c4674}{CAN\+\_\+\+F26\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea350f0a9fa2d2a3e8e0b131f271f334}{CAN\+\_\+\+F26\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6796d81a9dd0ea0999f4528142d38330}{CAN\+\_\+\+F26\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea350f0a9fa2d2a3e8e0b131f271f334}{CAN\+\_\+\+F26\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadb3757458a1631b5bfb60791907bee4}{CAN\+\_\+\+F26\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c992f4433dca53c60cd20fb441faa9}{CAN\+\_\+\+F26\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadb3757458a1631b5bfb60791907bee4}{CAN\+\_\+\+F26\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c862b13a33efb65e6753edb93a3bec}{CAN\+\_\+\+F27\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803201ce29a9b7fdb1935dee33d3496e}{CAN\+\_\+\+F27\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c862b13a33efb65e6753edb93a3bec}{CAN\+\_\+\+F27\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc10c31fb45a62bbe4d49f3ebee37f2}{CAN\+\_\+\+F27\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f976a1a7f67b4f33b7f028f89b012eb}{CAN\+\_\+\+F27\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc10c31fb45a62bbe4d49f3ebee37f2}{CAN\+\_\+\+F27\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b78c357ed694afb339c7c4e31202809}{CAN\+\_\+\+F27\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4e23392dd2bcc462bbf14120c05390d}{CAN\+\_\+\+F27\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b78c357ed694afb339c7c4e31202809}{CAN\+\_\+\+F27\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83d688f434957b2a3e198f95b43b5a5}{CAN\+\_\+\+F27\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9faf3b9d821b82496bc5aa5068c6ae90}{CAN\+\_\+\+F27\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83d688f434957b2a3e198f95b43b5a5}{CAN\+\_\+\+F27\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e026c8d9e2665489cbb2486ec32b2a1}{CAN\+\_\+\+F27\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7a05b742fcde7667f9f2d236184b26}{CAN\+\_\+\+F27\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e026c8d9e2665489cbb2486ec32b2a1}{CAN\+\_\+\+F27\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057b6c14813d839e8374d164f6fd6b65}{CAN\+\_\+\+F27\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf747ab1d9451054f10c95c9dcc1cb30a}{CAN\+\_\+\+F27\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057b6c14813d839e8374d164f6fd6b65}{CAN\+\_\+\+F27\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91f5587eab2e67a93b462ef34d60689}{CAN\+\_\+\+F27\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae42847586cb3a5644ea28a178f8d04cf}{CAN\+\_\+\+F27\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91f5587eab2e67a93b462ef34d60689}{CAN\+\_\+\+F27\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22b0a990f591d18d532b639bbcedac4}{CAN\+\_\+\+F27\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c617b63733629de208e4445dcb452ad}{CAN\+\_\+\+F27\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22b0a990f591d18d532b639bbcedac4}{CAN\+\_\+\+F27\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653dfef9636119b158e250f1bf92f681}{CAN\+\_\+\+F27\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8cedd1ff84b082d99df17a9044abd2f}{CAN\+\_\+\+F27\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653dfef9636119b158e250f1bf92f681}{CAN\+\_\+\+F27\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89329b3d06d966c8025b261c1fa34001}{CAN\+\_\+\+F27\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fb6f954e9a35041e3c584c337a9341}{CAN\+\_\+\+F27\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89329b3d06d966c8025b261c1fa34001}{CAN\+\_\+\+F27\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94435bd74528ddb99c0a460ee0b136b2}{CAN\+\_\+\+F27\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef3c95b2177b715b46d2e02f79b38d6}{CAN\+\_\+\+F27\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94435bd74528ddb99c0a460ee0b136b2}{CAN\+\_\+\+F27\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531078daa28f00085a2949af342c0562}{CAN\+\_\+\+F27\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga650322ea9078c9a588dc92907cb2d6bb}{CAN\+\_\+\+F27\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531078daa28f00085a2949af342c0562}{CAN\+\_\+\+F27\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dffebdd23b484fcced13dffcd9888a3}{CAN\+\_\+\+F27\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aad831916f3316849eead5ede4d0347}{CAN\+\_\+\+F27\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dffebdd23b484fcced13dffcd9888a3}{CAN\+\_\+\+F27\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab524b68360d3ccc5ed912c3ef72722b7}{CAN\+\_\+\+F27\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b224b841c74d202a29212fb29433ce}{CAN\+\_\+\+F27\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab524b68360d3ccc5ed912c3ef72722b7}{CAN\+\_\+\+F27\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537fca3f2cf23127ea65f9b93f510ebf}{CAN\+\_\+\+F27\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b409cc14a54532ef16e68ebe4113f20}{CAN\+\_\+\+F27\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537fca3f2cf23127ea65f9b93f510ebf}{CAN\+\_\+\+F27\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f48a57b1111453d57848d6adb9808f4}{CAN\+\_\+\+F27\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2b49ec9ada8dd9949508cba6fd3594b}{CAN\+\_\+\+F27\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f48a57b1111453d57848d6adb9808f4}{CAN\+\_\+\+F27\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6c001c0eecd3c129a79cbec94a10ad}{CAN\+\_\+\+F27\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4e350f5937a194d1f9ac11dad910a4}{CAN\+\_\+\+F27\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6c001c0eecd3c129a79cbec94a10ad}{CAN\+\_\+\+F27\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1889b8aa1b374854dd24cded383e9297}{CAN\+\_\+\+F27\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ef55df76a9876e167d14fc37718ca2}{CAN\+\_\+\+F27\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1889b8aa1b374854dd24cded383e9297}{CAN\+\_\+\+F27\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1d37e766ff5f244ff5816027e3fde4}{CAN\+\_\+\+F27\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978a2d2f0d1cfd7565bf9678cd5eaa4d}{CAN\+\_\+\+F27\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1d37e766ff5f244ff5816027e3fde4}{CAN\+\_\+\+F27\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653bf41928251800f8e691947675f02c}{CAN\+\_\+\+F27\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aead35f34979c3f6c9744be9e21c55}{CAN\+\_\+\+F27\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653bf41928251800f8e691947675f02c}{CAN\+\_\+\+F27\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf83a6df9273f30728cbe491d86ebcfaa}{CAN\+\_\+\+F27\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga073e3d918f236e2c28b38e3e2e4fde19}{CAN\+\_\+\+F27\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf83a6df9273f30728cbe491d86ebcfaa}{CAN\+\_\+\+F27\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169c756970f501dcdb63ad80bfe122dd}{CAN\+\_\+\+F27\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a64c9a8ad528c7f1b4297de59030380}{CAN\+\_\+\+F27\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169c756970f501dcdb63ad80bfe122dd}{CAN\+\_\+\+F27\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e35313eadc267a65763d1189dcdabd}{CAN\+\_\+\+F27\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e764cb8d05dc5d141588e0148cc01}{CAN\+\_\+\+F27\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e35313eadc267a65763d1189dcdabd}{CAN\+\_\+\+F27\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535a577b3a28936dd56d036fc38a7714}{CAN\+\_\+\+F27\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e62eeffdab6972bde4900c74eddb84}{CAN\+\_\+\+F27\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535a577b3a28936dd56d036fc38a7714}{CAN\+\_\+\+F27\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9817b5215f8b007357d4f9725ea85ce}{CAN\+\_\+\+F27\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a803f0932abbd6857a4ba2339f46af5}{CAN\+\_\+\+F27\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9817b5215f8b007357d4f9725ea85ce}{CAN\+\_\+\+F27\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc3357afd82aa0b19f7e5ebf690e9c8}{CAN\+\_\+\+F27\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c08fd71b71ec5882ee3ee5f16e0949}{CAN\+\_\+\+F27\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc3357afd82aa0b19f7e5ebf690e9c8}{CAN\+\_\+\+F27\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c5cc9aa1386538782277454d6322a}{CAN\+\_\+\+F27\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga634fd45c5abbf6d237dc560198df3c80}{CAN\+\_\+\+F27\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c5cc9aa1386538782277454d6322a}{CAN\+\_\+\+F27\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c142b727003fa09aa89f762b7067723}{CAN\+\_\+\+F27\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7d34f2af770d9adfa9f5fb06918f8e}{CAN\+\_\+\+F27\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c142b727003fa09aa89f762b7067723}{CAN\+\_\+\+F27\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14bada5c7132143e8f8856e7b4383b3f}{CAN\+\_\+\+F27\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7542bbd2e6a8b4371bffbdd13ac05f}{CAN\+\_\+\+F27\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14bada5c7132143e8f8856e7b4383b3f}{CAN\+\_\+\+F27\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd80959c228e4e3bc5a000b491fb4385}{CAN\+\_\+\+F27\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681076152bc175d1f532f5585d733f83}{CAN\+\_\+\+F27\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd80959c228e4e3bc5a000b491fb4385}{CAN\+\_\+\+F27\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecf30ff374f542c031e0e1d1b4b11ef}{CAN\+\_\+\+F27\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fc0017a3581a6aa8057fa81dc9bc1a}{CAN\+\_\+\+F27\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecf30ff374f542c031e0e1d1b4b11ef}{CAN\+\_\+\+F27\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bc3e9a72762a883ee09070e13f6617}{CAN\+\_\+\+F27\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f95534dc06254ddc4f66e20c8c9cab}{CAN\+\_\+\+F27\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67bc3e9a72762a883ee09070e13f6617}{CAN\+\_\+\+F27\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192df66caecbb7590b53a774443e360c}{CAN\+\_\+\+F14\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c3d163399a7d89aff8c96f2727cf50}{CAN\+\_\+\+F14\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192df66caecbb7590b53a774443e360c}{CAN\+\_\+\+F14\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb046c847481d7307709f910bd21cd8}{CAN\+\_\+\+F14\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc8305350a98d1e9ca2d7457320745a}{CAN\+\_\+\+F14\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb046c847481d7307709f910bd21cd8}{CAN\+\_\+\+F14\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d1ad42b9c2c50bced40b7ac19548ec}{CAN\+\_\+\+F14\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab97b67be1e70d505802336200a1bc909}{CAN\+\_\+\+F14\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d1ad42b9c2c50bced40b7ac19548ec}{CAN\+\_\+\+F14\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a84959e9680d7f186f9bab6f535b48}{CAN\+\_\+\+F14\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25258754b6cc5e3601190dd0f6d13345}{CAN\+\_\+\+F14\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a84959e9680d7f186f9bab6f535b48}{CAN\+\_\+\+F14\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga662d7cbf8533d5f1c57cd40f7dbbe882}{CAN\+\_\+\+F14\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga863afcfeaeaa45bc124d1ba1797afe7e}{CAN\+\_\+\+F14\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga662d7cbf8533d5f1c57cd40f7dbbe882}{CAN\+\_\+\+F14\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4220b43a5d0eb7cfadf938b90773aa85}{CAN\+\_\+\+F14\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6c40e9f2271dece7742bf15b97465c7}{CAN\+\_\+\+F14\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4220b43a5d0eb7cfadf938b90773aa85}{CAN\+\_\+\+F14\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bb24276f4c4415868333cd9388027e}{CAN\+\_\+\+F14\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c129631e71ab3c17b8b06cece04b8f}{CAN\+\_\+\+F14\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bb24276f4c4415868333cd9388027e}{CAN\+\_\+\+F14\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d8184a363e9015e30b1b5d3809d50f}{CAN\+\_\+\+F14\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca60ee2b4fec4e352a721f6742fe2d99}{CAN\+\_\+\+F14\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d8184a363e9015e30b1b5d3809d50f}{CAN\+\_\+\+F14\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349d6c1af5e6edb49fd5a5c9b99d8df9}{CAN\+\_\+\+F14\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373d55f3a59e1e1efb0c1f65de3bc18b}{CAN\+\_\+\+F14\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349d6c1af5e6edb49fd5a5c9b99d8df9}{CAN\+\_\+\+F14\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc99ccea4805285d2137701c48ec410}{CAN\+\_\+\+F14\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e498c4f6cf753486e4640a4089be80}{CAN\+\_\+\+F14\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc99ccea4805285d2137701c48ec410}{CAN\+\_\+\+F14\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e796ad6a04df1d93db8abc36f9665fa}{CAN\+\_\+\+F14\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8c87f9803c000704cb7418429beefc}{CAN\+\_\+\+F14\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e796ad6a04df1d93db8abc36f9665fa}{CAN\+\_\+\+F14\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c83e524e3c440cbf7ea96a093fcf9e3}{CAN\+\_\+\+F14\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d0c167802eeb937a6cff0e68959a976}{CAN\+\_\+\+F14\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c83e524e3c440cbf7ea96a093fcf9e3}{CAN\+\_\+\+F14\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f410305b12393e3704e2e486d1d209e}{CAN\+\_\+\+F14\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebc4de5698e2cda8cda671ec9a524f14}{CAN\+\_\+\+F14\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f410305b12393e3704e2e486d1d209e}{CAN\+\_\+\+F14\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a7096865530b389b50f95b4f92fe30}{CAN\+\_\+\+F14\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7252575182da63201a7b078f52b4f1a0}{CAN\+\_\+\+F14\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a7096865530b389b50f95b4f92fe30}{CAN\+\_\+\+F14\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d2a1756de87060e0cf208cde5f3e6e}{CAN\+\_\+\+F14\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233e87bd8d50e0b364da52857d1ec9a3}{CAN\+\_\+\+F14\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d2a1756de87060e0cf208cde5f3e6e}{CAN\+\_\+\+F14\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9adf9e2b51d477ca335eea3ba794e9}{CAN\+\_\+\+F14\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea9c05d8c32364e8a04c75919cb8a93}{CAN\+\_\+\+F14\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9adf9e2b51d477ca335eea3ba794e9}{CAN\+\_\+\+F14\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a456b2aee8625c213c965bad4f7226c}{CAN\+\_\+\+F14\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae936a712ca5cc590e71c6f29e139abd0}{CAN\+\_\+\+F14\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a456b2aee8625c213c965bad4f7226c}{CAN\+\_\+\+F14\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1e117505e769a1c63d5bc75e34c5a7}{CAN\+\_\+\+F14\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9610e93eabfe24f86625541e3a73fba0}{CAN\+\_\+\+F14\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1e117505e769a1c63d5bc75e34c5a7}{CAN\+\_\+\+F14\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac0b56cd9b69bbfda94ac586b2c26bb}{CAN\+\_\+\+F14\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77580f8539d39499c49b7e7983c87833}{CAN\+\_\+\+F14\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac0b56cd9b69bbfda94ac586b2c26bb}{CAN\+\_\+\+F14\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb89a1bd4279cf3e646317648cd245f}{CAN\+\_\+\+F14\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5602a17d7ee97ea0ffb2817113f65d}{CAN\+\_\+\+F14\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb89a1bd4279cf3e646317648cd245f}{CAN\+\_\+\+F14\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed41a792acfbf1f52455ea270974c59}{CAN\+\_\+\+F14\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c5017427b057137ace69c88590799}{CAN\+\_\+\+F14\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed41a792acfbf1f52455ea270974c59}{CAN\+\_\+\+F14\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e74fb574981e7a0ff94f31ea6be575}{CAN\+\_\+\+F14\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03822452621ade48af805f772fd3f65}{CAN\+\_\+\+F14\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e74fb574981e7a0ff94f31ea6be575}{CAN\+\_\+\+F14\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd2a7877031c90e0a079d2702ac28c4}{CAN\+\_\+\+F14\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b1c657299fdab5cd6925dd12720296c}{CAN\+\_\+\+F14\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd2a7877031c90e0a079d2702ac28c4}{CAN\+\_\+\+F14\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba0b3c53e6e9af7643469f7a14848a5}{CAN\+\_\+\+F14\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae343e3d339e00a8527352aa726147c0f}{CAN\+\_\+\+F14\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba0b3c53e6e9af7643469f7a14848a5}{CAN\+\_\+\+F14\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae664aaac5792dae94e32f7c4d083ae84}{CAN\+\_\+\+F14\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61798b3c8fb428804733fa4753ce164e}{CAN\+\_\+\+F14\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae664aaac5792dae94e32f7c4d083ae84}{CAN\+\_\+\+F14\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ffbd6c1bf296b4533003d1e84dbaed}{CAN\+\_\+\+F14\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904250384ee3082eddb0bec8543aa051}{CAN\+\_\+\+F14\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ffbd6c1bf296b4533003d1e84dbaed}{CAN\+\_\+\+F14\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0694d334dfe71ad5dbefdef693c090c}{CAN\+\_\+\+F14\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf69cc1a4b8b1f80069a579dcedc7b9}{CAN\+\_\+\+F14\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0694d334dfe71ad5dbefdef693c090c}{CAN\+\_\+\+F14\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a20a963f838007c6174c992a2cd9ce}{CAN\+\_\+\+F14\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f91730f9ed437063f34455d2a329fb7}{CAN\+\_\+\+F14\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a20a963f838007c6174c992a2cd9ce}{CAN\+\_\+\+F14\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcd21e0ceec7f5c7a2a1f0de6311773}{CAN\+\_\+\+F14\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f396ac32ce1183f12787cc4bdadd49}{CAN\+\_\+\+F14\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcd21e0ceec7f5c7a2a1f0de6311773}{CAN\+\_\+\+F14\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241fcce8e483bf8a6dd4c5d25185f8ed}{CAN\+\_\+\+F14\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga926d2081632aa2206af00da6887407bf}{CAN\+\_\+\+F14\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241fcce8e483bf8a6dd4c5d25185f8ed}{CAN\+\_\+\+F14\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333ab8499398f3c7ace3701bd7d4feb7}{CAN\+\_\+\+F14\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04899063e5753a5207cbc432ef2fe5d8}{CAN\+\_\+\+F14\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333ab8499398f3c7ace3701bd7d4feb7}{CAN\+\_\+\+F14\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F14\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c35d1bf19c429bc67fdf3e2bc9fbf40}{CAN\+\_\+\+F14\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F14\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ca8350ecfc904f7d4717e4d1e8f4ab}{CAN\+\_\+\+F14\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c35d1bf19c429bc67fdf3e2bc9fbf40}{CAN\+\_\+\+F14\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553664e3aa4c5af2f2aba15267bfc3c1}{CAN\+\_\+\+F15\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122642c9b278e44182cfd18d4f5e79bf}{CAN\+\_\+\+F15\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553664e3aa4c5af2f2aba15267bfc3c1}{CAN\+\_\+\+F15\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d604a5c5b9f02f2fef035f833d5ea1}{CAN\+\_\+\+F15\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b51a81f24f6fec0a7e79529a31441c4}{CAN\+\_\+\+F15\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d604a5c5b9f02f2fef035f833d5ea1}{CAN\+\_\+\+F15\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5621b7c2e999342b3e9cd06182a7ff2}{CAN\+\_\+\+F15\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc16db5a70c5f5c385a0668d1fa11081}{CAN\+\_\+\+F15\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5621b7c2e999342b3e9cd06182a7ff2}{CAN\+\_\+\+F15\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8135df95128bd97e3cc77dbdbb3a429}{CAN\+\_\+\+F15\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1492c5c9bd56c06f8c19eadfaeaf88}{CAN\+\_\+\+F15\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8135df95128bd97e3cc77dbdbb3a429}{CAN\+\_\+\+F15\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e87389dacf330582771a539a24c5f9}{CAN\+\_\+\+F15\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacddec208328e5dacfbb1eeb835fbbc1f}{CAN\+\_\+\+F15\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e87389dacf330582771a539a24c5f9}{CAN\+\_\+\+F15\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a01fbaa07ea0980ce07852488dde380}{CAN\+\_\+\+F15\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab56e74fdeb00d73455c419d37ef6c0c6}{CAN\+\_\+\+F15\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a01fbaa07ea0980ce07852488dde380}{CAN\+\_\+\+F15\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6db5d0772307f4456d906ba784bb51a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae65b6e136f673451b0562dd93405ff21}{CAN\+\_\+\+F15\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6db5d0772307f4456d906ba784bb51a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac238a7b16323f4b08edc5c567d2359bd}{CAN\+\_\+\+F15\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac438e5e9dec9182ec7298279ed11c73d}{CAN\+\_\+\+F15\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac238a7b16323f4b08edc5c567d2359bd}{CAN\+\_\+\+F15\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00d1bbd8ef4a4029a03caca8d36f548}{CAN\+\_\+\+F15\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5362500506c2be235cbdf90753f5ae68}{CAN\+\_\+\+F15\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00d1bbd8ef4a4029a03caca8d36f548}{CAN\+\_\+\+F15\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad520637f3150af8d7f93a4caa223e472}{CAN\+\_\+\+F15\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga637447fcaf5234b980ff7196d826bc95}{CAN\+\_\+\+F15\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad520637f3150af8d7f93a4caa223e472}{CAN\+\_\+\+F15\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef32dd224132fe2c16b5a9c7a5367989}{CAN\+\_\+\+F15\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8fdc90f2a259c41bb6da0c9b4af4c9f}{CAN\+\_\+\+F15\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef32dd224132fe2c16b5a9c7a5367989}{CAN\+\_\+\+F15\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a53de672be0f6a7e5b4819420f674}{CAN\+\_\+\+F15\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c876c67d0d8daabe6db3775c9924a3e}{CAN\+\_\+\+F15\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a53de672be0f6a7e5b4819420f674}{CAN\+\_\+\+F15\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f97f75811a1efb67af975fba42ebeff}{CAN\+\_\+\+F15\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172eb54eb5dc77ec8f9353f81b962fbb}{CAN\+\_\+\+F15\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f97f75811a1efb67af975fba42ebeff}{CAN\+\_\+\+F15\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50596fae604adb3b5b25f8503cc6be67}{CAN\+\_\+\+F15\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86510c59def94236610e0cc6cb9b281f}{CAN\+\_\+\+F15\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50596fae604adb3b5b25f8503cc6be67}{CAN\+\_\+\+F15\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481c701a13796049c36768fe1922796a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e34eb9a063248ff2536fd6a294ebdb8}{CAN\+\_\+\+F15\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481c701a13796049c36768fe1922796a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a19653e1e26e27d88d48a860dfa2e26}{CAN\+\_\+\+F15\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae46591e97650141d3fc36ec827221f1f}{CAN\+\_\+\+F15\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a19653e1e26e27d88d48a860dfa2e26}{CAN\+\_\+\+F15\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89a8cf371a5306dcce476f3bb9aa587}{CAN\+\_\+\+F15\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac54799b50c6228ac463d445d70f438}{CAN\+\_\+\+F15\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac89a8cf371a5306dcce476f3bb9aa587}{CAN\+\_\+\+F15\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88cec595a01a91e6286e71de0b104531}{CAN\+\_\+\+F15\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3bba784ca88eb74c770c01b0e07ebd7}{CAN\+\_\+\+F15\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88cec595a01a91e6286e71de0b104531}{CAN\+\_\+\+F15\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4daeefcf0ef4944d5ee3a34531a6eb5a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6386f0d74b9bf51359f0f08934a601}{CAN\+\_\+\+F15\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4daeefcf0ef4944d5ee3a34531a6eb5a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042a95d3c6e28a4d4efffda5c1c6d23a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b540aa8bb48be750479a5f4938f0e71}{CAN\+\_\+\+F15\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042a95d3c6e28a4d4efffda5c1c6d23a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e5e7f5ea52607ae413035f941a2827}{CAN\+\_\+\+F15\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76eb152a06db34fa07c72c09b7ad686d}{CAN\+\_\+\+F15\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e5e7f5ea52607ae413035f941a2827}{CAN\+\_\+\+F15\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17ce953bf019e3df351df2dd58c2bdd}{CAN\+\_\+\+F15\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2906c5127c54d5f11d9810f3d61367}{CAN\+\_\+\+F15\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17ce953bf019e3df351df2dd58c2bdd}{CAN\+\_\+\+F15\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90619f974263b7dd7eff43f3195a9c8d}{CAN\+\_\+\+F15\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d34664dfd70c371432515feab801d5a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90619f974263b7dd7eff43f3195a9c8d}{CAN\+\_\+\+F15\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed9d1d122525f790fee09272df06a093}{CAN\+\_\+\+F15\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d8b712d4bdf3ef7b180d881b22d42ab}{CAN\+\_\+\+F15\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed9d1d122525f790fee09272df06a093}{CAN\+\_\+\+F15\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf833face8be3380c2dc85851493cf6bb}{CAN\+\_\+\+F15\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a0c98deabc3446eb4e3f83e5451c4d1}{CAN\+\_\+\+F15\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf833face8be3380c2dc85851493cf6bb}{CAN\+\_\+\+F15\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e0cdf9f9117da689113290043dde01}{CAN\+\_\+\+F15\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838387babdb91f553930a4a774fe0a84}{CAN\+\_\+\+F15\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e0cdf9f9117da689113290043dde01}{CAN\+\_\+\+F15\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52519366cc85d24ba42cdff7ee48193b}{CAN\+\_\+\+F15\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11725764bd87e507d7a9a2a92880319a}{CAN\+\_\+\+F15\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52519366cc85d24ba42cdff7ee48193b}{CAN\+\_\+\+F15\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b009f2a9d4e936d4305adc3f170cae}{CAN\+\_\+\+F15\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c52e1835b5a24166cd371fdf84c5a68}{CAN\+\_\+\+F15\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b009f2a9d4e936d4305adc3f170cae}{CAN\+\_\+\+F15\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae845f853bfc80e94f0296c7550c137}{CAN\+\_\+\+F15\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b514ec703e3f1b21a2cf1e4d3a958e}{CAN\+\_\+\+F15\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae845f853bfc80e94f0296c7550c137}{CAN\+\_\+\+F15\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43cf103eaa234601c107987d6885a02f}{CAN\+\_\+\+F15\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9783476e2419f9e8a16b19d1fc07ec72}{CAN\+\_\+\+F15\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43cf103eaa234601c107987d6885a02f}{CAN\+\_\+\+F15\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76868265eafeabc223958d5b22f77}{CAN\+\_\+\+F15\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761739847e5c5d157a2bae8b8d2a1046}{CAN\+\_\+\+F15\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76868265eafeabc223958d5b22f77}{CAN\+\_\+\+F15\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F15\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf3f93fe602a3a3fd5b9eaf187700ec}{CAN\+\_\+\+F15\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F15\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cec5ea17eebb733d40b35432b9b95c}{CAN\+\_\+\+F15\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf3f93fe602a3a3fd5b9eaf187700ec}{CAN\+\_\+\+F15\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18e2839e959980e7bf7bbe3b1c0fcda}{CAN\+\_\+\+F16\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb11f3d198539c5c159676eb3ac38309}{CAN\+\_\+\+F16\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18e2839e959980e7bf7bbe3b1c0fcda}{CAN\+\_\+\+F16\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccb8961a0a9c9411de57bc5aae22b29}{CAN\+\_\+\+F16\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga000ed63675d6dd80e4d8389717806ef7}{CAN\+\_\+\+F16\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccb8961a0a9c9411de57bc5aae22b29}{CAN\+\_\+\+F16\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663c3431123cfa2f3ad5ee2f5c0aa77f}{CAN\+\_\+\+F16\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e6d3c8e7c45949eb46e7c7f728597ee}{CAN\+\_\+\+F16\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663c3431123cfa2f3ad5ee2f5c0aa77f}{CAN\+\_\+\+F16\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4652dfcdd36c0eca2ebbe3b14ff198d3}{CAN\+\_\+\+F16\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a718bd902cab2d1d461f96ed1d601a}{CAN\+\_\+\+F16\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4652dfcdd36c0eca2ebbe3b14ff198d3}{CAN\+\_\+\+F16\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09f66ad63dabebdda166225532b1af8}{CAN\+\_\+\+F16\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa36ca298df335f00839ab1e28a91c9ac}{CAN\+\_\+\+F16\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09f66ad63dabebdda166225532b1af8}{CAN\+\_\+\+F16\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94177d856da26043800f1c6e8c5d368}{CAN\+\_\+\+F16\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0eda3c31bbe32bec786d8fb4c03ba8e}{CAN\+\_\+\+F16\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94177d856da26043800f1c6e8c5d368}{CAN\+\_\+\+F16\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b529d6e321d67458fa182f81d2b60fa}{CAN\+\_\+\+F16\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3193e593c8fab95743101612ab7ba0db}{CAN\+\_\+\+F16\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b529d6e321d67458fa182f81d2b60fa}{CAN\+\_\+\+F16\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3250482f34ef11a47a8eac80fbeb398}{CAN\+\_\+\+F16\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga415446a09907308f4a7b75d6e30ba472}{CAN\+\_\+\+F16\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3250482f34ef11a47a8eac80fbeb398}{CAN\+\_\+\+F16\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2876ae0af447bea98fdae5bb1224145b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519dd07c13030dac2e97dd7446216880}{CAN\+\_\+\+F16\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2876ae0af447bea98fdae5bb1224145b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bff6696bb3ed3fca27579602ae9b8c}{CAN\+\_\+\+F16\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e862a9fad5ddaa70d478d254215021}{CAN\+\_\+\+F16\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bff6696bb3ed3fca27579602ae9b8c}{CAN\+\_\+\+F16\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ecc2feaa4f6e563086182099b3e4f79}{CAN\+\_\+\+F16\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38eaa05177429a04653513e6915a9037}{CAN\+\_\+\+F16\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ecc2feaa4f6e563086182099b3e4f79}{CAN\+\_\+\+F16\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37131a0c142ce203639d26e93bfc8e10}{CAN\+\_\+\+F16\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4584c20d2db5c6ff8a14504e9e26a7b6}{CAN\+\_\+\+F16\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37131a0c142ce203639d26e93bfc8e10}{CAN\+\_\+\+F16\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ed1d8de47eebce0eb407f21c46d629}{CAN\+\_\+\+F16\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337756ded38a575f55595a9be62ab7c8}{CAN\+\_\+\+F16\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ed1d8de47eebce0eb407f21c46d629}{CAN\+\_\+\+F16\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa7b14af9de0b496760e4699fa4aeb2}{CAN\+\_\+\+F16\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c94c13e3b43cd1ba6d866cafc5980f7}{CAN\+\_\+\+F16\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa7b14af9de0b496760e4699fa4aeb2}{CAN\+\_\+\+F16\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2b0d554bd7b8e7db385ef034cc656fa}{CAN\+\_\+\+F16\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79cce8943921f3c3c9574fe3b934093b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2b0d554bd7b8e7db385ef034cc656fa}{CAN\+\_\+\+F16\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513bf08bfb8639c10ed4ea3c5fc615df}{CAN\+\_\+\+F16\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60f027a8ba7852d0a2ccc9c84958315}{CAN\+\_\+\+F16\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513bf08bfb8639c10ed4ea3c5fc615df}{CAN\+\_\+\+F16\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f141b48c88ddd0d9741989095d8be9}{CAN\+\_\+\+F16\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1428b233390121d7d41ea70bb5cdb566}{CAN\+\_\+\+F16\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f141b48c88ddd0d9741989095d8be9}{CAN\+\_\+\+F16\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8592660f19271368fd73b04a965e4c60}{CAN\+\_\+\+F16\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2fb9ec0f06cc231baa5e63d76a91d2}{CAN\+\_\+\+F16\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8592660f19271368fd73b04a965e4c60}{CAN\+\_\+\+F16\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac899a79738f9781cc4b60ee5a9c3a1}{CAN\+\_\+\+F16\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf555f490a562a32329d2a5dd3eec7c5c}{CAN\+\_\+\+F16\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafac899a79738f9781cc4b60ee5a9c3a1}{CAN\+\_\+\+F16\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ccd83eae728c8b22204b2c88e809f78}{CAN\+\_\+\+F16\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1a989fa3365cf600806ee18f2dfaab}{CAN\+\_\+\+F16\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ccd83eae728c8b22204b2c88e809f78}{CAN\+\_\+\+F16\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed331c0de20b40a6ca30beeb37196b97}{CAN\+\_\+\+F16\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10de5f9f4aa427b933a65e3bf48987f0}{CAN\+\_\+\+F16\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed331c0de20b40a6ca30beeb37196b97}{CAN\+\_\+\+F16\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8598e688bb7a5851da8a0f08653245b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d39ff2eac2e820f4c36594639eedb11}{CAN\+\_\+\+F16\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8598e688bb7a5851da8a0f08653245b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c924df82fff8587007fc6e4dcc7067}{CAN\+\_\+\+F16\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5129c96be824ba9d5cea9f296f1df5c6}{CAN\+\_\+\+F16\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c924df82fff8587007fc6e4dcc7067}{CAN\+\_\+\+F16\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a70fa5c2aa7b6a158b007f5ceb7543}{CAN\+\_\+\+F16\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08281151640655e138687fabe357861a}{CAN\+\_\+\+F16\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a70fa5c2aa7b6a158b007f5ceb7543}{CAN\+\_\+\+F16\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef69e8cd671de569fc3ef4d7a502943}{CAN\+\_\+\+F16\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga454b573054ee8cfe5634d036d83bb7db}{CAN\+\_\+\+F16\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef69e8cd671de569fc3ef4d7a502943}{CAN\+\_\+\+F16\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520d6ac23733143aa4d5e5a33dbcd14b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab439770543df11e022ad7db2e36dcd08}{CAN\+\_\+\+F16\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520d6ac23733143aa4d5e5a33dbcd14b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4412c55629f3d2d9e877bebd3769766b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b294bb9e77ab881401c92e1efc24b0e}{CAN\+\_\+\+F16\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4412c55629f3d2d9e877bebd3769766b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc39ae1299d151dad719b9f40659c125}{CAN\+\_\+\+F16\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae207bb4a0544d8ec74551c43fd6ea451}{CAN\+\_\+\+F16\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc39ae1299d151dad719b9f40659c125}{CAN\+\_\+\+F16\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea26b5255cecb27b8310ba2207249c57}{CAN\+\_\+\+F16\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4439ee16f88e41219d82320abcc42788}{CAN\+\_\+\+F16\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea26b5255cecb27b8310ba2207249c57}{CAN\+\_\+\+F16\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a795f4967b72a3af5285d6d1962abe}{CAN\+\_\+\+F16\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3fe23cc79d131aaecfe3a29b9c2ace}{CAN\+\_\+\+F16\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a795f4967b72a3af5285d6d1962abe}{CAN\+\_\+\+F16\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429c474ef98be1459bd7c27f37f1a27b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ab95fecab1fa607913fd764132f299}{CAN\+\_\+\+F16\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429c474ef98be1459bd7c27f37f1a27b}{CAN\+\_\+\+F16\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F16\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ca7e2b85bc85e34f094eafd1aba6dc}{CAN\+\_\+\+F16\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F16\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad5041f465b53195ef21aee7c9adad9}{CAN\+\_\+\+F16\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ca7e2b85bc85e34f094eafd1aba6dc}{CAN\+\_\+\+F16\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0c7780ee0c61af22f74e633c5e9ae5}{CAN\+\_\+\+F17\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e050beef87a26a73db39954183b5d}{CAN\+\_\+\+F17\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0c7780ee0c61af22f74e633c5e9ae5}{CAN\+\_\+\+F17\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2172426d0074b3c23afda64a0e16cb9}{CAN\+\_\+\+F17\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfe8fb0f10e4631d426ab0fdb0faa6d}{CAN\+\_\+\+F17\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2172426d0074b3c23afda64a0e16cb9}{CAN\+\_\+\+F17\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa869e598bda0388fbc9fa010f9e9225f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75926195413cbdac98799ed96622bb4f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa869e598bda0388fbc9fa010f9e9225f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a167eb08a4a1f308b27fdb96c0cd5e4}{CAN\+\_\+\+F17\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19183dff9e77f79cd0e5c5fc7220264}{CAN\+\_\+\+F17\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a167eb08a4a1f308b27fdb96c0cd5e4}{CAN\+\_\+\+F17\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe3f8344aa1f7cd792ac2f004c265ab}{CAN\+\_\+\+F17\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fdcf32cd307e9fb553cf871a4aca28}{CAN\+\_\+\+F17\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe3f8344aa1f7cd792ac2f004c265ab}{CAN\+\_\+\+F17\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109e5d1033ce7d0acfb8e89f2858213a}{CAN\+\_\+\+F17\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5007bacc41e782818464d0dd0f0e3cf}{CAN\+\_\+\+F17\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109e5d1033ce7d0acfb8e89f2858213a}{CAN\+\_\+\+F17\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a8dbc9deb9844c04aff7ebdc269f34}{CAN\+\_\+\+F17\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3818c3459e1eb7c9b279afab4c630be}{CAN\+\_\+\+F17\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a8dbc9deb9844c04aff7ebdc269f34}{CAN\+\_\+\+F17\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace48caf041816812f5007356a57645d4}{CAN\+\_\+\+F17\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3382e3be1e63ba478e230e15f136fa}{CAN\+\_\+\+F17\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace48caf041816812f5007356a57645d4}{CAN\+\_\+\+F17\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f876b4e69b584a57f884068a9ee244}{CAN\+\_\+\+F17\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3a33b2535a95ac9a40946688085046}{CAN\+\_\+\+F17\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f876b4e69b584a57f884068a9ee244}{CAN\+\_\+\+F17\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5a17036c88b33d204443e2428d6a6e}{CAN\+\_\+\+F17\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441a4f3cc210e2b93970668187272b1b}{CAN\+\_\+\+F17\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5a17036c88b33d204443e2428d6a6e}{CAN\+\_\+\+F17\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae1bbf644ccae9604688a2fdabd28e6}{CAN\+\_\+\+F17\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga829f40abbe1a44b2ed57381852810455}{CAN\+\_\+\+F17\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae1bbf644ccae9604688a2fdabd28e6}{CAN\+\_\+\+F17\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ed48b9a6112e514fe46471a0f8c6a1}{CAN\+\_\+\+F17\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ed4e932f8b379beb6ffc9fa32db761}{CAN\+\_\+\+F17\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ed48b9a6112e514fe46471a0f8c6a1}{CAN\+\_\+\+F17\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadced6bf350417dab675f6bb81c0020cb}{CAN\+\_\+\+F17\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e4ba9efebb11ec626f74b1a73fac2b}{CAN\+\_\+\+F17\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadced6bf350417dab675f6bb81c0020cb}{CAN\+\_\+\+F17\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2157aa3374669cf33fde6ded9637fc8e}{CAN\+\_\+\+F17\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae10e1393249758e4fac2b11456d9cef7}{CAN\+\_\+\+F17\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2157aa3374669cf33fde6ded9637fc8e}{CAN\+\_\+\+F17\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b59bd2000341c9727b82816c3e79d92}{CAN\+\_\+\+F17\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d6a924f603f8cd6662591aee338726}{CAN\+\_\+\+F17\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b59bd2000341c9727b82816c3e79d92}{CAN\+\_\+\+F17\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2016ec67415b58abea8045493162dd}{CAN\+\_\+\+F17\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35bcf3102228ae7e8eb5153de0c520db}{CAN\+\_\+\+F17\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2016ec67415b58abea8045493162dd}{CAN\+\_\+\+F17\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6567edcb51fd91525300ad442badf75}{CAN\+\_\+\+F17\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d404fd97ad86224f463778273fce8ef}{CAN\+\_\+\+F17\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6567edcb51fd91525300ad442badf75}{CAN\+\_\+\+F17\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a7438d5f3428370379bba569b879e}{CAN\+\_\+\+F17\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b2bd8c683b63fc6dc598c63874b0d6}{CAN\+\_\+\+F17\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a7438d5f3428370379bba569b879e}{CAN\+\_\+\+F17\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aeea6fc2f818f909fb7482050dd99a8}{CAN\+\_\+\+F17\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75129c18ccfb2cfd67afe675c769588f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aeea6fc2f818f909fb7482050dd99a8}{CAN\+\_\+\+F17\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca5b77a552e9ffd0d981907926cb62}{CAN\+\_\+\+F17\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ecec1f76339b5fe42b31acc0f8233f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca5b77a552e9ffd0d981907926cb62}{CAN\+\_\+\+F17\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd83215532a948f330d8e6e97866f08c}{CAN\+\_\+\+F17\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5baa597163d634e7821b086624a821}{CAN\+\_\+\+F17\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd83215532a948f330d8e6e97866f08c}{CAN\+\_\+\+F17\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80a70a6a9c890fd52fff197db626b4b}{CAN\+\_\+\+F17\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46fa6f722dbc91053c7070f00972a46f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80a70a6a9c890fd52fff197db626b4b}{CAN\+\_\+\+F17\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e671ae90ca9c54da03ef16375389fb}{CAN\+\_\+\+F17\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48749b4b086d5c4ed21eff1d0e1f5c1}{CAN\+\_\+\+F17\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e671ae90ca9c54da03ef16375389fb}{CAN\+\_\+\+F17\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec264a7445c9b5eaa0604092c5594a26}{CAN\+\_\+\+F17\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga849fbc8bfecf2a72495c8acbb2217821}{CAN\+\_\+\+F17\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec264a7445c9b5eaa0604092c5594a26}{CAN\+\_\+\+F17\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260beab2456e8c1fe2a4d044583011eb}{CAN\+\_\+\+F17\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d84a33cbee312bae8a2eab2117c725}{CAN\+\_\+\+F17\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260beab2456e8c1fe2a4d044583011eb}{CAN\+\_\+\+F17\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f4ad7439b02f774c4ec0c8d1728b62}{CAN\+\_\+\+F17\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0fe27ae49d293e899e251de6d38b82}{CAN\+\_\+\+F17\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f4ad7439b02f774c4ec0c8d1728b62}{CAN\+\_\+\+F17\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d3b3c89a964c7433bfc57eab6ba8d3}{CAN\+\_\+\+F17\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb7fa1a471645e19b278adf24e14c99}{CAN\+\_\+\+F17\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d3b3c89a964c7433bfc57eab6ba8d3}{CAN\+\_\+\+F17\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7585b63de128806929643e344be22f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814185983645a6640aa30b8ddafc5bda}{CAN\+\_\+\+F17\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb7585b63de128806929643e344be22f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dfdd7dc08ef5e48e739c705b742fb31}{CAN\+\_\+\+F17\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61ecea86b25443908e027fc29fbfdb2}{CAN\+\_\+\+F17\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dfdd7dc08ef5e48e739c705b742fb31}{CAN\+\_\+\+F17\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1d7ccb9b53c1ee0dfc6cd5309b7bda}{CAN\+\_\+\+F17\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd4247b2c97c0cf25057af66c28468f}{CAN\+\_\+\+F17\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1d7ccb9b53c1ee0dfc6cd5309b7bda}{CAN\+\_\+\+F17\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae636394c4349b589f19bcd76aa903d6}{CAN\+\_\+\+F17\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d293027d8a57d8ff0645e4f3782cfd}{CAN\+\_\+\+F17\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae636394c4349b589f19bcd76aa903d6}{CAN\+\_\+\+F17\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F17\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050ab921d195a406edc8481335ab7a10}{CAN\+\_\+\+F17\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F17\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a0c4e2c9adb9b621c1bf1cb35e22cd}{CAN\+\_\+\+F17\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050ab921d195a406edc8481335ab7a10}{CAN\+\_\+\+F17\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6361a2891f4229ee6512acce55de542f}{CAN\+\_\+\+F18\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e4e157ded4d0a2644a7609e550d088}{CAN\+\_\+\+F18\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6361a2891f4229ee6512acce55de542f}{CAN\+\_\+\+F18\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6400dd26b627fc51130cbd0faf48081e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c54bf7cc5e54cdd67d26185448622b}{CAN\+\_\+\+F18\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6400dd26b627fc51130cbd0faf48081e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2620f0a2693e06219240b7b1e0fbbf}{CAN\+\_\+\+F18\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d1864028ca59e216b2c5d2c05b1d58}{CAN\+\_\+\+F18\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2620f0a2693e06219240b7b1e0fbbf}{CAN\+\_\+\+F18\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d270c7f735cf118ca0c565fbb66f90a}{CAN\+\_\+\+F18\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b74045dc922fbf0db93d9bfe19071f3}{CAN\+\_\+\+F18\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d270c7f735cf118ca0c565fbb66f90a}{CAN\+\_\+\+F18\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94025bd6cc38c3a7ae90acbf4a0e5192}{CAN\+\_\+\+F18\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6faaf65831be8979299974cdaee61d8}{CAN\+\_\+\+F18\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94025bd6cc38c3a7ae90acbf4a0e5192}{CAN\+\_\+\+F18\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145149468af1f5abbc6614ed8b08224e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a7317097f9d952591208dc1a0b24ec}{CAN\+\_\+\+F18\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145149468af1f5abbc6614ed8b08224e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5942237608b7a184089a5b47b8d634}{CAN\+\_\+\+F18\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5bf70b07be0b5d5dfc16691cec86c8}{CAN\+\_\+\+F18\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5942237608b7a184089a5b47b8d634}{CAN\+\_\+\+F18\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b311571814740074b681f509f55526f}{CAN\+\_\+\+F18\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b44f60e8ecb4d94a7fbf061683f676}{CAN\+\_\+\+F18\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b311571814740074b681f509f55526f}{CAN\+\_\+\+F18\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3d20a7d3e8b6aecd0aa6bebf5a0165}{CAN\+\_\+\+F18\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a69f7c891d1f52ee875a81141fd0006}{CAN\+\_\+\+F18\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3d20a7d3e8b6aecd0aa6bebf5a0165}{CAN\+\_\+\+F18\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc6f470a4b7a15e1e423f9e49446c513}{CAN\+\_\+\+F18\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173fd0737254c86fb7b02c0d54afc9f2}{CAN\+\_\+\+F18\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc6f470a4b7a15e1e423f9e49446c513}{CAN\+\_\+\+F18\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f3212b66db8371088d311a4e85273c}{CAN\+\_\+\+F18\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548245e367567e26b00a934c9a3a58a7}{CAN\+\_\+\+F18\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f3212b66db8371088d311a4e85273c}{CAN\+\_\+\+F18\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a80f2865d87b7758b36682a9ac062b}{CAN\+\_\+\+F18\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fc2b6a6b5536a7a7664beb8193d0e7}{CAN\+\_\+\+F18\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a80f2865d87b7758b36682a9ac062b}{CAN\+\_\+\+F18\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc4ac4ae25be8f7d808fab35f73307d}{CAN\+\_\+\+F18\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac434a50294129e4f5320a719fd8ba178}{CAN\+\_\+\+F18\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc4ac4ae25be8f7d808fab35f73307d}{CAN\+\_\+\+F18\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dbae1939645a1297f8a16c42c344c2}{CAN\+\_\+\+F18\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b0f19d6d7dece95a6dff6e1ad6a0d12}{CAN\+\_\+\+F18\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dbae1939645a1297f8a16c42c344c2}{CAN\+\_\+\+F18\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83d5ead034e5a837daedd4c19e6af58}{CAN\+\_\+\+F18\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9b151295d96190d6c8dd1536d4dc00}{CAN\+\_\+\+F18\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83d5ead034e5a837daedd4c19e6af58}{CAN\+\_\+\+F18\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63201ede77b2508ecea7e9623d23319}{CAN\+\_\+\+F18\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796b3ee02b76eafa4bc7c087ee00c3f0}{CAN\+\_\+\+F18\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63201ede77b2508ecea7e9623d23319}{CAN\+\_\+\+F18\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a620f2e625d20086898704d356cf6a}{CAN\+\_\+\+F18\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a84415b55762b1c50b9998eacae3c61}{CAN\+\_\+\+F18\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a620f2e625d20086898704d356cf6a}{CAN\+\_\+\+F18\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2253fc2f2375d0e84f324fe3425bff}{CAN\+\_\+\+F18\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9379d01d50536365d2bfdd3981b557}{CAN\+\_\+\+F18\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2253fc2f2375d0e84f324fe3425bff}{CAN\+\_\+\+F18\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cf828a9aaa57745cd9a984c9cca1f8}{CAN\+\_\+\+F18\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449bc13ad915aa42f0f8d8a0c2c5990e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cf828a9aaa57745cd9a984c9cca1f8}{CAN\+\_\+\+F18\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga140d2fce2f7bcd09f7c77fe6ea41b17e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fcb7cb9886fbb35f0a46bfa1243e16}{CAN\+\_\+\+F18\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga140d2fce2f7bcd09f7c77fe6ea41b17e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f3fdf75712ccd228483b32d2b02d}{CAN\+\_\+\+F18\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bdb35ee8fc7695dda00ed5b04108ded}{CAN\+\_\+\+F18\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f3fdf75712ccd228483b32d2b02d}{CAN\+\_\+\+F18\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d9d02fb43a4d37e9ead1c2dabf633}{CAN\+\_\+\+F18\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedefbe7ef5412cd515058ece156b3201}{CAN\+\_\+\+F18\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d9d02fb43a4d37e9ead1c2dabf633}{CAN\+\_\+\+F18\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7bd21c9db63ed20960727c3e5e77d1}{CAN\+\_\+\+F18\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc841710824c4a3023470d0021217899}{CAN\+\_\+\+F18\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7bd21c9db63ed20960727c3e5e77d1}{CAN\+\_\+\+F18\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9506cc243994b8615d6ede4bbad69d3e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d04f88c54de9bfc2ca29f01c450980b}{CAN\+\_\+\+F18\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9506cc243994b8615d6ede4bbad69d3e}{CAN\+\_\+\+F18\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560f0050855c38495cc0f06172b3b2bd}{CAN\+\_\+\+F18\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eb3754e2f6036be31dc467ca8e2078}{CAN\+\_\+\+F18\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560f0050855c38495cc0f06172b3b2bd}{CAN\+\_\+\+F18\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga724988e2796bab2689cd6c443823a4cb}{CAN\+\_\+\+F18\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0975dae8104b5d994cb625f8acc0650}{CAN\+\_\+\+F18\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga724988e2796bab2689cd6c443823a4cb}{CAN\+\_\+\+F18\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570ac407fff81c05ee0a111b9938f606}{CAN\+\_\+\+F18\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a423c33c46ab7ad457d0b372d502a56}{CAN\+\_\+\+F18\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570ac407fff81c05ee0a111b9938f606}{CAN\+\_\+\+F18\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b48bdfc7073e6e101d0d5bab5ead56}{CAN\+\_\+\+F18\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757e1a1597e070ee255470696c03a1aa}{CAN\+\_\+\+F18\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b48bdfc7073e6e101d0d5bab5ead56}{CAN\+\_\+\+F18\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54ed4e1ebdb040ee4359882591c7c0}{CAN\+\_\+\+F18\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2532db32706279724ba45f983b10f298}{CAN\+\_\+\+F18\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54ed4e1ebdb040ee4359882591c7c0}{CAN\+\_\+\+F18\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4bddd68df60102233fb28ad07dbbb6}{CAN\+\_\+\+F18\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8598ef2df53f11cbf00580fb13d7b8f}{CAN\+\_\+\+F18\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4bddd68df60102233fb28ad07dbbb6}{CAN\+\_\+\+F18\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c37a8349df6a4a97c472067546ce90}{CAN\+\_\+\+F18\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58159c4b66fc6daee95e1633dba597a7}{CAN\+\_\+\+F18\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c37a8349df6a4a97c472067546ce90}{CAN\+\_\+\+F18\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F18\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3594e4ab81352d37ad46def14c1a9794}{CAN\+\_\+\+F18\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F18\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f54d18282876e3125754c97df71dfcd}{CAN\+\_\+\+F18\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3594e4ab81352d37ad46def14c1a9794}{CAN\+\_\+\+F18\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364ecd1d4ba06c819aa5b4a4894f27b6}{CAN\+\_\+\+F19\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed5a91f851e325b6b160e130b71cea6}{CAN\+\_\+\+F19\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364ecd1d4ba06c819aa5b4a4894f27b6}{CAN\+\_\+\+F19\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126bc5e702f95e2c1375e955b7495cc}{CAN\+\_\+\+F19\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780c218b224abf9ace8ee27fb316ff8a}{CAN\+\_\+\+F19\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126bc5e702f95e2c1375e955b7495cc}{CAN\+\_\+\+F19\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d47a032cd9961f49dbbb2fbda4fdf}{CAN\+\_\+\+F19\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33cacdb596f00d03929dc49581e4659c}{CAN\+\_\+\+F19\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d47a032cd9961f49dbbb2fbda4fdf}{CAN\+\_\+\+F19\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737ee82ba193364d1e8a7e52d4ad19ae}{CAN\+\_\+\+F19\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc84ae20d1eefca63144afc4ebf669e}{CAN\+\_\+\+F19\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737ee82ba193364d1e8a7e52d4ad19ae}{CAN\+\_\+\+F19\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a8805f555b7cea211398432b7df21}{CAN\+\_\+\+F19\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643353a4b497b57da97978a46f6127ee}{CAN\+\_\+\+F19\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac60a8805f555b7cea211398432b7df21}{CAN\+\_\+\+F19\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87162ae920f4068c45d17f8092ea84d}{CAN\+\_\+\+F19\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16526b7112d4233dfdd4ad04dcef569a}{CAN\+\_\+\+F19\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87162ae920f4068c45d17f8092ea84d}{CAN\+\_\+\+F19\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa363d41188e12865a9cf7ef66e8e83db}{CAN\+\_\+\+F19\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab56b58299d260c7931dab6adee5ecb9a}{CAN\+\_\+\+F19\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa363d41188e12865a9cf7ef66e8e83db}{CAN\+\_\+\+F19\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa883d130d64ad2388e3970e490045683}{CAN\+\_\+\+F19\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09108e7e75efd4c832757f4d82abc03b}{CAN\+\_\+\+F19\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa883d130d64ad2388e3970e490045683}{CAN\+\_\+\+F19\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a6437fe463ed99b18b93facca700ca}{CAN\+\_\+\+F19\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d79a504a5de8caf8c9c3aae69c78801}{CAN\+\_\+\+F19\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a6437fe463ed99b18b93facca700ca}{CAN\+\_\+\+F19\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207bd8ab15d78b8ac1bbbc4055625b46}{CAN\+\_\+\+F19\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1682484cd333907ca5ed6b9be97541be}{CAN\+\_\+\+F19\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207bd8ab15d78b8ac1bbbc4055625b46}{CAN\+\_\+\+F19\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77c4a077df2bae7e1ace5a0c8d360e1}{CAN\+\_\+\+F19\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9240c67781550c318ae62c194ed3d2a}{CAN\+\_\+\+F19\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77c4a077df2bae7e1ace5a0c8d360e1}{CAN\+\_\+\+F19\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b35e8741ea7c102a1d9202abc9525b}{CAN\+\_\+\+F19\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8597d4aea2dfdec64cc32a027bfe0b9e}{CAN\+\_\+\+F19\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b35e8741ea7c102a1d9202abc9525b}{CAN\+\_\+\+F19\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e80caf7bfb8637dbec4f770149383c3}{CAN\+\_\+\+F19\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4790169cd2b2b5ae8f42107cfb80decf}{CAN\+\_\+\+F19\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e80caf7bfb8637dbec4f770149383c3}{CAN\+\_\+\+F19\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a3fbcfae2f3c1cd704c8582650ef8f}{CAN\+\_\+\+F19\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821a8a56b18a1a051ff7f51e983ffa62}{CAN\+\_\+\+F19\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a3fbcfae2f3c1cd704c8582650ef8f}{CAN\+\_\+\+F19\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c564accc915be8dea9c2fb05de4d70}{CAN\+\_\+\+F19\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1edd09b85d30a5325bf7088654d363}{CAN\+\_\+\+F19\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c564accc915be8dea9c2fb05de4d70}{CAN\+\_\+\+F19\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc60de4340267b49594f63356c9b651}{CAN\+\_\+\+F19\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0470f9dfbd00a4683da48ea8ba56cd82}{CAN\+\_\+\+F19\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc60de4340267b49594f63356c9b651}{CAN\+\_\+\+F19\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68fbdc6f6fd107e498875f38a99af49c}{CAN\+\_\+\+F19\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af1369913e4b25017edbb42f2e507cb}{CAN\+\_\+\+F19\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68fbdc6f6fd107e498875f38a99af49c}{CAN\+\_\+\+F19\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf547ab7d2fd1708c1bc7697197708667}{CAN\+\_\+\+F19\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11be884b800efcbf6fce7999238e53c6}{CAN\+\_\+\+F19\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf547ab7d2fd1708c1bc7697197708667}{CAN\+\_\+\+F19\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e9fdf3c4cf622d674e1da6d397448f}{CAN\+\_\+\+F19\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9197c5749443fb42a74a8cab5be0b5f0}{CAN\+\_\+\+F19\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e9fdf3c4cf622d674e1da6d397448f}{CAN\+\_\+\+F19\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb793878ad57366d913b4f46177ad2d7}{CAN\+\_\+\+F19\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3065f8adf250551aeb0368c9770aa8}{CAN\+\_\+\+F19\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb793878ad57366d913b4f46177ad2d7}{CAN\+\_\+\+F19\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef4727fbe1cf93be40d52c702275575}{CAN\+\_\+\+F19\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ec116f9af08bba284f7a1dea7cf3806}{CAN\+\_\+\+F19\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef4727fbe1cf93be40d52c702275575}{CAN\+\_\+\+F19\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffa580b6231ceb7fd789ddf2e0c27e0}{CAN\+\_\+\+F19\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f3bc19fdefefd3a5f7995056db7025}{CAN\+\_\+\+F19\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffa580b6231ceb7fd789ddf2e0c27e0}{CAN\+\_\+\+F19\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6cf4ad569a74078347e8467122de6e8}{CAN\+\_\+\+F19\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4096a6964cce10f66350bc050a9fa3}{CAN\+\_\+\+F19\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6cf4ad569a74078347e8467122de6e8}{CAN\+\_\+\+F19\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5233629438a3054e0d430a4fbf20039e}{CAN\+\_\+\+F19\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad003fcc3151c4ee75ef91034bf8dcccc}{CAN\+\_\+\+F19\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5233629438a3054e0d430a4fbf20039e}{CAN\+\_\+\+F19\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10349c90057faa5feacaa400ed8351a}{CAN\+\_\+\+F19\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15c1805e5127dd6dc3771439151969f}{CAN\+\_\+\+F19\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10349c90057faa5feacaa400ed8351a}{CAN\+\_\+\+F19\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca549b47a26d3379c997655c23bed94}{CAN\+\_\+\+F19\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf5ab29fafc1efb82e487126ec06764}{CAN\+\_\+\+F19\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca549b47a26d3379c997655c23bed94}{CAN\+\_\+\+F19\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cb0737a5fd0068f9205d72dbf6c0b0}{CAN\+\_\+\+F19\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b38973f61f1ee5a81ddf89dc0cb699}{CAN\+\_\+\+F19\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cb0737a5fd0068f9205d72dbf6c0b0}{CAN\+\_\+\+F19\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30befd25e0ad94f609b64dc275509db6}{CAN\+\_\+\+F19\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8af58a3b744c4f2d1073854b8e46708}{CAN\+\_\+\+F19\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30befd25e0ad94f609b64dc275509db6}{CAN\+\_\+\+F19\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6671f8a49f244f71bbc9875b527829}{CAN\+\_\+\+F19\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fe0b008e7b52409d5ec1d7fca457ed}{CAN\+\_\+\+F19\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6671f8a49f244f71bbc9875b527829}{CAN\+\_\+\+F19\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe0e732daad1e70a30b17746f09f277}{CAN\+\_\+\+F19\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9a3a78680c94dacc0d317596a0b3c}{CAN\+\_\+\+F19\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe0e732daad1e70a30b17746f09f277}{CAN\+\_\+\+F19\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade52fb6afac948274a3ebac3dc107d17}{CAN\+\_\+\+F19\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b323716d3e342005a4e961744fd19d7}{CAN\+\_\+\+F19\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade52fb6afac948274a3ebac3dc107d17}{CAN\+\_\+\+F19\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F19\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566e86e49f4f4497a645ac38fdf1670d}{CAN\+\_\+\+F19\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F19\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c82d0f3e3f40856fd135a633ff832e5}{CAN\+\_\+\+F19\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566e86e49f4f4497a645ac38fdf1670d}{CAN\+\_\+\+F19\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733b62722c738c4c1809326d2789d552}{CAN\+\_\+\+F20\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad375d2748eb87e7e5acc6345ef2119f0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733b62722c738c4c1809326d2789d552}{CAN\+\_\+\+F20\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67edead0c2e927f3a1259f3d43d4f40}{CAN\+\_\+\+F20\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f3e77ba796318e688fc2c298b411cd}{CAN\+\_\+\+F20\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67edead0c2e927f3a1259f3d43d4f40}{CAN\+\_\+\+F20\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaf65654b40d7f3f29df0b1a358c4ce}{CAN\+\_\+\+F20\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105ffdb8dfda5b08c57ca36670589d8e}{CAN\+\_\+\+F20\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaf65654b40d7f3f29df0b1a358c4ce}{CAN\+\_\+\+F20\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fcdd1b0df93a9f88fec20f8e0dcbb0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f5829f0dc48dee614c4677f0fb2346}{CAN\+\_\+\+F20\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fcdd1b0df93a9f88fec20f8e0dcbb0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ad16980a9e6f52b3965773d1ca02de}{CAN\+\_\+\+F20\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e1fe614a4fd59eafa65b5c2a2e1f5a}{CAN\+\_\+\+F20\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ad16980a9e6f52b3965773d1ca02de}{CAN\+\_\+\+F20\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82f9707992ecf268f600ab1a1d43dec}{CAN\+\_\+\+F20\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec2f1a8e0a3298b72f325c37a5fcb9b}{CAN\+\_\+\+F20\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82f9707992ecf268f600ab1a1d43dec}{CAN\+\_\+\+F20\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaec9ccc7e22c80d2452501c3c6f635e9}{CAN\+\_\+\+F20\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa49379ccda82dd69140b0807dffd9574}{CAN\+\_\+\+F20\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaec9ccc7e22c80d2452501c3c6f635e9}{CAN\+\_\+\+F20\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df326144c2191817fb59342838e6cb0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37523f5d2b45930aaad594c1b16ce0ff}{CAN\+\_\+\+F20\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df326144c2191817fb59342838e6cb0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe121c6d0fb1c1f793e7b008f3edc362}{CAN\+\_\+\+F20\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfaa76880ade68c727aa3790dde79438}{CAN\+\_\+\+F20\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe121c6d0fb1c1f793e7b008f3edc362}{CAN\+\_\+\+F20\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1375917ef4043463001bbb3913e0bdaa}{CAN\+\_\+\+F20\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga604ea151b2dbb477870c0b1bff04d1e3}{CAN\+\_\+\+F20\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1375917ef4043463001bbb3913e0bdaa}{CAN\+\_\+\+F20\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0d7e32093d31e445286aac15c9a2f0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62259f018fe828fa16d934569fe1201}{CAN\+\_\+\+F20\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0d7e32093d31e445286aac15c9a2f0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722122158b0881fd1e9256037ee8f679}{CAN\+\_\+\+F20\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936531b32f77a37504552ca5be7bab52}{CAN\+\_\+\+F20\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722122158b0881fd1e9256037ee8f679}{CAN\+\_\+\+F20\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35f03a9129c9b78622a3367e07a8e89}{CAN\+\_\+\+F20\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6b5552ae36054907971587e1c7df88}{CAN\+\_\+\+F20\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35f03a9129c9b78622a3367e07a8e89}{CAN\+\_\+\+F20\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a85c198723f1e0eb44fbee1b7ac2ae0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf574b1f16ed52eed522bdc5fb98d7fb9}{CAN\+\_\+\+F20\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a85c198723f1e0eb44fbee1b7ac2ae0}{CAN\+\_\+\+F20\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ba0bc9b663641672803df9107040952}{CAN\+\_\+\+F20\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cd70031b409f1ece7c63ad1e375d41}{CAN\+\_\+\+F20\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ba0bc9b663641672803df9107040952}{CAN\+\_\+\+F20\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6052008ad28e21f8ee829c8083760a8}{CAN\+\_\+\+F20\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec61ad874a6acc70e29f68654cb6622}{CAN\+\_\+\+F20\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6052008ad28e21f8ee829c8083760a8}{CAN\+\_\+\+F20\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632203223233854b3dfe7f65700022ab}{CAN\+\_\+\+F20\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade9d48a9e73d7aa3b644e7d9d7eb4449}{CAN\+\_\+\+F20\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632203223233854b3dfe7f65700022ab}{CAN\+\_\+\+F20\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3a40414ad543a1015b1309dc3d5958}{CAN\+\_\+\+F20\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa432ee4ceba9f4e2ea54df15dfb945b6}{CAN\+\_\+\+F20\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3a40414ad543a1015b1309dc3d5958}{CAN\+\_\+\+F20\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7d33100382b9c3635a46a33c76407b}{CAN\+\_\+\+F20\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b57f9aea931fb4099658ae06c15c2a8}{CAN\+\_\+\+F20\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7d33100382b9c3635a46a33c76407b}{CAN\+\_\+\+F20\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ab1f69e7df709be52df9580f6f8f29}{CAN\+\_\+\+F20\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf179bd3356430704c8dd8147fb215d6a}{CAN\+\_\+\+F20\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ab1f69e7df709be52df9580f6f8f29}{CAN\+\_\+\+F20\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d96d8f6d595dd465fe7100bfc3fca82}{CAN\+\_\+\+F20\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7041b630aa9768abfb8d867bb43c493f}{CAN\+\_\+\+F20\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d96d8f6d595dd465fe7100bfc3fca82}{CAN\+\_\+\+F20\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972fda8d4fc40fc1d2f4876bdd5a10ee}{CAN\+\_\+\+F20\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803526e57876e7dd6761ed09af0c288}{CAN\+\_\+\+F20\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972fda8d4fc40fc1d2f4876bdd5a10ee}{CAN\+\_\+\+F20\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0706afec6e89ab76e3e972016c69506f}{CAN\+\_\+\+F20\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9927ad90ebf334d07a67054e8a4fefe}{CAN\+\_\+\+F20\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0706afec6e89ab76e3e972016c69506f}{CAN\+\_\+\+F20\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga538e397d848e1566da494f0b02cc8f73}{CAN\+\_\+\+F20\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49a6938ec9abe4010827fbd26cfce84}{CAN\+\_\+\+F20\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga538e397d848e1566da494f0b02cc8f73}{CAN\+\_\+\+F20\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94061252974389dbe79abd333d46ea03}{CAN\+\_\+\+F20\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a349edbfa87949334fa0649917815ea}{CAN\+\_\+\+F20\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94061252974389dbe79abd333d46ea03}{CAN\+\_\+\+F20\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe7bf9f9f8603b5964364e528df0351}{CAN\+\_\+\+F20\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92da2d21a64e61b00bb45a4d83f1e2b}{CAN\+\_\+\+F20\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe7bf9f9f8603b5964364e528df0351}{CAN\+\_\+\+F20\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85417bc29dd53294cfa2cf31799b1646}{CAN\+\_\+\+F20\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea65e44a6389bb752808a47a837a6f55}{CAN\+\_\+\+F20\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85417bc29dd53294cfa2cf31799b1646}{CAN\+\_\+\+F20\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8545ab375b5d9fabf18857b9e69ce712}{CAN\+\_\+\+F20\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e5dafd10313a7a87b7acf69015d183}{CAN\+\_\+\+F20\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8545ab375b5d9fabf18857b9e69ce712}{CAN\+\_\+\+F20\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1626cd32fab93b8a3e56e9e3712aed5e}{CAN\+\_\+\+F20\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ce2377e650c9c92c0d074705aba95e}{CAN\+\_\+\+F20\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1626cd32fab93b8a3e56e9e3712aed5e}{CAN\+\_\+\+F20\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8754dca9cb97d357e584dbf783915ca3}{CAN\+\_\+\+F20\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9619eaa6d475728503378d487db778af}{CAN\+\_\+\+F20\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8754dca9cb97d357e584dbf783915ca3}{CAN\+\_\+\+F20\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7665a388135b346f9d095a4fd1cf3b45}{CAN\+\_\+\+F20\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e6237a93dff3f2d2860a08bac237a31}{CAN\+\_\+\+F20\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7665a388135b346f9d095a4fd1cf3b45}{CAN\+\_\+\+F20\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F20\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287943a937292626630bef6b8c61eac5}{CAN\+\_\+\+F20\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F20\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba21d8e622bced5048173b1dff5bd4e}{CAN\+\_\+\+F20\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287943a937292626630bef6b8c61eac5}{CAN\+\_\+\+F20\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3312d7bd88431ac7d7dca8061aa18bb9}{CAN\+\_\+\+F21\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664d7d10c6343ea86d680f26087428b0}{CAN\+\_\+\+F21\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3312d7bd88431ac7d7dca8061aa18bb9}{CAN\+\_\+\+F21\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf854ce263af404b08f497b5515739267}{CAN\+\_\+\+F21\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5451f6a77334b6c2bba05b6c83156095}{CAN\+\_\+\+F21\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf854ce263af404b08f497b5515739267}{CAN\+\_\+\+F21\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bf8caa1b02984acca9d599f5ad77ff7}{CAN\+\_\+\+F21\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a516cf77254903ef7111fbd91c075c}{CAN\+\_\+\+F21\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bf8caa1b02984acca9d599f5ad77ff7}{CAN\+\_\+\+F21\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012e1f84c54deef0e9cdc723172f45fb}{CAN\+\_\+\+F21\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d91b4baa6fd845378db04772bcb803}{CAN\+\_\+\+F21\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012e1f84c54deef0e9cdc723172f45fb}{CAN\+\_\+\+F21\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed005939aad50d1822cd2e52bc4f40b}{CAN\+\_\+\+F21\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ee6828e0b88420c44703a0a003a3b3}{CAN\+\_\+\+F21\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed005939aad50d1822cd2e52bc4f40b}{CAN\+\_\+\+F21\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d6fbd1c0022553f09a3f4b7f3d1631}{CAN\+\_\+\+F21\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73c9df79575c2071ce0484769361671}{CAN\+\_\+\+F21\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d6fbd1c0022553f09a3f4b7f3d1631}{CAN\+\_\+\+F21\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7de86b182da9d2fe8b9d687969e0ce}{CAN\+\_\+\+F21\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f1755b96279e6401d4ead499914f2f}{CAN\+\_\+\+F21\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7de86b182da9d2fe8b9d687969e0ce}{CAN\+\_\+\+F21\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642b0473fd6dc67b9ae2827c3b63f736}{CAN\+\_\+\+F21\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8a451a6e5da958926ad8aabb57367}{CAN\+\_\+\+F21\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642b0473fd6dc67b9ae2827c3b63f736}{CAN\+\_\+\+F21\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5131c4f407c1390625e52961857d7796}{CAN\+\_\+\+F21\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2879f59edc8c64a1ab5fe6504b88e1c7}{CAN\+\_\+\+F21\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5131c4f407c1390625e52961857d7796}{CAN\+\_\+\+F21\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf4a23127e9bdbf7a3cb9f1ac4aac1e}{CAN\+\_\+\+F21\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c5e5451c11114130e63b26a39ce3bc}{CAN\+\_\+\+F21\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf4a23127e9bdbf7a3cb9f1ac4aac1e}{CAN\+\_\+\+F21\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed2ad822ee2f4a9f616f380f9e0f3a0}{CAN\+\_\+\+F21\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa126e72afff4b54fe858172f63e3ef15}{CAN\+\_\+\+F21\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed2ad822ee2f4a9f616f380f9e0f3a0}{CAN\+\_\+\+F21\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11e07ed791b0296582b2f6cdc7bc6cc}{CAN\+\_\+\+F21\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692fcf11acaa3d044ef8bfc62abfa224}{CAN\+\_\+\+F21\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11e07ed791b0296582b2f6cdc7bc6cc}{CAN\+\_\+\+F21\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece375c6baf229cfa4fa50807cb39a4e}{CAN\+\_\+\+F21\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a67b1e56f6c165f8e9ff4c2c48c9874}{CAN\+\_\+\+F21\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece375c6baf229cfa4fa50807cb39a4e}{CAN\+\_\+\+F21\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ab83a15d64cdc5f1fb3c0d7bad5942}{CAN\+\_\+\+F21\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf258ed2c3eb0f57e15fcd2f404c6ba}{CAN\+\_\+\+F21\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ab83a15d64cdc5f1fb3c0d7bad5942}{CAN\+\_\+\+F21\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a2493a81743ba38671637f7c5e8db7e}{CAN\+\_\+\+F21\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3384347457d27c468fc2c1a32d2dc1fb}{CAN\+\_\+\+F21\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a2493a81743ba38671637f7c5e8db7e}{CAN\+\_\+\+F21\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14e847f1d183d6372383c6ca1b79742b}{CAN\+\_\+\+F21\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd65a1b2307f11016f5e28a14f9ffdd}{CAN\+\_\+\+F21\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14e847f1d183d6372383c6ca1b79742b}{CAN\+\_\+\+F21\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3babd222ce6d3f20acce841d2cd9f0}{CAN\+\_\+\+F21\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0e9a39f52010602ae0e49f0c5a4d75}{CAN\+\_\+\+F21\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3babd222ce6d3f20acce841d2cd9f0}{CAN\+\_\+\+F21\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc6f1c18969efea29ad579901089b2ab}{CAN\+\_\+\+F21\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga399cb9e5838bbd8990e47490399b6303}{CAN\+\_\+\+F21\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc6f1c18969efea29ad579901089b2ab}{CAN\+\_\+\+F21\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed89407ba7379c6088ce82c6be1b025}{CAN\+\_\+\+F21\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8948dcfd403996e795d8eb8016caa6e5}{CAN\+\_\+\+F21\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed89407ba7379c6088ce82c6be1b025}{CAN\+\_\+\+F21\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d68156a3a56369b097fe4cc8a9e271}{CAN\+\_\+\+F21\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad867d3ca08ffc5b03dd15af59831642c}{CAN\+\_\+\+F21\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d68156a3a56369b097fe4cc8a9e271}{CAN\+\_\+\+F21\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765b59a1d6d4c3f592b644aaef0ff548}{CAN\+\_\+\+F21\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71050729d86624e19fc98fa1036dfae}{CAN\+\_\+\+F21\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765b59a1d6d4c3f592b644aaef0ff548}{CAN\+\_\+\+F21\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336b26ad08e5ecf0aee871acd6b0339c}{CAN\+\_\+\+F21\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d98192dac6683f0df26b83d5a2e1d1}{CAN\+\_\+\+F21\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336b26ad08e5ecf0aee871acd6b0339c}{CAN\+\_\+\+F21\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67ecc6e28989925ee4eb65a35ae5f80}{CAN\+\_\+\+F21\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35c6bc4dad0df4d6908aeb37d40e758f}{CAN\+\_\+\+F21\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67ecc6e28989925ee4eb65a35ae5f80}{CAN\+\_\+\+F21\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1a3d16c85894bc5e609b5cdfece3f5}{CAN\+\_\+\+F21\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb404d284e945ad61250d8ad05b78c5d}{CAN\+\_\+\+F21\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1a3d16c85894bc5e609b5cdfece3f5}{CAN\+\_\+\+F21\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845eeac6fedfff512281b0e3319ce533}{CAN\+\_\+\+F21\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b44e5caeb9bfcaa26d7ab8049823a74}{CAN\+\_\+\+F21\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845eeac6fedfff512281b0e3319ce533}{CAN\+\_\+\+F21\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884529c1dc426c46f4c7646b81f8ed36}{CAN\+\_\+\+F21\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a0697d8d28164f025f51dbb8ca6736}{CAN\+\_\+\+F21\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884529c1dc426c46f4c7646b81f8ed36}{CAN\+\_\+\+F21\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebc202b8cbad2b7556a870f5bcc2e34a}{CAN\+\_\+\+F21\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc11c9a4244b425c9aa33a2a8a2ca96a}{CAN\+\_\+\+F21\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebc202b8cbad2b7556a870f5bcc2e34a}{CAN\+\_\+\+F21\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad112612ca88dcd1e8bce12388d203305}{CAN\+\_\+\+F21\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fdec54466e2bfd11981d027cb1b5462}{CAN\+\_\+\+F21\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad112612ca88dcd1e8bce12388d203305}{CAN\+\_\+\+F21\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2983f383120399a0425f59b883892f39}{CAN\+\_\+\+F21\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf57f904c348723bd740f4bf0bced62}{CAN\+\_\+\+F21\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2983f383120399a0425f59b883892f39}{CAN\+\_\+\+F21\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2587693f287a5530fd9f6dade3801085}{CAN\+\_\+\+F21\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7551b7705280a506412a95b62d02207a}{CAN\+\_\+\+F21\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2587693f287a5530fd9f6dade3801085}{CAN\+\_\+\+F21\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0addd5092e18914806175e34e5a08b}{CAN\+\_\+\+F21\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0acbc9cc63bce132c59fd42f1591f81}{CAN\+\_\+\+F21\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0addd5092e18914806175e34e5a08b}{CAN\+\_\+\+F21\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F21\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e54ea14bc5fbeca1568bd4af72f10dc}{CAN\+\_\+\+F21\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F21\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23115b53b1c1ee3f01b0fc26fe7fe645}{CAN\+\_\+\+F21\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e54ea14bc5fbeca1568bd4af72f10dc}{CAN\+\_\+\+F21\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f56b5372c3a7876a825724e6cad1c9}{CAN\+\_\+\+F22\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77bae5fd5d159acd05083782401b220a}{CAN\+\_\+\+F22\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f56b5372c3a7876a825724e6cad1c9}{CAN\+\_\+\+F22\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903aa12de75f3c248d67b1a44033e6ad}{CAN\+\_\+\+F22\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a3e3d7c058e2e46f8177b4dec4dd8c}{CAN\+\_\+\+F22\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903aa12de75f3c248d67b1a44033e6ad}{CAN\+\_\+\+F22\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga366ba8ed35373a1574095d84ab4c6a9f}{CAN\+\_\+\+F22\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bcb04c80621c9806bd5078d302b783f}{CAN\+\_\+\+F22\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga366ba8ed35373a1574095d84ab4c6a9f}{CAN\+\_\+\+F22\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ad75f08a2601cf2cfbc7f88c440019}{CAN\+\_\+\+F22\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1284a83cfbc325d3d18892061854de07}{CAN\+\_\+\+F22\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ad75f08a2601cf2cfbc7f88c440019}{CAN\+\_\+\+F22\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21bc345ee802c00b282029fc479982be}{CAN\+\_\+\+F22\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3071d58e63806c2e9737b27e3ab3d8}{CAN\+\_\+\+F22\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21bc345ee802c00b282029fc479982be}{CAN\+\_\+\+F22\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee94a3b7ba616bce1d64e9231b2c774b}{CAN\+\_\+\+F22\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e131b8bd3f1353451df7d6415040a02}{CAN\+\_\+\+F22\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee94a3b7ba616bce1d64e9231b2c774b}{CAN\+\_\+\+F22\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fefb95ac28d2971ff112d50f3bae7}{CAN\+\_\+\+F22\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9626d682df85c390b7665072501beaf0}{CAN\+\_\+\+F22\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fefb95ac28d2971ff112d50f3bae7}{CAN\+\_\+\+F22\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9be1a96d3927bc70878509755eecb0f}{CAN\+\_\+\+F22\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b3cfcc61b5bedee3f682f804e73405}{CAN\+\_\+\+F22\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9be1a96d3927bc70878509755eecb0f}{CAN\+\_\+\+F22\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b93bd1d16a5313b1b2d3d79dcd7054d}{CAN\+\_\+\+F22\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab176dc29088dc8b24297f55d1002d654}{CAN\+\_\+\+F22\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b93bd1d16a5313b1b2d3d79dcd7054d}{CAN\+\_\+\+F22\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681d5b43e47bc24fc19ad8771a1ca96}{CAN\+\_\+\+F22\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b6d3f3e3502ac1611ebb85b8c63991b}{CAN\+\_\+\+F22\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681d5b43e47bc24fc19ad8771a1ca96}{CAN\+\_\+\+F22\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d249ae7a30b365a3db70a905af2034}{CAN\+\_\+\+F22\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf55a717992d1a279fb3b82f4ecb936a8}{CAN\+\_\+\+F22\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d249ae7a30b365a3db70a905af2034}{CAN\+\_\+\+F22\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae99680788c4206812ad912b35f7a169}{CAN\+\_\+\+F22\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa241f1285248cc4e1fb7d7c1ff4c681a}{CAN\+\_\+\+F22\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae99680788c4206812ad912b35f7a169}{CAN\+\_\+\+F22\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43357f2ff0017d797fdb40378d40427e}{CAN\+\_\+\+F22\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cff7fa84558362a20a6fa323caee3a}{CAN\+\_\+\+F22\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43357f2ff0017d797fdb40378d40427e}{CAN\+\_\+\+F22\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81993ee21c5248dda549ee9ecc9fb895}{CAN\+\_\+\+F22\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d1a58659a8ecb35a912d27e246742a}{CAN\+\_\+\+F22\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81993ee21c5248dda549ee9ecc9fb895}{CAN\+\_\+\+F22\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274a240d6074650b3531fc9fe8a57b60}{CAN\+\_\+\+F22\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9978d5feaf07095ba8c0719b65e0a065}{CAN\+\_\+\+F22\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274a240d6074650b3531fc9fe8a57b60}{CAN\+\_\+\+F22\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da8894bed96865d8f6b8803815eefe4}{CAN\+\_\+\+F22\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674cc26012d0b72bde3d7032627623fd}{CAN\+\_\+\+F22\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da8894bed96865d8f6b8803815eefe4}{CAN\+\_\+\+F22\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90f4e8d2b96569993e97d3171c2b7dc}{CAN\+\_\+\+F22\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4904a175d4e7b5200af6509eabcfa4ee}{CAN\+\_\+\+F22\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90f4e8d2b96569993e97d3171c2b7dc}{CAN\+\_\+\+F22\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab403db84bf8beefa9a4ccec98032cf63}{CAN\+\_\+\+F22\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b63d1e0e3c9cdb0dc9da8e020d26052}{CAN\+\_\+\+F22\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab403db84bf8beefa9a4ccec98032cf63}{CAN\+\_\+\+F22\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15d91defbcfa3bc87994406227e96d8}{CAN\+\_\+\+F22\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd249a5078e34593d70058410b69e18}{CAN\+\_\+\+F22\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15d91defbcfa3bc87994406227e96d8}{CAN\+\_\+\+F22\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757ff9304ac6d7a750c8874958109284}{CAN\+\_\+\+F22\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca2a2081ee06f06334571c500b8c132}{CAN\+\_\+\+F22\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757ff9304ac6d7a750c8874958109284}{CAN\+\_\+\+F22\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0124bfe07de60c1e9ceb0721ec6d9ec7}{CAN\+\_\+\+F22\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70b3602ab3cddba8efb3ce6073d1843}{CAN\+\_\+\+F22\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0124bfe07de60c1e9ceb0721ec6d9ec7}{CAN\+\_\+\+F22\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7726a3a3cc46da648a78da3aff9b9a}{CAN\+\_\+\+F22\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1632a284c9320574a95b276bee87fe4}{CAN\+\_\+\+F22\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7726a3a3cc46da648a78da3aff9b9a}{CAN\+\_\+\+F22\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8bf4b6ba7eb2988873da3ff0a70620}{CAN\+\_\+\+F22\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617ba0f931f4530e8debae8f25f33059}{CAN\+\_\+\+F22\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8bf4b6ba7eb2988873da3ff0a70620}{CAN\+\_\+\+F22\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c0aa4586ebc3b52413b14e8f6fe4ab}{CAN\+\_\+\+F22\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf10250a43bc78353eee09c990f93a0ce}{CAN\+\_\+\+F22\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c0aa4586ebc3b52413b14e8f6fe4ab}{CAN\+\_\+\+F22\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87e54150ffd1b729e360ebb96dad202}{CAN\+\_\+\+F22\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga157fcb3263f2868c2f3bcd87e6156487}{CAN\+\_\+\+F22\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87e54150ffd1b729e360ebb96dad202}{CAN\+\_\+\+F22\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d94570d8d5c5e024abc9c6ea5d347d}{CAN\+\_\+\+F22\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66496ba5694712e24ef2b85c1df3ab9}{CAN\+\_\+\+F22\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d94570d8d5c5e024abc9c6ea5d347d}{CAN\+\_\+\+F22\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7892f6b26054a54b6cc05ed7f9f0b810}{CAN\+\_\+\+F22\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a06b2b9c0a0c8ede207b988baf532b1}{CAN\+\_\+\+F22\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7892f6b26054a54b6cc05ed7f9f0b810}{CAN\+\_\+\+F22\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd3d9c1a3b2626f1d360f346d3a85e}{CAN\+\_\+\+F22\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf13689ebee55e2b59e54857d19d1647}{CAN\+\_\+\+F22\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd3d9c1a3b2626f1d360f346d3a85e}{CAN\+\_\+\+F22\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf61ed79615f85034cff382e0eb387518}{CAN\+\_\+\+F22\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ec7571c1b7e7cc973ab6712b60e2c7}{CAN\+\_\+\+F22\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf61ed79615f85034cff382e0eb387518}{CAN\+\_\+\+F22\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga388760582552f8481f62081270f0003f}{CAN\+\_\+\+F22\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa908bb78359706baab0118ee4513b7a9}{CAN\+\_\+\+F22\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga388760582552f8481f62081270f0003f}{CAN\+\_\+\+F22\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a8f6bcb0486079ec2f430e0fd36583}{CAN\+\_\+\+F22\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fec802dbbda4acef19c899512d8782b}{CAN\+\_\+\+F22\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a8f6bcb0486079ec2f430e0fd36583}{CAN\+\_\+\+F22\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F22\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa1118886a8a8192db742159f7e2ad6}{CAN\+\_\+\+F22\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F22\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51f8df1ef7829710c91197ef470284e}{CAN\+\_\+\+F22\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa1118886a8a8192db742159f7e2ad6}{CAN\+\_\+\+F22\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca48214ac51550a638f74824111edac5}{CAN\+\_\+\+F23\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae2ef8a3c286a62476af32b6ecf24ca}{CAN\+\_\+\+F23\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca48214ac51550a638f74824111edac5}{CAN\+\_\+\+F23\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadda163b267097b270ff046db81a0202e}{CAN\+\_\+\+F23\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc57f0c9abb9c73537884315e296971}{CAN\+\_\+\+F23\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadda163b267097b270ff046db81a0202e}{CAN\+\_\+\+F23\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778bdc13b0a6a564aa620d8fe131501f}{CAN\+\_\+\+F23\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92546931a024312d6d07d292e519081f}{CAN\+\_\+\+F23\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778bdc13b0a6a564aa620d8fe131501f}{CAN\+\_\+\+F23\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa865067889acd3ce6cf3217676d3b98}{CAN\+\_\+\+F23\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc26c5f21afb1de3eab0594a54120aa3}{CAN\+\_\+\+F23\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa865067889acd3ce6cf3217676d3b98}{CAN\+\_\+\+F23\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2722edd91ee68e43ccf220ab477e7f}{CAN\+\_\+\+F23\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f0eff53c01d83c130091a213c61f83}{CAN\+\_\+\+F23\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2722edd91ee68e43ccf220ab477e7f}{CAN\+\_\+\+F23\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f4a2ffc2eb1e10c4a62d77db2ebdb5}{CAN\+\_\+\+F23\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff866756b322fc3b7ea2a37d571dbec}{CAN\+\_\+\+F23\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f4a2ffc2eb1e10c4a62d77db2ebdb5}{CAN\+\_\+\+F23\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b7a8aadaa2ec15435c6a1cb332955c8}{CAN\+\_\+\+F23\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d77e2b8354e4fbd5b4d4e2142603504}{CAN\+\_\+\+F23\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b7a8aadaa2ec15435c6a1cb332955c8}{CAN\+\_\+\+F23\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab54d36ef5f743619c704835629901a9a}{CAN\+\_\+\+F23\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a87c9b7fa00888f0c554ed741b9f5b}{CAN\+\_\+\+F23\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab54d36ef5f743619c704835629901a9a}{CAN\+\_\+\+F23\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb00ab33c00b72d925d5e18683c3f0b}{CAN\+\_\+\+F23\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac709e9d2d8eca018da6c3acbe0717596}{CAN\+\_\+\+F23\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb00ab33c00b72d925d5e18683c3f0b}{CAN\+\_\+\+F23\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0695dc817b7fbe83525e4355593d9c9}{CAN\+\_\+\+F23\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad269133193c858d43fc286f342731b04}{CAN\+\_\+\+F23\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0695dc817b7fbe83525e4355593d9c9}{CAN\+\_\+\+F23\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023ceb4a6a67cfd37fc1bedcc2f0c7d7}{CAN\+\_\+\+F23\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d4f03a451307ad54f5e5d2b0bf1024}{CAN\+\_\+\+F23\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023ceb4a6a67cfd37fc1bedcc2f0c7d7}{CAN\+\_\+\+F23\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga686f8d8d16866c76dc3458a4ab87e488}{CAN\+\_\+\+F23\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c159212e1b9f2f336ca4f3d7f70ffdc}{CAN\+\_\+\+F23\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga686f8d8d16866c76dc3458a4ab87e488}{CAN\+\_\+\+F23\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e24719d13ff89bf60bad3c316e5584}{CAN\+\_\+\+F23\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a40497a68c6a476a7d853921aefc9c}{CAN\+\_\+\+F23\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e24719d13ff89bf60bad3c316e5584}{CAN\+\_\+\+F23\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3011fcb8d6f24af027cc49bb4234c14}{CAN\+\_\+\+F23\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1deb392aee311fb4e45dd5645a892}{CAN\+\_\+\+F23\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3011fcb8d6f24af027cc49bb4234c14}{CAN\+\_\+\+F23\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1854e187f7ff43e0458e54785aee8c61}{CAN\+\_\+\+F23\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a2fd8fd22444487c166d3fe1cedc69}{CAN\+\_\+\+F23\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1854e187f7ff43e0458e54785aee8c61}{CAN\+\_\+\+F23\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038a7b47f3d5f9414b39ceb633e14a73}{CAN\+\_\+\+F23\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0003081b27f1866a0fd307378ee9aa3}{CAN\+\_\+\+F23\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038a7b47f3d5f9414b39ceb633e14a73}{CAN\+\_\+\+F23\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a56bd5c51567c3b570317ab238f2e2e}{CAN\+\_\+\+F23\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14e81929682525d24b7301167c259e7}{CAN\+\_\+\+F23\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a56bd5c51567c3b570317ab238f2e2e}{CAN\+\_\+\+F23\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f82d762348ab56a9ae012275319e13}{CAN\+\_\+\+F23\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee4bce2eea65f58cd61907f8f29257d}{CAN\+\_\+\+F23\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f82d762348ab56a9ae012275319e13}{CAN\+\_\+\+F23\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309a6888941b2befcc2c6e8f9406b56d}{CAN\+\_\+\+F23\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aeb1c5abee6be29201aa45bf22b7053}{CAN\+\_\+\+F23\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309a6888941b2befcc2c6e8f9406b56d}{CAN\+\_\+\+F23\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9638ab8b8afef7d8252ea6edebba1781}{CAN\+\_\+\+F23\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1251775af4fe73dca4269c73de3a410}{CAN\+\_\+\+F23\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9638ab8b8afef7d8252ea6edebba1781}{CAN\+\_\+\+F23\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa918ef0511bdcfa56da82eb4e6806701}{CAN\+\_\+\+F23\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5734c031e54d89929ae9d8d3a63151}{CAN\+\_\+\+F23\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa918ef0511bdcfa56da82eb4e6806701}{CAN\+\_\+\+F23\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1aba5ff3e5ca2c5729f1f030841daa}{CAN\+\_\+\+F23\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba0b6f0ef6a88147715dadde5f4d8b0}{CAN\+\_\+\+F23\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1aba5ff3e5ca2c5729f1f030841daa}{CAN\+\_\+\+F23\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5239cb6a20ea6b770303475e1514564}{CAN\+\_\+\+F23\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2fd9921d465d2fca174cfaa6f3c340}{CAN\+\_\+\+F23\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5239cb6a20ea6b770303475e1514564}{CAN\+\_\+\+F23\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0924d1e0babff2411a21a3243019671}{CAN\+\_\+\+F23\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcb275a6d212c1221cf07e29b5f9082}{CAN\+\_\+\+F23\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0924d1e0babff2411a21a3243019671}{CAN\+\_\+\+F23\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b13cd60c77d8e049035a62bb98b0387}{CAN\+\_\+\+F23\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8222178ea26df3bd1e73c670843c9dca}{CAN\+\_\+\+F23\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b13cd60c77d8e049035a62bb98b0387}{CAN\+\_\+\+F23\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4470cd06b1e7b9a36cc4ecce83cb7f48}{CAN\+\_\+\+F23\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae46c93b0558698d062ef23263e2468de}{CAN\+\_\+\+F23\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4470cd06b1e7b9a36cc4ecce83cb7f48}{CAN\+\_\+\+F23\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9c9ae89b72661e6ba3ef05cfa59118}{CAN\+\_\+\+F23\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6d16a8fc10e03b2b72540677b4811a}{CAN\+\_\+\+F23\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9c9ae89b72661e6ba3ef05cfa59118}{CAN\+\_\+\+F23\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46d1eae09238b78d2139b07d5ded5031}{CAN\+\_\+\+F23\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d52d68a063f346b09a2075b6e8be5}{CAN\+\_\+\+F23\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46d1eae09238b78d2139b07d5ded5031}{CAN\+\_\+\+F23\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54aaf56f7f49f926fd1c6b79b82e5084}{CAN\+\_\+\+F23\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d64ccf90a6938018d29383e18f118f2}{CAN\+\_\+\+F23\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54aaf56f7f49f926fd1c6b79b82e5084}{CAN\+\_\+\+F23\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee3d06641ba4b088016186963c082cb}{CAN\+\_\+\+F23\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d08911175e8195b4dbe7454723a4249}{CAN\+\_\+\+F23\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee3d06641ba4b088016186963c082cb}{CAN\+\_\+\+F23\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f3d7b9b78e818b5aa60303f39edd04}{CAN\+\_\+\+F23\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859417dd4d0174ee77a0732fb81df17f}{CAN\+\_\+\+F23\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f3d7b9b78e818b5aa60303f39edd04}{CAN\+\_\+\+F23\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F23\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a15d858aec3df877a644f029119e5ab}{CAN\+\_\+\+F23\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F23\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5a35e9c6d27ac178c077e6eb4bc693}{CAN\+\_\+\+F23\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a15d858aec3df877a644f029119e5ab}{CAN\+\_\+\+F23\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72945744118423bde573ffba1b37a312}{CAN\+\_\+\+F24\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8e63da20419682bd4a579d586c202}{CAN\+\_\+\+F24\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72945744118423bde573ffba1b37a312}{CAN\+\_\+\+F24\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00d5152de7c54c02096c412d8f79451}{CAN\+\_\+\+F24\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad94eef3c01b0a7d5fee6f3b5c7bcfb}{CAN\+\_\+\+F24\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00d5152de7c54c02096c412d8f79451}{CAN\+\_\+\+F24\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53232c174d95b385c83a8cb6bf91f3d3}{CAN\+\_\+\+F24\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240b08e56431ecf03f419586c1e8079d}{CAN\+\_\+\+F24\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53232c174d95b385c83a8cb6bf91f3d3}{CAN\+\_\+\+F24\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd029a4574816f141d98c19ddb14786}{CAN\+\_\+\+F24\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972f79636237d0d3c7805c3671c8bc1b}{CAN\+\_\+\+F24\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd029a4574816f141d98c19ddb14786}{CAN\+\_\+\+F24\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f4bb57e844d241226da94e2cc840c6}{CAN\+\_\+\+F24\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd1ead3706e3d52e71361765afc5deb}{CAN\+\_\+\+F24\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f4bb57e844d241226da94e2cc840c6}{CAN\+\_\+\+F24\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef61659b39f03dc17c68be79e0f2073}{CAN\+\_\+\+F24\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3df10d6c5e17f89fd669def6356805}{CAN\+\_\+\+F24\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef61659b39f03dc17c68be79e0f2073}{CAN\+\_\+\+F24\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b9ac9e363cf970cc56509a25745f8d}{CAN\+\_\+\+F24\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d1d1086b40caa0dd991b4d2ea924de}{CAN\+\_\+\+F24\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b9ac9e363cf970cc56509a25745f8d}{CAN\+\_\+\+F24\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7de7c211c56284470b4baab4d8595dd}{CAN\+\_\+\+F24\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1998f670436c8c079ed987d9a8a8fd34}{CAN\+\_\+\+F24\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7de7c211c56284470b4baab4d8595dd}{CAN\+\_\+\+F24\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac204ba6c414ba353753f695c73fd5225}{CAN\+\_\+\+F24\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962c6eeab2223987a950db78a6c6bbf2}{CAN\+\_\+\+F24\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac204ba6c414ba353753f695c73fd5225}{CAN\+\_\+\+F24\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d1acc8c0621bd6cf133f07c79955fb}{CAN\+\_\+\+F24\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae379e8895a2b8112f25e1912a2785d}{CAN\+\_\+\+F24\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d1acc8c0621bd6cf133f07c79955fb}{CAN\+\_\+\+F24\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb6e9b6e08a97528f8b2f9bd335cdfc}{CAN\+\_\+\+F24\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a05625582e6e34ea466198daeeada7}{CAN\+\_\+\+F24\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb6e9b6e08a97528f8b2f9bd335cdfc}{CAN\+\_\+\+F24\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15345e1b6ab14c8bf18cd328e6942406}{CAN\+\_\+\+F24\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8370a39c2642abf96fe8aee8eed695b4}{CAN\+\_\+\+F24\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15345e1b6ab14c8bf18cd328e6942406}{CAN\+\_\+\+F24\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40baa4b3c05c23b00616d8303041f090}{CAN\+\_\+\+F24\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa97f3cc0b922f1e22071cf83a85a242}{CAN\+\_\+\+F24\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40baa4b3c05c23b00616d8303041f090}{CAN\+\_\+\+F24\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8522b9964122c9ed50370e7f166b5ac}{CAN\+\_\+\+F24\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57a0cba138529aef6eb734e2945a72d}{CAN\+\_\+\+F24\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8522b9964122c9ed50370e7f166b5ac}{CAN\+\_\+\+F24\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b98a268a5c9a52bcde61de72d99b41}{CAN\+\_\+\+F24\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a4a0f638d80aace1f4437a2462e7e1}{CAN\+\_\+\+F24\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b98a268a5c9a52bcde61de72d99b41}{CAN\+\_\+\+F24\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0798211dd9cf64ae2ef457e2bf9e0486}{CAN\+\_\+\+F24\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a7036c493b6dc10da7f09feb4fa575}{CAN\+\_\+\+F24\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0798211dd9cf64ae2ef457e2bf9e0486}{CAN\+\_\+\+F24\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee4f3476e7f2fba06576ca11eefd74c}{CAN\+\_\+\+F24\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eddaa004e594d7957a74446ccf72b48}{CAN\+\_\+\+F24\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee4f3476e7f2fba06576ca11eefd74c}{CAN\+\_\+\+F24\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92756e982c72d7e4e7dfd2e5b03f040}{CAN\+\_\+\+F24\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1128a79b6bc0c45e6dd5cbc442165567}{CAN\+\_\+\+F24\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92756e982c72d7e4e7dfd2e5b03f040}{CAN\+\_\+\+F24\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb62c1d1f14d26c204a36b1784b7f0b}{CAN\+\_\+\+F24\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31673a21d49c6ed5350247ff9f654061}{CAN\+\_\+\+F24\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb62c1d1f14d26c204a36b1784b7f0b}{CAN\+\_\+\+F24\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cef3ad133bc527d13c434ecf47320c}{CAN\+\_\+\+F24\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8014145296c1ab3e26b2a9e2b9aee73}{CAN\+\_\+\+F24\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cef3ad133bc527d13c434ecf47320c}{CAN\+\_\+\+F24\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289b2c44c7082a6a7f28dca126fd9517}{CAN\+\_\+\+F24\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad792bfc2cf2758cb1b510352758f4685}{CAN\+\_\+\+F24\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289b2c44c7082a6a7f28dca126fd9517}{CAN\+\_\+\+F24\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb3fece91014783aba3049125014e73}{CAN\+\_\+\+F24\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cfe17b7f5bbe4b52832dd57d61c6dac}{CAN\+\_\+\+F24\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb3fece91014783aba3049125014e73}{CAN\+\_\+\+F24\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef13994b03eb86d1153653f1110fb142}{CAN\+\_\+\+F24\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1611eb0dd7b94c4215e68e8a1d8a31}{CAN\+\_\+\+F24\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef13994b03eb86d1153653f1110fb142}{CAN\+\_\+\+F24\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd323af5d84a769b76327d721b701ec4}{CAN\+\_\+\+F24\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcb9501d07692e3a145fc2332c1fc045}{CAN\+\_\+\+F24\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd323af5d84a769b76327d721b701ec4}{CAN\+\_\+\+F24\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae831bde67b36e00c5f6dc2ffa7c63948}{CAN\+\_\+\+F24\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cf2f8933ab905c392d59f5a04bbf814}{CAN\+\_\+\+F24\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae831bde67b36e00c5f6dc2ffa7c63948}{CAN\+\_\+\+F24\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c63530997cf8e983852f26c7db8a52}{CAN\+\_\+\+F24\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaa464d072c5a31c069c0f8f8b678eb}{CAN\+\_\+\+F24\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c63530997cf8e983852f26c7db8a52}{CAN\+\_\+\+F24\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65453f303562252e218f99d6ca947db9}{CAN\+\_\+\+F24\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf17d12ad41b748b104131f1680184cc}{CAN\+\_\+\+F24\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65453f303562252e218f99d6ca947db9}{CAN\+\_\+\+F24\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5babe5d9083a3b9e538b394679ab201c}{CAN\+\_\+\+F24\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8417b3bf154763a8478c5fe092e079}{CAN\+\_\+\+F24\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5babe5d9083a3b9e538b394679ab201c}{CAN\+\_\+\+F24\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae598bfd9481ac5e6152e6545b37f7ee6}{CAN\+\_\+\+F24\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ebf05f4d4942b86d980c66a721dd32}{CAN\+\_\+\+F24\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae598bfd9481ac5e6152e6545b37f7ee6}{CAN\+\_\+\+F24\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638972c90bd032bb49975cc84db1be32}{CAN\+\_\+\+F24\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50f40e6c1e9d75dda31def8a40c761a5}{CAN\+\_\+\+F24\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638972c90bd032bb49975cc84db1be32}{CAN\+\_\+\+F24\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eac88ec2d8ab671f5ac540f7eeaa0a}{CAN\+\_\+\+F24\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef19e6ff81286aa2fb032be550efcb8e}{CAN\+\_\+\+F24\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eac88ec2d8ab671f5ac540f7eeaa0a}{CAN\+\_\+\+F24\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F24\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2907d4a42a4c3a070512f2035068b1f}{CAN\+\_\+\+F24\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F24\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad67a74311562118c7d27fb0ef603cff}{CAN\+\_\+\+F24\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2907d4a42a4c3a070512f2035068b1f}{CAN\+\_\+\+F24\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b96a4ec602582d9b5cbceb1a5bb77f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd828b50a571bb8b4c7e15a09a20b4ae}{CAN\+\_\+\+F25\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b96a4ec602582d9b5cbceb1a5bb77f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d15e136699a8ced851fd79cbec215fe}{CAN\+\_\+\+F25\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93d25b6be27871201c7768cfa6d53c8}{CAN\+\_\+\+F25\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d15e136699a8ced851fd79cbec215fe}{CAN\+\_\+\+F25\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38476ed5381c764ac485afa1183678a3}{CAN\+\_\+\+F25\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d7438a34fbf0ac3ebfb6b6fabd3f23}{CAN\+\_\+\+F25\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38476ed5381c764ac485afa1183678a3}{CAN\+\_\+\+F25\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985d7145c61bd553be39eaf85fcb860d}{CAN\+\_\+\+F25\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9fb2ecfcc57deb42b1213a4f56f263}{CAN\+\_\+\+F25\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985d7145c61bd553be39eaf85fcb860d}{CAN\+\_\+\+F25\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcfc68f581d7d057798ffbffcdeab9b1}{CAN\+\_\+\+F25\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023027a3d90158ab6d0be635832d505a}{CAN\+\_\+\+F25\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcfc68f581d7d057798ffbffcdeab9b1}{CAN\+\_\+\+F25\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e67469768dbaddb7abffd0d171fabfe}{CAN\+\_\+\+F25\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88243702079452f3a48dbf91c038fcce}{CAN\+\_\+\+F25\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e67469768dbaddb7abffd0d171fabfe}{CAN\+\_\+\+F25\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d1bdb5bf846e76a56500d65836cd18}{CAN\+\_\+\+F25\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e0923dc3a6a222dd491e715136100b}{CAN\+\_\+\+F25\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d1bdb5bf846e76a56500d65836cd18}{CAN\+\_\+\+F25\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga242d6eb3cd8a7e28c66ae2f8337e2c10}{CAN\+\_\+\+F25\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7333fb4b9f10fe931d1759a472f4371f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga242d6eb3cd8a7e28c66ae2f8337e2c10}{CAN\+\_\+\+F25\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7fd8d254d5b2b50540bdc8765e9d61}{CAN\+\_\+\+F25\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece98fd370027a7a17568311f29629d1}{CAN\+\_\+\+F25\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7fd8d254d5b2b50540bdc8765e9d61}{CAN\+\_\+\+F25\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f468b0c5c167c71b1be97756836d0e}{CAN\+\_\+\+F25\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc72950643a22f20e05d7eac19ea0db}{CAN\+\_\+\+F25\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f468b0c5c167c71b1be97756836d0e}{CAN\+\_\+\+F25\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddc3de2b11af91af1cb1ab078545d2a}{CAN\+\_\+\+F25\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad659ef2268927358f83130fafe443eb5}{CAN\+\_\+\+F25\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddc3de2b11af91af1cb1ab078545d2a}{CAN\+\_\+\+F25\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6037512c61331af26824cfd7214dff20}{CAN\+\_\+\+F25\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef47719ffb6b737b65675559be611320}{CAN\+\_\+\+F25\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6037512c61331af26824cfd7214dff20}{CAN\+\_\+\+F25\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576744f500e019975afc5f5e136682a3}{CAN\+\_\+\+F25\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af135dfa59e201ab03b2b7de0e4042}{CAN\+\_\+\+F25\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576744f500e019975afc5f5e136682a3}{CAN\+\_\+\+F25\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ddf4da569f31e1e428dfd168d8d46}{CAN\+\_\+\+F25\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1eb7797139b56d832037dee6036778}{CAN\+\_\+\+F25\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ddf4da569f31e1e428dfd168d8d46}{CAN\+\_\+\+F25\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3bd0c475a8f3240b1277d7a2bb5b01f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35e7828658876ce494feac125ed970b}{CAN\+\_\+\+F25\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3bd0c475a8f3240b1277d7a2bb5b01f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada87cf77acb6da3bbb766d7d764d5b4a}{CAN\+\_\+\+F25\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87ca148230236c7ae7e0c9c5c4512d3}{CAN\+\_\+\+F25\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada87cf77acb6da3bbb766d7d764d5b4a}{CAN\+\_\+\+F25\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c12bd6d46986e1df9f698cc5e771fe}{CAN\+\_\+\+F25\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24941a8ee04fc706d154615e248925eb}{CAN\+\_\+\+F25\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c12bd6d46986e1df9f698cc5e771fe}{CAN\+\_\+\+F25\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0111d87b7475b701f8ac1acf0386d288}{CAN\+\_\+\+F25\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d85d1c4fc0cf9a5f6b2551b3ede7e3}{CAN\+\_\+\+F25\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0111d87b7475b701f8ac1acf0386d288}{CAN\+\_\+\+F25\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee0a998d6582dd8507d52ccb49a0e5b}{CAN\+\_\+\+F25\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc7569b6970c6873adc63600b302fe}{CAN\+\_\+\+F25\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee0a998d6582dd8507d52ccb49a0e5b}{CAN\+\_\+\+F25\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7042ddc921092632db4871e20eef0a1}{CAN\+\_\+\+F25\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb61eb064c86c6e587b3500aa5effb2}{CAN\+\_\+\+F25\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7042ddc921092632db4871e20eef0a1}{CAN\+\_\+\+F25\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb765ac9945bf5b107fd83554f70bd0b}{CAN\+\_\+\+F25\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb59c82735069f9a0357a1f42e012a01}{CAN\+\_\+\+F25\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb765ac9945bf5b107fd83554f70bd0b}{CAN\+\_\+\+F25\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e20f2a31b9b72fa0d24e0a572c44b15}{CAN\+\_\+\+F25\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cc9f574272dc77dfd26f7181b03bae}{CAN\+\_\+\+F25\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e20f2a31b9b72fa0d24e0a572c44b15}{CAN\+\_\+\+F25\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425c888dfe928b4feaf302aa8a9aed1c}{CAN\+\_\+\+F25\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga555a88a1c5064d7522d62cbb4e28b276}{CAN\+\_\+\+F25\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425c888dfe928b4feaf302aa8a9aed1c}{CAN\+\_\+\+F25\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30a670a9d01806c76bfd50390819d2f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012906e269019b152bbfc3f208450bd6}{CAN\+\_\+\+F25\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30a670a9d01806c76bfd50390819d2f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947116eebfcb2f5c862eb0c8e49f96a8}{CAN\+\_\+\+F25\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3ed7c3448e728ae67f0d136eac8b0c}{CAN\+\_\+\+F25\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947116eebfcb2f5c862eb0c8e49f96a8}{CAN\+\_\+\+F25\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf69095b375b88e352fe72a392c275e8}{CAN\+\_\+\+F25\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd912854812bfe41eef06549c5fc9c84}{CAN\+\_\+\+F25\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf69095b375b88e352fe72a392c275e8}{CAN\+\_\+\+F25\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a569f0ba781431c05759b633130c8f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114e318420e70c5cf6c84a75b06eac5}{CAN\+\_\+\+F25\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a569f0ba781431c05759b633130c8f}{CAN\+\_\+\+F25\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d27c4d768087edfd658512e4cb1fcf}{CAN\+\_\+\+F25\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16a32165be4ba0b94a138b5a8b85fdc}{CAN\+\_\+\+F25\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d27c4d768087edfd658512e4cb1fcf}{CAN\+\_\+\+F25\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b1b4beaa5a9bbc3f1d8460a73bd276}{CAN\+\_\+\+F25\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6052bfd89dd1d333c644759cf95e079}{CAN\+\_\+\+F25\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b1b4beaa5a9bbc3f1d8460a73bd276}{CAN\+\_\+\+F25\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4675882eebd17a1a8b9ac8ab275319da}{CAN\+\_\+\+F25\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d81fbc60a7fcffee6ac1c26de756d0e}{CAN\+\_\+\+F25\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4675882eebd17a1a8b9ac8ab275319da}{CAN\+\_\+\+F25\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72b8a807e7ae0fdb5b00436a353c2b1}{CAN\+\_\+\+F25\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90b6cf79fb39d509b5ba0c654e0bfbf}{CAN\+\_\+\+F25\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72b8a807e7ae0fdb5b00436a353c2b1}{CAN\+\_\+\+F25\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F25\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac060953eb491e2370cddfe75a06d3664}{CAN\+\_\+\+F25\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F25\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf8881377420c3fc6075b7fe0b87ff13}{CAN\+\_\+\+F25\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac060953eb491e2370cddfe75a06d3664}{CAN\+\_\+\+F25\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22deb5dea11435fd0872d72ee244472}{CAN\+\_\+\+F26\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdcac1b4b1d3c049ea9600732521db61}{CAN\+\_\+\+F26\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa22deb5dea11435fd0872d72ee244472}{CAN\+\_\+\+F26\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d17e98ec60f31d2ceee70db5dbeecc2}{CAN\+\_\+\+F26\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ecc2cb54cc980c5b6dc874d3970d6e4}{CAN\+\_\+\+F26\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d17e98ec60f31d2ceee70db5dbeecc2}{CAN\+\_\+\+F26\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae03fecbe9bb899fd41061ac8a8562b7}{CAN\+\_\+\+F26\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2bf63391e92deef3431b05ece664665}{CAN\+\_\+\+F26\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae03fecbe9bb899fd41061ac8a8562b7}{CAN\+\_\+\+F26\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27dfb78a032bc735fe0cf5f35079bc79}{CAN\+\_\+\+F26\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52504fab4ea9f4530bb495ca4f66195}{CAN\+\_\+\+F26\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27dfb78a032bc735fe0cf5f35079bc79}{CAN\+\_\+\+F26\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4707dc8cf58566b621d7d11e2919ca5}{CAN\+\_\+\+F26\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07764331c91a5a1f14e96082933098bd}{CAN\+\_\+\+F26\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4707dc8cf58566b621d7d11e2919ca5}{CAN\+\_\+\+F26\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6defe7c309ed5d11ffe2e2a45db3fd84}{CAN\+\_\+\+F26\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf763f7c1dfe4e5bdd5c97209b330a89f}{CAN\+\_\+\+F26\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6defe7c309ed5d11ffe2e2a45db3fd84}{CAN\+\_\+\+F26\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a08ba45dc2dbd8e42f0c95f06fcf477}{CAN\+\_\+\+F26\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2606a98d9d5b9566d7007ad3618097b}{CAN\+\_\+\+F26\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a08ba45dc2dbd8e42f0c95f06fcf477}{CAN\+\_\+\+F26\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad302f81188476292cdfa98446f62d727}{CAN\+\_\+\+F26\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccaa9eee689d1f83dd3693b4f38e441}{CAN\+\_\+\+F26\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad302f81188476292cdfa98446f62d727}{CAN\+\_\+\+F26\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac61e18f04941e9c25822ca697d590af9}{CAN\+\_\+\+F26\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b72ab15d07829179a22ee25cdad2047}{CAN\+\_\+\+F26\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac61e18f04941e9c25822ca697d590af9}{CAN\+\_\+\+F26\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbdb3e2fbf7e551834cf062a2e00d3e8}{CAN\+\_\+\+F26\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e8e09653c2d4e1ac93b99f595d17f0}{CAN\+\_\+\+F26\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbdb3e2fbf7e551834cf062a2e00d3e8}{CAN\+\_\+\+F26\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c641d9788dc1bacd9b86b1900b602da}{CAN\+\_\+\+F26\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ac0fcebda5d39d8fe3f2a7328664aa}{CAN\+\_\+\+F26\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c641d9788dc1bacd9b86b1900b602da}{CAN\+\_\+\+F26\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66db149ec9555346b138ed877c3c32ce}{CAN\+\_\+\+F26\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48366a1130053b0971e54c9979611abb}{CAN\+\_\+\+F26\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66db149ec9555346b138ed877c3c32ce}{CAN\+\_\+\+F26\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04cd36c66f8b96a08658fd21d510ed10}{CAN\+\_\+\+F26\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc9e07f19a6c0d4c182b3c4e5da1209}{CAN\+\_\+\+F26\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04cd36c66f8b96a08658fd21d510ed10}{CAN\+\_\+\+F26\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45104abc474aa6583e730604ff9b6ea}{CAN\+\_\+\+F26\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91462f7fa8a613e5697857402a803ce1}{CAN\+\_\+\+F26\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45104abc474aa6583e730604ff9b6ea}{CAN\+\_\+\+F26\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7e0c1cac75e60b0847931a7419723f9}{CAN\+\_\+\+F26\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89075f89b8b2b733dd38d6b295945971}{CAN\+\_\+\+F26\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7e0c1cac75e60b0847931a7419723f9}{CAN\+\_\+\+F26\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bfb4b5248ec9adae983662f7c95b61}{CAN\+\_\+\+F26\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564e60bfc0df83e258f1c893760c5f8}{CAN\+\_\+\+F26\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bfb4b5248ec9adae983662f7c95b61}{CAN\+\_\+\+F26\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91301ad97572a3855237a1b3f50ed05e}{CAN\+\_\+\+F26\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091d9428899be4cccd57a7b1b1030696}{CAN\+\_\+\+F26\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91301ad97572a3855237a1b3f50ed05e}{CAN\+\_\+\+F26\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0d08ec5bffde31833fb56a73e5f7523}{CAN\+\_\+\+F26\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9b06f8f1fcd108ad6f4eb6b6a68c0a}{CAN\+\_\+\+F26\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0d08ec5bffde31833fb56a73e5f7523}{CAN\+\_\+\+F26\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcd6ca9dcc43e1510183e111fc2151a}{CAN\+\_\+\+F26\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1e1f3cdfdc5fc07f5c3466627b527a}{CAN\+\_\+\+F26\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcd6ca9dcc43e1510183e111fc2151a}{CAN\+\_\+\+F26\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d58fd66cb6e11935a4153a6817dc5a0}{CAN\+\_\+\+F26\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46deec736f081b7644f9bb8d4f22213}{CAN\+\_\+\+F26\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d58fd66cb6e11935a4153a6817dc5a0}{CAN\+\_\+\+F26\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e438bbeb8203718e5467868b00a436}{CAN\+\_\+\+F26\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc70d7ad400f0d758c2fafa237c7e947}{CAN\+\_\+\+F26\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e438bbeb8203718e5467868b00a436}{CAN\+\_\+\+F26\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6347e43f6f52bdfa9ab830ea40f1eab}{CAN\+\_\+\+F26\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f8861e9efb387aed70ca64e73a1e52}{CAN\+\_\+\+F26\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6347e43f6f52bdfa9ab830ea40f1eab}{CAN\+\_\+\+F26\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dcd45e67a2b20d7e9d310dea0915343}{CAN\+\_\+\+F26\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f56359238531d641c903d969648fcdd}{CAN\+\_\+\+F26\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dcd45e67a2b20d7e9d310dea0915343}{CAN\+\_\+\+F26\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39de82e2eb08c55530d3fd2865a84f2}{CAN\+\_\+\+F26\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f74590273ebfcf382b0eaf50706ea2f}{CAN\+\_\+\+F26\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39de82e2eb08c55530d3fd2865a84f2}{CAN\+\_\+\+F26\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8cada60be715fd4c786c12e88d219b}{CAN\+\_\+\+F26\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab769a8c01968adec44ae69f4b5980dd8}{CAN\+\_\+\+F26\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8cada60be715fd4c786c12e88d219b}{CAN\+\_\+\+F26\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0869c95a920e4dc697ff4d610f9b39}{CAN\+\_\+\+F26\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf515b3d4cc4266b0b2206339430a9fc5}{CAN\+\_\+\+F26\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0869c95a920e4dc697ff4d610f9b39}{CAN\+\_\+\+F26\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473ce6f15fd734248e8e36330abe624d}{CAN\+\_\+\+F26\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cacefbced13d14f143fe4401811b11}{CAN\+\_\+\+F26\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473ce6f15fd734248e8e36330abe624d}{CAN\+\_\+\+F26\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302602700d967581359e70dfc868930f}{CAN\+\_\+\+F26\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf63d04d61344ba02916b3270ff1a337}{CAN\+\_\+\+F26\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302602700d967581359e70dfc868930f}{CAN\+\_\+\+F26\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564c7ede3b325682604a8d69f59508b0}{CAN\+\_\+\+F26\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa7dc6c78341339382217d47faf14816}{CAN\+\_\+\+F26\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564c7ede3b325682604a8d69f59508b0}{CAN\+\_\+\+F26\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4a749aa90a8cfcfc85377464922d21}{CAN\+\_\+\+F26\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b20a837615c3c2c4cd1b4ab3fe571e}{CAN\+\_\+\+F26\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4a749aa90a8cfcfc85377464922d21}{CAN\+\_\+\+F26\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf6d844218483de3d36ae8b7f02ad88}{CAN\+\_\+\+F26\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55867c710e95aaf5af25fb9a76f3cb02}{CAN\+\_\+\+F26\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf6d844218483de3d36ae8b7f02ad88}{CAN\+\_\+\+F26\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F26\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5800df2565114a37d2daf4a80161b680}{CAN\+\_\+\+F26\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F26\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2004f3e28f64c15fa8d0a49c49214df5}{CAN\+\_\+\+F26\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5800df2565114a37d2daf4a80161b680}{CAN\+\_\+\+F26\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b7ff07d1b24cf40be0f5e12eb50b05}{CAN\+\_\+\+F27\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d432f0e7292c813801025ac569dc71}{CAN\+\_\+\+F27\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b7ff07d1b24cf40be0f5e12eb50b05}{CAN\+\_\+\+F27\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32df1eca70d470ecc931efcf4ce04}{CAN\+\_\+\+F27\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39c167b664cee16d0871d1394bb9dfe1}{CAN\+\_\+\+F27\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32df1eca70d470ecc931efcf4ce04}{CAN\+\_\+\+F27\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67dd9415d3fc7eb3e3bab888ab5ed84f}{CAN\+\_\+\+F27\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd885d1d6eb3720e2c10a5bfa3cc2c64}{CAN\+\_\+\+F27\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67dd9415d3fc7eb3e3bab888ab5ed84f}{CAN\+\_\+\+F27\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ae9665624fc513ec5087fe715dc662}{CAN\+\_\+\+F27\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5cebdb582d6268165c9f01d8583225}{CAN\+\_\+\+F27\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ae9665624fc513ec5087fe715dc662}{CAN\+\_\+\+F27\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b3b2bbde38c34e84bde21b410fb212}{CAN\+\_\+\+F27\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e2b278106da5b19dcb63e1bd64c4ff}{CAN\+\_\+\+F27\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b3b2bbde38c34e84bde21b410fb212}{CAN\+\_\+\+F27\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf385ed808bce77fb1325fc26b82b59}{CAN\+\_\+\+F27\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c2bb6431780a40cca70b5ce832824c}{CAN\+\_\+\+F27\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf385ed808bce77fb1325fc26b82b59}{CAN\+\_\+\+F27\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4410b93c251a32b30f8e43d16b9ddf89}{CAN\+\_\+\+F27\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36da991694dfa0d537754e9bb410a474}{CAN\+\_\+\+F27\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4410b93c251a32b30f8e43d16b9ddf89}{CAN\+\_\+\+F27\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e524d38ed52ffcea16677c2f38f83d2}{CAN\+\_\+\+F27\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ac3ac4c864d7b29a520979c0a9c41f}{CAN\+\_\+\+F27\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e524d38ed52ffcea16677c2f38f83d2}{CAN\+\_\+\+F27\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6bea54f136f3bcdb30243ddb741afc9}{CAN\+\_\+\+F27\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77ccbb4d0209114cb3eb4182713e799}{CAN\+\_\+\+F27\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6bea54f136f3bcdb30243ddb741afc9}{CAN\+\_\+\+F27\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21330d8a3be5327f0fa0b89d36e16369}{CAN\+\_\+\+F27\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9f39b74a951fc13a8124fd1c4d8f2e}{CAN\+\_\+\+F27\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21330d8a3be5327f0fa0b89d36e16369}{CAN\+\_\+\+F27\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6722bed6194a53f1485698f17caac8}{CAN\+\_\+\+F27\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fb6304948982b07777e59d3188604b}{CAN\+\_\+\+F27\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6722bed6194a53f1485698f17caac8}{CAN\+\_\+\+F27\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d2f73ae6905a6bdef15d6b9e688b40}{CAN\+\_\+\+F27\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a8ee585ea19bd5dec0841c1cc3f8af}{CAN\+\_\+\+F27\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d2f73ae6905a6bdef15d6b9e688b40}{CAN\+\_\+\+F27\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fef2935d008ad6dc2d75e8ac64db510}{CAN\+\_\+\+F27\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4455485fcdc6e321a084280157de0cd1}{CAN\+\_\+\+F27\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fef2935d008ad6dc2d75e8ac64db510}{CAN\+\_\+\+F27\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d983799d0d115f43362902db447437}{CAN\+\_\+\+F27\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5b8b2bc09724bfd1d8c3e61e3d1347}{CAN\+\_\+\+F27\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d983799d0d115f43362902db447437}{CAN\+\_\+\+F27\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga683a6bb53f8cbfcde17600c79afb20bb}{CAN\+\_\+\+F27\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f5debe97f4e7a2bfd73375c51d73483}{CAN\+\_\+\+F27\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga683a6bb53f8cbfcde17600c79afb20bb}{CAN\+\_\+\+F27\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2a2da2a7da8b0344fe810ce62362737}{CAN\+\_\+\+F27\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72cf85cd1f71cf8be7b25ce391828a3}{CAN\+\_\+\+F27\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2a2da2a7da8b0344fe810ce62362737}{CAN\+\_\+\+F27\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7c72867a3e75b4d92cbb0b9f8df106}{CAN\+\_\+\+F27\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd74d1f748797455957c991509971c5}{CAN\+\_\+\+F27\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7c72867a3e75b4d92cbb0b9f8df106}{CAN\+\_\+\+F27\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabef59987fb49dbd8a727bccb56f2fcec}{CAN\+\_\+\+F27\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce15887a769b69e693eff92b739ec30}{CAN\+\_\+\+F27\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabef59987fb49dbd8a727bccb56f2fcec}{CAN\+\_\+\+F27\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11724f48999c4c7c29c202f11613fec}{CAN\+\_\+\+F27\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d359d425525c50c92cf4f98e9d9a28d}{CAN\+\_\+\+F27\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11724f48999c4c7c29c202f11613fec}{CAN\+\_\+\+F27\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8689ef08bd9c4051d66255c6b0ac4d}{CAN\+\_\+\+F27\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083cc2367af9e73ac43e4852e113bf70}{CAN\+\_\+\+F27\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8689ef08bd9c4051d66255c6b0ac4d}{CAN\+\_\+\+F27\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3442af044d81d484873b2a83da0ec64e}{CAN\+\_\+\+F27\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga335c225a40811b3b21ca6daf86b7acdf}{CAN\+\_\+\+F27\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3442af044d81d484873b2a83da0ec64e}{CAN\+\_\+\+F27\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c825954fc16b4dff3f233dd379bd85}{CAN\+\_\+\+F27\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9373196efbe00980696f28ba3315cc7f}{CAN\+\_\+\+F27\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c825954fc16b4dff3f233dd379bd85}{CAN\+\_\+\+F27\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea6d7e33dfd20746ae3de3da00e3bf2}{CAN\+\_\+\+F27\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6836af882250a2b33c06ce5f219389ef}{CAN\+\_\+\+F27\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea6d7e33dfd20746ae3de3da00e3bf2}{CAN\+\_\+\+F27\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d4f5f713fc591a3584974f16fc5b752}{CAN\+\_\+\+F27\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4da3813b796402ac0cd4d282fc431c}{CAN\+\_\+\+F27\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d4f5f713fc591a3584974f16fc5b752}{CAN\+\_\+\+F27\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da56e823b05d6f8cd0299ff7778e154}{CAN\+\_\+\+F27\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28ca7913fb5717f096136820e27fabe7}{CAN\+\_\+\+F27\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da56e823b05d6f8cd0299ff7778e154}{CAN\+\_\+\+F27\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f32de3449ac5a5892cab9205e4a7840}{CAN\+\_\+\+F27\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c71949229e7ffd57f95d8314ea564bb}{CAN\+\_\+\+F27\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f32de3449ac5a5892cab9205e4a7840}{CAN\+\_\+\+F27\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424aebe96cf8c82b90578bbc84e144f4}{CAN\+\_\+\+F27\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d77601a60ac8bb89f0e7712bc9aa41}{CAN\+\_\+\+F27\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424aebe96cf8c82b90578bbc84e144f4}{CAN\+\_\+\+F27\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb57451b8e2597fa467701eca3f31d27}{CAN\+\_\+\+F27\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeab2f958dd611023198844db4bca455}{CAN\+\_\+\+F27\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb57451b8e2597fa467701eca3f31d27}{CAN\+\_\+\+F27\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557882a70da19d4dac4de9e6383e9ad5}{CAN\+\_\+\+F27\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f179b131eea45b7cc822d5b6c540a47}{CAN\+\_\+\+F27\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557882a70da19d4dac4de9e6383e9ad5}{CAN\+\_\+\+F27\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65e43e6380e754eceabb6cce23af8e3}{CAN\+\_\+\+F27\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab185d20c1dd3ae7065a0f0c4506b113b}{CAN\+\_\+\+F27\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65e43e6380e754eceabb6cce23af8e3}{CAN\+\_\+\+F27\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6557d41e190fe4fc768fb16a39b04f9f}{CAN\+\_\+\+F27\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc029b30841a23c282635e0a5f617c7}{CAN\+\_\+\+F27\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6557d41e190fe4fc768fb16a39b04f9f}{CAN\+\_\+\+F27\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F27\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga408e0390120403fbbb5e381acaa55290}{CAN\+\_\+\+F27\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F27\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3fc761676dfa4373eebc85591cdea1}{CAN\+\_\+\+F27\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga408e0390120403fbbb5e381acaa55290}{CAN\+\_\+\+F27\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4758fe671118c1c69fafdf728d70aa1}{SPI\+\_\+\+I2\+S\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries I2\+S2\+\_\+\+I2\+S3\+\_\+\+CLOCK\+\_\+\+FEATURE}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}}~(0x01\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}}~(0x02\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}}~(0x04\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}}~(0x08\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}}~(0x10\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}}~(0x20\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}}~0x000000\+FEU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}}~0x00000300U
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+CCR\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{USART\+\_\+\+SR\+\_\+\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{USART\+\_\+\+SR\+\_\+\+LBD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{USART\+\_\+\+SR\+\_\+\+CTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{USART\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{USART\+\_\+\+CR1\+\_\+\+SBK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{USART\+\_\+\+CR1\+\_\+\+RWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}}~(0x20\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}}~(0x40\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}}~(0x80\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga223ec71b13697d1d94ac910d74dda1a4}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+0}}~(0x0001\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c43be5f3bf427d9e5c5cb53c71c56c5}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+1}}~(0x0002\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0c09bab9658d492fadbb6d8e926ead}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+2}}~(0x0004\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1591e5e3e0ac1cf9a677e4ee7de14736}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+3}}~(0x0008\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c2934497d6e9611d0f0de63705a45d}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+4}}~(0x0010\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2b20d6c7ba5ec12ed0aa8aacade921}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+5}}~(0x0020\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777e36bfca8dbb754b1407be5d0f712b}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+6}}~(0x0040\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ebea4db4ccddeeacfecb181ec8763e3}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+7}}~(0x0080\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb637a05555ad0cf9f1308184822c0a}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+8}}~(0x0100\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24a517f96a59284e5b7c27c521050f7}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+9}}~(0x0200\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0770975f537cee88759c533cce1985c7}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+10}}~(0x0400\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217da836fc3089b44a9d9c3daff40c75}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+11}}~(0x0800\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27909354dd0b18756072ab3a3939e91}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+12}}~(0x1000\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300efe7db3358b63a83133901ab507ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+13}}~(0x2000\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7664e599c06b8f00398d9c84deec607}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+14}}~(0x4000\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027015a672a0e61e0b8494b2f3d04c74}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+15}}~(0x8000\+UL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f3dfaadbb5595332ed05635fdbec38}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f3dfaadbb5595332ed05635fdbec38}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c54ba904e47d16e3d48db0eef585f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c54ba904e47d16e3d48db0eef585f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1b2ae8287b26f496acc2ea211967bc}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a786a8fa8a1c85e30265e76cdea814d}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a1b2ae8287b26f496acc2ea211967bc}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fa26e4c86ccf19e811a6ebed5a9edb}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fa26e4c86ccf19e811a6ebed5a9edb}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67be668166494a35fa6ee3f92097c524}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67be668166494a35fa6ee3f92097c524}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fac14b7b1ff887817427caa41bc71b}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d562f812de81b99c6701d74812818fa}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fac14b7b1ff887817427caa41bc71b}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e9c0f01ceacf5ff5f8844182f3ae2e}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac503a3c7cb5acef966dc5b0b645944eb}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e9c0f01ceacf5ff5f8844182f3ae2e}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf618d6a2043fc66cc946ccd8cc7502d2}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf618d6a2043fc66cc946ccd8cc7502d2}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5256ff6dfdc31a123f98c129fee34e5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13c4459ef41174c5f40b7f3f96bc075}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5256ff6dfdc31a123f98c129fee34e5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d46f062c386c0c8cf270b8c4586718}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d1915feb949e71f129ace7519abfee}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d46f062c386c0c8cf270b8c4586718}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad945db7856cfa2ddc7fc968651f5ef}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga583b3b400b2ebf72da6cee21226d00e5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad945db7856cfa2ddc7fc968651f5ef}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd0542232c4ff5678f10efee8c958ea}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26379796d6900f536c1860e252d195f5}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd0542232c4ff5678f10efee8c958ea}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c0752ee901f65c935173d16d06f87f}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66d79e9b95ef54e109aa7b069201b58}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c0752ee901f65c935173d16d06f87f}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e062a29035b58dc243841fae54ca53}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa53454227eeb503a681d32049b07b74}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e062a29035b58dc243841fae54ca53}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf621543e7f6f7818d0629eaff2b8e2ba}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44df04d2075cec31b160df59357168de}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf621543e7f6f7818d0629eaff2b8e2ba}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3027ef5c976a119692c2646a97853bb6}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e4ff4e5582e146f1fc6f6731fddc58}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3027ef5c976a119692c2646a97853bb6}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6560c1d58df18c8740d70591bf7bc1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85155f5d3f34ebe83989513793498c72}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b5089d0c86db787ebef496c9057918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2}}~(0x4\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+HLFCYA\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00bf52999edda76e8f32f679d55b5887}{FLASH\+\_\+\+ACR\+\_\+\+HLFCYA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+HLFCYA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e66d0fa94c019e9c27a3d79e8228cd9}{FLASH\+\_\+\+ACR\+\_\+\+HLFCYA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00bf52999edda76e8f32f679d55b5887}{FLASH\+\_\+\+ACR\+\_\+\+HLFCYA\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTBE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1640c1d9ecb35a7fdadfed6549f24bf9}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+PRFTBE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5285ab198307213dce0629f9b7c6fc86}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1640c1d9ecb35a7fdadfed6549f24bf9}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTBS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340d43b152f1f3fd9b357ffc7f73932a}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+PRFTBS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e73d25ffe7e7a258a873e1fbef17445}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340d43b152f1f3fd9b357ffc7f73932a}{FLASH\+\_\+\+ACR\+\_\+\+PRFTBS\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+KEYR\+\_\+\+FKEYR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33eb12d541927bf107399dbf42bcb86e}{FLASH\+\_\+\+KEYR\+\_\+\+FKEYR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+KEYR\+\_\+\+FKEYR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a55ea632082aac5b60c62cc0eb0d556}{FLASH\+\_\+\+KEYR\+\_\+\+FKEYR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33eb12d541927bf107399dbf42bcb86e}{FLASH\+\_\+\+KEYR\+\_\+\+FKEYR\+\_\+\+Msk}}
\item 
\#define {\bfseries RDP\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae69b26ac6777a82165e4d36022c460}{RDP\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+A5\+UL $<$$<$ RDP\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497135e5528d69274bf8daf7f077f23}{RDP\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae69b26ac6777a82165e4d36022c460}{RDP\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+KEY1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537fb8ad6ef7109b9bf1149f46abd338}{FLASH\+\_\+\+KEY1\+\_\+\+Msk}}~(0x45670123\+UL $<$$<$ FLASH\+\_\+\+KEY1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd77e7bf91765d891ce63e2f0084b019}{FLASH\+\_\+\+KEY1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537fb8ad6ef7109b9bf1149f46abd338}{FLASH\+\_\+\+KEY1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+KEY2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93ad44e0f998a855f5bed0caabf57dd}{FLASH\+\_\+\+KEY2\+\_\+\+Msk}}~(0x\+CDEF89\+ABUL $<$$<$ FLASH\+\_\+\+KEY2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee83d0f557e158da52f4a205db6b60a7}{FLASH\+\_\+\+KEY2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93ad44e0f998a855f5bed0caabf57dd}{FLASH\+\_\+\+KEY2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c988b5f6c428e1e58e99a0a45172ff}{FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8c555ae65817c33733f3bbbacf111d}{FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c988b5f6c428e1e58e99a0a45172ff}{FLASH\+\_\+\+OPTKEYR\+\_\+\+OPTKEYR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1630c4f338daf2741daa1273f657164f}{FLASH\+\_\+\+OPTKEY1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd77e7bf91765d891ce63e2f0084b019}{FLASH\+\_\+\+KEY1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da3085d59cf73089bfb1a2b9d9367d}{FLASH\+\_\+\+OPTKEY2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee83d0f557e158da52f4a205db6b60a7}{FLASH\+\_\+\+KEY2}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{FLASH\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a81dd644b636f16716399010e646714}{FLASH\+\_\+\+SR\+\_\+\+PGERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f40ca765714598a62aa216a5ccd8e4}{FLASH\+\_\+\+SR\+\_\+\+PGERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a81dd644b636f16716399010e646714}{FLASH\+\_\+\+SR\+\_\+\+PGERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPRTERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e08ec1f30003524a295eaeac30426a7}{FLASH\+\_\+\+SR\+\_\+\+WRPRTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+WRPRTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e403606e5ac23cb07701aeebc1f73e5}{FLASH\+\_\+\+SR\+\_\+\+WRPRTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e08ec1f30003524a295eaeac30426a7}{FLASH\+\_\+\+SR\+\_\+\+WRPRTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad845355ade49d56cf70ad0ff09595a23}{FLASH\+\_\+\+CR\+\_\+\+PER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{FLASH\+\_\+\+CR\+\_\+\+MER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTPG\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a94f4bf8453aae2d98d3e4465b5195}{FLASH\+\_\+\+CR\+\_\+\+OPTPG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTPG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6736a5478a87f35a6a0cb66d8784a5ab}{FLASH\+\_\+\+CR\+\_\+\+OPTPG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a94f4bf8453aae2d98d3e4465b5195}{FLASH\+\_\+\+CR\+\_\+\+OPTPG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTER\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c77052daf608eb7d7f6cedfd3c996ef}{FLASH\+\_\+\+CR\+\_\+\+OPTER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fbf5dc4339b1ec8630675f03ad6fe0}{FLASH\+\_\+\+CR\+\_\+\+OPTER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c77052daf608eb7d7f6cedfd3c996ef}{FLASH\+\_\+\+CR\+\_\+\+OPTER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{FLASH\+\_\+\+CR\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTWRE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a5e6297b7507e1b62419d3a623390}{FLASH\+\_\+\+CR\+\_\+\+OPTWRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTWRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d44bc9617cc430de9413b385dfe0c3}{FLASH\+\_\+\+CR\+\_\+\+OPTWRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4a5e6297b7507e1b62419d3a623390}{FLASH\+\_\+\+CR\+\_\+\+OPTWRE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{FLASH\+\_\+\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+AR\+\_\+\+FAR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9ac121eb59edceae2f53fcd6d291b}{FLASH\+\_\+\+AR\+\_\+\+FAR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+AR\+\_\+\+FAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc00fde8118ce03602d00d34a80fec4}{FLASH\+\_\+\+AR\+\_\+\+FAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9ac121eb59edceae2f53fcd6d291b}{FLASH\+\_\+\+AR\+\_\+\+FAR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+OPTERR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1}{FLASH\+\_\+\+OBR\+\_\+\+OPTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+OPTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52c27d6657bd72f1860fa25a1faf8e3}{FLASH\+\_\+\+OBR\+\_\+\+OPTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1}{FLASH\+\_\+\+OBR\+\_\+\+OPTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592fe4d6a31168c065178c9fd45b2bd8}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052763d6c2daf0a422577a6c8a0be977}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592fe4d6a31168c065178c9fd45b2bd8}{FLASH\+\_\+\+OBR\+\_\+\+RDPRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce987133feb2311067ac98fec8e126e}{FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbb0d905783c45eedfcc51230f9226b}{FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce987133feb2311067ac98fec8e126e}{FLASH\+\_\+\+OBR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e122c9fc8103644e310bef58ed57fb}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e84d6c706420de2335619043a06760d}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e122c9fc8103644e310bef58ed57fb}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddbf2bf2e4c6cab17c7eb7f226184f98}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d863a776a1d5a136e267bac209f6a85}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddbf2bf2e4c6cab17c7eb7f226184f98}{FLASH\+\_\+\+OBR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+USER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e68fa3437ad3429abe48f86782967e1}{FLASH\+\_\+\+OBR\+\_\+\+USER\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+USER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1585552c59923cb1e1979cdfdc77b991}{FLASH\+\_\+\+OBR\+\_\+\+USER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e68fa3437ad3429abe48f86782967e1}{FLASH\+\_\+\+OBR\+\_\+\+USER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+DATA0\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc8395646781a1dac3c37e3410310e8}{FLASH\+\_\+\+OBR\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9380684d6fc14b681adf7eb97964c0bf}{FLASH\+\_\+\+OBR\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc8395646781a1dac3c37e3410310e8}{FLASH\+\_\+\+OBR\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OBR\+\_\+\+DATA1\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758a49a002547e2d7536c7f6249347e6}{FLASH\+\_\+\+OBR\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OBR\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48a097cfc60d888756d3fda266d87c9}{FLASH\+\_\+\+OBR\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758a49a002547e2d7536c7f6249347e6}{FLASH\+\_\+\+OBR\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRPR\+\_\+\+WRP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccbeafd9e71de3e99373fef601eacd2}{FLASH\+\_\+\+WRPR\+\_\+\+WRP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FLASH\+\_\+\+WRPR\+\_\+\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3842e780ec47c1127de0ed4a93821d}{FLASH\+\_\+\+WRPR\+\_\+\+WRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccbeafd9e71de3e99373fef601eacd2}{FLASH\+\_\+\+WRPR\+\_\+\+WRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+RDP\+\_\+\+RDP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afabbb941e194f9db3e1ff365432fd8}{FLASH\+\_\+\+RDP\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+RDP\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd716ae96657c56919fe5047cc0d65d}{FLASH\+\_\+\+RDP\+\_\+\+RDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afabbb941e194f9db3e1ff365432fd8}{FLASH\+\_\+\+RDP\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+RDP\+\_\+n\+RDP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecea2b92a7fc17580e71e16c735f850}{FLASH\+\_\+\+RDP\+\_\+n\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+RDP\+\_\+n\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1145e521145389b9072e85252e54ca3d}{FLASH\+\_\+\+RDP\+\_\+n\+RDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecea2b92a7fc17580e71e16c735f850}{FLASH\+\_\+\+RDP\+\_\+n\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+USER\+\_\+\+USER\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac302a075c1d89be311421063c0844e95}{FLASH\+\_\+\+USER\+\_\+\+USER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+USER\+\_\+\+USER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab0317a3e9f0e692213011164fb0d2de}{FLASH\+\_\+\+USER\+\_\+\+USER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac302a075c1d89be311421063c0844e95}{FLASH\+\_\+\+USER\+\_\+\+USER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+USER\+\_\+n\+USER\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac324dec4382df4641ffcd048253cc829}{FLASH\+\_\+\+USER\+\_\+n\+USER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+USER\+\_\+n\+USER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f0334d45dfeb5ab7fd84311ddd0379e}{FLASH\+\_\+\+USER\+\_\+n\+USER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac324dec4382df4641ffcd048253cc829}{FLASH\+\_\+\+USER\+\_\+n\+USER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+DATA0\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023b616921dce0fd1181810a911646ef}{FLASH\+\_\+\+DATA0\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+DATA0\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56179fa514ee5fa01267bcdc8a6695e5}{FLASH\+\_\+\+DATA0\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga023b616921dce0fd1181810a911646ef}{FLASH\+\_\+\+DATA0\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+DATA0\+\_\+n\+DATA0\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga597ef27b0138fe150cef04fd7c986bf3}{FLASH\+\_\+\+DATA0\+\_\+n\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+DATA0\+\_\+n\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00a2e88c10868d2c044a8010b12019e8}{FLASH\+\_\+\+DATA0\+\_\+n\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga597ef27b0138fe150cef04fd7c986bf3}{FLASH\+\_\+\+DATA0\+\_\+n\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+DATA1\+\_\+\+DATA1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26b4a2f158852398788f3d8c7b707ee}{FLASH\+\_\+\+DATA1\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+DATA1\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c7747463ef29d4d2638db99b2eb17af}{FLASH\+\_\+\+DATA1\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26b4a2f158852398788f3d8c7b707ee}{FLASH\+\_\+\+DATA1\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+DATA1\+\_\+n\+DATA1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c77df1c2fb140340a5342c97c25776}{FLASH\+\_\+\+DATA1\+\_\+n\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+DATA1\+\_\+n\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7f6704e3cbf43d8385d61656111f5e8}{FLASH\+\_\+\+DATA1\+\_\+n\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c77df1c2fb140340a5342c97c25776}{FLASH\+\_\+\+DATA1\+\_\+n\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP0\+\_\+\+WRP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf4334a7b9a979e3bb14b4f50e868bc}{FLASH\+\_\+\+WRP0\+\_\+\+WRP0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP0\+\_\+\+WRP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa956fef145edf00d54046e44305a005a}{FLASH\+\_\+\+WRP0\+\_\+\+WRP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf4334a7b9a979e3bb14b4f50e868bc}{FLASH\+\_\+\+WRP0\+\_\+\+WRP0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP0\+\_\+n\+WRP0\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569c06e656e1357d42d9548ef266659}{FLASH\+\_\+\+WRP0\+\_\+n\+WRP0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP0\+\_\+n\+WRP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff06814ffdd40e0f41b8abfb58a94533}{FLASH\+\_\+\+WRP0\+\_\+n\+WRP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569c06e656e1357d42d9548ef266659}{FLASH\+\_\+\+WRP0\+\_\+n\+WRP0\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+\_\+\+WRP1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad659f7ae0ed4af971ed842034f8ce477}{FLASH\+\_\+\+WRP1\+\_\+\+WRP1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP1\+\_\+\+WRP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6e79cb6593a9aac4cf4ac87903502bb}{FLASH\+\_\+\+WRP1\+\_\+\+WRP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad659f7ae0ed4af971ed842034f8ce477}{FLASH\+\_\+\+WRP1\+\_\+\+WRP1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+\_\+n\+WRP1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0309fc356e1fe51f5248c135ff210616}{FLASH\+\_\+\+WRP1\+\_\+n\+WRP1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP1\+\_\+n\+WRP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b856e9d7bb136f77c185cdf7a778810}{FLASH\+\_\+\+WRP1\+\_\+n\+WRP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0309fc356e1fe51f5248c135ff210616}{FLASH\+\_\+\+WRP1\+\_\+n\+WRP1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+\_\+\+WRP2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7d4b7848ac97481f69e4a858deccb1}{FLASH\+\_\+\+WRP2\+\_\+\+WRP2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP2\+\_\+\+WRP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e05a6cccc474ddd580c89ca35fab8f6}{FLASH\+\_\+\+WRP2\+\_\+\+WRP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7d4b7848ac97481f69e4a858deccb1}{FLASH\+\_\+\+WRP2\+\_\+\+WRP2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+\_\+n\+WRP2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb79ff11fc9b683416c6e22e9113de6}{FLASH\+\_\+\+WRP2\+\_\+n\+WRP2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP2\+\_\+n\+WRP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31b050ba2b32d47ba500a9b2968790f}{FLASH\+\_\+\+WRP2\+\_\+n\+WRP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb79ff11fc9b683416c6e22e9113de6}{FLASH\+\_\+\+WRP2\+\_\+n\+WRP2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP3\+\_\+\+WRP3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd271fa8d3ab0764af8d9627533dcd78}{FLASH\+\_\+\+WRP3\+\_\+\+WRP3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP3\+\_\+\+WRP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c60a5c1b02b5edb3e4ad04de3dea4c1}{FLASH\+\_\+\+WRP3\+\_\+\+WRP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd271fa8d3ab0764af8d9627533dcd78}{FLASH\+\_\+\+WRP3\+\_\+\+WRP3\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP3\+\_\+n\+WRP3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be17257a1adddb9adf4975e75425170}{FLASH\+\_\+\+WRP3\+\_\+n\+WRP3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP3\+\_\+n\+WRP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b1ae40a4a63c467a202d505afd0beb}{FLASH\+\_\+\+WRP3\+\_\+n\+WRP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be17257a1adddb9adf4975e75425170}{FLASH\+\_\+\+WRP3\+\_\+n\+WRP3\+\_\+\+Msk}}
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dbb23089a2b3d19fd5deb5009a527f3}{ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+WD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dbb23089a2b3d19fd5deb5009a527f3}{ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Msk}}                /$\ast$ Watchdog disable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36b8e9295e605680052d61f262843fc}{ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36b8e9295e605680052d61f262843fc}{ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Msk}}                /$\ast$ Jabber disable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0081ebdecc02644f5a0a5304478e2f9c}{ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0081ebdecc02644f5a0a5304478e2f9c}{ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+\+Msk}}               /$\ast$ Inter-\/frame gap $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+96\+Bit}~0x00000000U                     /$\ast$ Minimum IFG between frames during transmission is 96Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+88\+Bit}~0x00020000U                     /$\ast$ Minimum IFG between frames during transmission is 88Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+80\+Bit}~0x00040000U                     /$\ast$ Minimum IFG between frames during transmission is 80\+Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+72\+Bit}~0x00060000U                     /$\ast$ Minimum IFG between frames during transmission is 72Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+64\+Bit}~0x00080000U                     /$\ast$ Minimum IFG between frames during transmission is 64Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+56\+Bit}~0x000\+A0000U                     /$\ast$ Minimum IFG between frames during transmission is 56Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+48\+Bit}~0x000\+C0000U                     /$\ast$ Minimum IFG between frames during transmission is 48Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+40\+Bit}~0x000\+E0000U                     /$\ast$ Minimum IFG between frames during transmission is 40\+Bit $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CSD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18e8d3284ce4ec318027d9f3d8ca491}{ETH\+\_\+\+MACCR\+\_\+\+CSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+CSD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CSD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18e8d3284ce4ec318027d9f3d8ca491}{ETH\+\_\+\+MACCR\+\_\+\+CSD\+\_\+\+Msk}}               /$\ast$ Carrier sense disable (during transmission) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5dd4cb0742fd13187a8c200bb1f041}{ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+FES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5dd4cb0742fd13187a8c200bb1f041}{ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Msk}}               /$\ast$ Fast ethernet speed $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ROD\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217c59c6e0a4c0fa327e7f5b40a435b}{ETH\+\_\+\+MACCR\+\_\+\+ROD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+ROD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ROD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217c59c6e0a4c0fa327e7f5b40a435b}{ETH\+\_\+\+MACCR\+\_\+\+ROD\+\_\+\+Msk}}               /$\ast$ Receive own disable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a68cc960648c12120c8b374bdd8716}{ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+LM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a68cc960648c12120c8b374bdd8716}{ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Msk}}                /$\ast$ loopback mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3d885827efdd8dff930201dfee8cb}{ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3d885827efdd8dff930201dfee8cb}{ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Msk}}                /$\ast$ Duplex mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPCO\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8366318e6b656e2f84664b29cf67d4f5}{ETH\+\_\+\+MACCR\+\_\+\+IPCO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+IPCO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPCO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8366318e6b656e2f84664b29cf67d4f5}{ETH\+\_\+\+MACCR\+\_\+\+IPCO\+\_\+\+Msk}}              /$\ast$ IP Checksum offload $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RD\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35d6a69246d8b8e0df616af385338d8}{ETH\+\_\+\+MACCR\+\_\+\+RD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+RD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35d6a69246d8b8e0df616af385338d8}{ETH\+\_\+\+MACCR\+\_\+\+RD\+\_\+\+Msk}}                /$\ast$ Retry disable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+APCS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b76db821d5aacb94dd0ad98b9343b1}{ETH\+\_\+\+MACCR\+\_\+\+APCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+APCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+APCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b76db821d5aacb94dd0ad98b9343b1}{ETH\+\_\+\+MACCR\+\_\+\+APCS\+\_\+\+Msk}}              /$\ast$ Automatic Pad/CRC stripping $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec3ac5f3f2541425180e8a899d3501f}{ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL}
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+10}~0x00000000U                     /$\ast$ k = min (n, 10) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+8}~0x00000020U                     /$\ast$ k = min (n, 8) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+4}~0x00000040U                     /$\ast$ k = min (n, 4) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+1}~0x00000060U                     /$\ast$ k = min (n, 1) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725e7bba118c5f2780295c555a3ba916}{ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725e7bba118c5f2780295c555a3ba916}{ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Msk}}                /$\ast$ Defferal check $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcad0319763dc5cdb282dda26a50634}{ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+TE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcad0319763dc5cdb282dda26a50634}{ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Msk}}                /$\ast$ Transmitter enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074212b9bb2b4d5991e91277fdd6b18a}{ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074212b9bb2b4d5991e91277fdd6b18a}{ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Msk}}                /$\ast$ Receiver enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+RA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a98d8a880edf71d2b6fbf245adcbe4b}{ETH\+\_\+\+MACFFR\+\_\+\+RA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+RA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+RA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a98d8a880edf71d2b6fbf245adcbe4b}{ETH\+\_\+\+MACFFR\+\_\+\+RA\+\_\+\+Msk}}               /$\ast$ Receive all $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HPF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb1611ef661179353862262e5685c53}{ETH\+\_\+\+MACFFR\+\_\+\+HPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+HPF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb1611ef661179353862262e5685c53}{ETH\+\_\+\+MACFFR\+\_\+\+HPF\+\_\+\+Msk}}              /$\ast$ Hash or perfect filter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aad930295c276453e51c416902b52cc}{ETH\+\_\+\+MACFFR\+\_\+\+SAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+SAF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aad930295c276453e51c416902b52cc}{ETH\+\_\+\+MACFFR\+\_\+\+SAF\+\_\+\+Msk}}              /$\ast$ Source address filter enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAIF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa7482e8b8e0d949875ed2e94f3b5f7}{ETH\+\_\+\+MACFFR\+\_\+\+SAIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+SAIF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAIF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa7482e8b8e0d949875ed2e94f3b5f7}{ETH\+\_\+\+MACFFR\+\_\+\+SAIF\+\_\+\+Msk}}             /$\ast$ SA inverse filtering $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066564941ff14e4ee4110870be454835}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066564941ff14e4ee4110870be454835}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Msk}}              /$\ast$ Pass control frames\+: 3 cases $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5382075fb7e487b0c2a1a97f0c1d0276}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5382075fb7e487b0c2a1a97f0c1d0276}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All\+\_\+\+Msk}}     /$\ast$ MAC filters all control frames from reaching the application $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600b088ad4e2326651b1b8d066a85a0c}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600b088ad4e2326651b1b8d066a85a0c}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All\+\_\+\+Msk}}   /$\ast$ MAC forwards all control frames to application even if they fail the Address Filter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6303d1d492b59bb26034343e3a4df}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6303d1d492b59bb26034343e3a4df}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter\+\_\+\+Msk}} /$\ast$ MAC forwards control frames that pass the Address Filter. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+BFD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4108d0862a690e04665be0fc04412d}{ETH\+\_\+\+MACFFR\+\_\+\+BFD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+BFD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+BFD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4108d0862a690e04665be0fc04412d}{ETH\+\_\+\+MACFFR\+\_\+\+BFD\+\_\+\+Msk}}              /$\ast$ Broadcast frame disable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PAM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b021e83c7e4ba113c17eca935e538}{ETH\+\_\+\+MACFFR\+\_\+\+PAM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PAM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PAM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b021e83c7e4ba113c17eca935e538}{ETH\+\_\+\+MACFFR\+\_\+\+PAM\+\_\+\+Msk}}              /$\ast$ Pass all mutlicast $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+DAIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c15d55d7f391f42bd8751d76da28480}{ETH\+\_\+\+MACFFR\+\_\+\+DAIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+DAIF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+DAIF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c15d55d7f391f42bd8751d76da28480}{ETH\+\_\+\+MACFFR\+\_\+\+DAIF\+\_\+\+Msk}}             /$\ast$ DA Inverse filtering $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c33afcbb8d2ae59624915dc1bd2620}{ETH\+\_\+\+MACFFR\+\_\+\+HM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+HM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c33afcbb8d2ae59624915dc1bd2620}{ETH\+\_\+\+MACFFR\+\_\+\+HM\+\_\+\+Msk}}               /$\ast$ Hash multicast $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d738065b86ca7845927a39e9b06846a}{ETH\+\_\+\+MACFFR\+\_\+\+HU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d738065b86ca7845927a39e9b06846a}{ETH\+\_\+\+MACFFR\+\_\+\+HU\+\_\+\+Msk}}               /$\ast$ Hash unicast $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46fc57cc116b06aab750055588f841de}{ETH\+\_\+\+MACFFR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46fc57cc116b06aab750055588f841de}{ETH\+\_\+\+MACFFR\+\_\+\+PM\+\_\+\+Msk}}               /$\ast$ Promiscuous mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18191f472ac5fce293cc159e03ecf323}{ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHTHR\+\_\+\+HTH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18191f472ac5fce293cc159e03ecf323}{ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Msk}}             /$\ast$ Hash table high $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c1c48202e6c9c8ce639ef13a8ed85}{ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHTLR\+\_\+\+HTL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c1c48202e6c9c8ce639ef13a8ed85}{ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Msk}}             /$\ast$ Hash table low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+PA\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036280a2fcae9747caca79a59f15dbc7}{ETH\+\_\+\+MACMIIAR\+\_\+\+PA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+PA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036280a2fcae9747caca79a59f15dbc7}{ETH\+\_\+\+MACMIIAR\+\_\+\+PA\+\_\+\+Msk}}             /$\ast$ Physical layer address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfed7f5d1d0cb6f84b6442a3afc24496}{ETH\+\_\+\+MACMIIAR\+\_\+\+MR\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+MR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfed7f5d1d0cb6f84b6442a3afc24496}{ETH\+\_\+\+MACMIIAR\+\_\+\+MR\+\_\+\+Msk}}             /$\ast$ MII register in the selected PHY $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7f3d710de7056d937f76f6f8329b83}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7f3d710de7056d937f76f6f8329b83}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Msk}}             /$\ast$ CR clock range\+: 6 cases $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV42}~0x00000000U                     /$\ast$ HCLK\+:60-\/72 MHz; MDC clock= HCLK/42 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV16\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143515ff805efb6b18d4a51ea60e734e}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV16\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143515ff805efb6b18d4a51ea60e734e}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV16\+\_\+\+Msk}}       /$\ast$ HCLK\+:20-\/35 MHz; MDC clock= HCLK/16 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV26\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a696be3e6c2cf14b6c88277aa64cb5}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV26\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV26\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV26}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a696be3e6c2cf14b6c88277aa64cb5}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+DIV26\+\_\+\+Msk}}       /$\ast$ HCLK\+:35-\/60 MHz; MDC clock= HCLK/26 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MW\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13e637f5ae98bda497300e3f65f859}{ETH\+\_\+\+MACMIIAR\+\_\+\+MW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+MW\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13e637f5ae98bda497300e3f65f859}{ETH\+\_\+\+MACMIIAR\+\_\+\+MW\+\_\+\+Msk}}             /$\ast$ MII write $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0973869be6711854cdbd8922973cad1f}{ETH\+\_\+\+MACMIIAR\+\_\+\+MB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+MB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0973869be6711854cdbd8922973cad1f}{ETH\+\_\+\+MACMIIAR\+\_\+\+MB\+\_\+\+Msk}}             /$\ast$ MII busy $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIDR\+\_\+\+MD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553476638dac48c385faf4fcfef738a5}{ETH\+\_\+\+MACMIIDR\+\_\+\+MD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACMIIDR\+\_\+\+MD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIDR\+\_\+\+MD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553476638dac48c385faf4fcfef738a5}{ETH\+\_\+\+MACMIIDR\+\_\+\+MD\+\_\+\+Msk}}             /$\ast$ MII data\+: read/write data from/to PHY $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ccbe0fdabaaf7f572a77e70af27b949}{ETH\+\_\+\+MACFCR\+\_\+\+PT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ccbe0fdabaaf7f572a77e70af27b949}{ETH\+\_\+\+MACFCR\+\_\+\+PT\+\_\+\+Msk}}               /$\ast$ Pause time $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+ZQPD\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e17d8c6daf50d922b16cff17da9eea6}{ETH\+\_\+\+MACFCR\+\_\+\+ZQPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+ZQPD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+ZQPD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e17d8c6daf50d922b16cff17da9eea6}{ETH\+\_\+\+MACFCR\+\_\+\+ZQPD\+\_\+\+Msk}}             /$\ast$ Zero-\/quanta pause disable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd5b76da52c58fd104576b7d2ff7edb}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd5b76da52c58fd104576b7d2ff7edb}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Msk}}              /$\ast$ Pause low threshold\+: 4 cases $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus4}~0x00000000U                     /$\ast$ Pause time minus 4 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43d3c34bc307b8592c4576e2e1f62a78}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43d3c34bc307b8592c4576e2e1f62a78}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28\+\_\+\+Msk}}      /$\ast$ Pause time minus 28 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9574c5ecc97413442222dbfcda0b50c}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9574c5ecc97413442222dbfcda0b50c}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144\+\_\+\+Msk}}     /$\ast$ Pause time minus 144 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74132d764aff9d748dcf05fb9b0216ec}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74132d764aff9d748dcf05fb9b0216ec}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256\+\_\+\+Msk}}     /$\ast$ Pause time minus 256 slot times $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+UPFD\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f30740b5201a4a56e2b1a6db8fe48e}{ETH\+\_\+\+MACFCR\+\_\+\+UPFD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+UPFD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+UPFD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f30740b5201a4a56e2b1a6db8fe48e}{ETH\+\_\+\+MACFCR\+\_\+\+UPFD\+\_\+\+Msk}}             /$\ast$ Unicast pause frame detect $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+RFCE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c5ff49f74755a37c1311ddc075093}{ETH\+\_\+\+MACFCR\+\_\+\+RFCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+RFCE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+RFCE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c5ff49f74755a37c1311ddc075093}{ETH\+\_\+\+MACFCR\+\_\+\+RFCE\+\_\+\+Msk}}             /$\ast$ Receive flow control enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+TFCE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5da2d9c9ac891b2d281bf28683ca8d}{ETH\+\_\+\+MACFCR\+\_\+\+TFCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+TFCE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+TFCE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5da2d9c9ac891b2d281bf28683ca8d}{ETH\+\_\+\+MACFCR\+\_\+\+TFCE\+\_\+\+Msk}}             /$\ast$ Transmit flow control enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabceb72e4e65bfaa290be58922efdb336}{ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabceb72e4e65bfaa290be58922efdb336}{ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA\+\_\+\+Msk}}           /$\ast$ Flow control busy/backpressure activate $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a0075909956532506d7a507c059ea7}{ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a0075909956532506d7a507c059ea7}{ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC\+\_\+\+Msk}}        /$\ast$ 12-\/bit VLAN tag comparison $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9e35eaf745fa9f80be9a7a722031a7}{ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9e35eaf745fa9f80be9a7a722031a7}{ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI\+\_\+\+Msk}}        /$\ast$ VLAN tag identifier (for receive frames) $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACRWUFFR\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54a741a972e56cb46f569b953895bc5}{ETH\+\_\+\+MACRWUFFR\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACRWUFFR\+\_\+\+D\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRWUFFR\+\_\+D}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54a741a972e56cb46f569b953895bc5}{ETH\+\_\+\+MACRWUFFR\+\_\+\+D\+\_\+\+Msk}}             /$\ast$ Wake-\/up frame filter register data $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fae91e3c9a395769622d32cff6427b3}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fae91e3c9a395769622d32cff6427b3}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR\+\_\+\+Msk}}        /$\ast$ Wake-\/Up Frame Filter Register Pointer Reset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+GU\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f845ccfd867098d3ec25775040a5c8f}{ETH\+\_\+\+MACPMTCSR\+\_\+\+GU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+GU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+GU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f845ccfd867098d3ec25775040a5c8f}{ETH\+\_\+\+MACPMTCSR\+\_\+\+GU\+\_\+\+Msk}}            /$\ast$ Global Unicast $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga832d4cc3d0951c965e6f515125842bc4}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga832d4cc3d0951c965e6f515125842bc4}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR\+\_\+\+Msk}}           /$\ast$ Wake-\/Up Frame Received $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312b7c783a541e4dc026eef480398dd}{ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312b7c783a541e4dc026eef480398dd}{ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR\+\_\+\+Msk}}           /$\ast$ Magic Packet Received $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4898617eb625181689fb6fbeace04705}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4898617eb625181689fb6fbeace04705}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE\+\_\+\+Msk}}           /$\ast$ Wake-\/Up Frame Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fdad55986e5e2b672ea1de7feb542c}{ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fdad55986e5e2b672ea1de7feb542c}{ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE\+\_\+\+Msk}}           /$\ast$ Magic Packet Enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa6826d4d3fd55295dadbc3c3c73873}{ETH\+\_\+\+MACPMTCSR\+\_\+\+PD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+PD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa6826d4d3fd55295dadbc3c3c73873}{ETH\+\_\+\+MACPMTCSR\+\_\+\+PD\+\_\+\+Msk}}            /$\ast$ Power Down $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+TSTS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a53b96de3d0f7dc394e745bafcc899}{ETH\+\_\+\+MACSR\+\_\+\+TSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+TSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+TSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a53b96de3d0f7dc394e745bafcc899}{ETH\+\_\+\+MACSR\+\_\+\+TSTS\+\_\+\+Msk}}              /$\ast$ Time stamp trigger status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCTS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce1cd290247069cb65dd4d96d0fb638}{ETH\+\_\+\+MACSR\+\_\+\+MMCTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+MMCTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce1cd290247069cb65dd4d96d0fb638}{ETH\+\_\+\+MACSR\+\_\+\+MMCTS\+\_\+\+Msk}}             /$\ast$ MMC transmit status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMMCRS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bed909940fa2ea61c81f38c0209262}{ETH\+\_\+\+MACSR\+\_\+\+MMMCRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+MMMCRS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMMCRS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bed909940fa2ea61c81f38c0209262}{ETH\+\_\+\+MACSR\+\_\+\+MMMCRS\+\_\+\+Msk}}            /$\ast$ MMC receive status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9a4734bc3540aa6d658c928a15634c}{ETH\+\_\+\+MACSR\+\_\+\+MMCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+MMCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9a4734bc3540aa6d658c928a15634c}{ETH\+\_\+\+MACSR\+\_\+\+MMCS\+\_\+\+Msk}}              /$\ast$ MMC status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+PMTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279ac5f84e4f33e20f11d5bdbcf21cc2}{ETH\+\_\+\+MACSR\+\_\+\+PMTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+PMTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+PMTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279ac5f84e4f33e20f11d5bdbcf21cc2}{ETH\+\_\+\+MACSR\+\_\+\+PMTS\+\_\+\+Msk}}              /$\ast$ PMT status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+TSTIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2092019773b2c66261249da4c9eced6b}{ETH\+\_\+\+MACIMR\+\_\+\+TSTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIMR\+\_\+\+TSTIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+TSTIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2092019773b2c66261249da4c9eced6b}{ETH\+\_\+\+MACIMR\+\_\+\+TSTIM\+\_\+\+Msk}}            /$\ast$ Time stamp trigger interrupt mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+PMTIM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de068ed7fd3905c55b6e2cca8324e25}{ETH\+\_\+\+MACIMR\+\_\+\+PMTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIMR\+\_\+\+PMTIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+PMTIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de068ed7fd3905c55b6e2cca8324e25}{ETH\+\_\+\+MACIMR\+\_\+\+PMTIM\+\_\+\+Msk}}            /$\ast$ PMT interrupt mask $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0\+H\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867c6c9c8a1a2c5559f99673debe33a3}{ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0\+H\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0\+H\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867c6c9c8a1a2c5559f99673debe33a3}{ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0\+H\+\_\+\+Msk}}          /$\ast$ MAC address0 high $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994262dc8bd5b38a213503e3d2e6c398}{ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0\+L\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0L}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994262dc8bd5b38a213503e3d2e6c398}{ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0\+L\+\_\+\+Msk}}          /$\ast$ MAC address0 low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab67262fcf71a730f150aed61e3e173}{ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab67262fcf71a730f150aed61e3e173}{ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Msk}}              /$\ast$ Address enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac076f91767de8a428972303da56427d5}{ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac076f91767de8a428972303da56427d5}{ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Msk}}              /$\ast$ Source address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e44dbd971404c80536dab4459e295}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e44dbd971404c80536dab4459e295}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Msk}}             /$\ast$ Mask byte control\+: bits to mask for comparison of the MAC Address bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U                     /$\ast$ Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U                     /$\ast$ Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1\+H\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859884136a9b5a2924fa61ecb29d28d7}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1\+H\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859884136a9b5a2924fa61ecb29d28d7}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1\+H\+\_\+\+Msk}}          /$\ast$ MAC address1 high $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93090bfada32ec17c3385ab72ec89ebb}{ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1\+L\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1L}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93090bfada32ec17c3385ab72ec89ebb}{ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1\+L\+\_\+\+Msk}}          /$\ast$ MAC address1 low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdb03f087e227851c3ad964da076672}{ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdb03f087e227851c3ad964da076672}{ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Msk}}              /$\ast$ Address enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dbf6a5ba0db18a839b799b9ae951a}{ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dbf6a5ba0db18a839b799b9ae951a}{ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Msk}}              /$\ast$ Source address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90f57ac02ce2cf7223f3b0bfd0e7891}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90f57ac02ce2cf7223f3b0bfd0e7891}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Msk}}             /$\ast$ Mask byte control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U                     /$\ast$ Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U                     /$\ast$ Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}70\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2\+H\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a378228b4b6bd086aa8931bb2b81326}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2\+H\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2\+H\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a378228b4b6bd086aa8931bb2b81326}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2\+H\+\_\+\+Msk}}          /$\ast$ MAC address1 high $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41296fc9e2a6a59d5f7c16e94bc17736}{ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2\+L\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2L}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41296fc9e2a6a59d5f7c16e94bc17736}{ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2\+L\+\_\+\+Msk}}          /$\ast$ MAC address2 low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36200e79d56aba3c56dc24c475406a}{ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36200e79d56aba3c56dc24c475406a}{ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Msk}}              /$\ast$ Address enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3ed7c73e177513e879d96e42f8fd5b}{ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3ed7c73e177513e879d96e42f8fd5b}{ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Msk}}              /$\ast$ Source address $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9fa25a21daaf9673e50a75db9f4193}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9fa25a21daaf9673e50a75db9f4193}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Msk}}             /$\ast$ Mask byte control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U                     /$\ast$ Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U                     /$\ast$ Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U                     /$\ast$ Mask MAC Address low reg bits \mbox{[}70\mbox{]} $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3\+H\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4c3dd7eb1ea655eb87161f5268de85}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3\+H\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3\+H\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4c3dd7eb1ea655eb87161f5268de85}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3\+H\+\_\+\+Msk}}          /$\ast$ MAC address3 high $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2b7497b892a22692e464256513c9e4}{ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3\+L\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3L}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2b7497b892a22692e464256513c9e4}{ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3\+L\+\_\+\+Msk}}          /$\ast$ MAC address3 low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e4246e3804f51c0f04a91e42ee6f6b1}{ETH\+\_\+\+MMCCR\+\_\+\+MCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+MCF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e4246e3804f51c0f04a91e42ee6f6b1}{ETH\+\_\+\+MMCCR\+\_\+\+MCF\+\_\+\+Msk}}               /$\ast$ MMC Counter Freeze $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+ROR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb19c7101d5986ae5582acf37c2fa730}{ETH\+\_\+\+MMCCR\+\_\+\+ROR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+ROR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+ROR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb19c7101d5986ae5582acf37c2fa730}{ETH\+\_\+\+MMCCR\+\_\+\+ROR\+\_\+\+Msk}}               /$\ast$ Reset on Read $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CSR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f27d8db71e31940104b534eb8e10ca5}{ETH\+\_\+\+MMCCR\+\_\+\+CSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CSR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CSR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f27d8db71e31940104b534eb8e10ca5}{ETH\+\_\+\+MMCCR\+\_\+\+CSR\+\_\+\+Msk}}               /$\ast$ Counter Stop Rollover $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dc300b94cd6c761f4fb2105c306203}{ETH\+\_\+\+MMCCR\+\_\+\+CR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dc300b94cd6c761f4fb2105c306203}{ETH\+\_\+\+MMCCR\+\_\+\+CR\+\_\+\+Msk}}                /$\ast$ Counters Reset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dc1a19f41c18602c71bd10a99d70b8}{ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dc1a19f41c18602c71bd10a99d70b8}{ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS\+\_\+\+Msk}}            /$\ast$ Set when Rx good unicast frames counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFAES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9456fe951f40d50ade33d8a0221d1a6c}{ETH\+\_\+\+MMCRIR\+\_\+\+RFAES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RFAES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFAES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9456fe951f40d50ade33d8a0221d1a6c}{ETH\+\_\+\+MMCRIR\+\_\+\+RFAES\+\_\+\+Msk}}            /$\ast$ Set when Rx alignment error counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFCES\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707393c1886b72fdfed379967212a36c}{ETH\+\_\+\+MMCRIR\+\_\+\+RFCES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RFCES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFCES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707393c1886b72fdfed379967212a36c}{ETH\+\_\+\+MMCRIR\+\_\+\+RFCES\+\_\+\+Msk}}            /$\ast$ Set when Rx crc error counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5361ed811dd1673f55cc0ca20096022a}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TGFS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5361ed811dd1673f55cc0ca20096022a}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFS\+\_\+\+Msk}}             /$\ast$ Set when Tx good frame count counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5834302f75346a6ce686d331b66cf2}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5834302f75346a6ce686d331b66cf2}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS\+\_\+\+Msk}}          /$\ast$ Set when Tx good multi col counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0fa21e33672cbf0d9e4404aa236663}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0fa21e33672cbf0d9e4404aa236663}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS\+\_\+\+Msk}}           /$\ast$ Set when Tx good single col counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga470c1e9e33a19b7da3110acd5e0d9254}{ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga470c1e9e33a19b7da3110acd5e0d9254}{ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM\+\_\+\+Msk}}           /$\ast$ Mask the interrupt when Rx good unicast frames counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a6a3b036b82adac210651815b69cb0}{ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a6a3b036b82adac210651815b69cb0}{ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM\+\_\+\+Msk}}           /$\ast$ Mask the interrupt when when Rx alignment error counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a2ad8a6b0429d309799de95538e83f}{ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a2ad8a6b0429d309799de95538e83f}{ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM\+\_\+\+Msk}}           /$\ast$ Mask the interrupt when Rx crc error counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ecd1dd64ba1588e1d83d9896f9e1f0}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ecd1dd64ba1588e1d83d9896f9e1f0}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM\+\_\+\+Msk}}            /$\ast$ Mask the interrupt when Tx good frame count counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba449564725083891a9fc504321614cf}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba449564725083891a9fc504321614cf}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM\+\_\+\+Msk}}         /$\ast$ Mask the interrupt when Tx good multi col counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec67763632bc2229fca4167c7db268ce}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec67763632bc2229fca4167c7db268ce}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM\+\_\+\+Msk}}          /$\ast$ Mask the interrupt when Tx good single col counter reaches half the maximum value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88648ccd808f151b1fc5c72083e4583}{ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88648ccd808f151b1fc5c72083e4583}{ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC\+\_\+\+Msk}}       /$\ast$ Number of successfully transmitted frames after a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedefca665609c9e6646ee60e8e91a0f9}{ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedefca665609c9e6646ee60e8e91a0f9}{ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC\+\_\+\+Msk}}     /$\ast$ Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdcd7783b8ea9e2c46c8b7d89a39a47}{ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdcd7783b8ea9e2c46c8b7d89a39a47}{ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC\+\_\+\+Msk}}           /$\ast$ Number of good frames transmitted. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc0fdeab6719a464423e984ee5d3f96}{ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc0fdeab6719a464423e984ee5d3f96}{ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC\+\_\+\+Msk}}         /$\ast$ Number of frames received with CRC error. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b5da27b7870336e6dc92e75fbaf7bc}{ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b5da27b7870336e6dc92e75fbaf7bc}{ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC\+\_\+\+Msk}}         /$\ast$ Number of frames received with alignment (dribble) error $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3587339b8bbd30eeff94ee495a7fdbe5}{ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3587339b8bbd30eeff94ee495a7fdbe5}{ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC\+\_\+\+Msk}}         /$\ast$ Number of good unicast frames received. $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38f60d94f4dd3d08f4ef813911adf79}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38f60d94f4dd3d08f4ef813911adf79}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU\+\_\+\+Msk}}           /$\ast$ Addend register update $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3731fcd0a402ff13734764182b29c99a}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3731fcd0a402ff13734764182b29c99a}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE\+\_\+\+Msk}}           /$\ast$ Time stamp interrupt trigger enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8573e45d80d88e5c90149584b3692421}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8573e45d80d88e5c90149584b3692421}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU\+\_\+\+Msk}}           /$\ast$ Time stamp update $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c53dbf12851d2e912b3748de382452}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c53dbf12851d2e912b3748de382452}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI\+\_\+\+Msk}}           /$\ast$ Time stamp initialize $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d78884eed541cedaf8b46b6914899d}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d78884eed541cedaf8b46b6914899d}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU\+\_\+\+Msk}}           /$\ast$ Time stamp fine or coarse update $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa354e48ec338c1aeb40ec642b98b49e5}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa354e48ec338c1aeb40ec642b98b49e5}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSE\+\_\+\+Msk}}             /$\ast$ Time stamp enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fef6f1da60d4682780fd1ef4cf3435f}{ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fef6f1da60d4682780fd1ef4cf3435f}{ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI\+\_\+\+Msk}}           /$\ast$ System time Sub-\/second increment value $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHR\+\_\+\+STS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54fba4639ea8278ac2679ecf5693f11}{ETH\+\_\+\+PTPTSHR\+\_\+\+STS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSHR\+\_\+\+STS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHR\+\_\+\+STS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54fba4639ea8278ac2679ecf5693f11}{ETH\+\_\+\+PTPTSHR\+\_\+\+STS\+\_\+\+Msk}}             /$\ast$ System Time second $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b0d4d7480472e548d2745b71c73884}{ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b0d4d7480472e548d2745b71c73884}{ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS\+\_\+\+Msk}}           /$\ast$ System Time Positive or negative time $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6ac5920c1f09cda85a6efe885d159}{ETH\+\_\+\+PTPTSLR\+\_\+\+STSS\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSLR\+\_\+\+STSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6ac5920c1f09cda85a6efe885d159}{ETH\+\_\+\+PTPTSLR\+\_\+\+STSS\+\_\+\+Msk}}            /$\ast$ System Time sub-\/seconds $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1af8c724a3bb0fbbc8d796581df651}{ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1af8c724a3bb0fbbc8d796581df651}{ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS\+\_\+\+Msk}}           /$\ast$ Time stamp update seconds $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79eba1ff6e2e10261b485928bdaf9826}{ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79eba1ff6e2e10261b485928bdaf9826}{ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS\+\_\+\+Msk}}         /$\ast$ Time stamp update Positive or negative time $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40c328002f73284b6216df8d8390a040}{ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40c328002f73284b6216df8d8390a040}{ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS\+\_\+\+Msk}}          /$\ast$ Time stamp update sub-\/seconds $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSAR\+\_\+\+TSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f67b7a220cf80fec5ea4c9cd642fef3}{ETH\+\_\+\+PTPTSAR\+\_\+\+TSA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSAR\+\_\+\+TSA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSAR\+\_\+\+TSA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f67b7a220cf80fec5ea4c9cd642fef3}{ETH\+\_\+\+PTPTSAR\+\_\+\+TSA\+\_\+\+Msk}}             /$\ast$ Time stamp addend $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aac932c3b5b9dc4cffb160f27431af}{ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aac932c3b5b9dc4cffb160f27431af}{ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH\+\_\+\+Msk}}            /$\ast$ Target time stamp high $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7606deb781bd37b7ee59b6adcf9bc58f}{ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7606deb781bd37b7ee59b6adcf9bc58f}{ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL\+\_\+\+Msk}}            /$\ast$ Target time stamp low $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+AAB\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f5eca1e6932299715114700f0015d2e}{ETH\+\_\+\+DMABMR\+\_\+\+AAB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+AAB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+AAB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f5eca1e6932299715114700f0015d2e}{ETH\+\_\+\+DMABMR\+\_\+\+AAB\+\_\+\+Msk}}              /$\ast$ Address-\/Aligned beats $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FPM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdb196d2e2aba0246e12581b915f783}{ETH\+\_\+\+DMABMR\+\_\+\+FPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+FPM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FPM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdb196d2e2aba0246e12581b915f783}{ETH\+\_\+\+DMABMR\+\_\+\+FPM\+\_\+\+Msk}}              /$\ast$ 4x\+PBL mode $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+USP\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f99d342b5c91127b4ab8a4b34ab19f8}{ETH\+\_\+\+DMABMR\+\_\+\+USP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+USP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+USP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f99d342b5c91127b4ab8a4b34ab19f8}{ETH\+\_\+\+DMABMR\+\_\+\+USP\+\_\+\+Msk}}              /$\ast$ Use separate PBL $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45be619f0c8fa338658381e077b36fbb}{ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45be619f0c8fa338658381e077b36fbb}{ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+\+Msk}}              /$\ast$ Rx\+DMA PBL $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+1\+Beat}~0x00020000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+2\+Beat}~0x00040000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 2 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4\+Beat}~0x00080000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+8\+Beat}~0x00100000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+16\+Beat}~0x00200000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+32\+Beat}~0x00400000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+4\+Beat}~0x01020000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 4 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+8\+Beat}~0x01040000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 8 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+16\+Beat}~0x01080000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 16 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+32\+Beat}~0x01100000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 32 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+64\+Beat}~0x01200000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 64 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+128\+Beat}~0x01400000U                     /$\ast$ maximum number of beats to be transferred in one Rx\+DMA transaction is 128 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062f6878427a5d9cbb00432cc046ca7d}{ETH\+\_\+\+DMABMR\+\_\+\+FB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+FB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062f6878427a5d9cbb00432cc046ca7d}{ETH\+\_\+\+DMABMR\+\_\+\+FB\+\_\+\+Msk}}               /$\ast$ Fixed Burst $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84d16b246ae40bcd90ef3a5a000bc59}{ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84d16b246ae40bcd90ef3a5a000bc59}{ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+\+Msk}}             /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+1\+\_\+1}~0x00000000U                     /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+2\+\_\+1}~0x00004000U                     /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+3\+\_\+1}~0x00008000U                     /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+4\+\_\+1}~0x0000\+C000U                     /$\ast$ Rx Tx priority ratio $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640bcbad2f68125c7593018245c80db6}{ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640bcbad2f68125c7593018245c80db6}{ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+\+Msk}}              /$\ast$ Programmable burst length $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+1\+Beat}~0x00000100U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 1 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+2\+Beat}~0x00000200U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 2 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4\+Beat}~0x00000400U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+8\+Beat}~0x00000800U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+16\+Beat}~0x00001000U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+32\+Beat}~0x00002000U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+4\+Beat}~0x01000100U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+8\+Beat}~0x01000200U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+16\+Beat}~0x01000400U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+32\+Beat}~0x01000800U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+64\+Beat}~0x01001000U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 64 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+128\+Beat}~0x01002000U                     /$\ast$ maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 128 $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DSL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0974106bccb288a14a4f5b055f2a88}{ETH\+\_\+\+DMABMR\+\_\+\+DSL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+DSL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DSL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0974106bccb288a14a4f5b055f2a88}{ETH\+\_\+\+DMABMR\+\_\+\+DSL\+\_\+\+Msk}}              /$\ast$ Descriptor Skip Length $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DA\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd68646897581a06cbee2dacbdd0c14}{ETH\+\_\+\+DMABMR\+\_\+\+DA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+DA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd68646897581a06cbee2dacbdd0c14}{ETH\+\_\+\+DMABMR\+\_\+\+DA\+\_\+\+Msk}}               /$\ast$ DMA arbitration scheme $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+SR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0350e3541f1c466e6544db265e36a4}{ETH\+\_\+\+DMABMR\+\_\+\+SR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+SR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+SR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0350e3541f1c466e6544db265e36a4}{ETH\+\_\+\+DMABMR\+\_\+\+SR\+\_\+\+Msk}}               /$\ast$ Software reset $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMATPDR\+\_\+\+TPD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04187d48766f865c479d26d2c6225fa9}{ETH\+\_\+\+DMATPDR\+\_\+\+TPD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMATPDR\+\_\+\+TPD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMATPDR\+\_\+\+TPD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04187d48766f865c479d26d2c6225fa9}{ETH\+\_\+\+DMATPDR\+\_\+\+TPD\+\_\+\+Msk}}             /$\ast$ Transmit poll demand $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMARPDR\+\_\+\+RPD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d192c68de928fdbb181eb063145446}{ETH\+\_\+\+DMARPDR\+\_\+\+RPD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMARPDR\+\_\+\+RPD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMARPDR\+\_\+\+RPD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d192c68de928fdbb181eb063145446}{ETH\+\_\+\+DMARPDR\+\_\+\+RPD\+\_\+\+Msk}}             /$\ast$ Receive poll demand  $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMARDLAR\+\_\+\+SRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cc8aee0138d0f2bfaf2c684376949f}{ETH\+\_\+\+DMARDLAR\+\_\+\+SRL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMARDLAR\+\_\+\+SRL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMARDLAR\+\_\+\+SRL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cc8aee0138d0f2bfaf2c684376949f}{ETH\+\_\+\+DMARDLAR\+\_\+\+SRL\+\_\+\+Msk}}            /$\ast$ Start of receive list $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMATDLAR\+\_\+\+STL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001a009e3ed3f0fa5c8b8d99839d4f16}{ETH\+\_\+\+DMATDLAR\+\_\+\+STL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMATDLAR\+\_\+\+STL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMATDLAR\+\_\+\+STL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001a009e3ed3f0fa5c8b8d99839d4f16}{ETH\+\_\+\+DMATDLAR\+\_\+\+STL\+\_\+\+Msk}}            /$\ast$ Start of transmit list $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TSTS\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e40eb362f28f7ea04d874e73e70072}{ETH\+\_\+\+DMASR\+\_\+\+TSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e40eb362f28f7ea04d874e73e70072}{ETH\+\_\+\+DMASR\+\_\+\+TSTS\+\_\+\+Msk}}              /$\ast$ Time-\/stamp trigger status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+PMTS\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bdb1d530baa75204516d6c8045f1dc}{ETH\+\_\+\+DMASR\+\_\+\+PMTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+PMTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+PMTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bdb1d530baa75204516d6c8045f1dc}{ETH\+\_\+\+DMASR\+\_\+\+PMTS\+\_\+\+Msk}}              /$\ast$ PMT status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+MMCS\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5366f0a075f3c6821b4bade162bfc151}{ETH\+\_\+\+DMASR\+\_\+\+MMCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+MMCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+MMCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5366f0a075f3c6821b4bade162bfc151}{ETH\+\_\+\+DMASR\+\_\+\+MMCS\+\_\+\+Msk}}              /$\ast$ MMC status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf72d998538d5fcb41440f203e916edc}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf72d998538d5fcb41440f203e916edc}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Msk}}               /$\ast$ Error bits status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d01e1b20f21d635fd0e195148b12609}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d01e1b20f21d635fd0e195148b12609}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access\+\_\+\+Msk}}    /$\ast$ Error bits 0-\/data buffer, 1-\/desc. access $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba2f75d57b076dd6fd741eb85569ea0}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba2f75d57b076dd6fd741eb85569ea0}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf\+\_\+\+Msk}}    /$\ast$ Error bits 0-\/write trnsf, 1-\/read transfr $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5f3f939bfb190ddd5837ecb203a7db}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5f3f939bfb190ddd5837ecb203a7db}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx\+\_\+\+Msk}}  /$\ast$ Error bits 0-\/Rx DMA, 1-\/Tx DMA $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706f64bbf5b12368955bc3d0fdba6a39}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706f64bbf5b12368955bc3d0fdba6a39}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Msk}}               /$\ast$ Transmit process state $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Stopped}~0x00000000U                     /$\ast$ Stopped -\/ Reset or Stop Tx Command issued  $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc65263215ebdbae36ff6f983e5611}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc65263215ebdbae36ff6f983e5611}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching\+\_\+\+Msk}}      /$\ast$ Running -\/ fetching the Tx descriptor $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372a83db64b04814ac01ef9b072bdb09}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372a83db64b04814ac01ef9b072bdb09}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting\+\_\+\+Msk}}       /$\ast$ Running -\/ waiting for status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b644063a64e1939b3c9e75c2539}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b644063a64e1939b3c9e75c2539}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading\+\_\+\+Msk}}       /$\ast$ Running -\/ reading the data from host memory $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebe05fb2f636f75f5cd2da28d465d8d}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebe05fb2f636f75f5cd2da28d465d8d}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended\+\_\+\+Msk}}     /$\ast$ Suspended -\/ Tx Descriptor unavailabe $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367081b68077417f3556e514f5ca1771}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367081b68077417f3556e514f5ca1771}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing\+\_\+\+Msk}}       /$\ast$ Running -\/ closing Rx descriptor $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade55bf5c8f6788537f16f5c535fca9df}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade55bf5c8f6788537f16f5c535fca9df}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Msk}}               /$\ast$ Receive process state $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Stopped}~0x00000000U                     /$\ast$ Stopped -\/ Reset or Stop Rx Command issued $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ebd16304081748a0fc85659ca005b74}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ebd16304081748a0fc85659ca005b74}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching\+\_\+\+Msk}}      /$\ast$ Running -\/ fetching the Rx descriptor $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f12914ed1c79ed445e5dbbb0e085aa}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f12914ed1c79ed445e5dbbb0e085aa}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting\+\_\+\+Msk}}       /$\ast$ Running -\/ waiting for packet $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fb0ba5f7b3373caf68328175250e96}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fb0ba5f7b3373caf68328175250e96}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended\+\_\+\+Msk}}     /$\ast$ Suspended -\/ Rx Descriptor unavailable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89428a8eb321c17f0d6319d5f8409d6e}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing\+\_\+\+Msk}}~(0x5\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89428a8eb321c17f0d6319d5f8409d6e}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing\+\_\+\+Msk}}       /$\ast$ Running -\/ closing descriptor $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276f57d8860566be667d03e6f38f9840}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276f57d8860566be667d03e6f38f9840}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing\+\_\+\+Msk}}       /$\ast$ Running -\/ queuing the recieve frame into host memory $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+NIS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4beec3bd9093993f5b2434b1b1e09d}{ETH\+\_\+\+DMASR\+\_\+\+NIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+NIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+NIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4beec3bd9093993f5b2434b1b1e09d}{ETH\+\_\+\+DMASR\+\_\+\+NIS\+\_\+\+Msk}}               /$\ast$ Normal interrupt summary $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+AIS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa257027c6436c5549724db8df50284db}{ETH\+\_\+\+DMASR\+\_\+\+AIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+AIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+AIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa257027c6436c5549724db8df50284db}{ETH\+\_\+\+DMASR\+\_\+\+AIS\+\_\+\+Msk}}               /$\ast$ Abnormal interrupt summary $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ERS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1038a467b90b609a7b709b179334c33}{ETH\+\_\+\+DMASR\+\_\+\+ERS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+ERS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ERS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1038a467b90b609a7b709b179334c33}{ETH\+\_\+\+DMASR\+\_\+\+ERS\+\_\+\+Msk}}               /$\ast$ Early receive status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+FBES\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616a1ac8f4d7a70430585b6461fc0ce3}{ETH\+\_\+\+DMASR\+\_\+\+FBES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+FBES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+FBES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616a1ac8f4d7a70430585b6461fc0ce3}{ETH\+\_\+\+DMASR\+\_\+\+FBES\+\_\+\+Msk}}              /$\ast$ Fatal bus error status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ETS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86649ab55b955dee747af1266d117270}{ETH\+\_\+\+DMASR\+\_\+\+ETS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+ETS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ETS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86649ab55b955dee747af1266d117270}{ETH\+\_\+\+DMASR\+\_\+\+ETS\+\_\+\+Msk}}               /$\ast$ Early transmit status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RWTS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3f72a3dc3b046d2771cdcbf514b175}{ETH\+\_\+\+DMASR\+\_\+\+RWTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RWTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RWTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3f72a3dc3b046d2771cdcbf514b175}{ETH\+\_\+\+DMASR\+\_\+\+RWTS\+\_\+\+Msk}}              /$\ast$ Receive watchdog timeout status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPSS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2630d1d889e82544e5f3eaaa0c73efb}{ETH\+\_\+\+DMASR\+\_\+\+RPSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2630d1d889e82544e5f3eaaa0c73efb}{ETH\+\_\+\+DMASR\+\_\+\+RPSS\+\_\+\+Msk}}              /$\ast$ Receive process stopped status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RBUS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03519d5ceec7c307530cd4d84ab77a86}{ETH\+\_\+\+DMASR\+\_\+\+RBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RBUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RBUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03519d5ceec7c307530cd4d84ab77a86}{ETH\+\_\+\+DMASR\+\_\+\+RBUS\+\_\+\+Msk}}              /$\ast$ Receive buffer unavailable status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad460f6aaea486c070dec64bbe36e7fa8}{ETH\+\_\+\+DMASR\+\_\+\+RS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad460f6aaea486c070dec64bbe36e7fa8}{ETH\+\_\+\+DMASR\+\_\+\+RS\+\_\+\+Msk}}                /$\ast$ Receive status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TUS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7203a5fb55c1d6a69e6daab2e961b}{ETH\+\_\+\+DMASR\+\_\+\+TUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7203a5fb55c1d6a69e6daab2e961b}{ETH\+\_\+\+DMASR\+\_\+\+TUS\+\_\+\+Msk}}               /$\ast$ Transmit underflow status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ROS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c38680c790e1e1717c0a0c76c4f9ef}{ETH\+\_\+\+DMASR\+\_\+\+ROS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+ROS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ROS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c38680c790e1e1717c0a0c76c4f9ef}{ETH\+\_\+\+DMASR\+\_\+\+ROS\+\_\+\+Msk}}               /$\ast$ Receive overflow status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TJTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43884645887bb7d31bf18e4e5709d7dc}{ETH\+\_\+\+DMASR\+\_\+\+TJTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TJTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TJTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43884645887bb7d31bf18e4e5709d7dc}{ETH\+\_\+\+DMASR\+\_\+\+TJTS\+\_\+\+Msk}}              /$\ast$ Transmit jabber timeout status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TBUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6dd2813fb9e0bdf4bccedba156e4c7}{ETH\+\_\+\+DMASR\+\_\+\+TBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TBUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TBUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6dd2813fb9e0bdf4bccedba156e4c7}{ETH\+\_\+\+DMASR\+\_\+\+TBUS\+\_\+\+Msk}}              /$\ast$ Transmit buffer unavailable status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPSS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531f361a12151e7c1335f9133526edb5}{ETH\+\_\+\+DMASR\+\_\+\+TPSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531f361a12151e7c1335f9133526edb5}{ETH\+\_\+\+DMASR\+\_\+\+TPSS\+\_\+\+Msk}}              /$\ast$ Transmit process stopped status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe8fdf02110a1d44c6f28f1d641d92f}{ETH\+\_\+\+DMASR\+\_\+\+TS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe8fdf02110a1d44c6f28f1d641d92f}{ETH\+\_\+\+DMASR\+\_\+\+TS\+\_\+\+Msk}}                /$\ast$ Transmit status $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a12e235193d9a8db8d635b59287bdc}{ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a12e235193d9a8db8d635b59287bdc}{ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD\+\_\+\+Msk}}           /$\ast$ Disable Dropping of TCP/IP checksum error frames $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RSF\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86b0ef8cd7b378ad33471bf63fabf28}{ETH\+\_\+\+DMAOMR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86b0ef8cd7b378ad33471bf63fabf28}{ETH\+\_\+\+DMAOMR\+\_\+\+RSF\+\_\+\+Msk}}              /$\ast$ Receive store and forward $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DFRF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b42f95e34f9fd0fd26a720830cef43}{ETH\+\_\+\+DMAOMR\+\_\+\+DFRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+DFRF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DFRF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b42f95e34f9fd0fd26a720830cef43}{ETH\+\_\+\+DMAOMR\+\_\+\+DFRF\+\_\+\+Msk}}             /$\ast$ Disable flushing of received frames $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TSF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627c0721df614ee7895be0c8603965ab}{ETH\+\_\+\+DMAOMR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+TSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627c0721df614ee7895be0c8603965ab}{ETH\+\_\+\+DMAOMR\+\_\+\+TSF\+\_\+\+Msk}}              /$\ast$ Transmit store and forward $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FTF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef2167aa40e49e8f8d49b0283a8f832}{ETH\+\_\+\+DMAOMR\+\_\+\+FTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+FTF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef2167aa40e49e8f8d49b0283a8f832}{ETH\+\_\+\+DMAOMR\+\_\+\+FTF\+\_\+\+Msk}}              /$\ast$ Flush transmit FIFO $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c316b48c8c3a4e683b6e56cefa844d}{ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c316b48c8c3a4e683b6e56cefa844d}{ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+\+Msk}}              /$\ast$ Transmit threshold control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+64\+Bytes}~0x00000000U                     /$\ast$ threshold level of the MTL Transmit FIFO is 64 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+128\+Bytes}~0x00004000U                     /$\ast$ threshold level of the MTL Transmit FIFO is 128 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+192\+Bytes}~0x00008000U                     /$\ast$ threshold level of the MTL Transmit FIFO is 192 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+256\+Bytes}~0x0000\+C000U                     /$\ast$ threshold level of the MTL Transmit FIFO is 256 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+40\+Bytes}~0x00010000U                     /$\ast$ threshold level of the MTL Transmit FIFO is 40 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+32\+Bytes}~0x00014000U                     /$\ast$ threshold level of the MTL Transmit FIFO is 32 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+24\+Bytes}~0x00018000U                     /$\ast$ threshold level of the MTL Transmit FIFO is 24 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+16\+Bytes}~0x0001\+C000U                     /$\ast$ threshold level of the MTL Transmit FIFO is 16 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+ST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2cf0246f5b06eac0b6534c9802ac29}{ETH\+\_\+\+DMAOMR\+\_\+\+ST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2cf0246f5b06eac0b6534c9802ac29}{ETH\+\_\+\+DMAOMR\+\_\+\+ST\+\_\+\+Msk}}               /$\ast$ Start/stop transmission command $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FEF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46da3dc9006268330b091ea369040c7e}{ETH\+\_\+\+DMAOMR\+\_\+\+FEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+FEF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FEF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46da3dc9006268330b091ea369040c7e}{ETH\+\_\+\+DMAOMR\+\_\+\+FEF\+\_\+\+Msk}}              /$\ast$ Forward error frames $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FUGF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb00925901abe34858a008f599a3949d}{ETH\+\_\+\+DMAOMR\+\_\+\+FUGF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+FUGF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FUGF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb00925901abe34858a008f599a3949d}{ETH\+\_\+\+DMAOMR\+\_\+\+FUGF\+\_\+\+Msk}}             /$\ast$ Forward undersized good frames $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10ffb355ad5a39fcee6c591a74c4f1}{ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10ffb355ad5a39fcee6c591a74c4f1}{ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+\+Msk}}              /$\ast$ receive threshold control $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+64\+Bytes}~0x00000000U                     /$\ast$ threshold level of the MTL Receive FIFO is 64 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+32\+Bytes}~0x00000008U                     /$\ast$ threshold level of the MTL Receive FIFO is 32 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+96\+Bytes}~0x00000010U                     /$\ast$ threshold level of the MTL Receive FIFO is 96 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+128\+Bytes}~0x00000018U                     /$\ast$ threshold level of the MTL Receive FIFO is 128 Bytes $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+OSF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3643718f1c533d40fd4f9868544cdb66}{ETH\+\_\+\+DMAOMR\+\_\+\+OSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+OSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+OSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3643718f1c533d40fd4f9868544cdb66}{ETH\+\_\+\+DMAOMR\+\_\+\+OSF\+\_\+\+Msk}}              /$\ast$ operate on second frame $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+SR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eb92e4f7b229407dcf6e7e836f3504}{ETH\+\_\+\+DMAOMR\+\_\+\+SR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+SR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+SR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eb92e4f7b229407dcf6e7e836f3504}{ETH\+\_\+\+DMAOMR\+\_\+\+SR\+\_\+\+Msk}}               /$\ast$ Start/stop receive $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+NISE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8386338d800b390b1a94a7bf353b0b}{ETH\+\_\+\+DMAIER\+\_\+\+NISE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+NISE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+NISE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8386338d800b390b1a94a7bf353b0b}{ETH\+\_\+\+DMAIER\+\_\+\+NISE\+\_\+\+Msk}}             /$\ast$ Normal interrupt summary enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+AISE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde04568b44b661a4ae2938663c0af68}{ETH\+\_\+\+DMAIER\+\_\+\+AISE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+AISE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+AISE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde04568b44b661a4ae2938663c0af68}{ETH\+\_\+\+DMAIER\+\_\+\+AISE\+\_\+\+Msk}}             /$\ast$ Abnormal interrupt summary enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ERIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2fbc6e64e1d5c1bf78ada2bf0bef741}{ETH\+\_\+\+DMAIER\+\_\+\+ERIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+ERIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ERIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2fbc6e64e1d5c1bf78ada2bf0bef741}{ETH\+\_\+\+DMAIER\+\_\+\+ERIE\+\_\+\+Msk}}             /$\ast$ Early receive interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+FBEIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d818d82852308c7dc3884e4ab6bd0d}{ETH\+\_\+\+DMAIER\+\_\+\+FBEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+FBEIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+FBEIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d818d82852308c7dc3884e4ab6bd0d}{ETH\+\_\+\+DMAIER\+\_\+\+FBEIE\+\_\+\+Msk}}            /$\ast$ Fatal bus error interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ETIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac753c8cb27122c6d9bb32ab8cfc2ae64}{ETH\+\_\+\+DMAIER\+\_\+\+ETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+ETIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ETIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac753c8cb27122c6d9bb32ab8cfc2ae64}{ETH\+\_\+\+DMAIER\+\_\+\+ETIE\+\_\+\+Msk}}             /$\ast$ Early transmit interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RWTIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a773793e51e25028b71f7bc22127a84}{ETH\+\_\+\+DMAIER\+\_\+\+RWTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+RWTIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RWTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a773793e51e25028b71f7bc22127a84}{ETH\+\_\+\+DMAIER\+\_\+\+RWTIE\+\_\+\+Msk}}            /$\ast$ Receive watchdog timeout interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RPSIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d3ac01bc13ea08b25b59e5e200aaf4}{ETH\+\_\+\+DMAIER\+\_\+\+RPSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+RPSIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RPSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d3ac01bc13ea08b25b59e5e200aaf4}{ETH\+\_\+\+DMAIER\+\_\+\+RPSIE\+\_\+\+Msk}}            /$\ast$ Receive process stopped interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RBUIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada6ce4050a22be8bf8ecd9f32a62cb51}{ETH\+\_\+\+DMAIER\+\_\+\+RBUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+RBUIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RBUIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada6ce4050a22be8bf8ecd9f32a62cb51}{ETH\+\_\+\+DMAIER\+\_\+\+RBUIE\+\_\+\+Msk}}            /$\ast$ Receive buffer unavailable interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bd8f0165aaa498cdafe884dd1343d9}{ETH\+\_\+\+DMAIER\+\_\+\+RIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+RIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bd8f0165aaa498cdafe884dd1343d9}{ETH\+\_\+\+DMAIER\+\_\+\+RIE\+\_\+\+Msk}}              /$\ast$ Receive interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TUIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479e12a504721ace0d9c1f2e9deae52}{ETH\+\_\+\+DMAIER\+\_\+\+TUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TUIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TUIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479e12a504721ace0d9c1f2e9deae52}{ETH\+\_\+\+DMAIER\+\_\+\+TUIE\+\_\+\+Msk}}             /$\ast$ Transmit Underflow interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ROIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf567f33d5a3d85984e52c65705f2c334}{ETH\+\_\+\+DMAIER\+\_\+\+ROIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+ROIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ROIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf567f33d5a3d85984e52c65705f2c334}{ETH\+\_\+\+DMAIER\+\_\+\+ROIE\+\_\+\+Msk}}             /$\ast$ Receive Overflow interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TJTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14e7f30233722f892e6af1d6428f7b8}{ETH\+\_\+\+DMAIER\+\_\+\+TJTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TJTIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TJTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14e7f30233722f892e6af1d6428f7b8}{ETH\+\_\+\+DMAIER\+\_\+\+TJTIE\+\_\+\+Msk}}            /$\ast$ Transmit jabber timeout interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TBUIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38bf7b752b9e72761ab2bd11400e7730}{ETH\+\_\+\+DMAIER\+\_\+\+TBUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TBUIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TBUIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38bf7b752b9e72761ab2bd11400e7730}{ETH\+\_\+\+DMAIER\+\_\+\+TBUIE\+\_\+\+Msk}}            /$\ast$ Transmit buffer unavailable interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TPSIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8db6095575b73d506673d78d355fdcb}{ETH\+\_\+\+DMAIER\+\_\+\+TPSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TPSIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TPSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8db6095575b73d506673d78d355fdcb}{ETH\+\_\+\+DMAIER\+\_\+\+TPSIE\+\_\+\+Msk}}            /$\ast$ Transmit process stopped interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48f7292330cdb3c61e4e499357eb8b}{ETH\+\_\+\+DMAIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48f7292330cdb3c61e4e499357eb8b}{ETH\+\_\+\+DMAIER\+\_\+\+TIE\+\_\+\+Msk}}              /$\ast$ Transmit interrupt enable $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5db91b32eee3facb9523b1e8c7f836}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5db91b32eee3facb9523b1e8c7f836}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC\+\_\+\+Msk}}          /$\ast$ Overflow bit for FIFO overflow counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265274e3d4f38a6e39a08b112fef1b63}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265274e3d4f38a6e39a08b112fef1b63}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA\+\_\+\+Msk}}           /$\ast$ Number of frames missed by the application $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b0af4c7ca43ee7b22e4db7318c6fd}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b0af4c7ca43ee7b22e4db7318c6fd}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC\+\_\+\+Msk}}          /$\ast$ Overflow bit for missed frame counter $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16af00ecd2def9c483943a7b60bb6ff}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16af00ecd2def9c483943a7b60bb6ff}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC\+\_\+\+Msk}}           /$\ast$ Number of frames missed by the controller $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0d1eda1d389b3f99bbe46f26a25959}{ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0d1eda1d389b3f99bbe46f26a25959}{ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP\+\_\+\+Msk}}          /$\ast$ Host transmit descriptor address pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385d61115e00ef2711fb128ba0bc58a8}{ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385d61115e00ef2711fb128ba0bc58a8}{ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP\+\_\+\+Msk}}          /$\ast$ Host receive descriptor address pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc327724f91b8ddb36f526ec8d78dfa}{ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc327724f91b8ddb36f526ec8d78dfa}{ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP\+\_\+\+Msk}}         /$\ast$ Host transmit buffer address pointer $\ast$/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6260b879f63938dfecd17e8d98f0a6dc}{ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6260b879f63938dfecd17e8d98f0a6dc}{ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP\+\_\+\+Msk}}         /$\ast$ Host receive buffer address pointer $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1172acd99753812214a91f822770fad}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1172acd99753812214a91f822770fad}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ce59b4eac11aed163f9b0a40ebd830}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ce59b4eac11aed163f9b0a40ebd830}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02604ee9f359f998fac804332d8e82e}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02604ee9f359f998fac804332d8e82e}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c847c2f7db2b4f25a4b807847cf5fd}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c847c2f7db2b4f25a4b807847cf5fd}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcbeabffac3327cd545d469b58baf2f2}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcbeabffac3327cd545d469b58baf2f2}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb7bd418b6f7625dd90c36be4a20008}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb7bd418b6f7625dd90c36be4a20008}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845bbc4c94240d4de22010b542f47ba8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845bbc4c94240d4de22010b542f47ba8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4110e90ebb7c55aeb8b429fb5171e378}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2ae24138663e92bdca36c8017b6c13}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4110e90ebb7c55aeb8b429fb5171e378}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f118ddd4551c474f8edc23058876fdf}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f118ddd4551c474f8edc23058876fdf}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c302139df9ab546ce190277ecbc090}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c302139df9ab546ce190277ecbc090}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9eee61333c5bd9565e74be8daacb2}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9eee61333c5bd9565e74be8daacb2}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0}}~(0x0\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3}}~(0x5\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60a1aed37523932d2cbfa6e78963e28}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+4}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4375fe9d10b890e84c603398653dbd}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5eeb0500ce7832cf607829de07dc06}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4375fe9d10b890e84c603398653dbd}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2715f06a8df58db51a00016f761d6b0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b959b8d57d5bace18e35d95de09a77}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2715f06a8df58db51a00016f761d6b0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad22af854eb20c0c8f6c718703aa06cc}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac35f8747cd753d8534cfd8d6f4e6f2}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad22af854eb20c0c8f6c718703aa06cc}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282f15a3f24294c3de271447aa0b53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377812e187288777184fec2d96929ac3}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282f15a3f24294c3de271447aa0b53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d2f79cc4d6c27cc7d24cc63b2103d0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a60db81ca4a7ab4ce864d70c5235498}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d2f79cc4d6c27cc7d24cc63b2103d0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}{USB\+\_\+\+OTG\+\_\+\+NPTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0}}~(0x001\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1}}~(0x002\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2}}~(0x004\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3}}~(0x008\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4}}~(0x010\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5}}~(0x020\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6}}~(0x040\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7}}~(0x080\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8}}~(0x100\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0}}~(0x001\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1}}~(0x002\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2}}~(0x004\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3}}~(0x008\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4}}~(0x010\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5}}~(0x020\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6}}~(0x040\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7}}~(0x080\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8}}~(0x100\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234c38562741de2c25aa2d87a53b2b9}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a0db31f98476dc46d77a77475c2991}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234c38562741de2c25aa2d87a53b2b9}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b625bb997a725e1965d4a678f0bea4}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa57c29a5c04621f54b2125536d11b2}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b625bb997a725e1965d4a678f0bea4}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e05968150501b4f565898b43d33aed8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3caba9befa711f3bdeb99e0ed33d608}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e05968150501b4f565898b43d33aed8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1c74dcd04816e72d4dcb0cb87407bb}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1c74dcd04816e72d4dcb0cb87407bb}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd0e0b574eba98114663d2eafcd3efd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd0e0b574eba98114663d2eafcd3efd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460e8e6ba9daf019aa81f13d097a19fc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460e8e6ba9daf019aa81f13d097a19fc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f86ddcb79c7f4467cdcd206e95dec7e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f86ddcb79c7f4467cdcd206e95dec7e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc16990fc5f01933112bbba2fa079a9}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc16990fc5f01933112bbba2fa079a9}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720ea28b3588862d6054ca5b13a7a883}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720ea28b3588862d6054ca5b13a7a883}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ade985d4eb585dc25efe080981d66}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ade985d4eb585dc25efe080981d66}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942df01e1be13f057f2e7ecc286d1621}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942df01e1be13f057f2e7ecc286d1621}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1124b10adb855eb49ab052fd8f7adf5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1124b10adb855eb49ab052fd8f7adf5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0d1dc807789f08756d5eebc35065e5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0d1dc807789f08756d5eebc35065e5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae427974c1d2cd44962a72e5ad4d9e68}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae427974c1d2cd44962a72e5ad4d9e68}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958f2820ea10558695b00400bfed9927}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958f2820ea10558695b00400bfed9927}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b4fd478ae41b36f08356f9c98840d5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b4fd478ae41b36f08356f9c98840d5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd6db454cff3d758f6d9d36f8bac8c1}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd6db454cff3d758f6d9d36f8bac8c1}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b101ae377598650c667420a8465cef}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b101ae377598650c667420a8465cef}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854f2057e03eb6e282a34d4d26f5093}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630e92ca04288a83f7f515cedbf01ca9}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854f2057e03eb6e282a34d4d26f5093}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c72659090e081560681486217bc9e21}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ac53eab340e711478e5509be40e13}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c72659090e081560681486217bc9e21}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}     /$\ast$!$<$ Maximum packet size $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfe74336fa143f3b5a536a74ff77dcb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8957520b45ebd1ed0000d8a0c0cc9ef6}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfe74336fa143f3b5a536a74ff77dcb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c064a7156878cca72817277cce28cef}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2451732dfee15831f09e28041dabf9ce}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c064a7156878cca72817277cce28cef}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5870176a1b59ee2048b23087b677ae}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf82df64a03b0a9f6915a36a750488ac}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5870176a1b59ee2048b23087b677ae}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa6114d1a7f5860c94bc9eb1ef1207c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1b7add4ca4362bb47501b456d3bb8b}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa6114d1a7f5860c94bc9eb1ef1207c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c90fbb29ef97f0974e4040889d12e34}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d44e256af7596e109c61925dbdb6fd}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c90fbb29ef97f0974e4040889d12e34}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4f9a974fab851fcfb0803ba5380b8d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4f9a974fab851fcfb0803ba5380b8d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05b7e567009a05c0fbc460de78ece1f}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05b7e567009a05c0fbc460de78ece1f}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{USB\+\_\+\+OTG\+\_\+\+CHNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{USB\+\_\+\+OTG\+\_\+\+BCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{USB\+\_\+\+OTG\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{USB\+\_\+\+OTG\+\_\+\+PKTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{USB\+\_\+\+OTG\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{USB\+\_\+\+OTG\+\_\+\+FRMNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ADC12\+\_\+\+COMMON)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+MULTIMODE\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ADC1)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+DMA\+\_\+\+CAPABILITY\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ADC1)
\item 
\#define {\bfseries IS\+\_\+\+CAN\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CRC)
\item 
\#define {\bfseries IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == DAC1)
\item 
\#define {\bfseries IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}~IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE
\item 
\#define {\bfseries IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == IWDG)
\item 
\#define {\bfseries IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == TIM1)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}(INSTANCE)~  ((INSTANCE) == TIM1)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)~  ((INSTANCE) == TIM1)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}(INSTANCE)~  ((INSTANCE) == TIM1)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}(INSTANCE)~0U
\item 
\#define {\bfseries IS\+\_\+\+USART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+IRDA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+MULTIPROCESSOR\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+DMA\+\_\+\+INSTANCE}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RTC)
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == WWDG)
\item 
\#define {\bfseries IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB\+\_\+\+OTG\+\_\+\+FS)
\item 
\#define {\bfseries IS\+\_\+\+HCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB\+\_\+\+OTG\+\_\+\+FS)
\item 
\#define {\bfseries IS\+\_\+\+ETH\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ETH)
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+MIN}~3000000U
\item 
\#define {\bfseries RCC\+\_\+\+HSE\+\_\+\+MAX}~25000000U
\item 
\#define {\bfseries RCC\+\_\+\+MAX\+\_\+\+FREQUENCY}~72000000U
\item 
\#define {\bfseries ADC1\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}}
\item 
\#define {\bfseries USB\+\_\+\+LP\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}}
\item 
\#define {\bfseries USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}}
\item 
\#define {\bfseries USB\+\_\+\+HP\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}}
\item 
\#define {\bfseries USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}}
\item 
\#define {\bfseries DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}}
\item 
\#define {\bfseries USBWake\+Up\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}}
\item 
\#define {\bfseries CEC\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM9\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM11\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM10\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM6\+\_\+\+DAC\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}}
\item 
\#define {\bfseries ADC1\+\_\+\+IRQHandler}~ADC1\+\_\+2\+\_\+\+IRQHandler
\item 
\#define {\bfseries USB\+\_\+\+LP\+\_\+\+IRQHandler}~CAN1\+\_\+\+RX0\+\_\+\+IRQHandler
\item 
\#define {\bfseries USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQHandler}~CAN1\+\_\+\+RX0\+\_\+\+IRQHandler
\item 
\#define {\bfseries USB\+\_\+\+HP\+\_\+\+IRQHandler}~CAN1\+\_\+\+TX\+\_\+\+IRQHandler
\item 
\#define {\bfseries USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQHandler}~CAN1\+\_\+\+TX\+\_\+\+IRQHandler
\item 
\#define {\bfseries DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQHandler}~DMA2\+\_\+\+Channel4\+\_\+\+IRQHandler
\item 
\#define {\bfseries USBWake\+Up\+\_\+\+IRQHandler}~OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQHandler
\item 
\#define {\bfseries CEC\+\_\+\+IRQHandler}~OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQHandler}~TIM1\+\_\+\+BRK\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQHandler}~TIM1\+\_\+\+BRK\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM9\+\_\+\+IRQHandler}~TIM1\+\_\+\+BRK\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM11\+\_\+\+IRQHandler}~TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQHandler}~TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQHandler}~TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQHandler}~TIM1\+\_\+\+UP\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQHandler}~TIM1\+\_\+\+UP\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM10\+\_\+\+IRQHandler}~TIM1\+\_\+\+UP\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM6\+\_\+\+DAC\+\_\+\+IRQHandler}~TIM6\+\_\+\+IRQHandler
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b}{CEC\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn}} = 24
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b}{CEC\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a7154e3b4ac190ef2ad83ef2f51fd0787}{TIM12\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a80f2859ba927482198af10dadcc9138a}{TIM13\+\_\+\+IRQn}} = 44
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f}{TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af7dd6ab0916846014b6ab0b0268ea66b}{TIM9\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a685a55b2faf733279cc119cb226414ab}{TIM10\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaa6029fc5b60dd418567194c5190eb4e}{TIM11\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a7154e3b4ac190ef2ad83ef2f51fd0787}{TIM12\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a80f2859ba927482198af10dadcc9138a}{TIM13\+\_\+\+IRQn}} = 44
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f}{TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\+\_\+\+HP\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\+\_\+\+LP\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\+\_\+\+HP\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\+\_\+\+LP\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f}{USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86}{USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f}{USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86}{USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f}{USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86}{USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a}{TIM8\+\_\+\+BRK\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\+\_\+\+UP\+\_\+\+IRQn}} = 44
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\+\_\+\+IRQn}} = 47
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f}{USB\+\_\+\+HP\+\_\+\+CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86}{USB\+\_\+\+LP\+\_\+\+CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWake\+Up\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn}} = 43
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\+\_\+\+IRQn}} = 47
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5}{DMA2\+\_\+\+Channel4\+\_\+5\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4}{CAN2\+\_\+\+TX\+\_\+\+IRQn}} = 63
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a}{CAN2\+\_\+\+RX0\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a}{CAN2\+\_\+\+RX1\+\_\+\+IRQn}} = 65
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd}{CAN2\+\_\+\+SCE\+\_\+\+IRQn}} = 66
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\+\_\+\+FS\+\_\+\+IRQn}} = 67
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862}{TAMPER\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858}{RTC\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\+\_\+\+BRK\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\+\_\+\+UP\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2}{TIM6\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{ETH\+\_\+\+IRQn}} = 61
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{ETH\+\_\+\+WKUP\+\_\+\+IRQn}} = 62
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4}{CAN2\+\_\+\+TX\+\_\+\+IRQn}} = 63
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a}{CAN2\+\_\+\+RX0\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a}{CAN2\+\_\+\+RX1\+\_\+\+IRQn}} = 65
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd}{CAN2\+\_\+\+SCE\+\_\+\+IRQn}} = 66
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\+\_\+\+FS\+\_\+\+IRQn}} = 67
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F10x Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F1xx devices. ~\newline
 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
This file contains\+:
\begin{DoxyItemize}
\item Data structures and the address mapping for all peripherals
\item Peripheral\textquotesingle{}s registers declarations and bits definition
\item Macros to access peripherals registers hardware
\end{DoxyItemize}

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 