#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  2 15:26:51 2018
# Process ID: 8468
# Current directory: U:/Computer Arch/VHDL_assignment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11160 U:\Computer Arch\VHDL_assignment\VHDL_assignment.xpr
# Log file: U:/Computer Arch/VHDL_assignment/vivado.log
# Journal file: U:/Computer Arch/VHDL_assignment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {U:/Computer Arch/VHDL_assignment/VHDL_assignment.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 724.281 ; gain = 103.648
update_compile_order -fileset sources_1
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 832.957 ; gain = 2.973
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source U:/Computer -notrace
couldn't read file "U:/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  2 15:44:45 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 832.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 846.918 ; gain = 13.953
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:15 . Memory (MB): peak = 846.918 ; gain = 16.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 855.023 ; gain = 0.121
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 855.023 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 859.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 859.043 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 859.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 964.480 ; gain = 105.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:40]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:80]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:97]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:139]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:146]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:184]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:197]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
WARNING: [Synth 8-3848] Net reg0_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg1_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg2_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg3_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg4_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg5_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg6_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg7_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
WARNING: [Synth 8-5640] Port 'v' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:51]
WARNING: [Synth 8-5640] Port 'c' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:51]
WARNING: [Synth 8-5640] Port 'n' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:51]
WARNING: [Synth 8-5640] Port 'z_flag' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:51]
INFO: [Synth 8-3491] module 'function_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:34' bound to instance 'fu' of component 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:101]
INFO: [Synth 8-638] synthesizing module 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:45]
INFO: [Synth 8-3491] module 'arithmetic_logic_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:34' bound to instance 'alu' of component 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:83]
INFO: [Synth 8-638] synthesizing module 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'arithmetic_circuit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:34' bound to instance 'ac' of component 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'arithmetic_circuit_mux' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:36' bound to instance 'mux' of component 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_mux' (6#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder_16' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit0' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (7#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit1' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit2' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit3' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit4' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit5' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit6' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:87]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit7' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit8' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit9' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit10' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit11' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:118]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit12' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:125]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit13' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:131]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit14' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:137]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit15' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_16' (8#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_16bit' (9#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'logic_unit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:34' bound to instance 'lu' of component 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mux' of component 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (10#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'logic_unit_16bit' (11#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_logic_unit' (12#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:34' bound to instance 'shifter' of component 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:94]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux0' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux3_1bit' (13#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux1' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:58]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux2' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:66]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux3' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:74]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux4' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:82]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux5' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:90]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux6' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:98]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux7' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:106]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux8' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:114]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux9' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:122]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux10' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:130]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux11' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:138]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux12' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:146]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux13' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:154]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux14' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:162]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux15' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (14#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:104]
INFO: [Synth 8-3491] module 'flags' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:34' bound to instance 'fl' of component 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:111]
INFO: [Synth 8-638] synthesizing module 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flags' (15#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
WARNING: [Synth 8-3848] Net cin in module/entity function_unit does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'function_unit' (16#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:45]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:114]
WARNING: [Synth 8-3848] Net reg0 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg1 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg2 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg3 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg4 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg5 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg6 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
WARNING: [Synth 8-3848] Net reg7 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:40]
WARNING: [Synth 8-3331] design function_unit has unconnected port i_r
WARNING: [Synth 8-3331] design function_unit has unconnected port i_l
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1005.602 ; gain = 146.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fl:cin to constant 0 [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:111]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1005.602 ; gain = 146.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1335.586 ; gain = 476.543
96 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1335.746 ; gain = 476.703
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1344.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top function_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'function_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj function_unit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot function_unit_tb_behav xil_defaultlib.function_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "function_unit_tb_behav -key {Behavioral:sim_1:Functional:function_unit_tb} -tclbatch {function_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source function_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'function_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Apr  2 17:11:17 2018] Launched synth_1...
Run output will be captured here: U:/Computer Arch/VHDL_assignment/VHDL_assignment.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'function_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj function_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity function_unit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot function_unit_tb_behav xil_defaultlib.function_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Clk> does not exist in entity <function_unit>.  Please compare the definition of block <function_unit> to its component declaration and its instantion to detect the mismatch. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd:45]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit function_unit_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'function_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj function_unit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity function_unit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot function_unit_tb_behav xil_defaultlib.function_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit_tb
Built simulation snapshot function_unit_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source U:/Computer -notrace
couldn't read file "U:/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  2 17:13:08 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1344.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "function_unit_tb_behav -key {Behavioral:sim_1:Functional:function_unit_tb} -tclbatch {function_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source function_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'function_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1344.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2666] formal port clk has no actual or default value [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:40]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit datapath_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
ERROR: [VRFC 10-2666] formal port clk has no actual or default value [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:102]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
INFO: [VRFC 10-240] VHDL file U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.145 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:81]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:97]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:139]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:146]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:184]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:197]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
WARNING: [Synth 8-3848] Net reg0_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg1_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg2_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg3_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg4_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg5_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg6_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg7_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
WARNING: [Synth 8-5640] Port 'v' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'c' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'n' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'z_flag' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
INFO: [Synth 8-3491] module 'function_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:34' bound to instance 'fu' of component 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:102]
INFO: [Synth 8-638] synthesizing module 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'arithmetic_logic_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:34' bound to instance 'alu' of component 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'arithmetic_circuit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:34' bound to instance 'ac' of component 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'arithmetic_circuit_mux' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:36' bound to instance 'mux' of component 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_mux' (6#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder_16' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit0' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (7#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit1' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit2' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit3' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit4' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit5' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit6' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:87]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit7' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit8' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit9' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit10' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit11' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:118]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit12' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:125]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit13' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:131]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit14' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:137]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit15' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_16' (8#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_16bit' (9#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'logic_unit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:34' bound to instance 'lu' of component 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mux' of component 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (10#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'logic_unit_16bit' (11#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_logic_unit' (12#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:34' bound to instance 'shifter' of component 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:96]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux0' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux3_1bit' (13#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux1' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:58]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux2' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:66]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux3' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:74]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux4' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:82]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux5' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:90]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux6' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:98]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux7' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:106]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux8' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:114]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux9' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:122]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux10' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:130]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux11' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:138]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux12' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:146]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux13' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:154]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux14' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:162]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux15' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (14#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:106]
INFO: [Synth 8-3491] module 'flags' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:34' bound to instance 'fl' of component 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flags' (15#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
WARNING: [Synth 8-3848] Net cin in module/entity function_unit does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'function_unit' (16#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:116]
WARNING: [Synth 8-3848] Net reg0 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg1 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg2 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg3 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg4 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg5 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg6 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg7 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
WARNING: [Synth 8-3331] design function_unit has unconnected port i_r
WARNING: [Synth 8-3331] design function_unit has unconnected port i_l
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1344.145 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fl:cin to constant 0 [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1344.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1430.070 ; gain = 85.926
95 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1430.070 ; gain = 85.926
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1440.047 ; gain = 0.305
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1482.820 ; gain = 20.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:81]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:97]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:139]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:146]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:184]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:197]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
WARNING: [Synth 8-3848] Net reg0_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg1_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg2_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg3_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg4_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg5_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg6_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg7_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
WARNING: [Synth 8-5640] Port 'v' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'c' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'n' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'z_flag' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
INFO: [Synth 8-3491] module 'function_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:34' bound to instance 'fu' of component 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:102]
INFO: [Synth 8-638] synthesizing module 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'arithmetic_logic_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:34' bound to instance 'alu' of component 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'arithmetic_circuit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:34' bound to instance 'ac' of component 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'arithmetic_circuit_mux' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:36' bound to instance 'mux' of component 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_mux' (6#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder_16' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit0' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (7#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit1' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit2' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit3' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit4' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit5' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit6' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:87]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit7' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit8' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit9' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit10' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit11' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:118]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit12' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:125]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit13' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:131]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit14' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:137]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit15' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_16' (8#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_16bit' (9#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'logic_unit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:34' bound to instance 'lu' of component 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mux' of component 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (10#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'logic_unit_16bit' (11#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_logic_unit' (12#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:34' bound to instance 'shifter' of component 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:96]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux0' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux3_1bit' (13#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux1' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:58]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux2' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:66]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux3' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:74]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux4' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:82]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux5' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:90]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux6' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:98]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux7' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:106]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux8' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:114]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux9' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:122]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux10' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:130]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux11' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:138]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux12' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:146]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux13' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:154]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux14' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:162]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux15' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (14#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:106]
INFO: [Synth 8-3491] module 'flags' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:34' bound to instance 'fl' of component 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flags' (15#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
WARNING: [Synth 8-3848] Net cin in module/entity function_unit does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'function_unit' (16#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:116]
WARNING: [Synth 8-3848] Net reg0 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg1 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg2 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg3 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg4 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg5 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg6 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
WARNING: [Synth 8-3848] Net reg7 in module/entity datapath does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
WARNING: [Synth 8-3331] design function_unit has unconnected port i_r
WARNING: [Synth 8-3331] design function_unit has unconnected port i_l
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg0[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg1[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg2[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg3[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg4[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[14]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[13]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[12]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[11]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[10]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[9]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[8]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[7]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[6]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[5]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[4]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[3]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[2]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[1]
WARNING: [Synth 8-3331] design datapath has unconnected port reg5[0]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[15]
WARNING: [Synth 8-3331] design datapath has unconnected port reg6[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.129 ; gain = 51.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fl:cin to constant 0 [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1514.129 ; gain = 51.895
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1545.867 ; gain = 88.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1545.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1545.867 ; gain = 0.000
set_property top function_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'function_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj function_unit_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot function_unit_tb_behav xil_defaultlib.function_unit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "function_unit_tb_behav -key {Behavioral:sim_1:Functional:function_unit_tb} -tclbatch {function_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source function_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'function_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1545.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:81]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:97]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:139]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:146]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:184]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:197]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
WARNING: [Synth 8-3848] Net reg0_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg1_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg2_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg3_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg4_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg5_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg6_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg7_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
WARNING: [Synth 8-5640] Port 'v' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'c' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'n' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'z_flag' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
INFO: [Synth 8-3491] module 'function_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:34' bound to instance 'fu' of component 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:102]
INFO: [Synth 8-638] synthesizing module 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'arithmetic_logic_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:34' bound to instance 'alu' of component 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'arithmetic_circuit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:34' bound to instance 'ac' of component 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'arithmetic_circuit_mux' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:36' bound to instance 'mux' of component 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_mux' (6#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder_16' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit0' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (7#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit1' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit2' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit3' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit4' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit5' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit6' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:87]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit7' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit8' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit9' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit10' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit11' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:118]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit12' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:125]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit13' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:131]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit14' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:137]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit15' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_16' (8#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_16bit' (9#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'logic_unit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:34' bound to instance 'lu' of component 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mux' of component 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (10#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'logic_unit_16bit' (11#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_logic_unit' (12#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:34' bound to instance 'shifter' of component 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:96]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux0' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux3_1bit' (13#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux1' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:58]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux2' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:66]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux3' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:74]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux4' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:82]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux5' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:90]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux6' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:98]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux7' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:106]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux8' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:114]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux9' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:122]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux10' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:130]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux11' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:138]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux12' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:146]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux13' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:154]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux14' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:162]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux15' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (14#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:106]
INFO: [Synth 8-3491] module 'flags' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:34' bound to instance 'fl' of component 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flags' (15#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
WARNING: [Synth 8-3848] Net cin in module/entity function_unit does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'function_unit' (16#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
WARNING: [Synth 8-3331] design function_unit has unconnected port i_r
WARNING: [Synth 8-3331] design function_unit has unconnected port i_l
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.867 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fl:cin to constant 0 [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1545.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1564.539 ; gain = 18.672
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:79]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:97]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:104]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:111]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:118]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:125]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:132]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:139]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:146]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:160]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:184]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:197]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
WARNING: [Synth 8-3848] Net reg0_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg1_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg2_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg3_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg4_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg5_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg6_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
WARNING: [Synth 8-3848] Net reg7_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
WARNING: [Synth 8-5640] Port 'v' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'c' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'n' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'z_flag' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
INFO: [Synth 8-3491] module 'function_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:34' bound to instance 'fu' of component 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:100]
INFO: [Synth 8-638] synthesizing module 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'arithmetic_logic_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:34' bound to instance 'alu' of component 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'arithmetic_circuit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:34' bound to instance 'ac' of component 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'arithmetic_circuit_mux' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:36' bound to instance 'mux' of component 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_mux' (6#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder_16' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit0' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (7#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit1' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit2' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit3' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit4' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit5' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit6' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:87]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit7' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit8' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit9' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit10' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit11' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:118]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit12' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:125]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit13' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:131]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit14' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:137]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit15' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_16' (8#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_16bit' (9#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'logic_unit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:34' bound to instance 'lu' of component 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mux' of component 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (10#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'logic_unit_16bit' (11#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_logic_unit' (12#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:34' bound to instance 'shifter' of component 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:96]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux0' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux3_1bit' (13#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux1' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:58]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux2' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:66]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux3' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:74]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux4' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:82]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux5' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:90]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux6' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:98]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux7' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:106]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux8' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:114]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux9' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:122]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux10' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:130]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux11' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:138]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux12' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:146]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux13' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:154]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux14' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:162]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux15' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (14#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:106]
INFO: [Synth 8-3491] module 'flags' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:34' bound to instance 'fl' of component 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flags' (15#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
WARNING: [Synth 8-3848] Net cin in module/entity function_unit does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'function_unit' (16#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
WARNING: [Synth 8-3331] design function_unit has unconnected port i_r
WARNING: [Synth 8-3331] design function_unit has unconnected port i_l
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1564.539 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fl:cin to constant 0 [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1564.539 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1567.340 ; gain = 2.801
set_property top reg_file_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source U:/Computer -notrace
couldn't read file "U:/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  2 18:26:51 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.340 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
INFO: [Synth 8-3491] module 'reg_file' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:37' bound to instance 'register_file' of component 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:79]
INFO: [Synth 8-638] synthesizing module 'reg_file' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg00' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:101]
INFO: [Synth 8-638] synthesizing module '\reg ' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:42]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg01' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:108]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg02' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:115]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg03' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:122]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg04' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:129]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg05' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:136]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg06' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:143]
INFO: [Synth 8-3491] module 'reg' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg.vhd:36' bound to instance 'reg07' of component 'reg' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:150]
INFO: [Synth 8-3491] module 'decoder_3to8' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:36' bound to instance 'des_decoder_2to8' of component 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:164]
INFO: [Synth 8-638] synthesizing module 'decoder_3to8' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'decoder_3to8' (2#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/decoder_3to8.vhd:50]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'b_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:188]
INFO: [Synth 8-638] synthesizing module 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mux8_16bit' (3#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:42]
INFO: [Synth 8-3491] module 'mux8_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux8_16bit.vhd:36' bound to instance 'a_select_mux' of component 'mux8_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:201]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_B' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:215]
INFO: [Synth 8-638] synthesizing module 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_16bit' (4#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:43]
WARNING: [Synth 8-3848] Net reg0_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:92]
WARNING: [Synth 8-3848] Net reg1_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:92]
WARNING: [Synth 8-3848] Net reg2_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:92]
WARNING: [Synth 8-3848] Net reg3_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:92]
WARNING: [Synth 8-3848] Net reg4_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:92]
WARNING: [Synth 8-3848] Net reg5_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:92]
WARNING: [Synth 8-3848] Net reg6_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:92]
WARNING: [Synth 8-3848] Net reg7_q in module/entity reg_file does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd:47]
WARNING: [Synth 8-5640] Port 'v' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'c' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'n' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
WARNING: [Synth 8-5640] Port 'z_flag' is missing in component declaration [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:52]
INFO: [Synth 8-3491] module 'function_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:34' bound to instance 'fu' of component 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:100]
INFO: [Synth 8-638] synthesizing module 'function_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'arithmetic_logic_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:34' bound to instance 'alu' of component 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:85]
INFO: [Synth 8-638] synthesizing module 'arithmetic_logic_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'arithmetic_circuit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:34' bound to instance 'ac' of component 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'arithmetic_circuit_mux' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:36' bound to instance 'mux' of component 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'arithmetic_circuit_mux' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_mux' (6#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_mux.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder_16' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder_16' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit0' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (7#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:40]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit1' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:56]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit2' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit3' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:68]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit4' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:75]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit5' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:81]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit6' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:87]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit7' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:93]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit8' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:100]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit9' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:106]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit10' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:112]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit11' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:118]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit12' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:125]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit13' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:131]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit14' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:137]
INFO: [Synth 8-3491] module 'full_adder' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/full_adder.vhd:35' bound to instance 'Bit15' of component 'full_adder' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder_16' (8#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/ripple_carry_adder_16.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_circuit_16bit' (9#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_circuit_16bit.vhd:42]
INFO: [Synth 8-3491] module 'logic_unit_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:34' bound to instance 'lu' of component 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'logic_unit_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux4_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:34' bound to instance 'mux' of component 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'mux4_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux4_16bit' (10#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux4_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'logic_unit_16bit' (11#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/logic_unit_16bit.vhd:40]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_logic_unit' (12#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/arithmetic_logic_unit.vhd:43]
INFO: [Synth 8-3491] module 'shifter_unit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:34' bound to instance 'shifter' of component 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:96]
INFO: [Synth 8-638] synthesizing module 'shifter_unit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux0' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mux3_1bit' (13#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:40]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux1' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:58]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux2' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:66]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux3' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:74]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux4' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:82]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux5' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:90]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux6' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:98]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux7' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:106]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux8' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:114]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux9' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:122]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux10' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:130]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux11' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:138]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux12' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:146]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux13' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:154]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux14' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:162]
INFO: [Synth 8-3491] module 'mux3_1bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux3_1bit.vhd:34' bound to instance 'mux15' of component 'mux3_1bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'shifter_unit' (14#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/shifter_unit.vhd:42]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:106]
INFO: [Synth 8-3491] module 'flags' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:34' bound to instance 'fl' of component 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'flags' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'flags' (15#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/flags.vhd:41]
WARNING: [Synth 8-3848] Net cin in module/entity function_unit does not have driver. [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'function_unit' (16#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:46]
INFO: [Synth 8-3491] module 'mux2_16bit' declared at 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/mux2_16bit.vhd:36' bound to instance 'mux_d' of component 'mux2_16bit' [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd:41]
WARNING: [Synth 8-3331] design function_unit has unconnected port i_r
WARNING: [Synth 8-3331] design function_unit has unconnected port i_l
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.340 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fl:cin to constant 0 [U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/function_unit.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.340 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1587.469 ; gain = 20.129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1587.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1587.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_file_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/imports/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_file_tb_behav xil_defaultlib.reg_file_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file_tb
Built simulation snapshot reg_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_file_tb_behav -key {Behavioral:sim_1:Functional:reg_file_tb} -tclbatch {reg_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source reg_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1587.469 ; gain = 0.000
set_property top datapath_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj datapath_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Computer Arch/VHDL_assignment/VHDL_assignment.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 76db21506b28405ebb8242dda7692d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_3to8 [decoder_3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_16bit [mux8_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2_16bit [mux2_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_mux [arithmetic_circuit_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.ripple_carry_adder_16 [ripple_carry_adder_16_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_circuit_16bit [arithmetic_circuit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_16bit [mux4_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_16bit [logic_unit_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.arithmetic_logic_unit [arithmetic_logic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux3_1bit [mux3_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_unit [shifter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.flags [flags_default]
Compiling architecture behavioral of entity xil_defaultlib.function_unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'U:/Computer Arch/VHDL_assignment/VHDL_assignment.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1587.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  2 18:50:22 2018...
