
*** Running vivado
    with args -log comp_fft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source comp_fft.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source comp_fft.tcl -notrace
Command: synth_design -top comp_fft -part xc7a75tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1304.156 ; gain = 86.996 ; free physical = 348 ; free virtual = 5328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'comp_fft' [/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:81]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 0 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 3 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 20 - type: integer 
	Parameter C_HAS_SCALING bound to: 0 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 1 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 2 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_0_14' declared at '/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/hdl/xfft_v9_0_vh_rfs.vhd:102352' bound to instance 'U0' of component 'xfft_v9_0_14' [/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:184]
WARNING: [Synth 8-5858] RAM adel30_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM bdel_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM sub_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'comp_fft' (39#1) [/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/synth/comp_fft.vhd:81]
WARNING: [Synth 8-3331] design shift_ram__parameterized26 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized26 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design equ_rtl has unconnected port MUXCY_IN
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[2]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[1]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port MAX[0]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[2]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[1]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD[0]
WARNING: [Synth 8-3331] design cnt_tc_rtl_a__parameterized0 has unconnected port LOAD_EN
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized2 has unconnected port NFFT[4]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized2 has unconnected port NFFT[3]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized2 has unconnected port NFFT[2]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized2 has unconnected port NFFT[1]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized2 has unconnected port NFFT[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized10 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized10 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized10 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized7 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized7 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized7 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_4_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized7 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized7 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized7 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized7 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized7 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized7 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized7 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized7 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized7 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized3 has unconnected port C_IN
WARNING: [Synth 8-3331] design shift_ram__parameterized25 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized25 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized25 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized24 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized24 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized24 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized24 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized23 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized9 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design shift_ram__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design shift_ram__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized9 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized9 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design r22_bf_sp__parameterized1 has unconnected port FWD_INV
WARNING: [Synth 8-3331] design r22_bf_sp__parameterized1 has unconnected port POWER2
WARNING: [Synth 8-3331] design shift_ram__parameterized1 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized1 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port CLK
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port CE
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized22 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized21 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized21 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized21 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized20 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized20 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized20 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port SEL
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port NEXT_SEL
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port NFFT[4]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port NFFT[3]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port NFFT[2]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port NFFT[1]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port NFFT[0]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[15]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[14]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[13]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[12]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[11]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[10]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[9]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[8]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[7]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[6]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[5]
WARNING: [Synth 8-3331] design r22_pe__parameterized0 has unconnected port MAX_N[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 1583.406 ; gain = 366.246 ; free physical = 350 ; free virtual = 5287
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1583.406 ; gain = 366.246 ; free physical = 361 ; free virtual = 5297
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/comp_fft_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.srcs/sources_1/ip/comp_fft/comp_fft_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.runs/comp_fft_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.runs/comp_fft_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  FD => FDRE: 1 instances
  FDE => FDRE: 43 instances
  FDR => FDRE: 15 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1632.414 ; gain = 0.000 ; free physical = 113 ; free virtual = 5050
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:42 . Memory (MB): peak = 1632.414 ; gain = 415.254 ; free physical = 198 ; free virtual = 5135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:42 . Memory (MB): peak = 1632.414 ; gain = 415.254 ; free physical = 198 ; free virtual = 5135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.runs/comp_fft_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:42 . Memory (MB): peak = 1632.414 ; gain = 415.254 ; free physical = 200 ; free virtual = 5137
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reading_last_symbol" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5544] ROM "empty_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:45 . Memory (MB): peak = 1640.422 ; gain = 423.262 ; free physical = 192 ; free virtual = 5129
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/SR2' (shift_ram__parameterized22) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/SR3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_17' in module 'partition' to reference 'logic__362' which has no pins
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[16]' (FDRE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[13]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[14]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[0].first.reset_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/reset_pipe_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[13]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[0]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[1]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[2]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[3]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[4]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[5]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[6]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[7]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[8]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[9]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[10]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[11]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[12]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\SINE_reg[13] )
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/current_state_reg[3]' (FDRE) to 'U0/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/current_state_reg[6]' (FDRE) to 'U0/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/i_synth/axi_wrapper/current_state_reg[7]' (FDRE) to 'U0/i_synth/axi_wrapper/current_state_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/reset_pipe_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_synth/\axi_wrapper/sclr_int_reg )
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.delay_done_int/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/proc_start_delay/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[6][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[6][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[7][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[7][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[8][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[8][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[9][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[9][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[10][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[10][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[11][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[11][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[12][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[12][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[13][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[13][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[14][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[14][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[15][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[15][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[16][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[16][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[17][2]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[17][1]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized0.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[3][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[4][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[5][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[6][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[7][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[8][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[9][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[10][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[11][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[12][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[13][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[14][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[15][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[16][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[17][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy__parameterized3.
INFO: [Synth 8-3332] Sequential element (SINE_reg[16]) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (SINE_reg[13]) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/reset_pipe_reg[1]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/reset_pipe_reg[0]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/current_state_reg[11]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/current_state_reg[10]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/current_state_reg[9]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/current_state_reg[8]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/current_state_reg[5]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/current_state_reg[4]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/new_config_with_nfft_change_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/sclr_int_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/frames_in_progress_reg[2]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/frames_in_progress_reg[1]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/frames_in_progress_reg[0]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/no_frames_in_progress_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (axi_wrapper/flushing_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/count_reg[2]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/count_reg[1]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/count_reg[0]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/rd_cnt_reg[3]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/rd_cnt_reg[2]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/rd_cnt_reg[1]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/rd_cnt_reg[0]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/empty_reg_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.OVFLO_FIFO/re_reg_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/rd_cnt_reg[3]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/rd_cnt_reg[2]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/rd_cnt_reg[1]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/rd_cnt_reg[0]) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/empty_reg_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.OVFLO_FIFO/re_reg_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.done_int_d_reg) is unused and will be removed from module xfft_v9_0_14_viv.
INFO: [Synth 8-3886] merging instance 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[14]' (FDE) to 'U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[14]'
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[0][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[1][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy.
INFO: [Synth 8-3332] Sequential element (f0.srl_sig_reg[2][0]) is unused and will be removed from module c_shift_ram_v12_0_11_legacy.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:47 . Memory (MB): peak = 1648.430 ; gain = 431.270 ; free physical = 177 ; free virtual = 5114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1678.430 ; gain = 461.270 ; free physical = 104 ; free virtual = 4970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:02:00 . Memory (MB): peak = 1701.461 ; gain = 484.301 ; free physical = 125 ; free virtual = 4966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:02:01 . Memory (MB): peak = 1704.469 ; gain = 487.309 ; free physical = 123 ; free virtual = 4965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 1704.469 ; gain = 487.309 ; free physical = 122 ; free virtual = 4964
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 1704.469 ; gain = 487.309 ; free physical = 122 ; free virtual = 4964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 1704.469 ; gain = 487.309 ; free physical = 122 ; free virtual = 4964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 1704.469 ; gain = 487.309 ; free physical = 122 ; free virtual = 4964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 1704.469 ; gain = 487.309 ; free physical = 123 ; free virtual = 4964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 1704.469 ; gain = 487.309 ; free physical = 123 ; free virtual = 4964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     2|
|2     |DSP48E1_1 |     2|
|3     |LUT1      |     7|
|4     |LUT2      |   148|
|5     |LUT3      |   253|
|6     |LUT4      |    48|
|7     |LUT5      |     3|
|8     |LUT6      |    17|
|9     |MUXCY     |   159|
|10    |RAMB18E1  |     2|
|11    |SRL16E    |   244|
|12    |SRLC32E   |     1|
|13    |XORCY     |   166|
|14    |FD        |     1|
|15    |FDE       |    43|
|16    |FDR       |    13|
|17    |FDRE      |   905|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:02:02 . Memory (MB): peak = 1704.469 ; gain = 487.309 ; free physical = 123 ; free virtual = 4964
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 190 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:35 . Memory (MB): peak = 1704.469 ; gain = 438.301 ; free physical = 185 ; free virtual = 5026
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:02:03 . Memory (MB): peak = 1704.477 ; gain = 487.309 ; free physical = 193 ; free virtual = 5035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 52 instances
  FD => FDRE: 1 instances
  FDE => FDRE: 43 instances
  FDR => FDRE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:02:04 . Memory (MB): peak = 1704.477 ; gain = 512.145 ; free physical = 186 ; free virtual = 5028
INFO: [Common 17-1381] The checkpoint '/home/joterom/workspace/OctaveSax/Vivado/prueba_FFT/prueba_FFT.runs/comp_fft_synth_1/comp_fft.dcp' has been generated.
