// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/26/2021 18:00:44"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	q_imem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
output 	[31:0] q_dmem;
output 	[31:0] q_imem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
output 	[31:0] data_readRegA;
output 	[31:0] data_readRegB;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \wren~output_o ;
wire \q_dmem[0]~output_o ;
wire \q_dmem[1]~output_o ;
wire \q_dmem[2]~output_o ;
wire \q_dmem[3]~output_o ;
wire \q_dmem[4]~output_o ;
wire \q_dmem[5]~output_o ;
wire \q_dmem[6]~output_o ;
wire \q_dmem[7]~output_o ;
wire \q_dmem[8]~output_o ;
wire \q_dmem[9]~output_o ;
wire \q_dmem[10]~output_o ;
wire \q_dmem[11]~output_o ;
wire \q_dmem[12]~output_o ;
wire \q_dmem[13]~output_o ;
wire \q_dmem[14]~output_o ;
wire \q_dmem[15]~output_o ;
wire \q_dmem[16]~output_o ;
wire \q_dmem[17]~output_o ;
wire \q_dmem[18]~output_o ;
wire \q_dmem[19]~output_o ;
wire \q_dmem[20]~output_o ;
wire \q_dmem[21]~output_o ;
wire \q_dmem[22]~output_o ;
wire \q_dmem[23]~output_o ;
wire \q_dmem[24]~output_o ;
wire \q_dmem[25]~output_o ;
wire \q_dmem[26]~output_o ;
wire \q_dmem[27]~output_o ;
wire \q_dmem[28]~output_o ;
wire \q_dmem[29]~output_o ;
wire \q_dmem[30]~output_o ;
wire \q_dmem[31]~output_o ;
wire \q_imem[0]~output_o ;
wire \q_imem[1]~output_o ;
wire \q_imem[2]~output_o ;
wire \q_imem[3]~output_o ;
wire \q_imem[4]~output_o ;
wire \q_imem[5]~output_o ;
wire \q_imem[6]~output_o ;
wire \q_imem[7]~output_o ;
wire \q_imem[8]~output_o ;
wire \q_imem[9]~output_o ;
wire \q_imem[10]~output_o ;
wire \q_imem[11]~output_o ;
wire \q_imem[12]~output_o ;
wire \q_imem[13]~output_o ;
wire \q_imem[14]~output_o ;
wire \q_imem[15]~output_o ;
wire \q_imem[16]~output_o ;
wire \q_imem[17]~output_o ;
wire \q_imem[18]~output_o ;
wire \q_imem[19]~output_o ;
wire \q_imem[20]~output_o ;
wire \q_imem[21]~output_o ;
wire \q_imem[22]~output_o ;
wire \q_imem[23]~output_o ;
wire \q_imem[24]~output_o ;
wire \q_imem[25]~output_o ;
wire \q_imem[26]~output_o ;
wire \q_imem[27]~output_o ;
wire \q_imem[28]~output_o ;
wire \q_imem[29]~output_o ;
wire \q_imem[30]~output_o ;
wire \q_imem[31]~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \data_readRegA[0]~output_o ;
wire \data_readRegA[1]~output_o ;
wire \data_readRegA[2]~output_o ;
wire \data_readRegA[3]~output_o ;
wire \data_readRegA[4]~output_o ;
wire \data_readRegA[5]~output_o ;
wire \data_readRegA[6]~output_o ;
wire \data_readRegA[7]~output_o ;
wire \data_readRegA[8]~output_o ;
wire \data_readRegA[9]~output_o ;
wire \data_readRegA[10]~output_o ;
wire \data_readRegA[11]~output_o ;
wire \data_readRegA[12]~output_o ;
wire \data_readRegA[13]~output_o ;
wire \data_readRegA[14]~output_o ;
wire \data_readRegA[15]~output_o ;
wire \data_readRegA[16]~output_o ;
wire \data_readRegA[17]~output_o ;
wire \data_readRegA[18]~output_o ;
wire \data_readRegA[19]~output_o ;
wire \data_readRegA[20]~output_o ;
wire \data_readRegA[21]~output_o ;
wire \data_readRegA[22]~output_o ;
wire \data_readRegA[23]~output_o ;
wire \data_readRegA[24]~output_o ;
wire \data_readRegA[25]~output_o ;
wire \data_readRegA[26]~output_o ;
wire \data_readRegA[27]~output_o ;
wire \data_readRegA[28]~output_o ;
wire \data_readRegA[29]~output_o ;
wire \data_readRegA[30]~output_o ;
wire \data_readRegA[31]~output_o ;
wire \data_readRegB[0]~output_o ;
wire \data_readRegB[1]~output_o ;
wire \data_readRegB[2]~output_o ;
wire \data_readRegB[3]~output_o ;
wire \data_readRegB[4]~output_o ;
wire \data_readRegB[5]~output_o ;
wire \data_readRegB[6]~output_o ;
wire \data_readRegB[7]~output_o ;
wire \data_readRegB[8]~output_o ;
wire \data_readRegB[9]~output_o ;
wire \data_readRegB[10]~output_o ;
wire \data_readRegB[11]~output_o ;
wire \data_readRegB[12]~output_o ;
wire \data_readRegB[13]~output_o ;
wire \data_readRegB[14]~output_o ;
wire \data_readRegB[15]~output_o ;
wire \data_readRegB[16]~output_o ;
wire \data_readRegB[17]~output_o ;
wire \data_readRegB[18]~output_o ;
wire \data_readRegB[19]~output_o ;
wire \data_readRegB[20]~output_o ;
wire \data_readRegB[21]~output_o ;
wire \data_readRegB[22]~output_o ;
wire \data_readRegB[23]~output_o ;
wire \data_readRegB[24]~output_o ;
wire \data_readRegB[25]~output_o ;
wire \data_readRegB[26]~output_o ;
wire \data_readRegB[27]~output_o ;
wire \data_readRegB[28]~output_o ;
wire \data_readRegB[29]~output_o ;
wire \data_readRegB[30]~output_o ;
wire \data_readRegB[31]~output_o ;
wire \clock~input_o ;
wire \myclk1|r_reg[0]~0_combout ;
wire \reset~input_o ;
wire \myclk1|clk_track~0_combout ;
wire \myclk1|clk_track~q ;
wire \my_processor|address_imem[0]~33_combout ;
wire \my_processor|address_imem[1]~11_combout ;
wire \my_processor|address_imem[1]~12 ;
wire \my_processor|address_imem[2]~13_combout ;
wire \my_processor|address_imem[2]~14 ;
wire \my_processor|address_imem[3]~15_combout ;
wire \my_processor|address_imem[3]~16 ;
wire \my_processor|address_imem[4]~17_combout ;
wire \my_processor|address_imem[4]~18 ;
wire \my_processor|address_imem[5]~19_combout ;
wire \my_processor|address_imem[5]~20 ;
wire \my_processor|address_imem[6]~21_combout ;
wire \my_processor|address_imem[6]~22 ;
wire \my_processor|address_imem[7]~23_combout ;
wire \my_processor|address_imem[7]~24 ;
wire \my_processor|address_imem[8]~25_combout ;
wire \my_processor|address_imem[8]~26 ;
wire \my_processor|address_imem[9]~27_combout ;
wire \my_processor|address_imem[9]~28 ;
wire \my_processor|address_imem[10]~29_combout ;
wire \my_processor|address_imem[10]~30 ;
wire \my_processor|address_imem[11]~31_combout ;
wire \my_processor|control_signal|DMwe~0_combout ;
wire \my_processor|control_signal|DMwe~1_combout ;
wire \my_processor|ctrl_readRegB[3]~1_combout ;
wire \my_processor|control_signal|Rwd~0_combout ;
wire \my_processor|myalu|Selector31~16_combout ;
wire \my_processor|myalu|Selector0~11_combout ;
wire \my_processor|data_readB[31]~48_combout ;
wire \my_processor|ALUop[0]~0_combout ;
wire \my_processor|myalu|Selector0~8_combout ;
wire \my_processor|myalu|Selector1~0_combout ;
wire \my_processor|myalu|Selector1~1_combout ;
wire \my_regfile|registers[21][29]~q ;
wire \my_processor|ctrl_readRegB[2]~0_combout ;
wire \my_processor|control_signal|Rwe~0_combout ;
wire \my_regfile|Decoder0~8_combout ;
wire \my_regfile|Decoder0~3_combout ;
wire \my_regfile|Decoder0~9_combout ;
wire \my_regfile|registers[17][29]~q ;
wire \my_regfile|Mux34~0_combout ;
wire \my_regfile|Decoder0~10_combout ;
wire \my_regfile|Decoder0~11_combout ;
wire \my_regfile|Decoder0~12_combout ;
wire \my_regfile|registers[29][29]~q ;
wire \my_regfile|Mux34~1_combout ;
wire \my_processor|ctrl_readRegB[0]~2_combout ;
wire \my_regfile|Decoder0~13_combout ;
wire \my_regfile|Decoder0~14_combout ;
wire \my_regfile|Decoder0~15_combout ;
wire \my_regfile|registers[22][29]~q ;
wire \my_regfile|Decoder0~19_combout ;
wire \my_regfile|Decoder0~20_combout ;
wire \my_regfile|Decoder0~21_combout ;
wire \my_regfile|registers[26][29]~q ;
wire \my_regfile|Decoder0~16_combout ;
wire \my_regfile|Decoder0~17_combout ;
wire \my_regfile|Decoder0~18_combout ;
wire \my_regfile|registers[18][29]~q ;
wire \my_regfile|Mux34~2_combout ;
wire \my_regfile|Decoder0~22_combout ;
wire \my_regfile|Decoder0~23_combout ;
wire \my_regfile|Decoder0~24_combout ;
wire \my_regfile|registers[30][29]~q ;
wire \my_regfile|Mux34~3_combout ;
wire \my_processor|ctrl_readRegB[1]~3_combout ;
wire \my_regfile|Decoder0~27_combout ;
wire \my_regfile|Decoder0~28_combout ;
wire \my_regfile|Decoder0~29_combout ;
wire \my_regfile|registers[20][29]~q ;
wire \my_regfile|Decoder0~25_combout ;
wire \my_regfile|Decoder0~85_combout ;
wire \my_regfile|Decoder0~26_combout ;
wire \my_regfile|registers[24][29]~q ;
wire \my_regfile|Decoder0~30_combout ;
wire \my_regfile|Decoder0~31_combout ;
wire \my_regfile|Decoder0~32_combout ;
wire \my_regfile|registers[16][29]~q ;
wire \my_regfile|Mux34~4_combout ;
wire \my_regfile|Decoder0~33_combout ;
wire \my_regfile|Decoder0~34_combout ;
wire \my_regfile|Decoder0~35_combout ;
wire \my_regfile|registers[28][29]~q ;
wire \my_regfile|Mux34~5_combout ;
wire \my_regfile|Mux34~6_combout ;
wire \my_regfile|Decoder0~38_combout ;
wire \my_regfile|Decoder0~39_combout ;
wire \my_regfile|Decoder0~40_combout ;
wire \my_regfile|registers[27][29]~q ;
wire \my_regfile|Decoder0~2_combout ;
wire \my_regfile|Decoder0~36_combout ;
wire \my_regfile|Decoder0~37_combout ;
wire \my_regfile|registers[23][29]~q ;
wire \my_regfile|Decoder0~5_combout ;
wire \my_regfile|Decoder0~41_combout ;
wire \my_regfile|registers[19][29]~q ;
wire \my_regfile|Mux34~7_combout ;
wire \my_regfile|Decoder0~42_combout ;
wire \my_regfile|Decoder0~43_combout ;
wire \my_regfile|Decoder0~44_combout ;
wire \my_regfile|registers[31][29]~q ;
wire \my_regfile|Mux34~8_combout ;
wire \my_regfile|Mux34~9_combout ;
wire \my_regfile|Decoder0~57_combout ;
wire \my_regfile|Decoder0~58_combout ;
wire \my_regfile|Decoder0~59_combout ;
wire \my_regfile|registers[9][29]~q ;
wire \my_regfile|Decoder0~60_combout ;
wire \my_regfile|Decoder0~61_combout ;
wire \my_regfile|Decoder0~62_combout ;
wire \my_regfile|registers[10][29]~q ;
wire \my_regfile|Decoder0~63_combout ;
wire \my_regfile|Decoder0~64_combout ;
wire \my_regfile|registers[8][29]~q ;
wire \my_regfile|Mux34~10_combout ;
wire \my_regfile|Decoder0~65_combout ;
wire \my_regfile|Decoder0~66_combout ;
wire \my_regfile|Decoder0~67_combout ;
wire \my_regfile|registers[11][29]~q ;
wire \my_regfile|Mux34~11_combout ;
wire \my_regfile|Decoder0~45_combout ;
wire \my_regfile|Decoder0~46_combout ;
wire \my_regfile|Decoder0~47_combout ;
wire \my_regfile|registers[6][29]~q ;
wire \my_regfile|Decoder0~48_combout ;
wire \my_regfile|Decoder0~49_combout ;
wire \my_regfile|Decoder0~50_combout ;
wire \my_regfile|registers[5][29]~q ;
wire \my_regfile|Decoder0~51_combout ;
wire \my_regfile|Decoder0~52_combout ;
wire \my_regfile|Decoder0~53_combout ;
wire \my_regfile|registers[4][29]~q ;
wire \my_regfile|Mux34~12_combout ;
wire \my_regfile|Decoder0~54_combout ;
wire \my_regfile|Decoder0~55_combout ;
wire \my_regfile|Decoder0~56_combout ;
wire \my_regfile|registers[7][29]~q ;
wire \my_regfile|Mux34~13_combout ;
wire \my_regfile|Decoder0~68_combout ;
wire \my_regfile|Decoder0~69_combout ;
wire \my_regfile|Decoder0~70_combout ;
wire \my_regfile|registers[3][29]~q ;
wire \my_regfile|Decoder0~71_combout ;
wire \my_regfile|Decoder0~72_combout ;
wire \my_regfile|registers[1][29]~q ;
wire \my_regfile|Mux34~14_combout ;
wire \my_regfile|Decoder0~73_combout ;
wire \my_regfile|Decoder0~74_combout ;
wire \my_regfile|registers[2][29]~q ;
wire \my_regfile|Mux34~15_combout ;
wire \my_regfile|Mux34~16_combout ;
wire \my_regfile|Decoder0~75_combout ;
wire \my_regfile|Decoder0~76_combout ;
wire \my_regfile|Decoder0~77_combout ;
wire \my_regfile|registers[14][29]~q ;
wire \my_regfile|Decoder0~78_combout ;
wire \my_regfile|Decoder0~79_combout ;
wire \my_regfile|Decoder0~80_combout ;
wire \my_regfile|registers[13][29]~q ;
wire \my_regfile|Decoder0~81_combout ;
wire \my_regfile|Decoder0~82_combout ;
wire \my_regfile|registers[12][29]~q ;
wire \my_regfile|Mux34~17_combout ;
wire \my_regfile|Decoder0~83_combout ;
wire \my_regfile|Decoder0~84_combout ;
wire \my_regfile|registers[15][29]~q ;
wire \my_regfile|Mux34~18_combout ;
wire \my_regfile|Mux34~19_combout ;
wire \my_processor|ctrl_readRegB[4]~4_combout ;
wire \my_regfile|Mux34~20_combout ;
wire \my_processor|data_writeReg[1]~30_combout ;
wire \my_regfile|registers[21][1]~q ;
wire \my_regfile|registers[17][1]~q ;
wire \my_regfile|Mux62~0_combout ;
wire \my_regfile|registers[29][1]~q ;
wire \my_regfile|Mux62~1_combout ;
wire \my_regfile|registers[22][1]~q ;
wire \my_regfile|registers[26][1]~q ;
wire \my_regfile|registers[18][1]~q ;
wire \my_regfile|Mux62~2_combout ;
wire \my_regfile|registers[30][1]~q ;
wire \my_regfile|Mux62~3_combout ;
wire \my_regfile|registers[20][1]~q ;
wire \my_regfile|registers[24][1]~q ;
wire \my_regfile|registers[16][1]~q ;
wire \my_regfile|Mux62~4_combout ;
wire \my_regfile|registers[28][1]~q ;
wire \my_regfile|Mux62~5_combout ;
wire \my_regfile|Mux62~6_combout ;
wire \my_regfile|registers[27][1]~q ;
wire \my_regfile|registers[23][1]~q ;
wire \my_regfile|registers[19][1]~q ;
wire \my_regfile|Mux62~7_combout ;
wire \my_regfile|registers[31][1]~q ;
wire \my_regfile|Mux62~8_combout ;
wire \my_regfile|Mux62~9_combout ;
wire \my_regfile|registers[9][1]~q ;
wire \my_regfile|registers[10][1]~q ;
wire \my_regfile|registers[8][1]~q ;
wire \my_regfile|Mux62~10_combout ;
wire \my_regfile|registers[11][1]~q ;
wire \my_regfile|Mux62~11_combout ;
wire \my_regfile|registers[6][1]~q ;
wire \my_regfile|registers[5][1]~q ;
wire \my_regfile|registers[4][1]~q ;
wire \my_regfile|Mux62~12_combout ;
wire \my_regfile|registers[7][1]~q ;
wire \my_regfile|Mux62~13_combout ;
wire \my_regfile|registers[3][1]~q ;
wire \my_regfile|registers[1][1]~q ;
wire \my_regfile|Mux62~14_combout ;
wire \my_regfile|registers[2][1]~q ;
wire \my_regfile|Mux62~15_combout ;
wire \my_regfile|Mux62~16_combout ;
wire \my_regfile|registers[14][1]~q ;
wire \my_regfile|registers[13][1]~q ;
wire \my_regfile|registers[12][1]~q ;
wire \my_regfile|Mux62~17_combout ;
wire \my_regfile|registers[15][1]~q ;
wire \my_regfile|Mux62~18_combout ;
wire \my_regfile|Mux62~19_combout ;
wire \my_regfile|Mux62~20_combout ;
wire \my_processor|myalu|ShiftRight0~46_combout ;
wire \my_regfile|registers[21][27]~q ;
wire \my_regfile|registers[17][27]~q ;
wire \my_regfile|Mux36~0_combout ;
wire \my_regfile|registers[29][27]~q ;
wire \my_regfile|Mux36~1_combout ;
wire \my_regfile|registers[22][27]~q ;
wire \my_regfile|registers[26][27]~q ;
wire \my_regfile|registers[18][27]~q ;
wire \my_regfile|Mux36~2_combout ;
wire \my_regfile|registers[30][27]~q ;
wire \my_regfile|Mux36~3_combout ;
wire \my_regfile|registers[20][27]~q ;
wire \my_regfile|registers[24][27]~q ;
wire \my_regfile|registers[16][27]~q ;
wire \my_regfile|Mux36~4_combout ;
wire \my_regfile|registers[28][27]~q ;
wire \my_regfile|Mux36~5_combout ;
wire \my_regfile|Mux36~6_combout ;
wire \my_regfile|registers[27][27]~q ;
wire \my_regfile|registers[23][27]~q ;
wire \my_regfile|registers[19][27]~q ;
wire \my_regfile|Mux36~7_combout ;
wire \my_regfile|registers[31][27]~q ;
wire \my_regfile|Mux36~8_combout ;
wire \my_regfile|Mux36~9_combout ;
wire \my_regfile|registers[9][27]~q ;
wire \my_regfile|registers[10][27]~q ;
wire \my_regfile|registers[8][27]~q ;
wire \my_regfile|Mux36~10_combout ;
wire \my_regfile|registers[11][27]~q ;
wire \my_regfile|Mux36~11_combout ;
wire \my_regfile|registers[6][27]~q ;
wire \my_regfile|registers[5][27]~q ;
wire \my_regfile|registers[4][27]~q ;
wire \my_regfile|Mux36~12_combout ;
wire \my_regfile|registers[7][27]~q ;
wire \my_regfile|Mux36~13_combout ;
wire \my_regfile|registers[3][27]~q ;
wire \my_regfile|registers[1][27]~q ;
wire \my_regfile|Mux36~14_combout ;
wire \my_regfile|registers[2][27]~q ;
wire \my_regfile|Mux36~15_combout ;
wire \my_regfile|Mux36~16_combout ;
wire \my_regfile|registers[14][27]~q ;
wire \my_regfile|registers[13][27]~q ;
wire \my_regfile|registers[12][27]~q ;
wire \my_regfile|Mux36~17_combout ;
wire \my_regfile|registers[15][27]~q ;
wire \my_regfile|Mux36~18_combout ;
wire \my_regfile|Mux36~19_combout ;
wire \my_regfile|Mux36~20_combout ;
wire \my_regfile|registers[21][3]~q ;
wire \my_regfile|registers[17][3]~q ;
wire \my_regfile|Mux60~0_combout ;
wire \my_regfile|registers[29][3]~q ;
wire \my_regfile|Mux60~1_combout ;
wire \my_regfile|registers[22][3]~q ;
wire \my_regfile|registers[26][3]~q ;
wire \my_regfile|registers[18][3]~q ;
wire \my_regfile|Mux60~2_combout ;
wire \my_regfile|registers[30][3]~q ;
wire \my_regfile|Mux60~3_combout ;
wire \my_regfile|registers[20][3]~q ;
wire \my_regfile|registers[24][3]~q ;
wire \my_regfile|registers[16][3]~q ;
wire \my_regfile|Mux60~4_combout ;
wire \my_regfile|registers[28][3]~q ;
wire \my_regfile|Mux60~5_combout ;
wire \my_regfile|Mux60~6_combout ;
wire \my_regfile|registers[27][3]~q ;
wire \my_regfile|registers[23][3]~q ;
wire \my_regfile|registers[19][3]~q ;
wire \my_regfile|Mux60~7_combout ;
wire \my_regfile|registers[31][3]~q ;
wire \my_regfile|Mux60~8_combout ;
wire \my_regfile|Mux60~9_combout ;
wire \my_regfile|registers[9][3]~q ;
wire \my_regfile|registers[10][3]~q ;
wire \my_regfile|registers[8][3]~q ;
wire \my_regfile|Mux60~10_combout ;
wire \my_regfile|registers[11][3]~q ;
wire \my_regfile|Mux60~11_combout ;
wire \my_regfile|registers[6][3]~q ;
wire \my_regfile|registers[5][3]~q ;
wire \my_regfile|registers[4][3]~q ;
wire \my_regfile|Mux60~12_combout ;
wire \my_regfile|registers[7][3]~q ;
wire \my_regfile|Mux60~13_combout ;
wire \my_regfile|registers[3][3]~q ;
wire \my_regfile|registers[1][3]~q ;
wire \my_regfile|Mux60~14_combout ;
wire \my_regfile|registers[2][3]~q ;
wire \my_regfile|Mux60~15_combout ;
wire \my_regfile|Mux60~16_combout ;
wire \my_regfile|registers[14][3]~q ;
wire \my_regfile|registers[13][3]~q ;
wire \my_regfile|registers[12][3]~q ;
wire \my_regfile|Mux60~17_combout ;
wire \my_regfile|registers[15][3]~q ;
wire \my_regfile|Mux60~18_combout ;
wire \my_regfile|Mux60~19_combout ;
wire \my_regfile|Mux60~20_combout ;
wire \my_regfile|Decoder0~6_combout ;
wire \my_regfile|Decoder0~7_combout ;
wire \my_regfile|registers[25][4]~q ;
wire \my_regfile|registers[17][4]~q ;
wire \my_regfile|Mux59~0_combout ;
wire \my_regfile|registers[29][4]~q ;
wire \my_regfile|Mux59~1_combout ;
wire \my_regfile|registers[26][4]~q ;
wire \my_regfile|registers[22][4]~q ;
wire \my_regfile|registers[18][4]~q ;
wire \my_regfile|Mux59~2_combout ;
wire \my_regfile|registers[30][4]~q ;
wire \my_regfile|Mux59~3_combout ;
wire \my_regfile|registers[24][4]~q ;
wire \my_regfile|registers[20][4]~q ;
wire \my_regfile|registers[16][4]~q ;
wire \my_regfile|Mux59~4_combout ;
wire \my_regfile|registers[28][4]~q ;
wire \my_regfile|Mux59~5_combout ;
wire \my_regfile|Mux59~6_combout ;
wire \my_regfile|registers[23][4]~q ;
wire \my_regfile|registers[27][4]~q ;
wire \my_regfile|registers[19][4]~q ;
wire \my_regfile|Mux59~7_combout ;
wire \my_regfile|registers[31][4]~q ;
wire \my_regfile|Mux59~8_combout ;
wire \my_regfile|Mux59~9_combout ;
wire \my_regfile|registers[6][4]~q ;
wire \my_regfile|registers[5][4]~q ;
wire \my_regfile|registers[4][4]~q ;
wire \my_regfile|Mux59~10_combout ;
wire \my_regfile|registers[7][4]~q ;
wire \my_regfile|Mux59~11_combout ;
wire \my_regfile|registers[9][4]~q ;
wire \my_regfile|registers[10][4]~q ;
wire \my_regfile|registers[8][4]~q ;
wire \my_regfile|Mux59~12_combout ;
wire \my_regfile|registers[11][4]~q ;
wire \my_regfile|Mux59~13_combout ;
wire \my_regfile|registers[3][4]~q ;
wire \my_regfile|registers[1][4]~q ;
wire \my_regfile|Mux59~14_combout ;
wire \my_regfile|registers[2][4]~q ;
wire \my_regfile|Mux59~15_combout ;
wire \my_regfile|Mux59~16_combout ;
wire \my_regfile|registers[14][4]~q ;
wire \my_regfile|registers[13][4]~q ;
wire \my_regfile|registers[12][4]~q ;
wire \my_regfile|Mux59~17_combout ;
wire \my_regfile|registers[15][4]~q ;
wire \my_regfile|Mux59~18_combout ;
wire \my_regfile|Mux59~19_combout ;
wire \my_regfile|Mux59~20_combout ;
wire \my_regfile|registers[21][5]~q ;
wire \my_regfile|registers[17][5]~q ;
wire \my_regfile|Mux58~0_combout ;
wire \my_regfile|registers[29][5]~q ;
wire \my_regfile|Mux58~1_combout ;
wire \my_regfile|registers[22][5]~q ;
wire \my_regfile|registers[26][5]~q ;
wire \my_regfile|registers[18][5]~q ;
wire \my_regfile|Mux58~2_combout ;
wire \my_regfile|registers[30][5]~q ;
wire \my_regfile|Mux58~3_combout ;
wire \my_regfile|registers[20][5]~q ;
wire \my_regfile|registers[24][5]~q ;
wire \my_regfile|registers[16][5]~q ;
wire \my_regfile|Mux58~4_combout ;
wire \my_regfile|registers[28][5]~q ;
wire \my_regfile|Mux58~5_combout ;
wire \my_regfile|Mux58~6_combout ;
wire \my_regfile|registers[27][5]~q ;
wire \my_regfile|registers[23][5]~q ;
wire \my_regfile|registers[19][5]~q ;
wire \my_regfile|Mux58~7_combout ;
wire \my_regfile|registers[31][5]~q ;
wire \my_regfile|Mux58~8_combout ;
wire \my_regfile|Mux58~9_combout ;
wire \my_regfile|registers[9][5]~q ;
wire \my_regfile|registers[10][5]~q ;
wire \my_regfile|registers[8][5]~q ;
wire \my_regfile|Mux58~10_combout ;
wire \my_regfile|registers[11][5]~q ;
wire \my_regfile|Mux58~11_combout ;
wire \my_regfile|registers[6][5]~q ;
wire \my_regfile|registers[5][5]~q ;
wire \my_regfile|registers[4][5]~q ;
wire \my_regfile|Mux58~12_combout ;
wire \my_regfile|registers[7][5]~q ;
wire \my_regfile|Mux58~13_combout ;
wire \my_regfile|registers[3][5]~q ;
wire \my_regfile|registers[1][5]~q ;
wire \my_regfile|Mux58~14_combout ;
wire \my_regfile|registers[2][5]~q ;
wire \my_regfile|Mux58~15_combout ;
wire \my_regfile|Mux58~16_combout ;
wire \my_regfile|registers[14][5]~q ;
wire \my_regfile|registers[13][5]~q ;
wire \my_regfile|registers[12][5]~q ;
wire \my_regfile|Mux58~17_combout ;
wire \my_regfile|registers[15][5]~q ;
wire \my_regfile|Mux58~18_combout ;
wire \my_regfile|Mux58~19_combout ;
wire \my_regfile|Mux58~20_combout ;
wire \my_regfile|registers[25][6]~q ;
wire \my_regfile|registers[17][6]~q ;
wire \my_regfile|Mux57~0_combout ;
wire \my_regfile|registers[29][6]~q ;
wire \my_regfile|Mux57~1_combout ;
wire \my_regfile|registers[26][6]~q ;
wire \my_regfile|registers[22][6]~q ;
wire \my_regfile|registers[18][6]~q ;
wire \my_regfile|Mux57~2_combout ;
wire \my_regfile|registers[30][6]~q ;
wire \my_regfile|Mux57~3_combout ;
wire \my_regfile|registers[24][6]~q ;
wire \my_regfile|registers[20][6]~q ;
wire \my_regfile|registers[16][6]~q ;
wire \my_regfile|Mux57~4_combout ;
wire \my_regfile|registers[28][6]~q ;
wire \my_regfile|Mux57~5_combout ;
wire \my_regfile|Mux57~6_combout ;
wire \my_regfile|registers[23][6]~q ;
wire \my_regfile|registers[27][6]~q ;
wire \my_regfile|registers[19][6]~q ;
wire \my_regfile|Mux57~7_combout ;
wire \my_regfile|registers[31][6]~q ;
wire \my_regfile|Mux57~8_combout ;
wire \my_regfile|Mux57~9_combout ;
wire \my_regfile|registers[6][6]~q ;
wire \my_regfile|registers[5][6]~q ;
wire \my_regfile|registers[4][6]~q ;
wire \my_regfile|Mux57~10_combout ;
wire \my_regfile|registers[7][6]~q ;
wire \my_regfile|Mux57~11_combout ;
wire \my_regfile|registers[9][6]~q ;
wire \my_regfile|registers[10][6]~q ;
wire \my_regfile|registers[8][6]~q ;
wire \my_regfile|Mux57~12_combout ;
wire \my_regfile|registers[11][6]~q ;
wire \my_regfile|Mux57~13_combout ;
wire \my_regfile|registers[3][6]~q ;
wire \my_regfile|registers[1][6]~q ;
wire \my_regfile|Mux57~14_combout ;
wire \my_regfile|registers[2][6]~q ;
wire \my_regfile|Mux57~15_combout ;
wire \my_regfile|Mux57~16_combout ;
wire \my_regfile|registers[14][6]~q ;
wire \my_regfile|registers[13][6]~q ;
wire \my_regfile|registers[12][6]~q ;
wire \my_regfile|Mux57~17_combout ;
wire \my_regfile|registers[15][6]~q ;
wire \my_regfile|Mux57~18_combout ;
wire \my_regfile|Mux57~19_combout ;
wire \my_regfile|Mux57~20_combout ;
wire \my_regfile|registers[21][7]~q ;
wire \my_regfile|registers[17][7]~q ;
wire \my_regfile|Mux56~0_combout ;
wire \my_regfile|registers[29][7]~q ;
wire \my_regfile|Mux56~1_combout ;
wire \my_regfile|registers[22][7]~q ;
wire \my_regfile|registers[26][7]~q ;
wire \my_regfile|registers[18][7]~q ;
wire \my_regfile|Mux56~2_combout ;
wire \my_regfile|registers[30][7]~q ;
wire \my_regfile|Mux56~3_combout ;
wire \my_regfile|registers[20][7]~q ;
wire \my_regfile|registers[24][7]~q ;
wire \my_regfile|registers[16][7]~q ;
wire \my_regfile|Mux56~4_combout ;
wire \my_regfile|registers[28][7]~q ;
wire \my_regfile|Mux56~5_combout ;
wire \my_regfile|Mux56~6_combout ;
wire \my_regfile|registers[27][7]~q ;
wire \my_regfile|registers[23][7]~q ;
wire \my_regfile|registers[19][7]~q ;
wire \my_regfile|Mux56~7_combout ;
wire \my_regfile|registers[31][7]~q ;
wire \my_regfile|Mux56~8_combout ;
wire \my_regfile|Mux56~9_combout ;
wire \my_regfile|registers[9][7]~q ;
wire \my_regfile|registers[10][7]~q ;
wire \my_regfile|registers[8][7]~q ;
wire \my_regfile|Mux56~10_combout ;
wire \my_regfile|registers[11][7]~q ;
wire \my_regfile|Mux56~11_combout ;
wire \my_regfile|registers[6][7]~q ;
wire \my_regfile|registers[5][7]~q ;
wire \my_regfile|registers[4][7]~q ;
wire \my_regfile|Mux56~12_combout ;
wire \my_regfile|registers[7][7]~q ;
wire \my_regfile|Mux56~13_combout ;
wire \my_regfile|registers[3][7]~q ;
wire \my_regfile|registers[1][7]~q ;
wire \my_regfile|Mux56~14_combout ;
wire \my_regfile|registers[2][7]~q ;
wire \my_regfile|Mux56~15_combout ;
wire \my_regfile|Mux56~16_combout ;
wire \my_regfile|registers[14][7]~q ;
wire \my_regfile|registers[13][7]~q ;
wire \my_regfile|registers[12][7]~q ;
wire \my_regfile|Mux56~17_combout ;
wire \my_regfile|registers[15][7]~q ;
wire \my_regfile|Mux56~18_combout ;
wire \my_regfile|Mux56~19_combout ;
wire \my_regfile|Mux56~20_combout ;
wire \my_processor|control_signal|Rdst~0_combout ;
wire \my_regfile|registers[25][8]~q ;
wire \my_regfile|registers[17][8]~q ;
wire \my_regfile|Mux55~0_combout ;
wire \my_regfile|registers[29][8]~q ;
wire \my_regfile|Mux55~1_combout ;
wire \my_regfile|registers[26][8]~q ;
wire \my_regfile|registers[22][8]~q ;
wire \my_regfile|registers[18][8]~q ;
wire \my_regfile|Mux55~2_combout ;
wire \my_regfile|registers[30][8]~q ;
wire \my_regfile|Mux55~3_combout ;
wire \my_regfile|registers[24][8]~q ;
wire \my_regfile|registers[20][8]~q ;
wire \my_regfile|registers[16][8]~q ;
wire \my_regfile|Mux55~4_combout ;
wire \my_regfile|registers[28][8]~q ;
wire \my_regfile|Mux55~5_combout ;
wire \my_regfile|Mux55~6_combout ;
wire \my_regfile|registers[23][8]~q ;
wire \my_regfile|registers[27][8]~q ;
wire \my_regfile|registers[19][8]~q ;
wire \my_regfile|Mux55~7_combout ;
wire \my_regfile|registers[31][8]~q ;
wire \my_regfile|Mux55~8_combout ;
wire \my_regfile|Mux55~9_combout ;
wire \my_regfile|registers[6][8]~q ;
wire \my_regfile|registers[5][8]~q ;
wire \my_regfile|registers[4][8]~q ;
wire \my_regfile|Mux55~10_combout ;
wire \my_regfile|registers[7][8]~q ;
wire \my_regfile|Mux55~11_combout ;
wire \my_regfile|registers[9][8]~q ;
wire \my_regfile|registers[10][8]~q ;
wire \my_regfile|registers[8][8]~q ;
wire \my_regfile|Mux55~12_combout ;
wire \my_regfile|registers[11][8]~q ;
wire \my_regfile|Mux55~13_combout ;
wire \my_regfile|registers[3][8]~q ;
wire \my_regfile|registers[1][8]~q ;
wire \my_regfile|Mux55~14_combout ;
wire \my_regfile|registers[2][8]~q ;
wire \my_regfile|Mux55~15_combout ;
wire \my_regfile|Mux55~16_combout ;
wire \my_regfile|registers[14][8]~q ;
wire \my_regfile|registers[13][8]~q ;
wire \my_regfile|registers[12][8]~q ;
wire \my_regfile|Mux55~17_combout ;
wire \my_regfile|registers[15][8]~q ;
wire \my_regfile|Mux55~18_combout ;
wire \my_regfile|Mux55~19_combout ;
wire \my_regfile|Mux55~20_combout ;
wire \my_regfile|registers[21][9]~q ;
wire \my_regfile|registers[17][9]~q ;
wire \my_regfile|Mux54~0_combout ;
wire \my_regfile|registers[29][9]~q ;
wire \my_regfile|Mux54~1_combout ;
wire \my_regfile|registers[22][9]~q ;
wire \my_regfile|registers[26][9]~q ;
wire \my_regfile|registers[18][9]~q ;
wire \my_regfile|Mux54~2_combout ;
wire \my_regfile|registers[30][9]~q ;
wire \my_regfile|Mux54~3_combout ;
wire \my_regfile|registers[20][9]~q ;
wire \my_regfile|registers[24][9]~q ;
wire \my_regfile|registers[16][9]~q ;
wire \my_regfile|Mux54~4_combout ;
wire \my_regfile|registers[28][9]~q ;
wire \my_regfile|Mux54~5_combout ;
wire \my_regfile|Mux54~6_combout ;
wire \my_regfile|registers[27][9]~q ;
wire \my_regfile|registers[23][9]~q ;
wire \my_regfile|registers[19][9]~q ;
wire \my_regfile|Mux54~7_combout ;
wire \my_regfile|registers[31][9]~q ;
wire \my_regfile|Mux54~8_combout ;
wire \my_regfile|Mux54~9_combout ;
wire \my_regfile|registers[9][9]~q ;
wire \my_regfile|registers[10][9]~q ;
wire \my_regfile|registers[8][9]~q ;
wire \my_regfile|Mux54~10_combout ;
wire \my_regfile|registers[11][9]~q ;
wire \my_regfile|Mux54~11_combout ;
wire \my_regfile|registers[6][9]~q ;
wire \my_regfile|registers[5][9]~q ;
wire \my_regfile|registers[4][9]~q ;
wire \my_regfile|Mux54~12_combout ;
wire \my_regfile|registers[7][9]~q ;
wire \my_regfile|Mux54~13_combout ;
wire \my_regfile|registers[3][9]~q ;
wire \my_regfile|registers[1][9]~q ;
wire \my_regfile|Mux54~14_combout ;
wire \my_regfile|registers[2][9]~q ;
wire \my_regfile|Mux54~15_combout ;
wire \my_regfile|Mux54~16_combout ;
wire \my_regfile|registers[14][9]~q ;
wire \my_regfile|registers[13][9]~q ;
wire \my_regfile|registers[12][9]~q ;
wire \my_regfile|Mux54~17_combout ;
wire \my_regfile|registers[15][9]~q ;
wire \my_regfile|Mux54~18_combout ;
wire \my_regfile|Mux54~19_combout ;
wire \my_regfile|Mux54~20_combout ;
wire \my_regfile|registers[25][10]~q ;
wire \my_regfile|registers[17][10]~q ;
wire \my_regfile|Mux53~0_combout ;
wire \my_regfile|registers[29][10]~q ;
wire \my_regfile|Mux53~1_combout ;
wire \my_regfile|registers[26][10]~q ;
wire \my_regfile|registers[22][10]~q ;
wire \my_regfile|registers[18][10]~q ;
wire \my_regfile|Mux53~2_combout ;
wire \my_regfile|registers[30][10]~q ;
wire \my_regfile|Mux53~3_combout ;
wire \my_regfile|registers[24][10]~q ;
wire \my_regfile|registers[20][10]~q ;
wire \my_regfile|registers[16][10]~q ;
wire \my_regfile|Mux53~4_combout ;
wire \my_regfile|registers[28][10]~q ;
wire \my_regfile|Mux53~5_combout ;
wire \my_regfile|Mux53~6_combout ;
wire \my_regfile|registers[23][10]~q ;
wire \my_regfile|registers[27][10]~q ;
wire \my_regfile|registers[19][10]~q ;
wire \my_regfile|Mux53~7_combout ;
wire \my_regfile|registers[31][10]~q ;
wire \my_regfile|Mux53~8_combout ;
wire \my_regfile|Mux53~9_combout ;
wire \my_regfile|registers[6][10]~q ;
wire \my_regfile|registers[5][10]~q ;
wire \my_regfile|registers[4][10]~q ;
wire \my_regfile|Mux53~10_combout ;
wire \my_regfile|registers[7][10]~q ;
wire \my_regfile|Mux53~11_combout ;
wire \my_regfile|registers[9][10]~q ;
wire \my_regfile|registers[10][10]~q ;
wire \my_regfile|registers[8][10]~q ;
wire \my_regfile|Mux53~12_combout ;
wire \my_regfile|registers[11][10]~q ;
wire \my_regfile|Mux53~13_combout ;
wire \my_regfile|registers[3][10]~q ;
wire \my_regfile|registers[1][10]~q ;
wire \my_regfile|Mux53~14_combout ;
wire \my_regfile|registers[2][10]~q ;
wire \my_regfile|Mux53~15_combout ;
wire \my_regfile|Mux53~16_combout ;
wire \my_regfile|registers[14][10]~q ;
wire \my_regfile|registers[13][10]~q ;
wire \my_regfile|registers[12][10]~q ;
wire \my_regfile|Mux53~17_combout ;
wire \my_regfile|registers[15][10]~q ;
wire \my_regfile|Mux53~18_combout ;
wire \my_regfile|Mux53~19_combout ;
wire \my_regfile|Mux53~20_combout ;
wire \my_regfile|registers[21][11]~q ;
wire \my_regfile|registers[17][11]~q ;
wire \my_regfile|Mux52~0_combout ;
wire \my_regfile|registers[29][11]~q ;
wire \my_regfile|Mux52~1_combout ;
wire \my_regfile|registers[22][11]~q ;
wire \my_regfile|registers[26][11]~q ;
wire \my_regfile|registers[18][11]~q ;
wire \my_regfile|Mux52~2_combout ;
wire \my_regfile|registers[30][11]~q ;
wire \my_regfile|Mux52~3_combout ;
wire \my_regfile|registers[20][11]~q ;
wire \my_regfile|registers[24][11]~q ;
wire \my_regfile|registers[16][11]~q ;
wire \my_regfile|Mux52~4_combout ;
wire \my_regfile|registers[28][11]~q ;
wire \my_regfile|Mux52~5_combout ;
wire \my_regfile|Mux52~6_combout ;
wire \my_regfile|registers[27][11]~q ;
wire \my_regfile|registers[23][11]~q ;
wire \my_regfile|registers[19][11]~q ;
wire \my_regfile|Mux52~7_combout ;
wire \my_regfile|registers[31][11]~q ;
wire \my_regfile|Mux52~8_combout ;
wire \my_regfile|Mux52~9_combout ;
wire \my_regfile|registers[9][11]~q ;
wire \my_regfile|registers[10][11]~q ;
wire \my_regfile|registers[8][11]~q ;
wire \my_regfile|Mux52~10_combout ;
wire \my_regfile|registers[11][11]~q ;
wire \my_regfile|Mux52~11_combout ;
wire \my_regfile|registers[6][11]~q ;
wire \my_regfile|registers[5][11]~q ;
wire \my_regfile|registers[4][11]~q ;
wire \my_regfile|Mux52~12_combout ;
wire \my_regfile|registers[7][11]~q ;
wire \my_regfile|Mux52~13_combout ;
wire \my_regfile|registers[3][11]~q ;
wire \my_regfile|registers[1][11]~q ;
wire \my_regfile|Mux52~14_combout ;
wire \my_regfile|registers[2][11]~q ;
wire \my_regfile|Mux52~15_combout ;
wire \my_regfile|Mux52~16_combout ;
wire \my_regfile|registers[14][11]~q ;
wire \my_regfile|registers[13][11]~q ;
wire \my_regfile|registers[12][11]~q ;
wire \my_regfile|Mux52~17_combout ;
wire \my_regfile|registers[15][11]~q ;
wire \my_regfile|Mux52~18_combout ;
wire \my_regfile|Mux52~19_combout ;
wire \my_regfile|Mux52~20_combout ;
wire \my_processor|control_signal|Rwd~combout ;
wire \my_processor|data_writeReg[30]~28_combout ;
wire \my_processor|data_writeReg[2]~32_combout ;
wire \my_processor|data_writeReg[11]~42_combout ;
wire \my_regfile|registers[25][11]~q ;
wire \my_regfile|Mux20~0_combout ;
wire \my_regfile|Mux20~1_combout ;
wire \my_regfile|Mux20~2_combout ;
wire \my_regfile|Mux20~3_combout ;
wire \my_regfile|Mux20~4_combout ;
wire \my_regfile|Mux20~5_combout ;
wire \my_regfile|Mux20~6_combout ;
wire \my_regfile|Mux20~7_combout ;
wire \my_regfile|Mux20~8_combout ;
wire \my_regfile|Mux20~9_combout ;
wire \my_regfile|Mux20~10_combout ;
wire \my_regfile|Mux20~11_combout ;
wire \my_regfile|Mux20~12_combout ;
wire \my_regfile|Mux20~13_combout ;
wire \my_regfile|Mux20~14_combout ;
wire \my_regfile|Mux20~15_combout ;
wire \my_regfile|Mux20~16_combout ;
wire \my_regfile|Mux20~17_combout ;
wire \my_regfile|Mux20~18_combout ;
wire \my_regfile|Mux20~19_combout ;
wire \my_regfile|Mux20~20_combout ;
wire \my_processor|data_readB[11]~43_combout ;
wire \my_processor|data_readB[10]~42_combout ;
wire \my_processor|data_readB[9]~41_combout ;
wire \my_processor|data_readB[8]~40_combout ;
wire \my_processor|data_readB[7]~39_combout ;
wire \my_processor|data_readB[6]~38_combout ;
wire \my_processor|data_readB[5]~37_combout ;
wire \my_processor|data_readB[4]~36_combout ;
wire \my_processor|data_readB[3]~35_combout ;
wire \my_regfile|registers[25][2]~q ;
wire \my_regfile|registers[17][2]~q ;
wire \my_regfile|Mux61~0_combout ;
wire \my_regfile|registers[29][2]~q ;
wire \my_regfile|Mux61~1_combout ;
wire \my_regfile|registers[26][2]~q ;
wire \my_regfile|registers[22][2]~q ;
wire \my_regfile|registers[18][2]~q ;
wire \my_regfile|Mux61~2_combout ;
wire \my_regfile|registers[30][2]~q ;
wire \my_regfile|Mux61~3_combout ;
wire \my_regfile|registers[24][2]~q ;
wire \my_regfile|registers[20][2]~q ;
wire \my_regfile|registers[16][2]~q ;
wire \my_regfile|Mux61~4_combout ;
wire \my_regfile|registers[28][2]~q ;
wire \my_regfile|Mux61~5_combout ;
wire \my_regfile|Mux61~6_combout ;
wire \my_regfile|registers[23][2]~q ;
wire \my_regfile|registers[27][2]~q ;
wire \my_regfile|registers[19][2]~q ;
wire \my_regfile|Mux61~7_combout ;
wire \my_regfile|registers[31][2]~q ;
wire \my_regfile|Mux61~8_combout ;
wire \my_regfile|Mux61~9_combout ;
wire \my_regfile|registers[6][2]~q ;
wire \my_regfile|registers[5][2]~q ;
wire \my_regfile|registers[4][2]~q ;
wire \my_regfile|Mux61~10_combout ;
wire \my_regfile|registers[7][2]~q ;
wire \my_regfile|Mux61~11_combout ;
wire \my_regfile|registers[9][2]~q ;
wire \my_regfile|registers[10][2]~q ;
wire \my_regfile|registers[8][2]~q ;
wire \my_regfile|Mux61~12_combout ;
wire \my_regfile|registers[11][2]~q ;
wire \my_regfile|Mux61~13_combout ;
wire \my_regfile|registers[3][2]~q ;
wire \my_regfile|registers[1][2]~q ;
wire \my_regfile|Mux61~14_combout ;
wire \my_regfile|registers[2][2]~q ;
wire \my_regfile|Mux61~15_combout ;
wire \my_regfile|Mux61~16_combout ;
wire \my_regfile|registers[14][2]~q ;
wire \my_regfile|registers[13][2]~q ;
wire \my_regfile|registers[12][2]~q ;
wire \my_regfile|Mux61~17_combout ;
wire \my_regfile|registers[15][2]~q ;
wire \my_regfile|Mux61~18_combout ;
wire \my_regfile|Mux61~19_combout ;
wire \my_regfile|Mux61~20_combout ;
wire \my_processor|data_writeReg[2]~33_combout ;
wire \my_regfile|registers[21][2]~q ;
wire \my_regfile|Mux29~0_combout ;
wire \my_regfile|Mux29~1_combout ;
wire \my_regfile|Mux29~2_combout ;
wire \my_regfile|Mux29~3_combout ;
wire \my_regfile|Mux29~4_combout ;
wire \my_regfile|Mux29~5_combout ;
wire \my_regfile|Mux29~6_combout ;
wire \my_regfile|Mux29~7_combout ;
wire \my_regfile|Mux29~8_combout ;
wire \my_regfile|Mux29~9_combout ;
wire \my_regfile|Mux29~10_combout ;
wire \my_regfile|Mux29~11_combout ;
wire \my_regfile|Mux29~12_combout ;
wire \my_regfile|Mux29~13_combout ;
wire \my_regfile|Mux29~14_combout ;
wire \my_regfile|Mux29~15_combout ;
wire \my_regfile|Mux29~16_combout ;
wire \my_regfile|Mux29~17_combout ;
wire \my_regfile|Mux29~18_combout ;
wire \my_regfile|Mux29~19_combout ;
wire \my_regfile|Mux29~20_combout ;
wire \my_processor|data_readB[2]~34_combout ;
wire \my_processor|data_readB[1]~33_combout ;
wire \my_regfile|registers[25][0]~q ;
wire \my_regfile|registers[17][0]~q ;
wire \my_regfile|Mux63~0_combout ;
wire \my_regfile|registers[29][0]~q ;
wire \my_regfile|Mux63~1_combout ;
wire \my_regfile|registers[26][0]~q ;
wire \my_regfile|registers[22][0]~q ;
wire \my_regfile|registers[18][0]~q ;
wire \my_regfile|Mux63~2_combout ;
wire \my_regfile|registers[30][0]~q ;
wire \my_regfile|Mux63~3_combout ;
wire \my_regfile|registers[24][0]~q ;
wire \my_regfile|registers[20][0]~q ;
wire \my_regfile|registers[16][0]~q ;
wire \my_regfile|Mux63~4_combout ;
wire \my_regfile|registers[28][0]~q ;
wire \my_regfile|Mux63~5_combout ;
wire \my_regfile|Mux63~6_combout ;
wire \my_regfile|registers[23][0]~q ;
wire \my_regfile|registers[27][0]~q ;
wire \my_regfile|registers[19][0]~q ;
wire \my_regfile|Mux63~7_combout ;
wire \my_regfile|registers[31][0]~q ;
wire \my_regfile|Mux63~8_combout ;
wire \my_regfile|Mux63~9_combout ;
wire \my_regfile|registers[6][0]~q ;
wire \my_regfile|registers[5][0]~q ;
wire \my_regfile|registers[4][0]~q ;
wire \my_regfile|Mux63~10_combout ;
wire \my_regfile|registers[7][0]~q ;
wire \my_regfile|Mux63~11_combout ;
wire \my_regfile|registers[9][0]~q ;
wire \my_regfile|registers[10][0]~q ;
wire \my_regfile|registers[8][0]~q ;
wire \my_regfile|Mux63~12_combout ;
wire \my_regfile|registers[11][0]~q ;
wire \my_regfile|Mux63~13_combout ;
wire \my_regfile|registers[3][0]~q ;
wire \my_regfile|registers[1][0]~q ;
wire \my_regfile|Mux63~14_combout ;
wire \my_regfile|registers[2][0]~q ;
wire \my_regfile|Mux63~15_combout ;
wire \my_regfile|Mux63~16_combout ;
wire \my_regfile|registers[14][0]~q ;
wire \my_regfile|registers[13][0]~q ;
wire \my_regfile|registers[12][0]~q ;
wire \my_regfile|Mux63~17_combout ;
wire \my_regfile|registers[15][0]~q ;
wire \my_regfile|Mux63~18_combout ;
wire \my_regfile|Mux63~19_combout ;
wire \my_regfile|Mux63~20_combout ;
wire \my_processor|data_readB[0]~32_combout ;
wire \my_processor|myalu|Add0~1 ;
wire \my_processor|myalu|Add0~3 ;
wire \my_processor|myalu|Add0~5 ;
wire \my_processor|myalu|Add0~7 ;
wire \my_processor|myalu|Add0~9 ;
wire \my_processor|myalu|Add0~11 ;
wire \my_processor|myalu|Add0~13 ;
wire \my_processor|myalu|Add0~15 ;
wire \my_processor|myalu|Add0~17 ;
wire \my_processor|myalu|Add0~19 ;
wire \my_processor|myalu|Add0~21 ;
wire \my_processor|myalu|Add0~22_combout ;
wire \my_processor|myalu|Selector31~12_combout ;
wire \my_regfile|registers[25][18]~q ;
wire \my_regfile|registers[17][18]~q ;
wire \my_regfile|Mux45~0_combout ;
wire \my_regfile|registers[29][18]~q ;
wire \my_regfile|Mux45~1_combout ;
wire \my_regfile|registers[26][18]~q ;
wire \my_regfile|registers[22][18]~q ;
wire \my_regfile|registers[18][18]~q ;
wire \my_regfile|Mux45~2_combout ;
wire \my_regfile|registers[30][18]~q ;
wire \my_regfile|Mux45~3_combout ;
wire \my_regfile|registers[24][18]~q ;
wire \my_regfile|registers[20][18]~q ;
wire \my_regfile|registers[16][18]~q ;
wire \my_regfile|Mux45~4_combout ;
wire \my_regfile|registers[28][18]~q ;
wire \my_regfile|Mux45~5_combout ;
wire \my_regfile|Mux45~6_combout ;
wire \my_regfile|registers[23][18]~q ;
wire \my_regfile|registers[27][18]~q ;
wire \my_regfile|registers[19][18]~q ;
wire \my_regfile|Mux45~7_combout ;
wire \my_regfile|registers[31][18]~q ;
wire \my_regfile|Mux45~8_combout ;
wire \my_regfile|Mux45~9_combout ;
wire \my_regfile|registers[6][18]~q ;
wire \my_regfile|registers[5][18]~q ;
wire \my_regfile|registers[4][18]~q ;
wire \my_regfile|Mux45~10_combout ;
wire \my_regfile|registers[7][18]~q ;
wire \my_regfile|Mux45~11_combout ;
wire \my_regfile|registers[9][18]~q ;
wire \my_regfile|registers[10][18]~q ;
wire \my_regfile|registers[8][18]~q ;
wire \my_regfile|Mux45~12_combout ;
wire \my_regfile|registers[11][18]~q ;
wire \my_regfile|Mux45~13_combout ;
wire \my_regfile|registers[3][18]~q ;
wire \my_regfile|registers[1][18]~q ;
wire \my_regfile|Mux45~14_combout ;
wire \my_regfile|registers[2][18]~q ;
wire \my_regfile|Mux45~15_combout ;
wire \my_regfile|Mux45~16_combout ;
wire \my_regfile|registers[14][18]~q ;
wire \my_regfile|registers[13][18]~q ;
wire \my_regfile|registers[12][18]~q ;
wire \my_regfile|Mux45~17_combout ;
wire \my_regfile|registers[15][18]~q ;
wire \my_regfile|Mux45~18_combout ;
wire \my_regfile|Mux45~19_combout ;
wire \my_regfile|Mux45~20_combout ;
wire \my_processor|data_readB[18]~61_combout ;
wire \my_regfile|registers[21][17]~q ;
wire \my_regfile|registers[17][17]~q ;
wire \my_regfile|Mux46~0_combout ;
wire \my_regfile|registers[29][17]~q ;
wire \my_regfile|Mux46~1_combout ;
wire \my_regfile|registers[22][17]~q ;
wire \my_regfile|registers[26][17]~q ;
wire \my_regfile|registers[18][17]~q ;
wire \my_regfile|Mux46~2_combout ;
wire \my_regfile|registers[30][17]~q ;
wire \my_regfile|Mux46~3_combout ;
wire \my_regfile|registers[20][17]~q ;
wire \my_regfile|registers[24][17]~q ;
wire \my_regfile|registers[16][17]~q ;
wire \my_regfile|Mux46~4_combout ;
wire \my_regfile|registers[28][17]~q ;
wire \my_regfile|Mux46~5_combout ;
wire \my_regfile|Mux46~6_combout ;
wire \my_regfile|registers[27][17]~q ;
wire \my_regfile|registers[23][17]~q ;
wire \my_regfile|registers[19][17]~q ;
wire \my_regfile|Mux46~7_combout ;
wire \my_regfile|registers[31][17]~q ;
wire \my_regfile|Mux46~8_combout ;
wire \my_regfile|Mux46~9_combout ;
wire \my_regfile|registers[9][17]~q ;
wire \my_regfile|registers[10][17]~q ;
wire \my_regfile|registers[8][17]~q ;
wire \my_regfile|Mux46~10_combout ;
wire \my_regfile|registers[11][17]~q ;
wire \my_regfile|Mux46~11_combout ;
wire \my_regfile|registers[6][17]~q ;
wire \my_regfile|registers[5][17]~q ;
wire \my_regfile|registers[4][17]~q ;
wire \my_regfile|Mux46~12_combout ;
wire \my_regfile|registers[7][17]~q ;
wire \my_regfile|Mux46~13_combout ;
wire \my_regfile|registers[3][17]~q ;
wire \my_regfile|registers[1][17]~q ;
wire \my_regfile|Mux46~14_combout ;
wire \my_regfile|registers[2][17]~q ;
wire \my_regfile|Mux46~15_combout ;
wire \my_regfile|Mux46~16_combout ;
wire \my_regfile|registers[14][17]~q ;
wire \my_regfile|registers[13][17]~q ;
wire \my_regfile|registers[12][17]~q ;
wire \my_regfile|Mux46~17_combout ;
wire \my_regfile|registers[15][17]~q ;
wire \my_regfile|Mux46~18_combout ;
wire \my_regfile|Mux46~19_combout ;
wire \my_regfile|Mux46~20_combout ;
wire \my_processor|data_writeReg[23]~67_combout ;
wire \my_processor|myalu|Selector31~17_combout ;
wire \my_processor|data_writeReg[23]~68_combout ;
wire \my_processor|data_writeReg[23]~179_combout ;
wire \my_processor|data_readB[17]~62_combout ;
wire \my_processor|myalu|Selector31~13_combout ;
wire \my_processor|data_writeReg[17]~78_combout ;
wire \my_regfile|registers[25][16]~q ;
wire \my_regfile|registers[17][16]~q ;
wire \my_regfile|Mux47~0_combout ;
wire \my_regfile|registers[29][16]~q ;
wire \my_regfile|Mux47~1_combout ;
wire \my_regfile|registers[26][16]~q ;
wire \my_regfile|registers[22][16]~q ;
wire \my_regfile|registers[18][16]~q ;
wire \my_regfile|Mux47~2_combout ;
wire \my_regfile|registers[30][16]~q ;
wire \my_regfile|Mux47~3_combout ;
wire \my_regfile|registers[24][16]~q ;
wire \my_regfile|registers[20][16]~q ;
wire \my_regfile|registers[16][16]~q ;
wire \my_regfile|Mux47~4_combout ;
wire \my_regfile|registers[28][16]~q ;
wire \my_regfile|Mux47~5_combout ;
wire \my_regfile|Mux47~6_combout ;
wire \my_regfile|registers[23][16]~q ;
wire \my_regfile|registers[27][16]~q ;
wire \my_regfile|registers[19][16]~q ;
wire \my_regfile|Mux47~7_combout ;
wire \my_regfile|registers[31][16]~q ;
wire \my_regfile|Mux47~8_combout ;
wire \my_regfile|Mux47~9_combout ;
wire \my_regfile|registers[6][16]~q ;
wire \my_regfile|registers[5][16]~q ;
wire \my_regfile|registers[4][16]~q ;
wire \my_regfile|Mux47~10_combout ;
wire \my_regfile|registers[7][16]~q ;
wire \my_regfile|Mux47~11_combout ;
wire \my_regfile|registers[9][16]~q ;
wire \my_regfile|registers[10][16]~q ;
wire \my_regfile|registers[8][16]~q ;
wire \my_regfile|Mux47~12_combout ;
wire \my_regfile|registers[11][16]~q ;
wire \my_regfile|Mux47~13_combout ;
wire \my_regfile|registers[3][16]~q ;
wire \my_regfile|registers[1][16]~q ;
wire \my_regfile|Mux47~14_combout ;
wire \my_regfile|registers[2][16]~q ;
wire \my_regfile|Mux47~15_combout ;
wire \my_regfile|Mux47~16_combout ;
wire \my_regfile|registers[14][16]~q ;
wire \my_regfile|registers[13][16]~q ;
wire \my_regfile|registers[12][16]~q ;
wire \my_regfile|Mux47~17_combout ;
wire \my_regfile|registers[15][16]~q ;
wire \my_regfile|Mux47~18_combout ;
wire \my_regfile|Mux47~19_combout ;
wire \my_regfile|Mux47~20_combout ;
wire \my_processor|data_readB[16]~63_combout ;
wire \my_regfile|registers[21][15]~q ;
wire \my_regfile|registers[17][15]~q ;
wire \my_regfile|Mux48~0_combout ;
wire \my_regfile|registers[29][15]~q ;
wire \my_regfile|Mux48~1_combout ;
wire \my_regfile|registers[22][15]~q ;
wire \my_regfile|registers[26][15]~q ;
wire \my_regfile|registers[18][15]~q ;
wire \my_regfile|Mux48~2_combout ;
wire \my_regfile|registers[30][15]~q ;
wire \my_regfile|Mux48~3_combout ;
wire \my_regfile|registers[20][15]~q ;
wire \my_regfile|registers[24][15]~q ;
wire \my_regfile|registers[16][15]~q ;
wire \my_regfile|Mux48~4_combout ;
wire \my_regfile|registers[28][15]~q ;
wire \my_regfile|Mux48~5_combout ;
wire \my_regfile|Mux48~6_combout ;
wire \my_regfile|registers[27][15]~q ;
wire \my_regfile|registers[23][15]~q ;
wire \my_regfile|registers[19][15]~q ;
wire \my_regfile|Mux48~7_combout ;
wire \my_regfile|registers[31][15]~q ;
wire \my_regfile|Mux48~8_combout ;
wire \my_regfile|Mux48~9_combout ;
wire \my_regfile|registers[9][15]~q ;
wire \my_regfile|registers[10][15]~q ;
wire \my_regfile|registers[8][15]~q ;
wire \my_regfile|Mux48~10_combout ;
wire \my_regfile|registers[11][15]~q ;
wire \my_regfile|Mux48~11_combout ;
wire \my_regfile|registers[6][15]~q ;
wire \my_regfile|registers[5][15]~q ;
wire \my_regfile|registers[4][15]~q ;
wire \my_regfile|Mux48~12_combout ;
wire \my_regfile|registers[7][15]~q ;
wire \my_regfile|Mux48~13_combout ;
wire \my_regfile|registers[3][15]~q ;
wire \my_regfile|registers[1][15]~q ;
wire \my_regfile|Mux48~14_combout ;
wire \my_regfile|registers[2][15]~q ;
wire \my_regfile|Mux48~15_combout ;
wire \my_regfile|Mux48~16_combout ;
wire \my_regfile|registers[14][15]~q ;
wire \my_regfile|registers[13][15]~q ;
wire \my_regfile|registers[12][15]~q ;
wire \my_regfile|Mux48~17_combout ;
wire \my_regfile|registers[15][15]~q ;
wire \my_regfile|Mux48~18_combout ;
wire \my_regfile|Mux48~19_combout ;
wire \my_regfile|Mux48~20_combout ;
wire \my_processor|data_readB[15]~44_combout ;
wire \my_regfile|registers[25][14]~q ;
wire \my_regfile|registers[17][14]~q ;
wire \my_regfile|Mux49~0_combout ;
wire \my_regfile|registers[29][14]~q ;
wire \my_regfile|Mux49~1_combout ;
wire \my_regfile|registers[26][14]~q ;
wire \my_regfile|registers[22][14]~q ;
wire \my_regfile|registers[18][14]~q ;
wire \my_regfile|Mux49~2_combout ;
wire \my_regfile|registers[30][14]~q ;
wire \my_regfile|Mux49~3_combout ;
wire \my_regfile|registers[24][14]~q ;
wire \my_regfile|registers[20][14]~q ;
wire \my_regfile|registers[16][14]~q ;
wire \my_regfile|Mux49~4_combout ;
wire \my_regfile|registers[28][14]~q ;
wire \my_regfile|Mux49~5_combout ;
wire \my_regfile|Mux49~6_combout ;
wire \my_regfile|registers[23][14]~q ;
wire \my_regfile|registers[27][14]~q ;
wire \my_regfile|registers[19][14]~q ;
wire \my_regfile|Mux49~7_combout ;
wire \my_regfile|registers[31][14]~q ;
wire \my_regfile|Mux49~8_combout ;
wire \my_regfile|Mux49~9_combout ;
wire \my_regfile|registers[6][14]~q ;
wire \my_regfile|registers[5][14]~q ;
wire \my_regfile|registers[4][14]~q ;
wire \my_regfile|Mux49~10_combout ;
wire \my_regfile|registers[7][14]~q ;
wire \my_regfile|Mux49~11_combout ;
wire \my_regfile|registers[9][14]~q ;
wire \my_regfile|registers[10][14]~q ;
wire \my_regfile|registers[8][14]~q ;
wire \my_regfile|Mux49~12_combout ;
wire \my_regfile|registers[11][14]~q ;
wire \my_regfile|Mux49~13_combout ;
wire \my_regfile|registers[3][14]~q ;
wire \my_regfile|registers[1][14]~q ;
wire \my_regfile|Mux49~14_combout ;
wire \my_regfile|registers[2][14]~q ;
wire \my_regfile|Mux49~15_combout ;
wire \my_regfile|Mux49~16_combout ;
wire \my_regfile|registers[14][14]~q ;
wire \my_regfile|registers[13][14]~q ;
wire \my_regfile|registers[12][14]~q ;
wire \my_regfile|Mux49~17_combout ;
wire \my_regfile|registers[15][14]~q ;
wire \my_regfile|Mux49~18_combout ;
wire \my_regfile|Mux49~19_combout ;
wire \my_regfile|Mux49~20_combout ;
wire \my_processor|data_readB[14]~45_combout ;
wire \my_regfile|registers[21][13]~q ;
wire \my_regfile|registers[17][13]~q ;
wire \my_regfile|Mux50~0_combout ;
wire \my_regfile|registers[29][13]~q ;
wire \my_regfile|Mux50~1_combout ;
wire \my_regfile|registers[22][13]~q ;
wire \my_regfile|registers[26][13]~q ;
wire \my_regfile|registers[18][13]~q ;
wire \my_regfile|Mux50~2_combout ;
wire \my_regfile|registers[30][13]~q ;
wire \my_regfile|Mux50~3_combout ;
wire \my_regfile|registers[20][13]~q ;
wire \my_regfile|registers[24][13]~q ;
wire \my_regfile|registers[16][13]~q ;
wire \my_regfile|Mux50~4_combout ;
wire \my_regfile|registers[28][13]~q ;
wire \my_regfile|Mux50~5_combout ;
wire \my_regfile|Mux50~6_combout ;
wire \my_regfile|registers[27][13]~q ;
wire \my_regfile|registers[23][13]~q ;
wire \my_regfile|registers[19][13]~q ;
wire \my_regfile|Mux50~7_combout ;
wire \my_regfile|registers[31][13]~q ;
wire \my_regfile|Mux50~8_combout ;
wire \my_regfile|Mux50~9_combout ;
wire \my_regfile|registers[9][13]~q ;
wire \my_regfile|registers[10][13]~q ;
wire \my_regfile|registers[8][13]~q ;
wire \my_regfile|Mux50~10_combout ;
wire \my_regfile|registers[11][13]~q ;
wire \my_regfile|Mux50~11_combout ;
wire \my_regfile|registers[6][13]~q ;
wire \my_regfile|registers[5][13]~q ;
wire \my_regfile|registers[4][13]~q ;
wire \my_regfile|Mux50~12_combout ;
wire \my_regfile|registers[7][13]~q ;
wire \my_regfile|Mux50~13_combout ;
wire \my_regfile|registers[3][13]~q ;
wire \my_regfile|registers[1][13]~q ;
wire \my_regfile|Mux50~14_combout ;
wire \my_regfile|registers[2][13]~q ;
wire \my_regfile|Mux50~15_combout ;
wire \my_regfile|Mux50~16_combout ;
wire \my_regfile|registers[14][13]~q ;
wire \my_regfile|registers[13][13]~q ;
wire \my_regfile|registers[12][13]~q ;
wire \my_regfile|Mux50~17_combout ;
wire \my_regfile|registers[15][13]~q ;
wire \my_regfile|Mux50~18_combout ;
wire \my_regfile|Mux50~19_combout ;
wire \my_regfile|Mux50~20_combout ;
wire \my_processor|data_readB[13]~46_combout ;
wire \my_regfile|registers[25][12]~q ;
wire \my_regfile|registers[17][12]~q ;
wire \my_regfile|Mux51~0_combout ;
wire \my_regfile|registers[29][12]~q ;
wire \my_regfile|Mux51~1_combout ;
wire \my_regfile|registers[26][12]~q ;
wire \my_regfile|registers[22][12]~q ;
wire \my_regfile|registers[18][12]~q ;
wire \my_regfile|Mux51~2_combout ;
wire \my_regfile|registers[30][12]~q ;
wire \my_regfile|Mux51~3_combout ;
wire \my_regfile|registers[24][12]~q ;
wire \my_regfile|registers[20][12]~q ;
wire \my_regfile|registers[16][12]~q ;
wire \my_regfile|Mux51~4_combout ;
wire \my_regfile|registers[28][12]~q ;
wire \my_regfile|Mux51~5_combout ;
wire \my_regfile|Mux51~6_combout ;
wire \my_regfile|registers[23][12]~q ;
wire \my_regfile|registers[27][12]~q ;
wire \my_regfile|registers[19][12]~q ;
wire \my_regfile|Mux51~7_combout ;
wire \my_regfile|registers[31][12]~q ;
wire \my_regfile|Mux51~8_combout ;
wire \my_regfile|Mux51~9_combout ;
wire \my_regfile|registers[6][12]~q ;
wire \my_regfile|registers[5][12]~q ;
wire \my_regfile|registers[4][12]~q ;
wire \my_regfile|Mux51~10_combout ;
wire \my_regfile|registers[7][12]~q ;
wire \my_regfile|Mux51~11_combout ;
wire \my_regfile|registers[9][12]~q ;
wire \my_regfile|registers[10][12]~q ;
wire \my_regfile|registers[8][12]~q ;
wire \my_regfile|Mux51~12_combout ;
wire \my_regfile|registers[11][12]~q ;
wire \my_regfile|Mux51~13_combout ;
wire \my_regfile|registers[3][12]~q ;
wire \my_regfile|registers[1][12]~q ;
wire \my_regfile|Mux51~14_combout ;
wire \my_regfile|registers[2][12]~q ;
wire \my_regfile|Mux51~15_combout ;
wire \my_regfile|Mux51~16_combout ;
wire \my_regfile|registers[14][12]~q ;
wire \my_regfile|registers[13][12]~q ;
wire \my_regfile|registers[12][12]~q ;
wire \my_regfile|Mux51~17_combout ;
wire \my_regfile|registers[15][12]~q ;
wire \my_regfile|Mux51~18_combout ;
wire \my_regfile|Mux51~19_combout ;
wire \my_regfile|Mux51~20_combout ;
wire \my_processor|data_readB[12]~47_combout ;
wire \my_processor|myalu|Add0~23 ;
wire \my_processor|myalu|Add0~24_combout ;
wire \my_processor|myalu|Add1~1 ;
wire \my_processor|myalu|Add1~3 ;
wire \my_processor|myalu|Add1~5 ;
wire \my_processor|myalu|Add1~7 ;
wire \my_processor|myalu|Add1~9 ;
wire \my_processor|myalu|Add1~11 ;
wire \my_processor|myalu|Add1~13 ;
wire \my_processor|myalu|Add1~15 ;
wire \my_processor|myalu|Add1~17 ;
wire \my_processor|myalu|Add1~19 ;
wire \my_processor|myalu|Add1~21 ;
wire \my_processor|myalu|Add1~23 ;
wire \my_processor|myalu|Add1~24_combout ;
wire \my_regfile|registers[21][19]~q ;
wire \my_regfile|registers[17][19]~q ;
wire \my_regfile|Mux44~0_combout ;
wire \my_regfile|registers[29][19]~q ;
wire \my_regfile|Mux44~1_combout ;
wire \my_regfile|registers[22][19]~q ;
wire \my_regfile|registers[26][19]~q ;
wire \my_regfile|registers[18][19]~q ;
wire \my_regfile|Mux44~2_combout ;
wire \my_regfile|registers[30][19]~q ;
wire \my_regfile|Mux44~3_combout ;
wire \my_regfile|registers[20][19]~q ;
wire \my_regfile|registers[24][19]~q ;
wire \my_regfile|registers[16][19]~q ;
wire \my_regfile|Mux44~4_combout ;
wire \my_regfile|registers[28][19]~q ;
wire \my_regfile|Mux44~5_combout ;
wire \my_regfile|Mux44~6_combout ;
wire \my_regfile|registers[27][19]~q ;
wire \my_regfile|registers[23][19]~q ;
wire \my_regfile|registers[19][19]~q ;
wire \my_regfile|Mux44~7_combout ;
wire \my_regfile|registers[31][19]~q ;
wire \my_regfile|Mux44~8_combout ;
wire \my_regfile|Mux44~9_combout ;
wire \my_regfile|registers[9][19]~q ;
wire \my_regfile|registers[10][19]~q ;
wire \my_regfile|registers[8][19]~q ;
wire \my_regfile|Mux44~10_combout ;
wire \my_regfile|registers[11][19]~q ;
wire \my_regfile|Mux44~11_combout ;
wire \my_regfile|registers[6][19]~q ;
wire \my_regfile|registers[5][19]~q ;
wire \my_regfile|registers[4][19]~q ;
wire \my_regfile|Mux44~12_combout ;
wire \my_regfile|registers[7][19]~q ;
wire \my_regfile|Mux44~13_combout ;
wire \my_regfile|registers[3][19]~q ;
wire \my_regfile|registers[1][19]~q ;
wire \my_regfile|Mux44~14_combout ;
wire \my_regfile|registers[2][19]~q ;
wire \my_regfile|Mux44~15_combout ;
wire \my_regfile|Mux44~16_combout ;
wire \my_regfile|registers[14][19]~q ;
wire \my_regfile|registers[13][19]~q ;
wire \my_regfile|registers[12][19]~q ;
wire \my_regfile|Mux44~17_combout ;
wire \my_regfile|registers[15][19]~q ;
wire \my_regfile|Mux44~18_combout ;
wire \my_regfile|Mux44~19_combout ;
wire \my_regfile|Mux44~20_combout ;
wire \my_processor|data_readB[19]~60_combout ;
wire \my_processor|myalu|Add0~37 ;
wire \my_processor|myalu|Add0~38_combout ;
wire \my_processor|myalu|ShiftLeft0~20_combout ;
wire \my_processor|myalu|ShiftLeft0~24_combout ;
wire \my_processor|myalu|ShiftLeft0~25_combout ;
wire \my_processor|myalu|ShiftLeft0~35_combout ;
wire \my_processor|myalu|ShiftLeft0~39_combout ;
wire \my_processor|myalu|ShiftLeft0~40_combout ;
wire \my_processor|myalu|ShiftLeft0~41_combout ;
wire \my_processor|data_writeReg[23]~70_combout ;
wire \my_processor|myalu|ShiftLeft0~8_combout ;
wire \my_processor|myalu|ShiftLeft0~5_combout ;
wire \my_processor|myalu|Selector28~1_combout ;
wire \my_processor|myalu|ShiftLeft0~9_combout ;
wire \my_processor|data_writeReg[23]~69_combout ;
wire \my_processor|myalu|ShiftLeft0~44_combout ;
wire \my_processor|myalu|ShiftLeft0~45_combout ;
wire \my_processor|myalu|ShiftLeft0~46_combout ;
wire \my_processor|myalu|ShiftLeft0~49_combout ;
wire \my_processor|myalu|ShiftLeft0~50_combout ;
wire \my_processor|myalu|ShiftLeft0~51_combout ;
wire \my_processor|myalu|ShiftLeft0~79_combout ;
wire \my_processor|data_writeReg[19]~94_combout ;
wire \my_regfile|registers[25][28]~q ;
wire \my_regfile|registers[17][28]~q ;
wire \my_regfile|Mux35~0_combout ;
wire \my_regfile|registers[29][28]~q ;
wire \my_regfile|Mux35~1_combout ;
wire \my_regfile|registers[26][28]~q ;
wire \my_regfile|registers[22][28]~q ;
wire \my_regfile|registers[18][28]~q ;
wire \my_regfile|Mux35~2_combout ;
wire \my_regfile|registers[30][28]~q ;
wire \my_regfile|Mux35~3_combout ;
wire \my_regfile|registers[24][28]~q ;
wire \my_regfile|registers[20][28]~q ;
wire \my_regfile|registers[16][28]~q ;
wire \my_regfile|Mux35~4_combout ;
wire \my_regfile|registers[28][28]~q ;
wire \my_regfile|Mux35~5_combout ;
wire \my_regfile|Mux35~6_combout ;
wire \my_regfile|registers[23][28]~q ;
wire \my_regfile|registers[27][28]~q ;
wire \my_regfile|registers[19][28]~q ;
wire \my_regfile|Mux35~7_combout ;
wire \my_regfile|registers[31][28]~q ;
wire \my_regfile|Mux35~8_combout ;
wire \my_regfile|Mux35~9_combout ;
wire \my_regfile|registers[6][28]~q ;
wire \my_regfile|registers[5][28]~q ;
wire \my_regfile|registers[4][28]~q ;
wire \my_regfile|Mux35~10_combout ;
wire \my_regfile|registers[7][28]~q ;
wire \my_regfile|Mux35~11_combout ;
wire \my_regfile|registers[9][28]~q ;
wire \my_regfile|registers[10][28]~q ;
wire \my_regfile|registers[8][28]~q ;
wire \my_regfile|Mux35~12_combout ;
wire \my_regfile|registers[11][28]~q ;
wire \my_regfile|Mux35~13_combout ;
wire \my_regfile|registers[3][28]~q ;
wire \my_regfile|registers[1][28]~q ;
wire \my_regfile|Mux35~14_combout ;
wire \my_regfile|registers[2][28]~q ;
wire \my_regfile|Mux35~15_combout ;
wire \my_regfile|Mux35~16_combout ;
wire \my_regfile|registers[14][28]~q ;
wire \my_regfile|registers[13][28]~q ;
wire \my_regfile|registers[12][28]~q ;
wire \my_regfile|Mux35~17_combout ;
wire \my_regfile|registers[15][28]~q ;
wire \my_regfile|Mux35~18_combout ;
wire \my_regfile|Mux35~19_combout ;
wire \my_regfile|Mux35~20_combout ;
wire \my_processor|data_readB[28]~51_combout ;
wire \my_processor|data_readB[27]~52_combout ;
wire \my_regfile|registers[25][26]~q ;
wire \my_regfile|registers[17][26]~q ;
wire \my_regfile|Mux37~0_combout ;
wire \my_regfile|registers[29][26]~q ;
wire \my_regfile|Mux37~1_combout ;
wire \my_regfile|registers[26][26]~q ;
wire \my_regfile|registers[22][26]~q ;
wire \my_regfile|registers[18][26]~q ;
wire \my_regfile|Mux37~2_combout ;
wire \my_regfile|registers[30][26]~q ;
wire \my_regfile|Mux37~3_combout ;
wire \my_regfile|registers[24][26]~q ;
wire \my_regfile|registers[20][26]~q ;
wire \my_regfile|registers[16][26]~q ;
wire \my_regfile|Mux37~4_combout ;
wire \my_regfile|registers[28][26]~q ;
wire \my_regfile|Mux37~5_combout ;
wire \my_regfile|Mux37~6_combout ;
wire \my_regfile|registers[23][26]~q ;
wire \my_regfile|registers[27][26]~q ;
wire \my_regfile|registers[19][26]~q ;
wire \my_regfile|Mux37~7_combout ;
wire \my_regfile|registers[31][26]~q ;
wire \my_regfile|Mux37~8_combout ;
wire \my_regfile|Mux37~9_combout ;
wire \my_regfile|registers[6][26]~q ;
wire \my_regfile|registers[5][26]~q ;
wire \my_regfile|registers[4][26]~q ;
wire \my_regfile|Mux37~10_combout ;
wire \my_regfile|registers[7][26]~q ;
wire \my_regfile|Mux37~11_combout ;
wire \my_regfile|registers[9][26]~q ;
wire \my_regfile|registers[10][26]~q ;
wire \my_regfile|registers[8][26]~q ;
wire \my_regfile|Mux37~12_combout ;
wire \my_regfile|registers[11][26]~q ;
wire \my_regfile|Mux37~13_combout ;
wire \my_regfile|registers[3][26]~q ;
wire \my_regfile|registers[1][26]~q ;
wire \my_regfile|Mux37~14_combout ;
wire \my_regfile|registers[2][26]~q ;
wire \my_regfile|Mux37~15_combout ;
wire \my_regfile|Mux37~16_combout ;
wire \my_regfile|registers[14][26]~q ;
wire \my_regfile|registers[13][26]~q ;
wire \my_regfile|registers[12][26]~q ;
wire \my_regfile|Mux37~17_combout ;
wire \my_regfile|registers[15][26]~q ;
wire \my_regfile|Mux37~18_combout ;
wire \my_regfile|Mux37~19_combout ;
wire \my_regfile|Mux37~20_combout ;
wire \my_processor|data_readB[26]~53_combout ;
wire \my_regfile|registers[21][25]~q ;
wire \my_regfile|registers[17][25]~q ;
wire \my_regfile|Mux38~0_combout ;
wire \my_regfile|registers[29][25]~q ;
wire \my_regfile|Mux38~1_combout ;
wire \my_regfile|registers[22][25]~q ;
wire \my_regfile|registers[26][25]~q ;
wire \my_regfile|registers[18][25]~q ;
wire \my_regfile|Mux38~2_combout ;
wire \my_regfile|registers[30][25]~q ;
wire \my_regfile|Mux38~3_combout ;
wire \my_regfile|registers[20][25]~q ;
wire \my_regfile|registers[24][25]~q ;
wire \my_regfile|registers[16][25]~q ;
wire \my_regfile|Mux38~4_combout ;
wire \my_regfile|registers[28][25]~q ;
wire \my_regfile|Mux38~5_combout ;
wire \my_regfile|Mux38~6_combout ;
wire \my_regfile|registers[27][25]~q ;
wire \my_regfile|registers[23][25]~q ;
wire \my_regfile|registers[19][25]~q ;
wire \my_regfile|Mux38~7_combout ;
wire \my_regfile|registers[31][25]~q ;
wire \my_regfile|Mux38~8_combout ;
wire \my_regfile|Mux38~9_combout ;
wire \my_regfile|registers[9][25]~q ;
wire \my_regfile|registers[10][25]~q ;
wire \my_regfile|registers[8][25]~q ;
wire \my_regfile|Mux38~10_combout ;
wire \my_regfile|registers[11][25]~q ;
wire \my_regfile|Mux38~11_combout ;
wire \my_regfile|registers[6][25]~q ;
wire \my_regfile|registers[5][25]~q ;
wire \my_regfile|registers[4][25]~q ;
wire \my_regfile|Mux38~12_combout ;
wire \my_regfile|registers[7][25]~q ;
wire \my_regfile|Mux38~13_combout ;
wire \my_regfile|registers[3][25]~q ;
wire \my_regfile|registers[1][25]~q ;
wire \my_regfile|Mux38~14_combout ;
wire \my_regfile|registers[2][25]~q ;
wire \my_regfile|Mux38~15_combout ;
wire \my_regfile|Mux38~16_combout ;
wire \my_regfile|registers[14][25]~q ;
wire \my_regfile|registers[13][25]~q ;
wire \my_regfile|registers[12][25]~q ;
wire \my_regfile|Mux38~17_combout ;
wire \my_regfile|registers[15][25]~q ;
wire \my_regfile|Mux38~18_combout ;
wire \my_regfile|Mux38~19_combout ;
wire \my_regfile|Mux38~20_combout ;
wire \my_processor|data_readB[25]~54_combout ;
wire \my_processor|myalu|Selector28~5_combout ;
wire \my_regfile|registers[25][24]~q ;
wire \my_regfile|registers[17][24]~q ;
wire \my_regfile|Mux39~0_combout ;
wire \my_regfile|registers[29][24]~q ;
wire \my_regfile|Mux39~1_combout ;
wire \my_regfile|registers[26][24]~q ;
wire \my_regfile|registers[22][24]~q ;
wire \my_regfile|registers[18][24]~q ;
wire \my_regfile|Mux39~2_combout ;
wire \my_regfile|registers[30][24]~q ;
wire \my_regfile|Mux39~3_combout ;
wire \my_regfile|registers[24][24]~q ;
wire \my_regfile|registers[20][24]~q ;
wire \my_regfile|registers[16][24]~q ;
wire \my_regfile|Mux39~4_combout ;
wire \my_regfile|registers[28][24]~q ;
wire \my_regfile|Mux39~5_combout ;
wire \my_regfile|Mux39~6_combout ;
wire \my_regfile|registers[23][24]~q ;
wire \my_regfile|registers[27][24]~q ;
wire \my_regfile|registers[19][24]~q ;
wire \my_regfile|Mux39~7_combout ;
wire \my_regfile|registers[31][24]~q ;
wire \my_regfile|Mux39~8_combout ;
wire \my_regfile|Mux39~9_combout ;
wire \my_regfile|registers[6][24]~q ;
wire \my_regfile|registers[5][24]~q ;
wire \my_regfile|registers[4][24]~q ;
wire \my_regfile|Mux39~10_combout ;
wire \my_regfile|registers[7][24]~q ;
wire \my_regfile|Mux39~11_combout ;
wire \my_regfile|registers[9][24]~q ;
wire \my_regfile|registers[10][24]~q ;
wire \my_regfile|registers[8][24]~q ;
wire \my_regfile|Mux39~12_combout ;
wire \my_regfile|registers[11][24]~q ;
wire \my_regfile|Mux39~13_combout ;
wire \my_regfile|registers[3][24]~q ;
wire \my_regfile|registers[1][24]~q ;
wire \my_regfile|Mux39~14_combout ;
wire \my_regfile|registers[2][24]~q ;
wire \my_regfile|Mux39~15_combout ;
wire \my_regfile|Mux39~16_combout ;
wire \my_regfile|registers[14][24]~q ;
wire \my_regfile|registers[13][24]~q ;
wire \my_regfile|registers[12][24]~q ;
wire \my_regfile|Mux39~17_combout ;
wire \my_regfile|registers[15][24]~q ;
wire \my_regfile|Mux39~18_combout ;
wire \my_regfile|Mux39~19_combout ;
wire \my_regfile|Mux39~20_combout ;
wire \my_processor|data_readB[24]~55_combout ;
wire \my_regfile|registers[21][23]~q ;
wire \my_regfile|registers[17][23]~q ;
wire \my_regfile|Mux40~0_combout ;
wire \my_regfile|registers[29][23]~q ;
wire \my_regfile|Mux40~1_combout ;
wire \my_regfile|registers[22][23]~q ;
wire \my_regfile|registers[26][23]~q ;
wire \my_regfile|registers[18][23]~q ;
wire \my_regfile|Mux40~2_combout ;
wire \my_regfile|registers[30][23]~q ;
wire \my_regfile|Mux40~3_combout ;
wire \my_regfile|registers[20][23]~q ;
wire \my_regfile|registers[24][23]~q ;
wire \my_regfile|registers[16][23]~q ;
wire \my_regfile|Mux40~4_combout ;
wire \my_regfile|registers[28][23]~q ;
wire \my_regfile|Mux40~5_combout ;
wire \my_regfile|Mux40~6_combout ;
wire \my_regfile|registers[27][23]~q ;
wire \my_regfile|registers[23][23]~q ;
wire \my_regfile|registers[19][23]~q ;
wire \my_regfile|Mux40~7_combout ;
wire \my_regfile|registers[31][23]~q ;
wire \my_regfile|Mux40~8_combout ;
wire \my_regfile|Mux40~9_combout ;
wire \my_regfile|registers[9][23]~q ;
wire \my_regfile|registers[10][23]~q ;
wire \my_regfile|registers[8][23]~q ;
wire \my_regfile|Mux40~10_combout ;
wire \my_regfile|registers[11][23]~q ;
wire \my_regfile|Mux40~11_combout ;
wire \my_regfile|registers[6][23]~q ;
wire \my_regfile|registers[5][23]~q ;
wire \my_regfile|registers[4][23]~q ;
wire \my_regfile|Mux40~12_combout ;
wire \my_regfile|registers[7][23]~q ;
wire \my_regfile|Mux40~13_combout ;
wire \my_regfile|registers[3][23]~q ;
wire \my_regfile|registers[1][23]~q ;
wire \my_regfile|Mux40~14_combout ;
wire \my_regfile|registers[2][23]~q ;
wire \my_regfile|Mux40~15_combout ;
wire \my_regfile|Mux40~16_combout ;
wire \my_regfile|registers[14][23]~q ;
wire \my_regfile|registers[13][23]~q ;
wire \my_regfile|registers[12][23]~q ;
wire \my_regfile|Mux40~17_combout ;
wire \my_regfile|registers[15][23]~q ;
wire \my_regfile|Mux40~18_combout ;
wire \my_regfile|Mux40~19_combout ;
wire \my_regfile|Mux40~20_combout ;
wire \my_processor|data_readB[23]~56_combout ;
wire \my_regfile|registers[25][22]~q ;
wire \my_regfile|registers[17][22]~q ;
wire \my_regfile|Mux41~0_combout ;
wire \my_regfile|registers[29][22]~q ;
wire \my_regfile|Mux41~1_combout ;
wire \my_regfile|registers[26][22]~q ;
wire \my_regfile|registers[22][22]~q ;
wire \my_regfile|registers[18][22]~q ;
wire \my_regfile|Mux41~2_combout ;
wire \my_regfile|registers[30][22]~q ;
wire \my_regfile|Mux41~3_combout ;
wire \my_regfile|registers[24][22]~q ;
wire \my_regfile|registers[20][22]~q ;
wire \my_regfile|registers[16][22]~q ;
wire \my_regfile|Mux41~4_combout ;
wire \my_regfile|registers[28][22]~q ;
wire \my_regfile|Mux41~5_combout ;
wire \my_regfile|Mux41~6_combout ;
wire \my_regfile|registers[23][22]~q ;
wire \my_regfile|registers[27][22]~q ;
wire \my_regfile|registers[19][22]~q ;
wire \my_regfile|Mux41~7_combout ;
wire \my_regfile|registers[31][22]~q ;
wire \my_regfile|Mux41~8_combout ;
wire \my_regfile|Mux41~9_combout ;
wire \my_regfile|registers[6][22]~q ;
wire \my_regfile|registers[5][22]~q ;
wire \my_regfile|registers[4][22]~q ;
wire \my_regfile|Mux41~10_combout ;
wire \my_regfile|registers[7][22]~q ;
wire \my_regfile|Mux41~11_combout ;
wire \my_regfile|registers[9][22]~q ;
wire \my_regfile|registers[10][22]~q ;
wire \my_regfile|registers[8][22]~q ;
wire \my_regfile|Mux41~12_combout ;
wire \my_regfile|registers[11][22]~q ;
wire \my_regfile|Mux41~13_combout ;
wire \my_regfile|registers[3][22]~q ;
wire \my_regfile|registers[1][22]~q ;
wire \my_regfile|Mux41~14_combout ;
wire \my_regfile|registers[2][22]~q ;
wire \my_regfile|Mux41~15_combout ;
wire \my_regfile|Mux41~16_combout ;
wire \my_regfile|registers[14][22]~q ;
wire \my_regfile|registers[13][22]~q ;
wire \my_regfile|registers[12][22]~q ;
wire \my_regfile|Mux41~17_combout ;
wire \my_regfile|registers[15][22]~q ;
wire \my_regfile|Mux41~18_combout ;
wire \my_regfile|Mux41~19_combout ;
wire \my_regfile|Mux41~20_combout ;
wire \my_processor|data_readB[22]~57_combout ;
wire \my_regfile|registers[21][21]~q ;
wire \my_regfile|registers[17][21]~q ;
wire \my_regfile|Mux42~0_combout ;
wire \my_regfile|registers[29][21]~q ;
wire \my_regfile|Mux42~1_combout ;
wire \my_regfile|registers[22][21]~q ;
wire \my_regfile|registers[26][21]~q ;
wire \my_regfile|registers[18][21]~q ;
wire \my_regfile|Mux42~2_combout ;
wire \my_regfile|registers[30][21]~q ;
wire \my_regfile|Mux42~3_combout ;
wire \my_regfile|registers[20][21]~q ;
wire \my_regfile|registers[24][21]~q ;
wire \my_regfile|registers[16][21]~q ;
wire \my_regfile|Mux42~4_combout ;
wire \my_regfile|registers[28][21]~q ;
wire \my_regfile|Mux42~5_combout ;
wire \my_regfile|Mux42~6_combout ;
wire \my_regfile|registers[27][21]~q ;
wire \my_regfile|registers[23][21]~q ;
wire \my_regfile|registers[19][21]~q ;
wire \my_regfile|Mux42~7_combout ;
wire \my_regfile|registers[31][21]~q ;
wire \my_regfile|Mux42~8_combout ;
wire \my_regfile|Mux42~9_combout ;
wire \my_regfile|registers[9][21]~q ;
wire \my_regfile|registers[10][21]~q ;
wire \my_regfile|registers[8][21]~q ;
wire \my_regfile|Mux42~10_combout ;
wire \my_regfile|registers[11][21]~q ;
wire \my_regfile|Mux42~11_combout ;
wire \my_regfile|registers[6][21]~q ;
wire \my_regfile|registers[5][21]~q ;
wire \my_regfile|registers[4][21]~q ;
wire \my_regfile|Mux42~12_combout ;
wire \my_regfile|registers[7][21]~q ;
wire \my_regfile|Mux42~13_combout ;
wire \my_regfile|registers[3][21]~q ;
wire \my_regfile|registers[1][21]~q ;
wire \my_regfile|Mux42~14_combout ;
wire \my_regfile|registers[2][21]~q ;
wire \my_regfile|Mux42~15_combout ;
wire \my_regfile|Mux42~16_combout ;
wire \my_regfile|registers[14][21]~q ;
wire \my_regfile|registers[13][21]~q ;
wire \my_regfile|registers[12][21]~q ;
wire \my_regfile|Mux42~17_combout ;
wire \my_regfile|registers[15][21]~q ;
wire \my_regfile|Mux42~18_combout ;
wire \my_regfile|Mux42~19_combout ;
wire \my_regfile|Mux42~20_combout ;
wire \my_processor|data_readB[21]~58_combout ;
wire \my_regfile|registers[25][20]~q ;
wire \my_regfile|registers[17][20]~q ;
wire \my_regfile|Mux43~0_combout ;
wire \my_regfile|registers[29][20]~q ;
wire \my_regfile|Mux43~1_combout ;
wire \my_regfile|registers[26][20]~q ;
wire \my_regfile|registers[22][20]~q ;
wire \my_regfile|registers[18][20]~q ;
wire \my_regfile|Mux43~2_combout ;
wire \my_regfile|registers[30][20]~q ;
wire \my_regfile|Mux43~3_combout ;
wire \my_regfile|registers[24][20]~q ;
wire \my_regfile|registers[20][20]~q ;
wire \my_regfile|registers[16][20]~q ;
wire \my_regfile|Mux43~4_combout ;
wire \my_regfile|registers[28][20]~q ;
wire \my_regfile|Mux43~5_combout ;
wire \my_regfile|Mux43~6_combout ;
wire \my_regfile|registers[23][20]~q ;
wire \my_regfile|registers[27][20]~q ;
wire \my_regfile|registers[19][20]~q ;
wire \my_regfile|Mux43~7_combout ;
wire \my_regfile|registers[31][20]~q ;
wire \my_regfile|Mux43~8_combout ;
wire \my_regfile|Mux43~9_combout ;
wire \my_regfile|registers[6][20]~q ;
wire \my_regfile|registers[5][20]~q ;
wire \my_regfile|registers[4][20]~q ;
wire \my_regfile|Mux43~10_combout ;
wire \my_regfile|registers[7][20]~q ;
wire \my_regfile|Mux43~11_combout ;
wire \my_regfile|registers[9][20]~q ;
wire \my_regfile|registers[10][20]~q ;
wire \my_regfile|registers[8][20]~q ;
wire \my_regfile|Mux43~12_combout ;
wire \my_regfile|registers[11][20]~q ;
wire \my_regfile|Mux43~13_combout ;
wire \my_regfile|registers[3][20]~q ;
wire \my_regfile|registers[1][20]~q ;
wire \my_regfile|Mux43~14_combout ;
wire \my_regfile|registers[2][20]~q ;
wire \my_regfile|Mux43~15_combout ;
wire \my_regfile|Mux43~16_combout ;
wire \my_regfile|registers[14][20]~q ;
wire \my_regfile|registers[13][20]~q ;
wire \my_regfile|registers[12][20]~q ;
wire \my_regfile|Mux43~17_combout ;
wire \my_regfile|registers[15][20]~q ;
wire \my_regfile|Mux43~18_combout ;
wire \my_regfile|Mux43~19_combout ;
wire \my_regfile|Mux43~20_combout ;
wire \my_processor|data_readB[20]~59_combout ;
wire \my_processor|myalu|Add0~39 ;
wire \my_processor|myalu|Add0~40_combout ;
wire \my_processor|myalu|Add1~35 ;
wire \my_processor|myalu|Add1~37 ;
wire \my_processor|myalu|Add1~39 ;
wire \my_processor|myalu|Add1~40_combout ;
wire \my_processor|myalu|ShiftLeft0~10_combout ;
wire \my_processor|myalu|ShiftLeft0~11_combout ;
wire \my_processor|myalu|ShiftLeft0~12_combout ;
wire \my_processor|myalu|ShiftLeft0~13_combout ;
wire \my_processor|myalu|ShiftLeft0~14_combout ;
wire \my_processor|myalu|ShiftLeft0~15_combout ;
wire \my_processor|myalu|ShiftLeft0~27_combout ;
wire \my_processor|myalu|ShiftLeft0~28_combout ;
wire \my_processor|myalu|ShiftLeft0~59_combout ;
wire \my_processor|myalu|ShiftLeft0~60_combout ;
wire \my_processor|myalu|ShiftLeft0~61_combout ;
wire \my_processor|myalu|ShiftLeft0~71_combout ;
wire \my_processor|myalu|ShiftLeft0~72_combout ;
wire \my_processor|myalu|ShiftLeft0~80_combout ;
wire \my_processor|myalu|ShiftLeft0~81_combout ;
wire \my_processor|myalu|ShiftLeft0~82_combout ;
wire \my_processor|data_writeReg[20]~101_combout ;
wire \my_processor|myalu|ShiftRight0~16_combout ;
wire \my_processor|myalu|ShiftRight0~17_combout ;
wire \my_processor|myalu|ShiftRight0~76_combout ;
wire \my_processor|myalu|ShiftRight0~13_combout ;
wire \my_processor|myalu|ShiftRight0~14_combout ;
wire \my_processor|myalu|ShiftRight0~15_combout ;
wire \my_processor|myalu|ShiftRight0~19_combout ;
wire \my_processor|myalu|ShiftRight0~20_combout ;
wire \my_processor|myalu|ShiftRight0~21_combout ;
wire \my_processor|myalu|ShiftRight0~77_combout ;
wire \my_processor|myalu|ShiftRight0~78_combout ;
wire \my_processor|data_writeReg[20]~102_combout ;
wire \my_processor|data_writeReg[20]~103_combout ;
wire \my_processor|data_writeReg[20]~104_combout ;
wire \my_processor|data_writeReg[20]~105_combout ;
wire \my_processor|data_writeReg[20]~106_combout ;
wire \my_processor|data_writeReg[20]~107_combout ;
wire \my_regfile|registers[21][20]~q ;
wire \my_regfile|Mux11~0_combout ;
wire \my_regfile|Mux11~1_combout ;
wire \my_regfile|Mux11~2_combout ;
wire \my_regfile|Mux11~3_combout ;
wire \my_regfile|Mux11~4_combout ;
wire \my_regfile|Mux11~5_combout ;
wire \my_regfile|Mux11~6_combout ;
wire \my_regfile|Mux11~7_combout ;
wire \my_regfile|Mux11~8_combout ;
wire \my_regfile|Mux11~9_combout ;
wire \my_regfile|Mux11~10_combout ;
wire \my_regfile|Mux11~11_combout ;
wire \my_regfile|Mux11~12_combout ;
wire \my_regfile|Mux11~13_combout ;
wire \my_regfile|Mux11~14_combout ;
wire \my_regfile|Mux11~15_combout ;
wire \my_regfile|Mux11~16_combout ;
wire \my_regfile|Mux11~17_combout ;
wire \my_regfile|Mux11~18_combout ;
wire \my_regfile|Mux11~19_combout ;
wire \my_regfile|Mux11~20_combout ;
wire \my_processor|myalu|Add0~41 ;
wire \my_processor|myalu|Add0~42_combout ;
wire \my_processor|myalu|ShiftLeft0~31_combout ;
wire \my_processor|myalu|ShiftLeft0~32_combout ;
wire \my_processor|myalu|ShiftLeft0~63_combout ;
wire \my_processor|myalu|ShiftLeft0~64_combout ;
wire \my_processor|myalu|ShiftLeft0~65_combout ;
wire \my_processor|myalu|ShiftLeft0~16_combout ;
wire \my_processor|myalu|ShiftLeft0~17_combout ;
wire \my_processor|myalu|ShiftLeft0~18_combout ;
wire \my_processor|myalu|ShiftLeft0~19_combout ;
wire \my_processor|myalu|ShiftLeft0~74_combout ;
wire \my_processor|myalu|ShiftLeft0~75_combout ;
wire \my_processor|myalu|ShiftLeft0~83_combout ;
wire \my_processor|myalu|ShiftLeft0~84_combout ;
wire \my_processor|myalu|ShiftLeft0~85_combout ;
wire \my_processor|data_writeReg[21]~108_combout ;
wire \my_processor|myalu|ShiftRight0~43_combout ;
wire \my_processor|myalu|Selector31~5_combout ;
wire \my_processor|myalu|ShiftRight0~80_combout ;
wire \my_processor|myalu|ShiftRight0~41_combout ;
wire \my_processor|myalu|ShiftRight0~81_combout ;
wire \my_processor|myalu|ShiftRight0~36_combout ;
wire \my_processor|myalu|ShiftRight0~37_combout ;
wire \my_processor|myalu|ShiftRight0~82_combout ;
wire \my_processor|myalu|ShiftRight0~83_combout ;
wire \my_processor|data_writeReg[21]~109_combout ;
wire \my_processor|myalu|Add1~41 ;
wire \my_processor|myalu|Add1~42_combout ;
wire \my_processor|data_writeReg[21]~110_combout ;
wire \my_processor|data_writeReg[21]~111_combout ;
wire \my_processor|data_writeReg[21]~112_combout ;
wire \my_processor|data_writeReg[21]~113_combout ;
wire \my_processor|data_writeReg[21]~114_combout ;
wire \my_regfile|registers[25][21]~q ;
wire \my_regfile|Mux10~0_combout ;
wire \my_regfile|Mux10~1_combout ;
wire \my_regfile|Mux10~2_combout ;
wire \my_regfile|Mux10~3_combout ;
wire \my_regfile|Mux10~4_combout ;
wire \my_regfile|Mux10~5_combout ;
wire \my_regfile|Mux10~6_combout ;
wire \my_regfile|Mux10~7_combout ;
wire \my_regfile|Mux10~8_combout ;
wire \my_regfile|Mux10~9_combout ;
wire \my_regfile|Mux10~10_combout ;
wire \my_regfile|Mux10~11_combout ;
wire \my_regfile|Mux10~12_combout ;
wire \my_regfile|Mux10~13_combout ;
wire \my_regfile|Mux10~14_combout ;
wire \my_regfile|Mux10~15_combout ;
wire \my_regfile|Mux10~16_combout ;
wire \my_regfile|Mux10~17_combout ;
wire \my_regfile|Mux10~18_combout ;
wire \my_regfile|Mux10~19_combout ;
wire \my_regfile|Mux10~20_combout ;
wire \my_processor|myalu|Add0~43 ;
wire \my_processor|myalu|Add0~44_combout ;
wire \my_processor|myalu|Add1~43 ;
wire \my_processor|myalu|Add1~44_combout ;
wire \my_processor|myalu|ShiftLeft0~6_combout ;
wire \my_processor|myalu|ShiftLeft0~7_combout ;
wire \my_processor|myalu|ShiftLeft0~21_combout ;
wire \my_processor|myalu|ShiftLeft0~22_combout ;
wire \my_processor|myalu|ShiftLeft0~36_combout ;
wire \my_processor|myalu|ShiftLeft0~68_combout ;
wire \my_processor|myalu|ShiftLeft0~69_combout ;
wire \my_processor|myalu|ShiftLeft0~77_combout ;
wire \my_processor|myalu|ShiftLeft0~52_combout ;
wire \my_processor|myalu|ShiftLeft0~86_combout ;
wire \my_processor|myalu|ShiftLeft0~87_combout ;
wire \my_processor|data_writeReg[22]~115_combout ;
wire \my_processor|myalu|ShiftRight0~85_combout ;
wire \my_processor|myalu|ShiftRight0~50_combout ;
wire \my_processor|myalu|ShiftRight0~51_combout ;
wire \my_processor|myalu|ShiftRight0~86_combout ;
wire \my_processor|myalu|ShiftRight0~87_combout ;
wire \my_processor|data_writeReg[22]~116_combout ;
wire \my_processor|data_writeReg[22]~117_combout ;
wire \my_processor|data_writeReg[22]~118_combout ;
wire \my_processor|data_writeReg[22]~119_combout ;
wire \my_processor|data_writeReg[22]~120_combout ;
wire \my_processor|data_writeReg[22]~121_combout ;
wire \my_regfile|registers[21][22]~q ;
wire \my_regfile|Mux9~0_combout ;
wire \my_regfile|Mux9~1_combout ;
wire \my_regfile|Mux9~2_combout ;
wire \my_regfile|Mux9~3_combout ;
wire \my_regfile|Mux9~4_combout ;
wire \my_regfile|Mux9~5_combout ;
wire \my_regfile|Mux9~6_combout ;
wire \my_regfile|Mux9~7_combout ;
wire \my_regfile|Mux9~8_combout ;
wire \my_regfile|Mux9~9_combout ;
wire \my_regfile|Mux9~10_combout ;
wire \my_regfile|Mux9~11_combout ;
wire \my_regfile|Mux9~12_combout ;
wire \my_regfile|Mux9~13_combout ;
wire \my_regfile|Mux9~14_combout ;
wire \my_regfile|Mux9~15_combout ;
wire \my_regfile|Mux9~16_combout ;
wire \my_regfile|Mux9~17_combout ;
wire \my_regfile|Mux9~18_combout ;
wire \my_regfile|Mux9~19_combout ;
wire \my_regfile|Mux9~20_combout ;
wire \my_processor|myalu|Add0~45 ;
wire \my_processor|myalu|Add0~46_combout ;
wire \my_processor|myalu|ShiftLeft0~47_combout ;
wire \my_processor|myalu|ShiftLeft0~23_combout ;
wire \my_processor|myalu|ShiftLeft0~26_combout ;
wire \my_processor|myalu|ShiftLeft0~53_combout ;
wire \my_processor|myalu|ShiftLeft0~54_combout ;
wire \my_processor|myalu|ShiftLeft0~88_combout ;
wire \my_processor|data_writeReg[23]~122_combout ;
wire \my_processor|myalu|ShiftRight0~67_combout ;
wire \my_processor|myalu|ShiftRight0~89_combout ;
wire \my_processor|myalu|ShiftRight0~90_combout ;
wire \my_processor|data_writeReg[23]~123_combout ;
wire \my_processor|myalu|Add1~45 ;
wire \my_processor|myalu|Add1~46_combout ;
wire \my_processor|data_writeReg[23]~124_combout ;
wire \my_processor|data_writeReg[23]~125_combout ;
wire \my_processor|data_writeReg[23]~126_combout ;
wire \my_processor|data_writeReg[23]~127_combout ;
wire \my_processor|data_writeReg[23]~128_combout ;
wire \my_regfile|registers[25][23]~q ;
wire \my_regfile|Mux8~0_combout ;
wire \my_regfile|Mux8~1_combout ;
wire \my_regfile|Mux8~2_combout ;
wire \my_regfile|Mux8~3_combout ;
wire \my_regfile|Mux8~4_combout ;
wire \my_regfile|Mux8~5_combout ;
wire \my_regfile|Mux8~6_combout ;
wire \my_regfile|Mux8~7_combout ;
wire \my_regfile|Mux8~8_combout ;
wire \my_regfile|Mux8~9_combout ;
wire \my_regfile|Mux8~10_combout ;
wire \my_regfile|Mux8~11_combout ;
wire \my_regfile|Mux8~12_combout ;
wire \my_regfile|Mux8~13_combout ;
wire \my_regfile|Mux8~14_combout ;
wire \my_regfile|Mux8~15_combout ;
wire \my_regfile|Mux8~16_combout ;
wire \my_regfile|Mux8~17_combout ;
wire \my_regfile|Mux8~18_combout ;
wire \my_regfile|Mux8~19_combout ;
wire \my_regfile|Mux8~20_combout ;
wire \my_processor|myalu|Add0~47 ;
wire \my_processor|myalu|Add0~48_combout ;
wire \my_processor|myalu|Selector28~6_combout ;
wire \my_processor|myalu|inner_result~0_combout ;
wire \my_processor|myalu|ShiftLeft0~73_combout ;
wire \my_processor|myalu|Selector0~9_combout ;
wire \my_processor|myalu|Selector24~0_combout ;
wire \my_processor|myalu|ShiftLeft0~89_combout ;
wire \my_processor|myalu|ShiftLeft0~90_combout ;
wire \my_processor|data_writeReg[24]~129_combout ;
wire \my_processor|myalu|ShiftLeft0~29_combout ;
wire \my_processor|myalu|ShiftLeft0~30_combout ;
wire \my_processor|data_writeReg[24]~130_combout ;
wire \my_processor|myalu|Selector28~4_combout ;
wire \my_processor|myalu|ShiftRight0~18_combout ;
wire \my_processor|myalu|ShiftRight0~91_combout ;
wire \my_processor|myalu|Selector28~2_combout ;
wire \my_processor|myalu|Add1~47 ;
wire \my_processor|myalu|Add1~48_combout ;
wire \my_processor|data_writeReg[24]~131_combout ;
wire \my_processor|data_writeReg[24]~132_combout ;
wire \my_processor|data_writeReg[24]~133_combout ;
wire \my_processor|myalu|inner_result~1_combout ;
wire \my_processor|data_writeReg[24]~134_combout ;
wire \my_processor|data_writeReg[24]~135_combout ;
wire \my_regfile|registers[21][24]~q ;
wire \my_regfile|Mux7~0_combout ;
wire \my_regfile|Mux7~1_combout ;
wire \my_regfile|Mux7~2_combout ;
wire \my_regfile|Mux7~3_combout ;
wire \my_regfile|Mux7~4_combout ;
wire \my_regfile|Mux7~5_combout ;
wire \my_regfile|Mux7~6_combout ;
wire \my_regfile|Mux7~7_combout ;
wire \my_regfile|Mux7~8_combout ;
wire \my_regfile|Mux7~9_combout ;
wire \my_regfile|Mux7~10_combout ;
wire \my_regfile|Mux7~11_combout ;
wire \my_regfile|Mux7~12_combout ;
wire \my_regfile|Mux7~13_combout ;
wire \my_regfile|Mux7~14_combout ;
wire \my_regfile|Mux7~15_combout ;
wire \my_regfile|Mux7~16_combout ;
wire \my_regfile|Mux7~17_combout ;
wire \my_regfile|Mux7~18_combout ;
wire \my_regfile|Mux7~19_combout ;
wire \my_regfile|Mux7~20_combout ;
wire \my_processor|myalu|Add0~49 ;
wire \my_processor|myalu|Add0~50_combout ;
wire \my_processor|myalu|ShiftLeft0~76_combout ;
wire \my_processor|myalu|ShiftLeft0~91_combout ;
wire \my_processor|myalu|ShiftLeft0~92_combout ;
wire \my_processor|data_writeReg[25]~136_combout ;
wire \my_processor|myalu|ShiftLeft0~33_combout ;
wire \my_processor|myalu|ShiftLeft0~34_combout ;
wire \my_processor|data_writeReg[25]~137_combout ;
wire \my_processor|myalu|ShiftRight0~42_combout ;
wire \my_processor|myalu|ShiftRight0~44_combout ;
wire \my_processor|myalu|ShiftRight0~92_combout ;
wire \my_processor|myalu|Add1~49 ;
wire \my_processor|myalu|Add1~50_combout ;
wire \my_processor|data_writeReg[25]~138_combout ;
wire \my_processor|data_writeReg[25]~139_combout ;
wire \my_processor|data_writeReg[25]~140_combout ;
wire \my_processor|data_writeReg[25]~141_combout ;
wire \my_processor|data_writeReg[25]~142_combout ;
wire \my_regfile|registers[25][25]~q ;
wire \my_regfile|Mux6~0_combout ;
wire \my_regfile|Mux6~1_combout ;
wire \my_regfile|Mux6~2_combout ;
wire \my_regfile|Mux6~3_combout ;
wire \my_regfile|Mux6~4_combout ;
wire \my_regfile|Mux6~5_combout ;
wire \my_regfile|Mux6~6_combout ;
wire \my_regfile|Mux6~7_combout ;
wire \my_regfile|Mux6~8_combout ;
wire \my_regfile|Mux6~9_combout ;
wire \my_regfile|Mux6~10_combout ;
wire \my_regfile|Mux6~11_combout ;
wire \my_regfile|Mux6~12_combout ;
wire \my_regfile|Mux6~13_combout ;
wire \my_regfile|Mux6~14_combout ;
wire \my_regfile|Mux6~15_combout ;
wire \my_regfile|Mux6~16_combout ;
wire \my_regfile|Mux6~17_combout ;
wire \my_regfile|Mux6~18_combout ;
wire \my_regfile|Mux6~19_combout ;
wire \my_regfile|Mux6~20_combout ;
wire \my_processor|myalu|Add0~51 ;
wire \my_processor|myalu|Add0~52_combout ;
wire \my_processor|myalu|inner_result~2_combout ;
wire \my_processor|myalu|ShiftLeft0~78_combout ;
wire \my_processor|myalu|ShiftLeft0~93_combout ;
wire \my_processor|myalu|ShiftLeft0~94_combout ;
wire \my_processor|myalu|ShiftLeft0~95_combout ;
wire \my_processor|data_writeReg[26]~143_combout ;
wire \my_processor|myalu|ShiftLeft0~37_combout ;
wire \my_processor|myalu|ShiftLeft0~38_combout ;
wire \my_processor|data_writeReg[26]~144_combout ;
wire \my_processor|myalu|ShiftRight0~93_combout ;
wire \my_processor|myalu|Add1~51 ;
wire \my_processor|myalu|Add1~52_combout ;
wire \my_processor|data_writeReg[26]~145_combout ;
wire \my_processor|data_writeReg[26]~146_combout ;
wire \my_processor|data_writeReg[26]~147_combout ;
wire \my_processor|myalu|inner_result~3_combout ;
wire \my_processor|data_writeReg[26]~148_combout ;
wire \my_processor|data_writeReg[26]~149_combout ;
wire \my_regfile|registers[21][26]~q ;
wire \my_regfile|Mux5~0_combout ;
wire \my_regfile|Mux5~1_combout ;
wire \my_regfile|Mux5~2_combout ;
wire \my_regfile|Mux5~3_combout ;
wire \my_regfile|Mux5~4_combout ;
wire \my_regfile|Mux5~5_combout ;
wire \my_regfile|Mux5~6_combout ;
wire \my_regfile|Mux5~7_combout ;
wire \my_regfile|Mux5~8_combout ;
wire \my_regfile|Mux5~9_combout ;
wire \my_regfile|Mux5~10_combout ;
wire \my_regfile|Mux5~11_combout ;
wire \my_regfile|Mux5~12_combout ;
wire \my_regfile|Mux5~13_combout ;
wire \my_regfile|Mux5~14_combout ;
wire \my_regfile|Mux5~15_combout ;
wire \my_regfile|Mux5~16_combout ;
wire \my_regfile|Mux5~17_combout ;
wire \my_regfile|Mux5~18_combout ;
wire \my_regfile|Mux5~19_combout ;
wire \my_regfile|Mux5~20_combout ;
wire \my_processor|myalu|Add0~53 ;
wire \my_processor|myalu|Add0~55 ;
wire \my_processor|myalu|Add0~56_combout ;
wire \my_processor|myalu|Add1~53 ;
wire \my_processor|myalu|Add1~55 ;
wire \my_processor|myalu|Add1~56_combout ;
wire \my_processor|myalu|ShiftRight0~94_combout ;
wire \my_processor|myalu|ShiftLeft0~62_combout ;
wire \my_processor|myalu|Selector28~0_combout ;
wire \my_processor|myalu|ShiftLeft0~96_combout ;
wire \my_processor|data_writeReg[28]~157_combout ;
wire \my_processor|data_writeReg[28]~158_combout ;
wire \my_processor|data_writeReg[28]~159_combout ;
wire \my_processor|data_writeReg[28]~160_combout ;
wire \my_processor|data_writeReg[28]~161_combout ;
wire \my_processor|data_writeReg[28]~162_combout ;
wire \my_processor|data_writeReg[28]~163_combout ;
wire \my_processor|data_writeReg[28]~164_combout ;
wire \my_regfile|registers[21][28]~q ;
wire \my_regfile|Mux3~0_combout ;
wire \my_regfile|Mux3~1_combout ;
wire \my_regfile|Mux3~2_combout ;
wire \my_regfile|Mux3~3_combout ;
wire \my_regfile|Mux3~4_combout ;
wire \my_regfile|Mux3~5_combout ;
wire \my_regfile|Mux3~6_combout ;
wire \my_regfile|Mux3~7_combout ;
wire \my_regfile|Mux3~8_combout ;
wire \my_regfile|Mux3~9_combout ;
wire \my_regfile|Mux3~10_combout ;
wire \my_regfile|Mux3~11_combout ;
wire \my_regfile|Mux3~12_combout ;
wire \my_regfile|Mux3~13_combout ;
wire \my_regfile|Mux3~14_combout ;
wire \my_regfile|Mux3~15_combout ;
wire \my_regfile|Mux3~16_combout ;
wire \my_regfile|Mux3~17_combout ;
wire \my_regfile|Mux3~18_combout ;
wire \my_regfile|Mux3~19_combout ;
wire \my_regfile|Mux3~20_combout ;
wire \my_processor|myalu|ShiftRight0~64_combout ;
wire \my_processor|myalu|ShiftRight0~65_combout ;
wire \my_processor|myalu|ShiftRight0~66_combout ;
wire \my_processor|myalu|ShiftRight0~52_combout ;
wire \my_processor|myalu|ShiftRight0~68_combout ;
wire \my_processor|myalu|ShiftRight0~69_combout ;
wire \my_processor|myalu|ShiftRight0~70_combout ;
wire \my_processor|data_writeReg[19]~95_combout ;
wire \my_processor|myalu|Add1~38_combout ;
wire \my_processor|data_writeReg[19]~96_combout ;
wire \my_processor|data_writeReg[19]~97_combout ;
wire \my_processor|data_writeReg[19]~98_combout ;
wire \my_processor|data_writeReg[19]~99_combout ;
wire \my_processor|data_writeReg[19]~100_combout ;
wire \my_regfile|registers[25][19]~q ;
wire \my_regfile|Mux12~0_combout ;
wire \my_regfile|Mux12~1_combout ;
wire \my_regfile|Mux12~2_combout ;
wire \my_regfile|Mux12~3_combout ;
wire \my_regfile|Mux12~4_combout ;
wire \my_regfile|Mux12~5_combout ;
wire \my_regfile|Mux12~6_combout ;
wire \my_regfile|Mux12~7_combout ;
wire \my_regfile|Mux12~8_combout ;
wire \my_regfile|Mux12~9_combout ;
wire \my_regfile|Mux12~10_combout ;
wire \my_regfile|Mux12~11_combout ;
wire \my_regfile|Mux12~12_combout ;
wire \my_regfile|Mux12~13_combout ;
wire \my_regfile|Mux12~14_combout ;
wire \my_regfile|Mux12~15_combout ;
wire \my_regfile|Mux12~16_combout ;
wire \my_regfile|Mux12~17_combout ;
wire \my_regfile|Mux12~18_combout ;
wire \my_regfile|Mux12~19_combout ;
wire \my_regfile|Mux12~20_combout ;
wire \my_processor|myalu|ShiftRight0~22_combout ;
wire \my_processor|myalu|ShiftRight0~24_combout ;
wire \my_processor|myalu|ShiftRight0~6_combout ;
wire \my_processor|myalu|ShiftRight0~7_combout ;
wire \my_processor|myalu|ShiftRight0~8_combout ;
wire \my_processor|myalu|ShiftRight0~75_combout ;
wire \my_processor|myalu|Selector31~8_combout ;
wire \my_processor|myalu|Selector31~19_combout ;
wire \my_processor|myalu|Selector31~9_combout ;
wire \my_processor|data_writeReg[12]~43_combout ;
wire \my_processor|data_writeReg[12]~44_combout ;
wire \my_processor|data_writeReg[12]~177_combout ;
wire \my_processor|data_writeReg[12]~45_combout ;
wire \my_processor|data_writeReg[12]~46_combout ;
wire \my_processor|data_writeReg[12]~47_combout ;
wire \my_processor|data_writeReg[12]~48_combout ;
wire \my_regfile|registers[21][12]~q ;
wire \my_regfile|Mux19~0_combout ;
wire \my_regfile|Mux19~1_combout ;
wire \my_regfile|Mux19~2_combout ;
wire \my_regfile|Mux19~3_combout ;
wire \my_regfile|Mux19~4_combout ;
wire \my_regfile|Mux19~5_combout ;
wire \my_regfile|Mux19~6_combout ;
wire \my_regfile|Mux19~7_combout ;
wire \my_regfile|Mux19~8_combout ;
wire \my_regfile|Mux19~9_combout ;
wire \my_regfile|Mux19~10_combout ;
wire \my_regfile|Mux19~11_combout ;
wire \my_regfile|Mux19~12_combout ;
wire \my_regfile|Mux19~13_combout ;
wire \my_regfile|Mux19~14_combout ;
wire \my_regfile|Mux19~15_combout ;
wire \my_regfile|Mux19~16_combout ;
wire \my_regfile|Mux19~17_combout ;
wire \my_regfile|Mux19~18_combout ;
wire \my_regfile|Mux19~19_combout ;
wire \my_regfile|Mux19~20_combout ;
wire \my_processor|myalu|Add0~25 ;
wire \my_processor|myalu|Add0~26_combout ;
wire \my_processor|myalu|ShiftRight0~38_combout ;
wire \my_processor|myalu|ShiftRight0~39_combout ;
wire \my_processor|myalu|ShiftRight0~31_combout ;
wire \my_processor|myalu|ShiftRight0~32_combout ;
wire \my_processor|myalu|ShiftRight0~79_combout ;
wire \my_processor|myalu|ShiftLeft0~66_combout ;
wire \my_processor|myalu|ShiftRight0~95_combout ;
wire \my_processor|data_writeReg[13]~49_combout ;
wire \my_processor|data_writeReg[13]~50_combout ;
wire \my_processor|myalu|Add1~25 ;
wire \my_processor|myalu|Add1~26_combout ;
wire \my_processor|data_writeReg[13]~51_combout ;
wire \my_processor|data_writeReg[13]~52_combout ;
wire \my_processor|data_writeReg[13]~53_combout ;
wire \my_processor|data_writeReg[13]~54_combout ;
wire \my_regfile|registers[25][13]~q ;
wire \my_regfile|Mux18~0_combout ;
wire \my_regfile|Mux18~1_combout ;
wire \my_regfile|Mux18~2_combout ;
wire \my_regfile|Mux18~3_combout ;
wire \my_regfile|Mux18~4_combout ;
wire \my_regfile|Mux18~5_combout ;
wire \my_regfile|Mux18~6_combout ;
wire \my_regfile|Mux18~7_combout ;
wire \my_regfile|Mux18~8_combout ;
wire \my_regfile|Mux18~9_combout ;
wire \my_regfile|Mux18~10_combout ;
wire \my_regfile|Mux18~11_combout ;
wire \my_regfile|Mux18~12_combout ;
wire \my_regfile|Mux18~13_combout ;
wire \my_regfile|Mux18~14_combout ;
wire \my_regfile|Mux18~15_combout ;
wire \my_regfile|Mux18~16_combout ;
wire \my_regfile|Mux18~17_combout ;
wire \my_regfile|Mux18~18_combout ;
wire \my_regfile|Mux18~19_combout ;
wire \my_regfile|Mux18~20_combout ;
wire \my_processor|myalu|Add0~27 ;
wire \my_processor|myalu|Add0~28_combout ;
wire \my_processor|myalu|Add1~27 ;
wire \my_processor|myalu|Add1~28_combout ;
wire \my_processor|myalu|ShiftRight0~53_combout ;
wire \my_processor|myalu|ShiftRight0~59_combout ;
wire \my_processor|myalu|ShiftRight0~60_combout ;
wire \my_processor|myalu|ShiftRight0~84_combout ;
wire \my_processor|myalu|ShiftLeft0~67_combout ;
wire \my_processor|myalu|ShiftLeft0~70_combout ;
wire \my_processor|myalu|ShiftRight0~96_combout ;
wire \my_processor|data_writeReg[14]~55_combout ;
wire \my_processor|data_writeReg[14]~56_combout ;
wire \my_processor|data_writeReg[14]~178_combout ;
wire \my_processor|data_writeReg[14]~57_combout ;
wire \my_processor|data_writeReg[14]~58_combout ;
wire \my_processor|data_writeReg[14]~59_combout ;
wire \my_processor|data_writeReg[14]~60_combout ;
wire \my_regfile|registers[21][14]~q ;
wire \my_regfile|Mux17~0_combout ;
wire \my_regfile|Mux17~1_combout ;
wire \my_regfile|Mux17~2_combout ;
wire \my_regfile|Mux17~3_combout ;
wire \my_regfile|Mux17~4_combout ;
wire \my_regfile|Mux17~5_combout ;
wire \my_regfile|Mux17~6_combout ;
wire \my_regfile|Mux17~7_combout ;
wire \my_regfile|Mux17~8_combout ;
wire \my_regfile|Mux17~9_combout ;
wire \my_regfile|Mux17~10_combout ;
wire \my_regfile|Mux17~11_combout ;
wire \my_regfile|Mux17~12_combout ;
wire \my_regfile|Mux17~13_combout ;
wire \my_regfile|Mux17~14_combout ;
wire \my_regfile|Mux17~15_combout ;
wire \my_regfile|Mux17~16_combout ;
wire \my_regfile|Mux17~17_combout ;
wire \my_regfile|Mux17~18_combout ;
wire \my_regfile|Mux17~19_combout ;
wire \my_regfile|Mux17~20_combout ;
wire \my_processor|myalu|Add0~29 ;
wire \my_processor|myalu|Add0~30_combout ;
wire \my_processor|myalu|ShiftRight0~88_combout ;
wire \my_processor|myalu|ShiftLeft0~43_combout ;
wire \my_processor|myalu|ShiftLeft0~48_combout ;
wire \my_processor|data_writeReg[15]~61_combout ;
wire \my_processor|data_writeReg[15]~62_combout ;
wire \my_processor|myalu|Add1~29 ;
wire \my_processor|myalu|Add1~30_combout ;
wire \my_processor|data_writeReg[15]~63_combout ;
wire \my_processor|data_writeReg[15]~64_combout ;
wire \my_processor|data_writeReg[15]~65_combout ;
wire \my_processor|data_writeReg[15]~66_combout ;
wire \my_regfile|registers[25][15]~q ;
wire \my_regfile|Mux16~0_combout ;
wire \my_regfile|Mux16~1_combout ;
wire \my_regfile|Mux16~2_combout ;
wire \my_regfile|Mux16~3_combout ;
wire \my_regfile|Mux16~4_combout ;
wire \my_regfile|Mux16~5_combout ;
wire \my_regfile|Mux16~6_combout ;
wire \my_regfile|Mux16~7_combout ;
wire \my_regfile|Mux16~8_combout ;
wire \my_regfile|Mux16~9_combout ;
wire \my_regfile|Mux16~10_combout ;
wire \my_regfile|Mux16~11_combout ;
wire \my_regfile|Mux16~12_combout ;
wire \my_regfile|Mux16~13_combout ;
wire \my_regfile|Mux16~14_combout ;
wire \my_regfile|Mux16~15_combout ;
wire \my_regfile|Mux16~16_combout ;
wire \my_regfile|Mux16~17_combout ;
wire \my_regfile|Mux16~18_combout ;
wire \my_regfile|Mux16~19_combout ;
wire \my_regfile|Mux16~20_combout ;
wire \my_processor|myalu|Add0~31 ;
wire \my_processor|myalu|Add0~32_combout ;
wire \my_processor|myalu|Add1~31 ;
wire \my_processor|myalu|Add1~32_combout ;
wire \my_processor|myalu|ShiftLeft0~4_combout ;
wire \my_processor|data_writeReg[16]~71_combout ;
wire \my_processor|myalu|ShiftRight0~25_combout ;
wire \my_processor|myalu|ShiftRight0~26_combout ;
wire \my_processor|data_writeReg[16]~72_combout ;
wire \my_processor|data_writeReg[16]~73_combout ;
wire \my_processor|data_writeReg[16]~74_combout ;
wire \my_processor|data_writeReg[16]~75_combout ;
wire \my_processor|data_writeReg[16]~76_combout ;
wire \my_processor|data_writeReg[16]~77_combout ;
wire \my_regfile|registers[21][16]~q ;
wire \my_regfile|Mux15~0_combout ;
wire \my_regfile|Mux15~1_combout ;
wire \my_regfile|Mux15~2_combout ;
wire \my_regfile|Mux15~3_combout ;
wire \my_regfile|Mux15~4_combout ;
wire \my_regfile|Mux15~5_combout ;
wire \my_regfile|Mux15~6_combout ;
wire \my_regfile|Mux15~7_combout ;
wire \my_regfile|Mux15~8_combout ;
wire \my_regfile|Mux15~9_combout ;
wire \my_regfile|Mux15~10_combout ;
wire \my_regfile|Mux15~11_combout ;
wire \my_regfile|Mux15~12_combout ;
wire \my_regfile|Mux15~13_combout ;
wire \my_regfile|Mux15~14_combout ;
wire \my_regfile|Mux15~15_combout ;
wire \my_regfile|Mux15~16_combout ;
wire \my_regfile|Mux15~17_combout ;
wire \my_regfile|Mux15~18_combout ;
wire \my_regfile|Mux15~19_combout ;
wire \my_regfile|Mux15~20_combout ;
wire \my_processor|myalu|Add1~33 ;
wire \my_processor|myalu|Add1~34_combout ;
wire \my_processor|myalu|ShiftLeft0~97_combout ;
wire \my_processor|data_writeReg[17]~79_combout ;
wire \my_processor|myalu|ShiftRight0~40_combout ;
wire \my_processor|myalu|ShiftRight0~45_combout ;
wire \my_processor|data_writeReg[17]~80_combout ;
wire \my_processor|data_writeReg[17]~81_combout ;
wire \my_processor|data_writeReg[17]~82_combout ;
wire \my_processor|data_writeReg[17]~83_combout ;
wire \my_processor|myalu|Add0~33 ;
wire \my_processor|myalu|Add0~34_combout ;
wire \my_processor|data_writeReg[17]~84_combout ;
wire \my_processor|data_writeReg[17]~85_combout ;
wire \my_processor|data_writeReg[17]~180_combout ;
wire \my_processor|data_writeReg[17]~86_combout ;
wire \my_regfile|registers[25][17]~q ;
wire \my_regfile|Mux14~0_combout ;
wire \my_regfile|Mux14~1_combout ;
wire \my_regfile|Mux14~2_combout ;
wire \my_regfile|Mux14~3_combout ;
wire \my_regfile|Mux14~4_combout ;
wire \my_regfile|Mux14~5_combout ;
wire \my_regfile|Mux14~6_combout ;
wire \my_regfile|Mux14~7_combout ;
wire \my_regfile|Mux14~8_combout ;
wire \my_regfile|Mux14~9_combout ;
wire \my_regfile|Mux14~10_combout ;
wire \my_regfile|Mux14~11_combout ;
wire \my_regfile|Mux14~12_combout ;
wire \my_regfile|Mux14~13_combout ;
wire \my_regfile|Mux14~14_combout ;
wire \my_regfile|Mux14~15_combout ;
wire \my_regfile|Mux14~16_combout ;
wire \my_regfile|Mux14~17_combout ;
wire \my_regfile|Mux14~18_combout ;
wire \my_regfile|Mux14~19_combout ;
wire \my_regfile|Mux14~20_combout ;
wire \my_processor|myalu|Add0~35 ;
wire \my_processor|myalu|Add0~36_combout ;
wire \my_processor|myalu|Add1~36_combout ;
wire \my_processor|myalu|ShiftLeft0~98_combout ;
wire \my_processor|data_writeReg[18]~87_combout ;
wire \my_processor|data_writeReg[18]~88_combout ;
wire \my_processor|data_writeReg[18]~89_combout ;
wire \my_processor|data_writeReg[18]~90_combout ;
wire \my_processor|data_writeReg[18]~91_combout ;
wire \my_processor|data_writeReg[18]~92_combout ;
wire \my_processor|data_writeReg[18]~93_combout ;
wire \my_regfile|registers[21][18]~q ;
wire \my_regfile|Mux13~0_combout ;
wire \my_regfile|Mux13~1_combout ;
wire \my_regfile|Mux13~2_combout ;
wire \my_regfile|Mux13~3_combout ;
wire \my_regfile|Mux13~4_combout ;
wire \my_regfile|Mux13~5_combout ;
wire \my_regfile|Mux13~6_combout ;
wire \my_regfile|Mux13~7_combout ;
wire \my_regfile|Mux13~8_combout ;
wire \my_regfile|Mux13~9_combout ;
wire \my_regfile|Mux13~10_combout ;
wire \my_regfile|Mux13~11_combout ;
wire \my_regfile|Mux13~12_combout ;
wire \my_regfile|Mux13~13_combout ;
wire \my_regfile|Mux13~14_combout ;
wire \my_regfile|Mux13~15_combout ;
wire \my_regfile|Mux13~16_combout ;
wire \my_regfile|Mux13~17_combout ;
wire \my_regfile|Mux13~18_combout ;
wire \my_regfile|Mux13~19_combout ;
wire \my_regfile|Mux13~20_combout ;
wire \my_processor|myalu|ShiftRight0~23_combout ;
wire \my_processor|myalu|ShiftRight0~72_combout ;
wire \my_processor|myalu|ShiftRight0~61_combout ;
wire \my_processor|myalu|ShiftRight0~73_combout ;
wire \my_processor|myalu|ShiftRight0~74_combout ;
wire \my_processor|myalu|ShiftLeft0~42_combout ;
wire \my_processor|myalu|ShiftRight0~97_combout ;
wire \my_processor|myalu|Selector20~0_combout ;
wire \my_processor|myalu|Selector20~1_combout ;
wire \my_processor|myalu|Add1~22_combout ;
wire \my_processor|myalu|Selector20~2_combout ;
wire \my_processor|myalu|Selector20~3_combout ;
wire \my_processor|myalu|Selector20~4_combout ;
wire \my_processor|data_writeReg[10]~41_combout ;
wire \my_regfile|registers[21][10]~q ;
wire \my_regfile|Mux21~0_combout ;
wire \my_regfile|Mux21~1_combout ;
wire \my_regfile|Mux21~2_combout ;
wire \my_regfile|Mux21~3_combout ;
wire \my_regfile|Mux21~4_combout ;
wire \my_regfile|Mux21~5_combout ;
wire \my_regfile|Mux21~6_combout ;
wire \my_regfile|Mux21~7_combout ;
wire \my_regfile|Mux21~8_combout ;
wire \my_regfile|Mux21~9_combout ;
wire \my_regfile|Mux21~10_combout ;
wire \my_regfile|Mux21~11_combout ;
wire \my_regfile|Mux21~12_combout ;
wire \my_regfile|Mux21~13_combout ;
wire \my_regfile|Mux21~14_combout ;
wire \my_regfile|Mux21~15_combout ;
wire \my_regfile|Mux21~16_combout ;
wire \my_regfile|Mux21~17_combout ;
wire \my_regfile|Mux21~18_combout ;
wire \my_regfile|Mux21~19_combout ;
wire \my_regfile|Mux21~20_combout ;
wire \my_processor|myalu|Add0~20_combout ;
wire \my_processor|myalu|Add1~20_combout ;
wire \my_processor|myalu|ShiftRight0~33_combout ;
wire \my_processor|myalu|ShiftRight0~62_combout ;
wire \my_processor|myalu|ShiftRight0~63_combout ;
wire \my_processor|myalu|ShiftRight0~54_combout ;
wire \my_processor|myalu|Selector21~0_combout ;
wire \my_processor|myalu|Selector21~1_combout ;
wire \my_processor|myalu|Selector21~2_combout ;
wire \my_processor|myalu|Selector21~3_combout ;
wire \my_processor|myalu|Selector21~4_combout ;
wire \my_processor|data_writeReg[9]~40_combout ;
wire \my_regfile|registers[25][9]~q ;
wire \my_regfile|Mux22~0_combout ;
wire \my_regfile|Mux22~1_combout ;
wire \my_regfile|Mux22~2_combout ;
wire \my_regfile|Mux22~3_combout ;
wire \my_regfile|Mux22~4_combout ;
wire \my_regfile|Mux22~5_combout ;
wire \my_regfile|Mux22~6_combout ;
wire \my_regfile|Mux22~7_combout ;
wire \my_regfile|Mux22~8_combout ;
wire \my_regfile|Mux22~9_combout ;
wire \my_regfile|Mux22~10_combout ;
wire \my_regfile|Mux22~11_combout ;
wire \my_regfile|Mux22~12_combout ;
wire \my_regfile|Mux22~13_combout ;
wire \my_regfile|Mux22~14_combout ;
wire \my_regfile|Mux22~15_combout ;
wire \my_regfile|Mux22~16_combout ;
wire \my_regfile|Mux22~17_combout ;
wire \my_regfile|Mux22~18_combout ;
wire \my_regfile|Mux22~19_combout ;
wire \my_regfile|Mux22~20_combout ;
wire \my_processor|myalu|Add0~18_combout ;
wire \my_processor|myalu|ShiftRight0~9_combout ;
wire \my_processor|myalu|ShiftRight0~34_combout ;
wire \my_processor|myalu|ShiftRight0~35_combout ;
wire \my_processor|myalu|Selector22~0_combout ;
wire \my_processor|myalu|Selector22~1_combout ;
wire \my_processor|myalu|Add1~18_combout ;
wire \my_processor|myalu|Selector22~2_combout ;
wire \my_processor|myalu|Selector22~3_combout ;
wire \my_processor|myalu|Selector22~4_combout ;
wire \my_processor|data_writeReg[8]~39_combout ;
wire \my_regfile|registers[21][8]~q ;
wire \my_regfile|Mux23~0_combout ;
wire \my_regfile|Mux23~1_combout ;
wire \my_regfile|Mux23~2_combout ;
wire \my_regfile|Mux23~3_combout ;
wire \my_regfile|Mux23~4_combout ;
wire \my_regfile|Mux23~5_combout ;
wire \my_regfile|Mux23~6_combout ;
wire \my_regfile|Mux23~7_combout ;
wire \my_regfile|Mux23~8_combout ;
wire \my_regfile|Mux23~9_combout ;
wire \my_regfile|Mux23~10_combout ;
wire \my_regfile|Mux23~11_combout ;
wire \my_regfile|Mux23~12_combout ;
wire \my_regfile|Mux23~13_combout ;
wire \my_regfile|Mux23~14_combout ;
wire \my_regfile|Mux23~15_combout ;
wire \my_regfile|Mux23~16_combout ;
wire \my_regfile|Mux23~17_combout ;
wire \my_regfile|Mux23~18_combout ;
wire \my_regfile|Mux23~19_combout ;
wire \my_regfile|Mux23~20_combout ;
wire \my_processor|myalu|Add0~16_combout ;
wire \my_processor|myalu|Add1~16_combout ;
wire \my_processor|myalu|ShiftRight0~10_combout ;
wire \my_processor|myalu|ShiftRight0~11_combout ;
wire \my_processor|myalu|ShiftRight0~12_combout ;
wire \my_processor|myalu|Selector23~0_combout ;
wire \my_processor|myalu|Selector23~1_combout ;
wire \my_processor|myalu|Selector23~2_combout ;
wire \my_processor|myalu|Selector23~3_combout ;
wire \my_processor|myalu|Selector23~4_combout ;
wire \my_processor|data_writeReg[7]~38_combout ;
wire \my_regfile|registers[25][7]~q ;
wire \my_regfile|Mux24~0_combout ;
wire \my_regfile|Mux24~1_combout ;
wire \my_regfile|Mux24~2_combout ;
wire \my_regfile|Mux24~3_combout ;
wire \my_regfile|Mux24~4_combout ;
wire \my_regfile|Mux24~5_combout ;
wire \my_regfile|Mux24~6_combout ;
wire \my_regfile|Mux24~7_combout ;
wire \my_regfile|Mux24~8_combout ;
wire \my_regfile|Mux24~9_combout ;
wire \my_regfile|Mux24~10_combout ;
wire \my_regfile|Mux24~11_combout ;
wire \my_regfile|Mux24~12_combout ;
wire \my_regfile|Mux24~13_combout ;
wire \my_regfile|Mux24~14_combout ;
wire \my_regfile|Mux24~15_combout ;
wire \my_regfile|Mux24~16_combout ;
wire \my_regfile|Mux24~17_combout ;
wire \my_regfile|Mux24~18_combout ;
wire \my_regfile|Mux24~19_combout ;
wire \my_regfile|Mux24~20_combout ;
wire \my_processor|myalu|Add0~14_combout ;
wire \my_processor|myalu|ShiftRight0~57_combout ;
wire \my_processor|myalu|ShiftRight0~71_combout ;
wire \my_processor|myalu|Selector24~2_combout ;
wire \my_processor|myalu|Selector24~3_combout ;
wire \my_processor|myalu|Add1~14_combout ;
wire \my_processor|myalu|Selector24~1_combout ;
wire \my_processor|myalu|Selector24~4_combout ;
wire \my_processor|myalu|Selector24~5_combout ;
wire \my_processor|myalu|Selector24~6_combout ;
wire \my_processor|myalu|Selector24~7_combout ;
wire \my_processor|data_writeReg[6]~37_combout ;
wire \my_regfile|registers[21][6]~q ;
wire \my_regfile|Mux25~0_combout ;
wire \my_regfile|Mux25~1_combout ;
wire \my_regfile|Mux25~2_combout ;
wire \my_regfile|Mux25~3_combout ;
wire \my_regfile|Mux25~4_combout ;
wire \my_regfile|Mux25~5_combout ;
wire \my_regfile|Mux25~6_combout ;
wire \my_regfile|Mux25~7_combout ;
wire \my_regfile|Mux25~8_combout ;
wire \my_regfile|Mux25~9_combout ;
wire \my_regfile|Mux25~10_combout ;
wire \my_regfile|Mux25~11_combout ;
wire \my_regfile|Mux25~12_combout ;
wire \my_regfile|Mux25~13_combout ;
wire \my_regfile|Mux25~14_combout ;
wire \my_regfile|Mux25~15_combout ;
wire \my_regfile|Mux25~16_combout ;
wire \my_regfile|Mux25~17_combout ;
wire \my_regfile|Mux25~18_combout ;
wire \my_regfile|Mux25~19_combout ;
wire \my_regfile|Mux25~20_combout ;
wire \my_processor|myalu|Add0~12_combout ;
wire \my_processor|myalu|ShiftRight0~56_combout ;
wire \my_processor|myalu|ShiftRight0~58_combout ;
wire \my_processor|myalu|Selector25~0_combout ;
wire \my_processor|myalu|Selector25~1_combout ;
wire \my_processor|myalu|Add1~12_combout ;
wire \my_processor|myalu|Selector25~2_combout ;
wire \my_processor|myalu|Selector25~3_combout ;
wire \my_processor|myalu|Selector25~4_combout ;
wire \my_processor|myalu|Selector25~5_combout ;
wire \my_processor|data_writeReg[5]~36_combout ;
wire \my_regfile|registers[25][5]~q ;
wire \my_regfile|Mux26~0_combout ;
wire \my_regfile|Mux26~1_combout ;
wire \my_regfile|Mux26~2_combout ;
wire \my_regfile|Mux26~3_combout ;
wire \my_regfile|Mux26~4_combout ;
wire \my_regfile|Mux26~5_combout ;
wire \my_regfile|Mux26~6_combout ;
wire \my_regfile|Mux26~7_combout ;
wire \my_regfile|Mux26~8_combout ;
wire \my_regfile|Mux26~9_combout ;
wire \my_regfile|Mux26~10_combout ;
wire \my_regfile|Mux26~11_combout ;
wire \my_regfile|Mux26~12_combout ;
wire \my_regfile|Mux26~13_combout ;
wire \my_regfile|Mux26~14_combout ;
wire \my_regfile|Mux26~15_combout ;
wire \my_regfile|Mux26~16_combout ;
wire \my_regfile|Mux26~17_combout ;
wire \my_regfile|Mux26~18_combout ;
wire \my_regfile|Mux26~19_combout ;
wire \my_regfile|Mux26~20_combout ;
wire \my_processor|myalu|Add0~10_combout ;
wire \my_processor|myalu|ShiftRight0~28_combout ;
wire \my_processor|myalu|ShiftRight0~29_combout ;
wire \my_processor|myalu|ShiftRight0~30_combout ;
wire \my_processor|myalu|Selector26~0_combout ;
wire \my_processor|myalu|Selector26~1_combout ;
wire \my_processor|myalu|Add1~10_combout ;
wire \my_processor|myalu|Selector26~2_combout ;
wire \my_processor|myalu|Selector26~3_combout ;
wire \my_processor|myalu|Selector26~4_combout ;
wire \my_processor|myalu|Selector26~5_combout ;
wire \my_processor|data_writeReg[4]~35_combout ;
wire \my_regfile|registers[21][4]~q ;
wire \my_regfile|Mux27~0_combout ;
wire \my_regfile|Mux27~1_combout ;
wire \my_regfile|Mux27~2_combout ;
wire \my_regfile|Mux27~3_combout ;
wire \my_regfile|Mux27~4_combout ;
wire \my_regfile|Mux27~5_combout ;
wire \my_regfile|Mux27~6_combout ;
wire \my_regfile|Mux27~7_combout ;
wire \my_regfile|Mux27~8_combout ;
wire \my_regfile|Mux27~9_combout ;
wire \my_regfile|Mux27~10_combout ;
wire \my_regfile|Mux27~11_combout ;
wire \my_regfile|Mux27~12_combout ;
wire \my_regfile|Mux27~13_combout ;
wire \my_regfile|Mux27~14_combout ;
wire \my_regfile|Mux27~15_combout ;
wire \my_regfile|Mux27~16_combout ;
wire \my_regfile|Mux27~17_combout ;
wire \my_regfile|Mux27~18_combout ;
wire \my_regfile|Mux27~19_combout ;
wire \my_regfile|Mux27~20_combout ;
wire \my_processor|myalu|Add0~8_combout ;
wire \my_processor|myalu|ShiftRight0~3_combout ;
wire \my_processor|myalu|ShiftRight0~4_combout ;
wire \my_processor|myalu|ShiftRight0~5_combout ;
wire \my_processor|myalu|Selector27~0_combout ;
wire \my_processor|myalu|Selector27~1_combout ;
wire \my_processor|myalu|Add1~8_combout ;
wire \my_processor|myalu|Selector27~2_combout ;
wire \my_processor|myalu|Selector27~3_combout ;
wire \my_processor|myalu|Selector27~4_combout ;
wire \my_processor|myalu|Selector27~5_combout ;
wire \my_processor|data_writeReg[3]~34_combout ;
wire \my_regfile|registers[25][3]~q ;
wire \my_regfile|Mux28~0_combout ;
wire \my_regfile|Mux28~1_combout ;
wire \my_regfile|Mux28~2_combout ;
wire \my_regfile|Mux28~3_combout ;
wire \my_regfile|Mux28~4_combout ;
wire \my_regfile|Mux28~5_combout ;
wire \my_regfile|Mux28~6_combout ;
wire \my_regfile|Mux28~7_combout ;
wire \my_regfile|Mux28~8_combout ;
wire \my_regfile|Mux28~9_combout ;
wire \my_regfile|Mux28~10_combout ;
wire \my_regfile|Mux28~11_combout ;
wire \my_regfile|Mux28~12_combout ;
wire \my_regfile|Mux28~13_combout ;
wire \my_regfile|Mux28~14_combout ;
wire \my_regfile|Mux28~15_combout ;
wire \my_regfile|Mux28~16_combout ;
wire \my_regfile|Mux28~17_combout ;
wire \my_regfile|Mux28~18_combout ;
wire \my_regfile|Mux28~19_combout ;
wire \my_regfile|Mux28~20_combout ;
wire \my_processor|myalu|Add0~6_combout ;
wire \my_processor|myalu|ShiftRight0~27_combout ;
wire \my_processor|myalu|Selector28~7_combout ;
wire \my_processor|myalu|Selector28~8_combout ;
wire \my_processor|myalu|Add1~6_combout ;
wire \my_processor|myalu|Selector28~3_combout ;
wire \my_processor|myalu|Selector28~9_combout ;
wire \my_processor|myalu|Selector28~10_combout ;
wire \my_processor|myalu|Selector28~11_combout ;
wire \my_processor|myalu|Selector28~12_combout ;
wire \my_processor|myalu|Add0~54_combout ;
wire \my_processor|myalu|ShiftLeft0~55_combout ;
wire \my_processor|myalu|ShiftLeft0~56_combout ;
wire \my_processor|myalu|ShiftLeft0~57_combout ;
wire \my_processor|data_writeReg[27]~150_combout ;
wire \my_processor|data_writeReg[27]~151_combout ;
wire \my_processor|myalu|Add1~54_combout ;
wire \my_processor|data_writeReg[27]~152_combout ;
wire \my_processor|data_writeReg[27]~153_combout ;
wire \my_processor|data_writeReg[27]~154_combout ;
wire \my_processor|data_writeReg[27]~155_combout ;
wire \my_processor|data_writeReg[27]~156_combout ;
wire \my_regfile|registers[25][27]~q ;
wire \my_regfile|Mux4~0_combout ;
wire \my_regfile|Mux4~1_combout ;
wire \my_regfile|Mux4~2_combout ;
wire \my_regfile|Mux4~3_combout ;
wire \my_regfile|Mux4~4_combout ;
wire \my_regfile|Mux4~5_combout ;
wire \my_regfile|Mux4~6_combout ;
wire \my_regfile|Mux4~7_combout ;
wire \my_regfile|Mux4~8_combout ;
wire \my_regfile|Mux4~9_combout ;
wire \my_regfile|Mux4~10_combout ;
wire \my_regfile|Mux4~11_combout ;
wire \my_regfile|Mux4~12_combout ;
wire \my_regfile|Mux4~13_combout ;
wire \my_regfile|Mux4~14_combout ;
wire \my_regfile|Mux4~15_combout ;
wire \my_regfile|Mux4~16_combout ;
wire \my_regfile|Mux4~17_combout ;
wire \my_regfile|Mux4~18_combout ;
wire \my_regfile|Mux4~19_combout ;
wire \my_regfile|Mux4~20_combout ;
wire \my_processor|myalu|ShiftRight0~47_combout ;
wire \my_processor|myalu|ShiftRight0~48_combout ;
wire \my_processor|myalu|ShiftRight0~49_combout ;
wire \my_processor|myalu|ShiftRight0~55_combout ;
wire \my_processor|myalu|ShiftRight0~2_combout ;
wire \my_processor|myalu|Selector29~2_combout ;
wire \my_processor|myalu|Selector29~3_combout ;
wire \my_processor|myalu|Add1~4_combout ;
wire \my_processor|myalu|Selector29~4_combout ;
wire \my_processor|myalu|Selector29~5_combout ;
wire \my_processor|myalu|Add0~4_combout ;
wire \my_processor|myalu|Selector29~8_combout ;
wire \my_processor|myalu|Selector29~6_combout ;
wire \my_processor|myalu|Selector29~7_combout ;
wire \my_processor|data_writeReg[1]~176_combout ;
wire \my_processor|myalu|overflow~combout ;
wire \my_processor|data_writeReg[1]~31_combout ;
wire \my_regfile|registers[25][1]~q ;
wire \my_regfile|Mux30~0_combout ;
wire \my_regfile|Mux30~1_combout ;
wire \my_regfile|Mux30~2_combout ;
wire \my_regfile|Mux30~3_combout ;
wire \my_regfile|Mux30~4_combout ;
wire \my_regfile|Mux30~5_combout ;
wire \my_regfile|Mux30~6_combout ;
wire \my_regfile|Mux30~7_combout ;
wire \my_regfile|Mux30~8_combout ;
wire \my_regfile|Mux30~9_combout ;
wire \my_regfile|Mux30~10_combout ;
wire \my_regfile|Mux30~11_combout ;
wire \my_regfile|Mux30~12_combout ;
wire \my_regfile|Mux30~13_combout ;
wire \my_regfile|Mux30~14_combout ;
wire \my_regfile|Mux30~15_combout ;
wire \my_regfile|Mux30~16_combout ;
wire \my_regfile|Mux30~17_combout ;
wire \my_regfile|Mux30~18_combout ;
wire \my_regfile|Mux30~19_combout ;
wire \my_regfile|Mux30~20_combout ;
wire \my_processor|myalu|Add0~2_combout ;
wire \my_processor|myalu|Selector31~4_combout ;
wire \my_processor|myalu|Selector30~0_combout ;
wire \my_processor|myalu|Selector30~1_combout ;
wire \my_processor|myalu|Selector30~2_combout ;
wire \my_processor|myalu|Selector30~3_combout ;
wire \my_processor|myalu|Add1~2_combout ;
wire \my_processor|myalu|Selector30~4_combout ;
wire \my_processor|myalu|Selector30~5_combout ;
wire \my_processor|myalu|Selector30~6_combout ;
wire \my_processor|data_readB[29]~50_combout ;
wire \my_processor|myalu|Add0~57 ;
wire \my_processor|myalu|Add0~58_combout ;
wire \my_processor|myalu|ShiftLeft0~58_combout ;
wire \my_processor|data_writeReg[29]~165_combout ;
wire \my_processor|data_writeReg[29]~166_combout ;
wire \my_processor|data_writeReg[29]~167_combout ;
wire \my_processor|data_writeReg[29]~168_combout ;
wire \my_processor|myalu|Add1~57 ;
wire \my_processor|myalu|Add1~58_combout ;
wire \my_processor|data_writeReg[29]~169_combout ;
wire \my_processor|data_writeReg[29]~170_combout ;
wire \my_processor|data_writeReg[29]~171_combout ;
wire \my_processor|data_writeReg[29]~172_combout ;
wire \my_regfile|registers[25][29]~q ;
wire \my_regfile|Mux2~0_combout ;
wire \my_regfile|Mux2~1_combout ;
wire \my_regfile|Mux2~2_combout ;
wire \my_regfile|Mux2~3_combout ;
wire \my_regfile|Mux2~4_combout ;
wire \my_regfile|Mux2~5_combout ;
wire \my_regfile|Mux2~6_combout ;
wire \my_regfile|Mux2~7_combout ;
wire \my_regfile|Mux2~8_combout ;
wire \my_regfile|Mux2~9_combout ;
wire \my_regfile|Mux2~10_combout ;
wire \my_regfile|Mux2~11_combout ;
wire \my_regfile|Mux2~12_combout ;
wire \my_regfile|Mux2~13_combout ;
wire \my_regfile|Mux2~14_combout ;
wire \my_regfile|Mux2~15_combout ;
wire \my_regfile|Mux2~16_combout ;
wire \my_regfile|Mux2~17_combout ;
wire \my_regfile|Mux2~18_combout ;
wire \my_regfile|Mux2~19_combout ;
wire \my_regfile|Mux2~20_combout ;
wire \my_processor|myalu|Selector1~2_combout ;
wire \my_processor|myalu|Selector1~3_combout ;
wire \my_processor|myalu|Selector1~4_combout ;
wire \my_processor|myalu|Selector1~5_combout ;
wire \my_processor|myalu|Selector1~6_combout ;
wire \my_processor|ALUop[1]~1_combout ;
wire \my_processor|data_writeBack[30]~0_combout ;
wire \my_regfile|registers[25][30]~q ;
wire \my_regfile|registers[17][30]~q ;
wire \my_regfile|Mux33~0_combout ;
wire \my_regfile|registers[29][30]~q ;
wire \my_regfile|Mux33~1_combout ;
wire \my_regfile|registers[26][30]~q ;
wire \my_regfile|registers[22][30]~q ;
wire \my_regfile|registers[18][30]~q ;
wire \my_regfile|Mux33~2_combout ;
wire \my_regfile|registers[30][30]~q ;
wire \my_regfile|Mux33~3_combout ;
wire \my_regfile|registers[24][30]~q ;
wire \my_regfile|registers[20][30]~q ;
wire \my_regfile|registers[16][30]~q ;
wire \my_regfile|Mux33~4_combout ;
wire \my_regfile|registers[28][30]~q ;
wire \my_regfile|Mux33~5_combout ;
wire \my_regfile|Mux33~6_combout ;
wire \my_regfile|registers[23][30]~q ;
wire \my_regfile|registers[27][30]~q ;
wire \my_regfile|registers[19][30]~q ;
wire \my_regfile|Mux33~7_combout ;
wire \my_regfile|registers[31][30]~q ;
wire \my_regfile|Mux33~8_combout ;
wire \my_regfile|Mux33~9_combout ;
wire \my_regfile|registers[6][30]~q ;
wire \my_regfile|registers[5][30]~q ;
wire \my_regfile|registers[4][30]~q ;
wire \my_regfile|Mux33~10_combout ;
wire \my_regfile|registers[7][30]~q ;
wire \my_regfile|Mux33~11_combout ;
wire \my_regfile|registers[9][30]~q ;
wire \my_regfile|registers[10][30]~q ;
wire \my_regfile|registers[8][30]~q ;
wire \my_regfile|Mux33~12_combout ;
wire \my_regfile|registers[11][30]~q ;
wire \my_regfile|Mux33~13_combout ;
wire \my_regfile|registers[3][30]~q ;
wire \my_regfile|registers[1][30]~q ;
wire \my_regfile|Mux33~14_combout ;
wire \my_regfile|registers[2][30]~q ;
wire \my_regfile|Mux33~15_combout ;
wire \my_regfile|Mux33~16_combout ;
wire \my_regfile|registers[14][30]~q ;
wire \my_regfile|registers[13][30]~q ;
wire \my_regfile|registers[12][30]~q ;
wire \my_regfile|Mux33~17_combout ;
wire \my_regfile|registers[15][30]~q ;
wire \my_regfile|Mux33~18_combout ;
wire \my_regfile|Mux33~19_combout ;
wire \my_regfile|Mux33~20_combout ;
wire \my_processor|data_readB[30]~49_combout ;
wire \my_processor|myalu|Add0~59 ;
wire \my_processor|myalu|Add0~60_combout ;
wire \my_processor|data_writeBack[30]~1_combout ;
wire \my_processor|data_writeBack[30]~2_combout ;
wire \my_processor|myalu|Add1~59 ;
wire \my_processor|myalu|Add1~60_combout ;
wire \my_processor|myalu|Selector1~7_combout ;
wire \my_processor|myalu|Selector1~8_combout ;
wire \my_processor|data_writeBack[30]~3_combout ;
wire \my_processor|data_writeBack[30]~4_combout ;
wire \my_processor|data_writeReg[30]~173_combout ;
wire \my_regfile|registers[21][30]~q ;
wire \my_regfile|Mux1~0_combout ;
wire \my_regfile|Mux1~1_combout ;
wire \my_regfile|Mux1~2_combout ;
wire \my_regfile|Mux1~3_combout ;
wire \my_regfile|Mux1~4_combout ;
wire \my_regfile|Mux1~5_combout ;
wire \my_regfile|Mux1~6_combout ;
wire \my_regfile|Mux1~7_combout ;
wire \my_regfile|Mux1~8_combout ;
wire \my_regfile|Mux1~9_combout ;
wire \my_regfile|Mux1~10_combout ;
wire \my_regfile|Mux1~11_combout ;
wire \my_regfile|Mux1~12_combout ;
wire \my_regfile|Mux1~13_combout ;
wire \my_regfile|Mux1~14_combout ;
wire \my_regfile|Mux1~15_combout ;
wire \my_regfile|Mux1~16_combout ;
wire \my_regfile|Mux1~17_combout ;
wire \my_regfile|Mux1~18_combout ;
wire \my_regfile|Mux1~19_combout ;
wire \my_regfile|Mux1~20_combout ;
wire \my_processor|myalu|Add0~61 ;
wire \my_processor|myalu|Add0~62_combout ;
wire \my_processor|myalu|Selector0~12_combout ;
wire \my_processor|myalu|Selector0~13_combout ;
wire \my_processor|myalu|Selector0~14_combout ;
wire \my_processor|myalu|Selector0~15_combout ;
wire \my_processor|myalu|Selector0~21_combout ;
wire \my_processor|myalu|Selector0~16_combout ;
wire \my_processor|myalu|Selector0~17_combout ;
wire \my_processor|myalu|Selector0~22_combout ;
wire \my_processor|myalu|Selector0~10_combout ;
wire \my_processor|myalu|Add1~61 ;
wire \my_processor|myalu|Add1~62_combout ;
wire \my_processor|myalu|Selector0~18_combout ;
wire \my_processor|myalu|Selector0~19_combout ;
wire \my_processor|myalu|Selector0~20_combout ;
wire \my_regfile|Decoder0~4_combout ;
wire \my_regfile|registers[21][31]~q ;
wire \my_regfile|registers[17][31]~q ;
wire \my_regfile|Mux32~0_combout ;
wire \my_regfile|registers[29][31]~q ;
wire \my_regfile|Mux32~1_combout ;
wire \my_regfile|registers[22][31]~q ;
wire \my_regfile|registers[26][31]~q ;
wire \my_regfile|registers[18][31]~q ;
wire \my_regfile|Mux32~2_combout ;
wire \my_regfile|registers[30][31]~q ;
wire \my_regfile|Mux32~3_combout ;
wire \my_regfile|registers[20][31]~q ;
wire \my_regfile|registers[24][31]~q ;
wire \my_regfile|registers[16][31]~q ;
wire \my_regfile|Mux32~4_combout ;
wire \my_regfile|registers[28][31]~q ;
wire \my_regfile|Mux32~5_combout ;
wire \my_regfile|Mux32~6_combout ;
wire \my_regfile|registers[27][31]~q ;
wire \my_regfile|registers[23][31]~q ;
wire \my_regfile|registers[19][31]~q ;
wire \my_regfile|Mux32~7_combout ;
wire \my_regfile|registers[31][31]~q ;
wire \my_regfile|Mux32~8_combout ;
wire \my_regfile|Mux32~9_combout ;
wire \my_regfile|registers[9][31]~q ;
wire \my_regfile|registers[10][31]~q ;
wire \my_regfile|registers[8][31]~q ;
wire \my_regfile|Mux32~10_combout ;
wire \my_regfile|registers[11][31]~q ;
wire \my_regfile|Mux32~11_combout ;
wire \my_regfile|registers[6][31]~q ;
wire \my_regfile|registers[5][31]~q ;
wire \my_regfile|registers[4][31]~q ;
wire \my_regfile|Mux32~12_combout ;
wire \my_regfile|registers[7][31]~q ;
wire \my_regfile|Mux32~13_combout ;
wire \my_regfile|registers[3][31]~q ;
wire \my_regfile|registers[1][31]~q ;
wire \my_regfile|Mux32~14_combout ;
wire \my_regfile|registers[2][31]~q ;
wire \my_regfile|Mux32~15_combout ;
wire \my_regfile|Mux32~16_combout ;
wire \my_regfile|registers[14][31]~q ;
wire \my_regfile|registers[13][31]~q ;
wire \my_regfile|registers[12][31]~q ;
wire \my_regfile|Mux32~17_combout ;
wire \my_regfile|registers[15][31]~q ;
wire \my_regfile|Mux32~18_combout ;
wire \my_regfile|Mux32~19_combout ;
wire \my_regfile|Mux32~20_combout ;
wire \my_processor|data_writeReg[31]~174_combout ;
wire \my_regfile|registers[25][31]~q ;
wire \my_regfile|Mux0~0_combout ;
wire \my_regfile|Mux0~1_combout ;
wire \my_regfile|Mux0~2_combout ;
wire \my_regfile|Mux0~3_combout ;
wire \my_regfile|Mux0~4_combout ;
wire \my_regfile|Mux0~5_combout ;
wire \my_regfile|Mux0~6_combout ;
wire \my_regfile|Mux0~7_combout ;
wire \my_regfile|Mux0~8_combout ;
wire \my_regfile|Mux0~9_combout ;
wire \my_regfile|Mux0~10_combout ;
wire \my_regfile|Mux0~11_combout ;
wire \my_regfile|Mux0~12_combout ;
wire \my_regfile|Mux0~13_combout ;
wire \my_regfile|Mux0~14_combout ;
wire \my_regfile|Mux0~15_combout ;
wire \my_regfile|Mux0~16_combout ;
wire \my_regfile|Mux0~17_combout ;
wire \my_regfile|Mux0~18_combout ;
wire \my_regfile|Mux0~19_combout ;
wire \my_regfile|Mux0~20_combout ;
wire \my_processor|myalu|Add1~63 ;
wire \my_processor|myalu|Add1~64_combout ;
wire \my_processor|myalu|Add0~63 ;
wire \my_processor|myalu|Add0~64_combout ;
wire \my_processor|myalu|Decoder0~0_combout ;
wire \my_processor|myalu|Selector32~0_combout ;
wire \my_processor|r0~0_combout ;
wire \my_processor|data_writeReg[0]~175_combout ;
wire \my_processor|data_writeReg[0]~29_combout ;
wire \my_regfile|registers[21][0]~q ;
wire \my_regfile|Mux31~0_combout ;
wire \my_regfile|Mux31~1_combout ;
wire \my_regfile|Mux31~2_combout ;
wire \my_regfile|Mux31~3_combout ;
wire \my_regfile|Mux31~4_combout ;
wire \my_regfile|Mux31~5_combout ;
wire \my_regfile|Mux31~6_combout ;
wire \my_regfile|Mux31~7_combout ;
wire \my_regfile|Mux31~8_combout ;
wire \my_regfile|Mux31~9_combout ;
wire \my_regfile|Mux31~10_combout ;
wire \my_regfile|Mux31~11_combout ;
wire \my_regfile|Mux31~12_combout ;
wire \my_regfile|Mux31~13_combout ;
wire \my_regfile|Mux31~14_combout ;
wire \my_regfile|Mux31~15_combout ;
wire \my_regfile|Mux31~16_combout ;
wire \my_regfile|Mux31~17_combout ;
wire \my_regfile|Mux31~18_combout ;
wire \my_regfile|Mux31~19_combout ;
wire \my_regfile|Mux31~20_combout ;
wire \my_processor|myalu|Add0~0_combout ;
wire \my_processor|myalu|Add1~0_combout ;
wire \my_processor|myalu|Selector31~6_combout ;
wire \my_processor|myalu|Selector31~7_combout ;
wire \my_processor|myalu|Selector31~10_combout ;
wire \my_processor|myalu|Selector31~11_combout ;
wire \my_processor|myalu|Selector31~20_combout ;
wire \my_processor|myalu|Selector31~14_combout ;
wire \my_processor|myalu|Selector31~15_combout ;
wire \my_processor|myalu|Selector31~18_combout ;
wire \my_processor|ctrl_writeReg[0]~0_combout ;
wire \my_processor|ctrl_writeReg[1]~1_combout ;
wire \my_processor|ctrl_writeReg[2]~2_combout ;
wire \my_processor|ctrl_writeReg[3]~3_combout ;
wire \my_processor|ctrl_writeReg[4]~4_combout ;
wire [11:0] \my_processor|address_imem ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \myclk1|r_reg ;

wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

cycloneive_io_obuf \imem_clock~output (
	.i(!\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dmem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \processor_clock~output (
	.i(\myclk1|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \regfile_clock~output (
	.i(!\myclk1|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|address_imem [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|address_imem [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|address_imem [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|address_imem [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|address_imem [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|address_imem [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|address_imem [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|address_imem [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|address_imem [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|address_imem [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|address_imem [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|address_imem [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[0]~output (
	.i(\my_processor|myalu|Selector31~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[1]~output (
	.i(\my_processor|myalu|Selector30~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[2]~output (
	.i(\my_processor|myalu|Selector29~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[3]~output (
	.i(\my_processor|myalu|Selector28~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[4]~output (
	.i(\my_processor|myalu|Selector27~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[5]~output (
	.i(\my_processor|myalu|Selector26~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[6]~output (
	.i(\my_processor|myalu|Selector25~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[7]~output (
	.i(\my_processor|myalu|Selector24~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[8]~output (
	.i(\my_processor|myalu|Selector23~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[9]~output (
	.i(\my_processor|myalu|Selector22~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[10]~output (
	.i(\my_processor|myalu|Selector21~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address_dmem[11]~output (
	.i(\my_processor|myalu|Selector20~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[0]~output (
	.i(\my_regfile|Mux63~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[1]~output (
	.i(\my_regfile|Mux62~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[2]~output (
	.i(\my_regfile|Mux61~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[3]~output (
	.i(\my_regfile|Mux60~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[4]~output (
	.i(\my_regfile|Mux59~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[5]~output (
	.i(\my_regfile|Mux58~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[6]~output (
	.i(\my_regfile|Mux57~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[7]~output (
	.i(\my_regfile|Mux56~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[8]~output (
	.i(\my_regfile|Mux55~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[9]~output (
	.i(\my_regfile|Mux54~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[10]~output (
	.i(\my_regfile|Mux53~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[11]~output (
	.i(\my_regfile|Mux52~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[12]~output (
	.i(\my_regfile|Mux51~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[13]~output (
	.i(\my_regfile|Mux50~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[14]~output (
	.i(\my_regfile|Mux49~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[15]~output (
	.i(\my_regfile|Mux48~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[16]~output (
	.i(\my_regfile|Mux47~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[17]~output (
	.i(\my_regfile|Mux46~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[18]~output (
	.i(\my_regfile|Mux45~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[19]~output (
	.i(\my_regfile|Mux44~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[20]~output (
	.i(\my_regfile|Mux43~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[21]~output (
	.i(\my_regfile|Mux42~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[22]~output (
	.i(\my_regfile|Mux41~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[23]~output (
	.i(\my_regfile|Mux40~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[24]~output (
	.i(\my_regfile|Mux39~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[25]~output (
	.i(\my_regfile|Mux38~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[26]~output (
	.i(\my_regfile|Mux37~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[27]~output (
	.i(\my_regfile|Mux36~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[28]~output (
	.i(\my_regfile|Mux35~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[29]~output (
	.i(\my_regfile|Mux34~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[30]~output (
	.i(\my_regfile|Mux33~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data[31]~output (
	.i(\my_regfile|Mux32~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wren~output (
	.i(\my_processor|control_signal|DMwe~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[0]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[0]~output .bus_hold = "false";
defparam \q_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[1]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[1]~output .bus_hold = "false";
defparam \q_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[2]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[2]~output .bus_hold = "false";
defparam \q_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[3]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[3]~output .bus_hold = "false";
defparam \q_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[4]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[4]~output .bus_hold = "false";
defparam \q_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[5]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[5]~output .bus_hold = "false";
defparam \q_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[6]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[6]~output .bus_hold = "false";
defparam \q_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[7]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[7]~output .bus_hold = "false";
defparam \q_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[8]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[8]~output .bus_hold = "false";
defparam \q_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[9]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[9]~output .bus_hold = "false";
defparam \q_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[10]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[10]~output .bus_hold = "false";
defparam \q_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[11]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[11]~output .bus_hold = "false";
defparam \q_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[12]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[12]~output .bus_hold = "false";
defparam \q_dmem[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[13]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[13]~output .bus_hold = "false";
defparam \q_dmem[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[14]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[14]~output .bus_hold = "false";
defparam \q_dmem[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[15]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[15]~output .bus_hold = "false";
defparam \q_dmem[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[16]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[16]~output .bus_hold = "false";
defparam \q_dmem[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[17]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[17]~output .bus_hold = "false";
defparam \q_dmem[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[18]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[18]~output .bus_hold = "false";
defparam \q_dmem[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[19]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[19]~output .bus_hold = "false";
defparam \q_dmem[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[20]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[20]~output .bus_hold = "false";
defparam \q_dmem[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[21]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[21]~output .bus_hold = "false";
defparam \q_dmem[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[22]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[22]~output .bus_hold = "false";
defparam \q_dmem[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[23]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[23]~output .bus_hold = "false";
defparam \q_dmem[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[24]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[24]~output .bus_hold = "false";
defparam \q_dmem[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[25]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[25]~output .bus_hold = "false";
defparam \q_dmem[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[26]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[26]~output .bus_hold = "false";
defparam \q_dmem[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[27]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[27]~output .bus_hold = "false";
defparam \q_dmem[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[28]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[28]~output .bus_hold = "false";
defparam \q_dmem[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[29]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[29]~output .bus_hold = "false";
defparam \q_dmem[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[30]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[30]~output .bus_hold = "false";
defparam \q_dmem[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_dmem[31]~output (
	.i(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_dmem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_dmem[31]~output .bus_hold = "false";
defparam \q_dmem[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[0]~output .bus_hold = "false";
defparam \q_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[1]~output .bus_hold = "false";
defparam \q_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[2]~output .bus_hold = "false";
defparam \q_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[3]~output .bus_hold = "false";
defparam \q_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[4]~output .bus_hold = "false";
defparam \q_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[5]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[5]~output .bus_hold = "false";
defparam \q_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[6]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[6]~output .bus_hold = "false";
defparam \q_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[7]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[7]~output .bus_hold = "false";
defparam \q_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[8]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[8]~output .bus_hold = "false";
defparam \q_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[9]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[9]~output .bus_hold = "false";
defparam \q_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[10]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[10]~output .bus_hold = "false";
defparam \q_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[11]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[11]~output .bus_hold = "false";
defparam \q_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[12]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[12]~output .bus_hold = "false";
defparam \q_imem[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[13]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[13]~output .bus_hold = "false";
defparam \q_imem[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[14]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[14]~output .bus_hold = "false";
defparam \q_imem[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[15]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[15]~output .bus_hold = "false";
defparam \q_imem[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[16]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[16]~output .bus_hold = "false";
defparam \q_imem[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[17]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[17]~output .bus_hold = "false";
defparam \q_imem[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[18]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[18]~output .bus_hold = "false";
defparam \q_imem[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[19]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[19]~output .bus_hold = "false";
defparam \q_imem[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[20]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[20]~output .bus_hold = "false";
defparam \q_imem[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[21]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[21]~output .bus_hold = "false";
defparam \q_imem[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[22]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[22]~output .bus_hold = "false";
defparam \q_imem[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[23]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[23]~output .bus_hold = "false";
defparam \q_imem[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[24]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[24]~output .bus_hold = "false";
defparam \q_imem[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[25]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[25]~output .bus_hold = "false";
defparam \q_imem[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[26]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[26]~output .bus_hold = "false";
defparam \q_imem[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[27]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[27]~output .bus_hold = "false";
defparam \q_imem[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[28]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[28]~output .bus_hold = "false";
defparam \q_imem[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[29]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[29]~output .bus_hold = "false";
defparam \q_imem[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[30]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[30]~output .bus_hold = "false";
defparam \q_imem[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \q_imem[31]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_imem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q_imem[31]~output .bus_hold = "false";
defparam \q_imem[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\my_processor|control_signal|Rwe~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\my_processor|ctrl_writeReg[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\my_processor|ctrl_writeReg[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\my_processor|ctrl_writeReg[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\my_processor|ctrl_writeReg[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\my_processor|ctrl_writeReg[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(\my_processor|ctrl_readRegB[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(\my_processor|ctrl_readRegB[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(\my_processor|ctrl_readRegB[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(\my_processor|ctrl_readRegB[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(\my_processor|ctrl_readRegB[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\my_processor|data_writeReg[0]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\my_processor|data_writeReg[1]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\my_processor|data_writeReg[2]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\my_processor|data_writeReg[3]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\my_processor|data_writeReg[4]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\my_processor|data_writeReg[5]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\my_processor|data_writeReg[6]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\my_processor|data_writeReg[7]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\my_processor|data_writeReg[8]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\my_processor|data_writeReg[9]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\my_processor|data_writeReg[10]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\my_processor|data_writeReg[11]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\my_processor|data_writeReg[12]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\my_processor|data_writeReg[13]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\my_processor|data_writeReg[14]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\my_processor|data_writeReg[15]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\my_processor|data_writeReg[16]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\my_processor|data_writeReg[17]~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\my_processor|data_writeReg[18]~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\my_processor|data_writeReg[19]~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\my_processor|data_writeReg[20]~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\my_processor|data_writeReg[21]~114_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\my_processor|data_writeReg[22]~121_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\my_processor|data_writeReg[23]~128_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\my_processor|data_writeReg[24]~135_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\my_processor|data_writeReg[25]~142_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\my_processor|data_writeReg[26]~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\my_processor|data_writeReg[27]~156_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\my_processor|data_writeReg[28]~164_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\my_processor|data_writeReg[29]~172_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\my_processor|data_writeReg[30]~173_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\my_processor|data_writeReg[31]~174_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[0]~output (
	.i(\my_regfile|Mux31~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[0]~output .bus_hold = "false";
defparam \data_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[1]~output (
	.i(\my_regfile|Mux30~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[1]~output .bus_hold = "false";
defparam \data_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[2]~output (
	.i(\my_regfile|Mux29~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[2]~output .bus_hold = "false";
defparam \data_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[3]~output (
	.i(\my_regfile|Mux28~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[3]~output .bus_hold = "false";
defparam \data_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[4]~output (
	.i(\my_regfile|Mux27~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[4]~output .bus_hold = "false";
defparam \data_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[5]~output (
	.i(\my_regfile|Mux26~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[5]~output .bus_hold = "false";
defparam \data_readRegA[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[6]~output (
	.i(\my_regfile|Mux25~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[6]~output .bus_hold = "false";
defparam \data_readRegA[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[7]~output (
	.i(\my_regfile|Mux24~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[7]~output .bus_hold = "false";
defparam \data_readRegA[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[8]~output (
	.i(\my_regfile|Mux23~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[8]~output .bus_hold = "false";
defparam \data_readRegA[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[9]~output (
	.i(\my_regfile|Mux22~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[9]~output .bus_hold = "false";
defparam \data_readRegA[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[10]~output (
	.i(\my_regfile|Mux21~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[10]~output .bus_hold = "false";
defparam \data_readRegA[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[11]~output (
	.i(\my_regfile|Mux20~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[11]~output .bus_hold = "false";
defparam \data_readRegA[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[12]~output (
	.i(\my_regfile|Mux19~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[12]~output .bus_hold = "false";
defparam \data_readRegA[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[13]~output (
	.i(\my_regfile|Mux18~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[13]~output .bus_hold = "false";
defparam \data_readRegA[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[14]~output (
	.i(\my_regfile|Mux17~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[14]~output .bus_hold = "false";
defparam \data_readRegA[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[15]~output (
	.i(\my_regfile|Mux16~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[15]~output .bus_hold = "false";
defparam \data_readRegA[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[16]~output (
	.i(\my_regfile|Mux15~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[16]~output .bus_hold = "false";
defparam \data_readRegA[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[17]~output (
	.i(\my_regfile|Mux14~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[17]~output .bus_hold = "false";
defparam \data_readRegA[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[18]~output (
	.i(\my_regfile|Mux13~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[18]~output .bus_hold = "false";
defparam \data_readRegA[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[19]~output (
	.i(\my_regfile|Mux12~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[19]~output .bus_hold = "false";
defparam \data_readRegA[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[20]~output (
	.i(\my_regfile|Mux11~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[20]~output .bus_hold = "false";
defparam \data_readRegA[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[21]~output (
	.i(\my_regfile|Mux10~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[21]~output .bus_hold = "false";
defparam \data_readRegA[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[22]~output (
	.i(\my_regfile|Mux9~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[22]~output .bus_hold = "false";
defparam \data_readRegA[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[23]~output (
	.i(\my_regfile|Mux8~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[23]~output .bus_hold = "false";
defparam \data_readRegA[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[24]~output (
	.i(\my_regfile|Mux7~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[24]~output .bus_hold = "false";
defparam \data_readRegA[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[25]~output (
	.i(\my_regfile|Mux6~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[25]~output .bus_hold = "false";
defparam \data_readRegA[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[26]~output (
	.i(\my_regfile|Mux5~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[26]~output .bus_hold = "false";
defparam \data_readRegA[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[27]~output (
	.i(\my_regfile|Mux4~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[27]~output .bus_hold = "false";
defparam \data_readRegA[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[28]~output (
	.i(\my_regfile|Mux3~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[28]~output .bus_hold = "false";
defparam \data_readRegA[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[29]~output (
	.i(\my_regfile|Mux2~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[29]~output .bus_hold = "false";
defparam \data_readRegA[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[30]~output (
	.i(\my_regfile|Mux1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[30]~output .bus_hold = "false";
defparam \data_readRegA[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegA[31]~output (
	.i(\my_regfile|Mux0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegA[31]~output .bus_hold = "false";
defparam \data_readRegA[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[0]~output (
	.i(\my_regfile|Mux63~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[0]~output .bus_hold = "false";
defparam \data_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[1]~output (
	.i(\my_regfile|Mux62~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[1]~output .bus_hold = "false";
defparam \data_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[2]~output (
	.i(\my_regfile|Mux61~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[2]~output .bus_hold = "false";
defparam \data_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[3]~output (
	.i(\my_regfile|Mux60~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[3]~output .bus_hold = "false";
defparam \data_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[4]~output (
	.i(\my_regfile|Mux59~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[4]~output .bus_hold = "false";
defparam \data_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[5]~output (
	.i(\my_regfile|Mux58~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[5]~output .bus_hold = "false";
defparam \data_readRegB[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[6]~output (
	.i(\my_regfile|Mux57~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[6]~output .bus_hold = "false";
defparam \data_readRegB[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[7]~output (
	.i(\my_regfile|Mux56~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[7]~output .bus_hold = "false";
defparam \data_readRegB[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[8]~output (
	.i(\my_regfile|Mux55~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[8]~output .bus_hold = "false";
defparam \data_readRegB[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[9]~output (
	.i(\my_regfile|Mux54~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[9]~output .bus_hold = "false";
defparam \data_readRegB[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[10]~output (
	.i(\my_regfile|Mux53~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[10]~output .bus_hold = "false";
defparam \data_readRegB[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[11]~output (
	.i(\my_regfile|Mux52~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[11]~output .bus_hold = "false";
defparam \data_readRegB[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[12]~output (
	.i(\my_regfile|Mux51~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[12]~output .bus_hold = "false";
defparam \data_readRegB[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[13]~output (
	.i(\my_regfile|Mux50~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[13]~output .bus_hold = "false";
defparam \data_readRegB[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[14]~output (
	.i(\my_regfile|Mux49~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[14]~output .bus_hold = "false";
defparam \data_readRegB[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[15]~output (
	.i(\my_regfile|Mux48~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[15]~output .bus_hold = "false";
defparam \data_readRegB[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[16]~output (
	.i(\my_regfile|Mux47~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[16]~output .bus_hold = "false";
defparam \data_readRegB[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[17]~output (
	.i(\my_regfile|Mux46~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[17]~output .bus_hold = "false";
defparam \data_readRegB[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[18]~output (
	.i(\my_regfile|Mux45~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[18]~output .bus_hold = "false";
defparam \data_readRegB[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[19]~output (
	.i(\my_regfile|Mux44~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[19]~output .bus_hold = "false";
defparam \data_readRegB[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[20]~output (
	.i(\my_regfile|Mux43~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[20]~output .bus_hold = "false";
defparam \data_readRegB[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[21]~output (
	.i(\my_regfile|Mux42~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[21]~output .bus_hold = "false";
defparam \data_readRegB[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[22]~output (
	.i(\my_regfile|Mux41~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[22]~output .bus_hold = "false";
defparam \data_readRegB[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[23]~output (
	.i(\my_regfile|Mux40~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[23]~output .bus_hold = "false";
defparam \data_readRegB[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[24]~output (
	.i(\my_regfile|Mux39~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[24]~output .bus_hold = "false";
defparam \data_readRegB[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[25]~output (
	.i(\my_regfile|Mux38~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[25]~output .bus_hold = "false";
defparam \data_readRegB[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[26]~output (
	.i(\my_regfile|Mux37~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[26]~output .bus_hold = "false";
defparam \data_readRegB[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[27]~output (
	.i(\my_regfile|Mux36~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[27]~output .bus_hold = "false";
defparam \data_readRegB[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[28]~output (
	.i(\my_regfile|Mux35~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[28]~output .bus_hold = "false";
defparam \data_readRegB[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[29]~output (
	.i(\my_regfile|Mux34~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[29]~output .bus_hold = "false";
defparam \data_readRegB[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[30]~output (
	.i(\my_regfile|Mux33~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[30]~output .bus_hold = "false";
defparam \data_readRegB[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \data_readRegB[31]~output (
	.i(\my_regfile|Mux32~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_readRegB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_readRegB[31]~output .bus_hold = "false";
defparam \data_readRegB[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \myclk1|r_reg[0]~0 (
// Equation(s):
// \myclk1|r_reg[0]~0_combout  = !\myclk1|r_reg [0]

	.dataa(\myclk1|r_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\myclk1|r_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myclk1|r_reg[0]~0 .lut_mask = 16'h5555;
defparam \myclk1|r_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \myclk1|r_reg[0] (
	.clk(\clock~input_o ),
	.d(\myclk1|r_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myclk1|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myclk1|r_reg[0] .is_wysiwyg = "true";
defparam \myclk1|r_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \myclk1|clk_track~0 (
// Equation(s):
// \myclk1|clk_track~0_combout  = \myclk1|clk_track~q  $ (\myclk1|r_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\myclk1|clk_track~q ),
	.datad(\myclk1|r_reg [0]),
	.cin(gnd),
	.combout(\myclk1|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \myclk1|clk_track~0 .lut_mask = 16'h0FF0;
defparam \myclk1|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \myclk1|clk_track (
	.clk(\clock~input_o ),
	.d(\myclk1|clk_track~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myclk1|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myclk1|clk_track .is_wysiwyg = "true";
defparam \myclk1|clk_track .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[0]~33 (
// Equation(s):
// \my_processor|address_imem[0]~33_combout  = !\my_processor|address_imem [0]

	.dataa(\my_processor|address_imem [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|address_imem[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_imem[0]~33 .lut_mask = 16'h5555;
defparam \my_processor|address_imem[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|address_imem[0] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[0] .is_wysiwyg = "true";
defparam \my_processor|address_imem[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[1]~11 (
// Equation(s):
// \my_processor|address_imem[1]~11_combout  = (\my_processor|address_imem [0] & (\my_processor|address_imem [1] $ (VCC))) # (!\my_processor|address_imem [0] & (\my_processor|address_imem [1] & VCC))
// \my_processor|address_imem[1]~12  = CARRY((\my_processor|address_imem [0] & \my_processor|address_imem [1]))

	.dataa(\my_processor|address_imem [0]),
	.datab(\my_processor|address_imem [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|address_imem[1]~11_combout ),
	.cout(\my_processor|address_imem[1]~12 ));
// synopsys translate_off
defparam \my_processor|address_imem[1]~11 .lut_mask = 16'h6688;
defparam \my_processor|address_imem[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_processor|address_imem[1] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[1]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[1] .is_wysiwyg = "true";
defparam \my_processor|address_imem[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[2]~13 (
// Equation(s):
// \my_processor|address_imem[2]~13_combout  = (\my_processor|address_imem [2] & (!\my_processor|address_imem[1]~12 )) # (!\my_processor|address_imem [2] & ((\my_processor|address_imem[1]~12 ) # (GND)))
// \my_processor|address_imem[2]~14  = CARRY((!\my_processor|address_imem[1]~12 ) # (!\my_processor|address_imem [2]))

	.dataa(\my_processor|address_imem [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[1]~12 ),
	.combout(\my_processor|address_imem[2]~13_combout ),
	.cout(\my_processor|address_imem[2]~14 ));
// synopsys translate_off
defparam \my_processor|address_imem[2]~13 .lut_mask = 16'h5A5F;
defparam \my_processor|address_imem[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[2] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[2] .is_wysiwyg = "true";
defparam \my_processor|address_imem[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[3]~15 (
// Equation(s):
// \my_processor|address_imem[3]~15_combout  = (\my_processor|address_imem [3] & (\my_processor|address_imem[2]~14  $ (GND))) # (!\my_processor|address_imem [3] & (!\my_processor|address_imem[2]~14  & VCC))
// \my_processor|address_imem[3]~16  = CARRY((\my_processor|address_imem [3] & !\my_processor|address_imem[2]~14 ))

	.dataa(\my_processor|address_imem [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[2]~14 ),
	.combout(\my_processor|address_imem[3]~15_combout ),
	.cout(\my_processor|address_imem[3]~16 ));
// synopsys translate_off
defparam \my_processor|address_imem[3]~15 .lut_mask = 16'hA50A;
defparam \my_processor|address_imem[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[3] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[3]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[3] .is_wysiwyg = "true";
defparam \my_processor|address_imem[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[4]~17 (
// Equation(s):
// \my_processor|address_imem[4]~17_combout  = (\my_processor|address_imem [4] & (!\my_processor|address_imem[3]~16 )) # (!\my_processor|address_imem [4] & ((\my_processor|address_imem[3]~16 ) # (GND)))
// \my_processor|address_imem[4]~18  = CARRY((!\my_processor|address_imem[3]~16 ) # (!\my_processor|address_imem [4]))

	.dataa(\my_processor|address_imem [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[3]~16 ),
	.combout(\my_processor|address_imem[4]~17_combout ),
	.cout(\my_processor|address_imem[4]~18 ));
// synopsys translate_off
defparam \my_processor|address_imem[4]~17 .lut_mask = 16'h5A5F;
defparam \my_processor|address_imem[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[4] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[4] .is_wysiwyg = "true";
defparam \my_processor|address_imem[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[5]~19 (
// Equation(s):
// \my_processor|address_imem[5]~19_combout  = (\my_processor|address_imem [5] & (\my_processor|address_imem[4]~18  $ (GND))) # (!\my_processor|address_imem [5] & (!\my_processor|address_imem[4]~18  & VCC))
// \my_processor|address_imem[5]~20  = CARRY((\my_processor|address_imem [5] & !\my_processor|address_imem[4]~18 ))

	.dataa(\my_processor|address_imem [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[4]~18 ),
	.combout(\my_processor|address_imem[5]~19_combout ),
	.cout(\my_processor|address_imem[5]~20 ));
// synopsys translate_off
defparam \my_processor|address_imem[5]~19 .lut_mask = 16'hA50A;
defparam \my_processor|address_imem[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[5] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[5] .is_wysiwyg = "true";
defparam \my_processor|address_imem[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[6]~21 (
// Equation(s):
// \my_processor|address_imem[6]~21_combout  = (\my_processor|address_imem [6] & (!\my_processor|address_imem[5]~20 )) # (!\my_processor|address_imem [6] & ((\my_processor|address_imem[5]~20 ) # (GND)))
// \my_processor|address_imem[6]~22  = CARRY((!\my_processor|address_imem[5]~20 ) # (!\my_processor|address_imem [6]))

	.dataa(\my_processor|address_imem [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[5]~20 ),
	.combout(\my_processor|address_imem[6]~21_combout ),
	.cout(\my_processor|address_imem[6]~22 ));
// synopsys translate_off
defparam \my_processor|address_imem[6]~21 .lut_mask = 16'h5A5F;
defparam \my_processor|address_imem[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[6] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[6]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[6] .is_wysiwyg = "true";
defparam \my_processor|address_imem[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[7]~23 (
// Equation(s):
// \my_processor|address_imem[7]~23_combout  = (\my_processor|address_imem [7] & (\my_processor|address_imem[6]~22  $ (GND))) # (!\my_processor|address_imem [7] & (!\my_processor|address_imem[6]~22  & VCC))
// \my_processor|address_imem[7]~24  = CARRY((\my_processor|address_imem [7] & !\my_processor|address_imem[6]~22 ))

	.dataa(\my_processor|address_imem [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[6]~22 ),
	.combout(\my_processor|address_imem[7]~23_combout ),
	.cout(\my_processor|address_imem[7]~24 ));
// synopsys translate_off
defparam \my_processor|address_imem[7]~23 .lut_mask = 16'hA50A;
defparam \my_processor|address_imem[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[7] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[7] .is_wysiwyg = "true";
defparam \my_processor|address_imem[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[8]~25 (
// Equation(s):
// \my_processor|address_imem[8]~25_combout  = (\my_processor|address_imem [8] & (!\my_processor|address_imem[7]~24 )) # (!\my_processor|address_imem [8] & ((\my_processor|address_imem[7]~24 ) # (GND)))
// \my_processor|address_imem[8]~26  = CARRY((!\my_processor|address_imem[7]~24 ) # (!\my_processor|address_imem [8]))

	.dataa(\my_processor|address_imem [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[7]~24 ),
	.combout(\my_processor|address_imem[8]~25_combout ),
	.cout(\my_processor|address_imem[8]~26 ));
// synopsys translate_off
defparam \my_processor|address_imem[8]~25 .lut_mask = 16'h5A5F;
defparam \my_processor|address_imem[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[8] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[8]~25_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[8] .is_wysiwyg = "true";
defparam \my_processor|address_imem[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[9]~27 (
// Equation(s):
// \my_processor|address_imem[9]~27_combout  = (\my_processor|address_imem [9] & (\my_processor|address_imem[8]~26  $ (GND))) # (!\my_processor|address_imem [9] & (!\my_processor|address_imem[8]~26  & VCC))
// \my_processor|address_imem[9]~28  = CARRY((\my_processor|address_imem [9] & !\my_processor|address_imem[8]~26 ))

	.dataa(\my_processor|address_imem [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[8]~26 ),
	.combout(\my_processor|address_imem[9]~27_combout ),
	.cout(\my_processor|address_imem[9]~28 ));
// synopsys translate_off
defparam \my_processor|address_imem[9]~27 .lut_mask = 16'hA50A;
defparam \my_processor|address_imem[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[9] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[9]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[9] .is_wysiwyg = "true";
defparam \my_processor|address_imem[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[10]~29 (
// Equation(s):
// \my_processor|address_imem[10]~29_combout  = (\my_processor|address_imem [10] & (!\my_processor|address_imem[9]~28 )) # (!\my_processor|address_imem [10] & ((\my_processor|address_imem[9]~28 ) # (GND)))
// \my_processor|address_imem[10]~30  = CARRY((!\my_processor|address_imem[9]~28 ) # (!\my_processor|address_imem [10]))

	.dataa(\my_processor|address_imem [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|address_imem[9]~28 ),
	.combout(\my_processor|address_imem[10]~29_combout ),
	.cout(\my_processor|address_imem[10]~30 ));
// synopsys translate_off
defparam \my_processor|address_imem[10]~29 .lut_mask = 16'h5A5F;
defparam \my_processor|address_imem[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[10] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[10]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[10] .is_wysiwyg = "true";
defparam \my_processor|address_imem[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|address_imem[11]~31 (
// Equation(s):
// \my_processor|address_imem[11]~31_combout  = \my_processor|address_imem [11] $ (!\my_processor|address_imem[10]~30 )

	.dataa(\my_processor|address_imem [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|address_imem[10]~30 ),
	.combout(\my_processor|address_imem[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|address_imem[11]~31 .lut_mask = 16'hA5A5;
defparam \my_processor|address_imem[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_processor|address_imem[11] (
	.clk(\myclk1|clk_track~q ),
	.d(\my_processor|address_imem[11]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|address_imem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|address_imem[11] .is_wysiwyg = "true";
defparam \my_processor|address_imem[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|control_signal|DMwe~0 (
// Equation(s):
// \my_processor|control_signal|DMwe~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|control_signal|DMwe~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|control_signal|DMwe~0 .lut_mask = 16'h0008;
defparam \my_processor|control_signal|DMwe~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|control_signal|DMwe~1 (
// Equation(s):
// \my_processor|control_signal|DMwe~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|control_signal|DMwe~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|control_signal|DMwe~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|control_signal|DMwe~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|control_signal|DMwe~1 .lut_mask = 16'h8888;
defparam \my_processor|control_signal|DMwe~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[3]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[3]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|control_signal|DMwe~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|control_signal|DMwe~0_combout  
// & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|control_signal|DMwe~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[3]~1 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|control_signal|Rwd~0 (
// Equation(s):
// \my_processor|control_signal|Rwd~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|control_signal|Rwd~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|control_signal|Rwd~0 .lut_mask = 16'h0001;
defparam \my_processor|control_signal|Rwd~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~16 (
// Equation(s):
// \my_processor|myalu|Selector31~16_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_imem|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~16 .lut_mask = 16'h000F;
defparam \my_processor|myalu|Selector31~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~11 (
// Equation(s):
// \my_processor|myalu|Selector0~11_combout  = (\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_processor|myalu|Selector31~16_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|myalu|Selector31~16_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~11 .lut_mask = 16'h0080;
defparam \my_processor|myalu|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[31]~48 (
// Equation(s):
// \my_processor|data_readB[31]~48_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux32~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux32~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[31]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[31]~48 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[31]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUop[0]~0 (
// Equation(s):
// \my_processor|ALUop[0]~0_combout  = (\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|ALUop[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUop[0]~0 .lut_mask = 16'h0088;
defparam \my_processor|ALUop[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~8 (
// Equation(s):
// \my_processor|myalu|Selector0~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~8 .lut_mask = 16'h0003;
defparam \my_processor|myalu|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~0 (
// Equation(s):
// \my_processor|myalu|Selector1~0_combout  = (\my_processor|myalu|Selector0~8_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|myalu|Selector0~8_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~0 .lut_mask = 16'h000A;
defparam \my_processor|myalu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~1 (
// Equation(s):
// \my_processor|myalu|Selector1~1_combout  = (\my_processor|ALUop[0]~0_combout  & ((\my_processor|myalu|Selector1~0_combout  & (\my_regfile|Mux1~20_combout )) # (!\my_processor|myalu|Selector1~0_combout  & ((\my_regfile|Mux0~20_combout )))))

	.dataa(\my_processor|ALUop[0]~0_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_regfile|Mux0~20_combout ),
	.datad(\my_processor|myalu|Selector1~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~1 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|control_signal|DMwe~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|control_signal|DMwe~0_combout  
// & ((\my_imem|altsyncram_component|auto_generated|q_a [14]))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|control_signal|DMwe~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~0 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|control_signal|Rwe~0 (
// Equation(s):
// \my_processor|control_signal|Rwe~0_combout  = (\my_processor|control_signal|Rwd~0_combout ) # ((\my_processor|control_signal|DMwe~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_processor|control_signal|DMwe~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|control_signal|Rwe~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|control_signal|Rwe~0 .lut_mask = 16'hAAEE;
defparam \my_processor|control_signal|Rwe~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~8 (
// Equation(s):
// \my_regfile|Decoder0~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_processor|control_signal|Rwe~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~8 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C;
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~3 (
// Equation(s):
// \my_regfile|Decoder0~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [22])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~3 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~9 (
// Equation(s):
// \my_regfile|Decoder0~9_combout  = (\my_regfile|Decoder0~8_combout  & (\my_regfile|Decoder0~3_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~8_combout ),
	.datad(\my_regfile|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~9 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[17][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~0 (
// Equation(s):
// \my_regfile|Mux34~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][29]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][29]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~10 (
// Equation(s):
// \my_regfile|Decoder0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_processor|control_signal|Rwe~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|control_signal|Rwe~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~10 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~11 (
// Equation(s):
// \my_regfile|Decoder0~11_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [25])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~11 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~12 (
// Equation(s):
// \my_regfile|Decoder0~12_combout  = (\my_regfile|Decoder0~10_combout  & (\my_regfile|Decoder0~11_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~10_combout ),
	.datad(\my_regfile|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~12 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~1 (
// Equation(s):
// \my_regfile|Mux34~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux34~0_combout  & ((\my_regfile|registers[29][29]~q ))) # (!\my_regfile|Mux34~0_combout  & (\my_regfile|registers[25][29]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux34~0_combout ))))

	.dataa(\my_regfile|registers[25][29]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux34~0_combout ),
	.datad(\my_regfile|registers[29][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|control_signal|DMwe~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_processor|control_signal|DMwe~0_combout  
// & ((\my_imem|altsyncram_component|auto_generated|q_a [12]))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_imem|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|control_signal|DMwe~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~2 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~13 (
// Equation(s):
// \my_regfile|Decoder0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_processor|control_signal|Rwe~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|control_signal|Rwe~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~13 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~14 (
// Equation(s):
// \my_regfile|Decoder0~14_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [22])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~14 .lut_mask = 16'h1111;
defparam \my_regfile|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~15 (
// Equation(s):
// \my_regfile|Decoder0~15_combout  = (\my_regfile|Decoder0~13_combout  & (\my_regfile|Decoder0~14_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~13_combout ),
	.datad(\my_regfile|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~15 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~19 (
// Equation(s):
// \my_regfile|Decoder0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~19 .lut_mask = 16'h0008;
defparam \my_regfile|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~20 (
// Equation(s):
// \my_regfile|Decoder0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|Decoder0~19_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_regfile|Decoder0~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~20 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~21 (
// Equation(s):
// \my_regfile|Decoder0~21_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~20_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_regfile|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~21 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~16 (
// Equation(s):
// \my_regfile|Decoder0~16_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|control_signal|Rwe~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~16 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~17 (
// Equation(s):
// \my_regfile|Decoder0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & !\my_imem|altsyncram_component|auto_generated|q_a [25])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~17 .lut_mask = 16'h2222;
defparam \my_regfile|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~18 (
// Equation(s):
// \my_regfile|Decoder0~18_combout  = (\my_regfile|Decoder0~16_combout  & (\my_regfile|Decoder0~17_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~16_combout ),
	.datad(\my_regfile|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~18 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[18][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~2 (
// Equation(s):
// \my_regfile|Mux34~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][29]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][29]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~22 (
// Equation(s):
// \my_regfile|Decoder0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~22 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~23 (
// Equation(s):
// \my_regfile|Decoder0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|Decoder0~22_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_regfile|Decoder0~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~23 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~24 (
// Equation(s):
// \my_regfile|Decoder0~24_combout  = (\my_processor|control_signal|Rwe~0_combout  & ((\my_regfile|Decoder0~23_combout ) # (\my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|control_signal|Rwe~0_combout ),
	.datab(\my_processor|myalu|Selector32~0_combout ),
	.datac(\my_processor|myalu|Selector0~20_combout ),
	.datad(\my_regfile|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~24 .lut_mask = 16'hAA28;
defparam \my_regfile|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~3 (
// Equation(s):
// \my_regfile|Mux34~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux34~2_combout  & ((\my_regfile|registers[30][29]~q ))) # (!\my_regfile|Mux34~2_combout  & (\my_regfile|registers[22][29]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux34~2_combout ))))

	.dataa(\my_regfile|registers[22][29]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux34~2_combout ),
	.datad(\my_regfile|registers[30][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|control_signal|DMwe~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [23])) # (!\my_processor|control_signal|DMwe~0_combout  
// & ((\my_imem|altsyncram_component|auto_generated|q_a [13]))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_imem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|control_signal|DMwe~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~3 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~27 (
// Equation(s):
// \my_regfile|Decoder0~27_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_processor|control_signal|Rwe~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~27 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~28 (
// Equation(s):
// \my_regfile|Decoder0~28_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [24])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~28 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~29 (
// Equation(s):
// \my_regfile|Decoder0~29_combout  = (\my_regfile|Decoder0~27_combout  & (\my_regfile|Decoder0~28_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~27_combout ),
	.datad(\my_regfile|Decoder0~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~29 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~25 (
// Equation(s):
// \my_regfile|Decoder0~25_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~25 .lut_mask = 16'h0004;
defparam \my_regfile|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~85 (
// Equation(s):
// \my_regfile|Decoder0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & ((\my_processor|control_signal|Rwd~0_combout ) # ((\my_processor|control_signal|DMwe~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_processor|control_signal|DMwe~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~85 .lut_mask = 16'hAE00;
defparam \my_regfile|Decoder0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~26 (
// Equation(s):
// \my_regfile|Decoder0~26_combout  = (\my_regfile|Decoder0~25_combout  & (\my_regfile|Decoder0~85_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~25_combout ),
	.datad(\my_regfile|Decoder0~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~26 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~30 (
// Equation(s):
// \my_regfile|Decoder0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~30 .lut_mask = 16'h0002;
defparam \my_regfile|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~31 (
// Equation(s):
// \my_regfile|Decoder0~31_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|Decoder0~30_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_regfile|Decoder0~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~31 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~32 (
// Equation(s):
// \my_regfile|Decoder0~32_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~31_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_regfile|Decoder0~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~32 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[16][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~4 (
// Equation(s):
// \my_regfile|Mux34~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][29]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][29]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~33 (
// Equation(s):
// \my_regfile|Decoder0~33_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|control_signal|Rwe~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~33 .lut_mask = 16'h4000;
defparam \my_regfile|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~34 (
// Equation(s):
// \my_regfile|Decoder0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [22])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~34 .lut_mask = 16'h2222;
defparam \my_regfile|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~35 (
// Equation(s):
// \my_regfile|Decoder0~35_combout  = (\my_regfile|Decoder0~33_combout  & (\my_regfile|Decoder0~34_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~33_combout ),
	.datad(\my_regfile|Decoder0~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~35 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~5 (
// Equation(s):
// \my_regfile|Mux34~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux34~4_combout  & ((\my_regfile|registers[28][29]~q ))) # (!\my_regfile|Mux34~4_combout  & (\my_regfile|registers[20][29]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux34~4_combout ))))

	.dataa(\my_regfile|registers[20][29]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux34~4_combout ),
	.datad(\my_regfile|registers[28][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~6 (
// Equation(s):
// \my_regfile|Mux34~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux34~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux34~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux34~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux34~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~38 (
// Equation(s):
// \my_regfile|Decoder0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|control_signal|Rwe~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~38 .lut_mask = 16'h2000;
defparam \my_regfile|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~39 (
// Equation(s):
// \my_regfile|Decoder0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [23])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~39 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~40 (
// Equation(s):
// \my_regfile|Decoder0~40_combout  = (\my_regfile|Decoder0~38_combout  & (\my_regfile|Decoder0~39_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~38_combout ),
	.datad(\my_regfile|Decoder0~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~40 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~2 (
// Equation(s):
// \my_regfile|Decoder0~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|control_signal|Rwe~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~2 .lut_mask = 16'h4000;
defparam \my_regfile|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~36 (
// Equation(s):
// \my_regfile|Decoder0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [22])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~36 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~37 (
// Equation(s):
// \my_regfile|Decoder0~37_combout  = (\my_regfile|Decoder0~2_combout  & (\my_regfile|Decoder0~36_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~2_combout ),
	.datad(\my_regfile|Decoder0~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~37 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~5 (
// Equation(s):
// \my_regfile|Decoder0~5_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_processor|control_signal|Rwe~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~5 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~41 (
// Equation(s):
// \my_regfile|Decoder0~41_combout  = (\my_regfile|Decoder0~5_combout  & (\my_regfile|Decoder0~17_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~5_combout ),
	.datad(\my_regfile|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~41 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[19][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~7 (
// Equation(s):
// \my_regfile|Mux34~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][29]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][29]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~42 (
// Equation(s):
// \my_regfile|Decoder0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & \my_imem|altsyncram_component|auto_generated|q_a 
// [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~42 .lut_mask = 16'h8000;
defparam \my_regfile|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~43 (
// Equation(s):
// \my_regfile|Decoder0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|Decoder0~42_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_regfile|Decoder0~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~43 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~44 (
// Equation(s):
// \my_regfile|Decoder0~44_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~43_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|control_signal|Rwe~0_combout ),
	.datab(\my_processor|myalu|Selector32~0_combout ),
	.datac(\my_processor|myalu|Selector0~20_combout ),
	.datad(\my_regfile|Decoder0~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~44 .lut_mask = 16'h8200;
defparam \my_regfile|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~8 (
// Equation(s):
// \my_regfile|Mux34~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux34~7_combout  & ((\my_regfile|registers[31][29]~q ))) # (!\my_regfile|Mux34~7_combout  & (\my_regfile|registers[27][29]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux34~7_combout ))))

	.dataa(\my_regfile|registers[27][29]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux34~7_combout ),
	.datad(\my_regfile|registers[31][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~9 (
// Equation(s):
// \my_regfile|Mux34~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux34~6_combout  & ((\my_regfile|Mux34~8_combout ))) # (!\my_regfile|Mux34~6_combout  & (\my_regfile|Mux34~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux34~6_combout ))))

	.dataa(\my_regfile|Mux34~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux34~6_combout ),
	.datad(\my_regfile|Mux34~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~57 (
// Equation(s):
// \my_regfile|Decoder0~57_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~57 .lut_mask = 16'h0040;
defparam \my_regfile|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~58 (
// Equation(s):
// \my_regfile|Decoder0~58_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|Decoder0~57_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_regfile|Decoder0~57_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~58 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~59 (
// Equation(s):
// \my_regfile|Decoder0~59_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~58_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_regfile|Decoder0~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~59 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~60 (
// Equation(s):
// \my_regfile|Decoder0~60_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_processor|control_signal|Rwe~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|control_signal|Rwe~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~60 .lut_mask = 16'h0004;
defparam \my_regfile|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~61 (
// Equation(s):
// \my_regfile|Decoder0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [25])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~61 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~62 (
// Equation(s):
// \my_regfile|Decoder0~62_combout  = (\my_regfile|Decoder0~60_combout  & (\my_regfile|Decoder0~61_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~60_combout ),
	.datad(\my_regfile|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~62 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[10][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~63 (
// Equation(s):
// \my_regfile|Decoder0~63_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|Decoder0~25_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_regfile|Decoder0~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~63 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~64 (
// Equation(s):
// \my_regfile|Decoder0~64_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~63_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|control_signal|Rwe~0_combout ),
	.datab(\my_processor|myalu|Selector32~0_combout ),
	.datac(\my_processor|myalu|Selector0~20_combout ),
	.datad(\my_regfile|Decoder0~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~64 .lut_mask = 16'h8200;
defparam \my_regfile|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[8][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~10 (
// Equation(s):
// \my_regfile|Mux34~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][29]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][29]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~65 (
// Equation(s):
// \my_regfile|Decoder0~65_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~65 .lut_mask = 16'h0040;
defparam \my_regfile|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~66 (
// Equation(s):
// \my_regfile|Decoder0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_regfile|Decoder0~65_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_regfile|Decoder0~65_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~66 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~67 (
// Equation(s):
// \my_regfile|Decoder0~67_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~66_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_regfile|Decoder0~66_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~67 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~11 (
// Equation(s):
// \my_regfile|Mux34~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux34~10_combout  & ((\my_regfile|registers[11][29]~q ))) # (!\my_regfile|Mux34~10_combout  & (\my_regfile|registers[9][29]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux34~10_combout ))))

	.dataa(\my_regfile|registers[9][29]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux34~10_combout ),
	.datad(\my_regfile|registers[11][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~45 (
// Equation(s):
// \my_regfile|Decoder0~45_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~45 .lut_mask = 16'h1000;
defparam \my_regfile|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~46 (
// Equation(s):
// \my_regfile|Decoder0~46_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|Decoder0~45_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_regfile|Decoder0~45_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~46 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~47 (
// Equation(s):
// \my_regfile|Decoder0~47_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~46_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|control_signal|Rwe~0_combout ),
	.datab(\my_processor|myalu|Selector32~0_combout ),
	.datac(\my_processor|myalu|Selector0~20_combout ),
	.datad(\my_regfile|Decoder0~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~47 .lut_mask = 16'h8200;
defparam \my_regfile|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~48 (
// Equation(s):
// \my_regfile|Decoder0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & 
// \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~48 .lut_mask = 16'h0200;
defparam \my_regfile|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~49 (
// Equation(s):
// \my_regfile|Decoder0~49_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|Decoder0~48_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_regfile|Decoder0~48_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~49 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~50 (
// Equation(s):
// \my_regfile|Decoder0~50_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~49_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|control_signal|Rwe~0_combout ),
	.datab(\my_processor|myalu|Selector32~0_combout ),
	.datac(\my_processor|myalu|Selector0~20_combout ),
	.datad(\my_regfile|Decoder0~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~50 .lut_mask = 16'h8200;
defparam \my_regfile|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[5][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~51 (
// Equation(s):
// \my_regfile|Decoder0~51_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~51 .lut_mask = 16'h0004;
defparam \my_regfile|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~52 (
// Equation(s):
// \my_regfile|Decoder0~52_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|Decoder0~51_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_regfile|Decoder0~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~52 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~53 (
// Equation(s):
// \my_regfile|Decoder0~53_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~52_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_regfile|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~53 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[4][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~12 (
// Equation(s):
// \my_regfile|Mux34~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][29]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][29]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~54 (
// Equation(s):
// \my_regfile|Decoder0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~54 .lut_mask = 16'h0080;
defparam \my_regfile|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~55 (
// Equation(s):
// \my_regfile|Decoder0~55_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_regfile|Decoder0~54_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_regfile|Decoder0~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~55 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~56 (
// Equation(s):
// \my_regfile|Decoder0~56_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~55_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|control_signal|Rwe~0_combout ),
	.datab(\my_processor|myalu|Selector32~0_combout ),
	.datac(\my_processor|myalu|Selector0~20_combout ),
	.datad(\my_regfile|Decoder0~55_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~56 .lut_mask = 16'h8200;
defparam \my_regfile|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~13 (
// Equation(s):
// \my_regfile|Mux34~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux34~12_combout  & ((\my_regfile|registers[7][29]~q ))) # (!\my_regfile|Mux34~12_combout  & (\my_regfile|registers[6][29]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux34~12_combout ))))

	.dataa(\my_regfile|registers[6][29]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux34~12_combout ),
	.datad(\my_regfile|registers[7][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~68 (
// Equation(s):
// \my_regfile|Decoder0~68_combout  = (\my_processor|control_signal|Rwe~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [22] & !\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_processor|control_signal|Rwe~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~68 .lut_mask = 16'h0020;
defparam \my_regfile|Decoder0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~69 (
// Equation(s):
// \my_regfile|Decoder0~69_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [23])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~69 .lut_mask = 16'h4444;
defparam \my_regfile|Decoder0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~70 (
// Equation(s):
// \my_regfile|Decoder0~70_combout  = (\my_regfile|Decoder0~68_combout  & (\my_regfile|Decoder0~69_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~68_combout ),
	.datad(\my_regfile|Decoder0~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~70 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~70 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~71 (
// Equation(s):
// \my_regfile|Decoder0~71_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & !\my_imem|altsyncram_component|auto_generated|q_a [25])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~71 .lut_mask = 16'h1111;
defparam \my_regfile|Decoder0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~72 (
// Equation(s):
// \my_regfile|Decoder0~72_combout  = (\my_regfile|Decoder0~68_combout  & (\my_regfile|Decoder0~71_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~68_combout ),
	.datad(\my_regfile|Decoder0~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~72 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[1][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~14 (
// Equation(s):
// \my_regfile|Mux34~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][29]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][29]~q ),
	.datac(\my_regfile|registers[1][29]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~73 (
// Equation(s):
// \my_regfile|Decoder0~73_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|control_signal|Rwe~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~73 .lut_mask = 16'h0010;
defparam \my_regfile|Decoder0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~74 (
// Equation(s):
// \my_regfile|Decoder0~74_combout  = (\my_regfile|Decoder0~73_combout  & (\my_regfile|Decoder0~17_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~73_combout ),
	.datad(\my_regfile|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~74 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~15 (
// Equation(s):
// \my_regfile|Mux34~15_combout  = (\my_regfile|Mux34~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][29]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux34~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][29]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~16 (
// Equation(s):
// \my_regfile|Mux34~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux34~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux34~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux34~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux34~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~75 (
// Equation(s):
// \my_regfile|Decoder0~75_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [26] & (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [25] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~75 .lut_mask = 16'h0040;
defparam \my_regfile|Decoder0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~76 (
// Equation(s):
// \my_regfile|Decoder0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_regfile|Decoder0~75_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_regfile|Decoder0~75_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~76 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~77 (
// Equation(s):
// \my_regfile|Decoder0~77_combout  = (\my_processor|control_signal|Rwe~0_combout  & (\my_regfile|Decoder0~76_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_processor|control_signal|Rwe~0_combout ),
	.datad(\my_regfile|Decoder0~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~77 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~78 (
// Equation(s):
// \my_regfile|Decoder0~78_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [23] & (\my_processor|control_signal|Rwe~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|control_signal|Rwe~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~78 .lut_mask = 16'h0400;
defparam \my_regfile|Decoder0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~79 (
// Equation(s):
// \my_regfile|Decoder0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [22])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~79 .lut_mask = 16'h8888;
defparam \my_regfile|Decoder0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~80 (
// Equation(s):
// \my_regfile|Decoder0~80_combout  = (\my_regfile|Decoder0~78_combout  & (\my_regfile|Decoder0~79_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~78_combout ),
	.datad(\my_regfile|Decoder0~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~80 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[13][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~81 (
// Equation(s):
// \my_regfile|Decoder0~81_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_processor|control_signal|Rwe~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|control_signal|Rwe~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~81 .lut_mask = 16'h0400;
defparam \my_regfile|Decoder0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~82 (
// Equation(s):
// \my_regfile|Decoder0~82_combout  = (\my_regfile|Decoder0~81_combout  & (\my_regfile|Decoder0~11_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~81_combout ),
	.datad(\my_regfile|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~82 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[12][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~17 (
// Equation(s):
// \my_regfile|Mux34~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][29]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][29]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][29]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~83 (
// Equation(s):
// \my_regfile|Decoder0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_processor|control_signal|Rwe~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [26] & \my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|control_signal|Rwe~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~83 .lut_mask = 16'h0800;
defparam \my_regfile|Decoder0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~84 (
// Equation(s):
// \my_regfile|Decoder0~84_combout  = (\my_regfile|Decoder0~83_combout  & (\my_regfile|Decoder0~61_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~83_combout ),
	.datad(\my_regfile|Decoder0~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~84 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~84 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~18 (
// Equation(s):
// \my_regfile|Mux34~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux34~17_combout  & ((\my_regfile|registers[15][29]~q ))) # (!\my_regfile|Mux34~17_combout  & (\my_regfile|registers[14][29]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux34~17_combout ))))

	.dataa(\my_regfile|registers[14][29]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux34~17_combout ),
	.datad(\my_regfile|registers[15][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~19 (
// Equation(s):
// \my_regfile|Mux34~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux34~16_combout  & ((\my_regfile|Mux34~18_combout ))) # (!\my_regfile|Mux34~16_combout  & (\my_regfile|Mux34~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux34~16_combout ))))

	.dataa(\my_regfile|Mux34~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux34~16_combout ),
	.datad(\my_regfile|Mux34~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_readRegB[4]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_processor|control_signal|DMwe~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|control_signal|DMwe~0_combout  
// & ((\my_imem|altsyncram_component|auto_generated|q_a [16]))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (((\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|control_signal|DMwe~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[4]~4 .lut_mask = 16'hACCC;
defparam \my_processor|ctrl_readRegB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux34~20 (
// Equation(s):
// \my_regfile|Mux34~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux34~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux34~19_combout )))

	.dataa(\my_regfile|Mux34~9_combout ),
	.datab(\my_regfile|Mux34~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux34~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~30 (
// Equation(s):
// \my_processor|data_writeReg[1]~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (!\my_processor|control_signal|Rwd~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\my_processor|control_signal|Rwd~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~30 .lut_mask = 16'hEEFF;
defparam \my_processor|data_writeReg[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~0 (
// Equation(s):
// \my_regfile|Mux62~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][1]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][1]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~1 (
// Equation(s):
// \my_regfile|Mux62~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux62~0_combout  & ((\my_regfile|registers[29][1]~q ))) # (!\my_regfile|Mux62~0_combout  & (\my_regfile|registers[25][1]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux62~0_combout ))))

	.dataa(\my_regfile|registers[25][1]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux62~0_combout ),
	.datad(\my_regfile|registers[29][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~2 (
// Equation(s):
// \my_regfile|Mux62~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][1]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][1]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~3 (
// Equation(s):
// \my_regfile|Mux62~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux62~2_combout  & ((\my_regfile|registers[30][1]~q ))) # (!\my_regfile|Mux62~2_combout  & (\my_regfile|registers[22][1]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux62~2_combout ))))

	.dataa(\my_regfile|registers[22][1]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux62~2_combout ),
	.datad(\my_regfile|registers[30][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~4 (
// Equation(s):
// \my_regfile|Mux62~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][1]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][1]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~5 (
// Equation(s):
// \my_regfile|Mux62~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux62~4_combout  & ((\my_regfile|registers[28][1]~q ))) # (!\my_regfile|Mux62~4_combout  & (\my_regfile|registers[20][1]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux62~4_combout ))))

	.dataa(\my_regfile|registers[20][1]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux62~4_combout ),
	.datad(\my_regfile|registers[28][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~6 (
// Equation(s):
// \my_regfile|Mux62~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux62~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux62~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux62~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux62~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~7 (
// Equation(s):
// \my_regfile|Mux62~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][1]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][1]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~8 (
// Equation(s):
// \my_regfile|Mux62~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux62~7_combout  & ((\my_regfile|registers[31][1]~q ))) # (!\my_regfile|Mux62~7_combout  & (\my_regfile|registers[27][1]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux62~7_combout ))))

	.dataa(\my_regfile|registers[27][1]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux62~7_combout ),
	.datad(\my_regfile|registers[31][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~9 (
// Equation(s):
// \my_regfile|Mux62~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux62~6_combout  & ((\my_regfile|Mux62~8_combout ))) # (!\my_regfile|Mux62~6_combout  & (\my_regfile|Mux62~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux62~6_combout ))))

	.dataa(\my_regfile|Mux62~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux62~6_combout ),
	.datad(\my_regfile|Mux62~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~10 (
// Equation(s):
// \my_regfile|Mux62~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][1]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][1]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~11 (
// Equation(s):
// \my_regfile|Mux62~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux62~10_combout  & ((\my_regfile|registers[11][1]~q ))) # (!\my_regfile|Mux62~10_combout  & (\my_regfile|registers[9][1]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux62~10_combout ))))

	.dataa(\my_regfile|registers[9][1]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux62~10_combout ),
	.datad(\my_regfile|registers[11][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~12 (
// Equation(s):
// \my_regfile|Mux62~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][1]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][1]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~13 (
// Equation(s):
// \my_regfile|Mux62~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux62~12_combout  & ((\my_regfile|registers[7][1]~q ))) # (!\my_regfile|Mux62~12_combout  & (\my_regfile|registers[6][1]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux62~12_combout ))))

	.dataa(\my_regfile|registers[6][1]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux62~12_combout ),
	.datad(\my_regfile|registers[7][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~14 (
// Equation(s):
// \my_regfile|Mux62~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][1]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][1]~q ),
	.datac(\my_regfile|registers[1][1]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~15 (
// Equation(s):
// \my_regfile|Mux62~15_combout  = (\my_regfile|Mux62~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][1]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux62~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][1]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~16 (
// Equation(s):
// \my_regfile|Mux62~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux62~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux62~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux62~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux62~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][1] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~17 (
// Equation(s):
// \my_regfile|Mux62~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][1]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][1]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][1]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~18 (
// Equation(s):
// \my_regfile|Mux62~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux62~17_combout  & ((\my_regfile|registers[15][1]~q ))) # (!\my_regfile|Mux62~17_combout  & (\my_regfile|registers[14][1]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux62~17_combout ))))

	.dataa(\my_regfile|registers[14][1]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux62~17_combout ),
	.datad(\my_regfile|registers[15][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~19 (
// Equation(s):
// \my_regfile|Mux62~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux62~16_combout  & ((\my_regfile|Mux62~18_combout ))) # (!\my_regfile|Mux62~16_combout  & (\my_regfile|Mux62~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux62~16_combout ))))

	.dataa(\my_regfile|Mux62~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux62~16_combout ),
	.datad(\my_regfile|Mux62~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux62~20 (
// Equation(s):
// \my_regfile|Mux62~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux62~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux62~19_combout )))

	.dataa(\my_regfile|Mux62~9_combout ),
	.datab(\my_regfile|Mux62~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux62~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~46 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux1~20_combout )))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~46 .lut_mask = 16'hAAAC;
defparam \my_processor|myalu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~0 (
// Equation(s):
// \my_regfile|Mux36~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][27]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][27]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~1 (
// Equation(s):
// \my_regfile|Mux36~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux36~0_combout  & ((\my_regfile|registers[29][27]~q ))) # (!\my_regfile|Mux36~0_combout  & (\my_regfile|registers[25][27]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux36~0_combout ))))

	.dataa(\my_regfile|registers[25][27]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux36~0_combout ),
	.datad(\my_regfile|registers[29][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~2 (
// Equation(s):
// \my_regfile|Mux36~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][27]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][27]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~3 (
// Equation(s):
// \my_regfile|Mux36~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux36~2_combout  & ((\my_regfile|registers[30][27]~q ))) # (!\my_regfile|Mux36~2_combout  & (\my_regfile|registers[22][27]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux36~2_combout ))))

	.dataa(\my_regfile|registers[22][27]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux36~2_combout ),
	.datad(\my_regfile|registers[30][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~4 (
// Equation(s):
// \my_regfile|Mux36~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][27]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][27]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~5 (
// Equation(s):
// \my_regfile|Mux36~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux36~4_combout  & ((\my_regfile|registers[28][27]~q ))) # (!\my_regfile|Mux36~4_combout  & (\my_regfile|registers[20][27]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux36~4_combout ))))

	.dataa(\my_regfile|registers[20][27]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux36~4_combout ),
	.datad(\my_regfile|registers[28][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~6 (
// Equation(s):
// \my_regfile|Mux36~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux36~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux36~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux36~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux36~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~7 (
// Equation(s):
// \my_regfile|Mux36~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][27]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][27]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~8 (
// Equation(s):
// \my_regfile|Mux36~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux36~7_combout  & ((\my_regfile|registers[31][27]~q ))) # (!\my_regfile|Mux36~7_combout  & (\my_regfile|registers[27][27]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux36~7_combout ))))

	.dataa(\my_regfile|registers[27][27]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux36~7_combout ),
	.datad(\my_regfile|registers[31][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~9 (
// Equation(s):
// \my_regfile|Mux36~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux36~6_combout  & ((\my_regfile|Mux36~8_combout ))) # (!\my_regfile|Mux36~6_combout  & (\my_regfile|Mux36~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux36~6_combout ))))

	.dataa(\my_regfile|Mux36~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux36~6_combout ),
	.datad(\my_regfile|Mux36~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~10 (
// Equation(s):
// \my_regfile|Mux36~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][27]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][27]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~11 (
// Equation(s):
// \my_regfile|Mux36~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux36~10_combout  & ((\my_regfile|registers[11][27]~q ))) # (!\my_regfile|Mux36~10_combout  & (\my_regfile|registers[9][27]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux36~10_combout ))))

	.dataa(\my_regfile|registers[9][27]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux36~10_combout ),
	.datad(\my_regfile|registers[11][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~12 (
// Equation(s):
// \my_regfile|Mux36~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][27]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][27]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~13 (
// Equation(s):
// \my_regfile|Mux36~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux36~12_combout  & ((\my_regfile|registers[7][27]~q ))) # (!\my_regfile|Mux36~12_combout  & (\my_regfile|registers[6][27]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux36~12_combout ))))

	.dataa(\my_regfile|registers[6][27]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux36~12_combout ),
	.datad(\my_regfile|registers[7][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~14 (
// Equation(s):
// \my_regfile|Mux36~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][27]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][27]~q ),
	.datac(\my_regfile|registers[1][27]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~15 (
// Equation(s):
// \my_regfile|Mux36~15_combout  = (\my_regfile|Mux36~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][27]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux36~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][27]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~16 (
// Equation(s):
// \my_regfile|Mux36~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux36~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux36~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux36~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux36~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][27] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~17 (
// Equation(s):
// \my_regfile|Mux36~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][27]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][27]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][27]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~18 (
// Equation(s):
// \my_regfile|Mux36~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux36~17_combout  & ((\my_regfile|registers[15][27]~q ))) # (!\my_regfile|Mux36~17_combout  & (\my_regfile|registers[14][27]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux36~17_combout ))))

	.dataa(\my_regfile|registers[14][27]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux36~17_combout ),
	.datad(\my_regfile|registers[15][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~19 (
// Equation(s):
// \my_regfile|Mux36~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux36~16_combout  & ((\my_regfile|Mux36~18_combout ))) # (!\my_regfile|Mux36~16_combout  & (\my_regfile|Mux36~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux36~16_combout ))))

	.dataa(\my_regfile|Mux36~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux36~16_combout ),
	.datad(\my_regfile|Mux36~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux36~20 (
// Equation(s):
// \my_regfile|Mux36~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux36~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux36~19_combout )))

	.dataa(\my_regfile|Mux36~9_combout ),
	.datab(\my_regfile|Mux36~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux36~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~0 (
// Equation(s):
// \my_regfile|Mux60~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][3]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][3]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~1 (
// Equation(s):
// \my_regfile|Mux60~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux60~0_combout  & ((\my_regfile|registers[29][3]~q ))) # (!\my_regfile|Mux60~0_combout  & (\my_regfile|registers[25][3]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux60~0_combout ))))

	.dataa(\my_regfile|registers[25][3]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux60~0_combout ),
	.datad(\my_regfile|registers[29][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~2 (
// Equation(s):
// \my_regfile|Mux60~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][3]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][3]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~3 (
// Equation(s):
// \my_regfile|Mux60~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux60~2_combout  & ((\my_regfile|registers[30][3]~q ))) # (!\my_regfile|Mux60~2_combout  & (\my_regfile|registers[22][3]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux60~2_combout ))))

	.dataa(\my_regfile|registers[22][3]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux60~2_combout ),
	.datad(\my_regfile|registers[30][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~4 (
// Equation(s):
// \my_regfile|Mux60~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][3]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][3]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~5 (
// Equation(s):
// \my_regfile|Mux60~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux60~4_combout  & ((\my_regfile|registers[28][3]~q ))) # (!\my_regfile|Mux60~4_combout  & (\my_regfile|registers[20][3]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux60~4_combout ))))

	.dataa(\my_regfile|registers[20][3]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux60~4_combout ),
	.datad(\my_regfile|registers[28][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~6 (
// Equation(s):
// \my_regfile|Mux60~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux60~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux60~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux60~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux60~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~7 (
// Equation(s):
// \my_regfile|Mux60~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][3]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][3]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~8 (
// Equation(s):
// \my_regfile|Mux60~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux60~7_combout  & ((\my_regfile|registers[31][3]~q ))) # (!\my_regfile|Mux60~7_combout  & (\my_regfile|registers[27][3]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux60~7_combout ))))

	.dataa(\my_regfile|registers[27][3]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux60~7_combout ),
	.datad(\my_regfile|registers[31][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~9 (
// Equation(s):
// \my_regfile|Mux60~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux60~6_combout  & ((\my_regfile|Mux60~8_combout ))) # (!\my_regfile|Mux60~6_combout  & (\my_regfile|Mux60~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux60~6_combout ))))

	.dataa(\my_regfile|Mux60~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux60~6_combout ),
	.datad(\my_regfile|Mux60~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~10 (
// Equation(s):
// \my_regfile|Mux60~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][3]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][3]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~11 (
// Equation(s):
// \my_regfile|Mux60~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux60~10_combout  & ((\my_regfile|registers[11][3]~q ))) # (!\my_regfile|Mux60~10_combout  & (\my_regfile|registers[9][3]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux60~10_combout ))))

	.dataa(\my_regfile|registers[9][3]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux60~10_combout ),
	.datad(\my_regfile|registers[11][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~12 (
// Equation(s):
// \my_regfile|Mux60~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][3]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][3]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~13 (
// Equation(s):
// \my_regfile|Mux60~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux60~12_combout  & ((\my_regfile|registers[7][3]~q ))) # (!\my_regfile|Mux60~12_combout  & (\my_regfile|registers[6][3]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux60~12_combout ))))

	.dataa(\my_regfile|registers[6][3]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux60~12_combout ),
	.datad(\my_regfile|registers[7][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~14 (
// Equation(s):
// \my_regfile|Mux60~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][3]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][3]~q ),
	.datac(\my_regfile|registers[1][3]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~15 (
// Equation(s):
// \my_regfile|Mux60~15_combout  = (\my_regfile|Mux60~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][3]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux60~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][3]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~16 (
// Equation(s):
// \my_regfile|Mux60~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux60~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux60~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux60~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux60~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][3] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~17 (
// Equation(s):
// \my_regfile|Mux60~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][3]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][3]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][3]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~18 (
// Equation(s):
// \my_regfile|Mux60~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux60~17_combout  & ((\my_regfile|registers[15][3]~q ))) # (!\my_regfile|Mux60~17_combout  & (\my_regfile|registers[14][3]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux60~17_combout ))))

	.dataa(\my_regfile|registers[14][3]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux60~17_combout ),
	.datad(\my_regfile|registers[15][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~19 (
// Equation(s):
// \my_regfile|Mux60~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux60~16_combout  & ((\my_regfile|Mux60~18_combout ))) # (!\my_regfile|Mux60~16_combout  & (\my_regfile|Mux60~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux60~16_combout ))))

	.dataa(\my_regfile|Mux60~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux60~16_combout ),
	.datad(\my_regfile|Mux60~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux60~20 (
// Equation(s):
// \my_regfile|Mux60~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux60~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux60~19_combout )))

	.dataa(\my_regfile|Mux60~9_combout ),
	.datab(\my_regfile|Mux60~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux60~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~6 (
// Equation(s):
// \my_regfile|Decoder0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_imem|altsyncram_component|auto_generated|q_a [23])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~6 .lut_mask = 16'h2222;
defparam \my_regfile|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~7 (
// Equation(s):
// \my_regfile|Decoder0~7_combout  = (\my_regfile|Decoder0~5_combout  & (\my_regfile|Decoder0~6_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~5_combout ),
	.datad(\my_regfile|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~7 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~0 (
// Equation(s):
// \my_regfile|Mux59~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][4]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][4]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~1 (
// Equation(s):
// \my_regfile|Mux59~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux59~0_combout  & ((\my_regfile|registers[29][4]~q ))) # (!\my_regfile|Mux59~0_combout  & (\my_regfile|registers[21][4]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux59~0_combout ))))

	.dataa(\my_regfile|registers[21][4]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux59~0_combout ),
	.datad(\my_regfile|registers[29][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~2 (
// Equation(s):
// \my_regfile|Mux59~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][4]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][4]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~3 (
// Equation(s):
// \my_regfile|Mux59~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux59~2_combout  & ((\my_regfile|registers[30][4]~q ))) # (!\my_regfile|Mux59~2_combout  & (\my_regfile|registers[26][4]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux59~2_combout ))))

	.dataa(\my_regfile|registers[26][4]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux59~2_combout ),
	.datad(\my_regfile|registers[30][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~4 (
// Equation(s):
// \my_regfile|Mux59~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][4]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][4]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~5 (
// Equation(s):
// \my_regfile|Mux59~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux59~4_combout  & ((\my_regfile|registers[28][4]~q ))) # (!\my_regfile|Mux59~4_combout  & (\my_regfile|registers[24][4]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux59~4_combout ))))

	.dataa(\my_regfile|registers[24][4]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux59~4_combout ),
	.datad(\my_regfile|registers[28][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~6 (
// Equation(s):
// \my_regfile|Mux59~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux59~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux59~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux59~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux59~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~7 (
// Equation(s):
// \my_regfile|Mux59~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][4]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][4]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~8 (
// Equation(s):
// \my_regfile|Mux59~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux59~7_combout  & ((\my_regfile|registers[31][4]~q ))) # (!\my_regfile|Mux59~7_combout  & (\my_regfile|registers[23][4]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux59~7_combout ))))

	.dataa(\my_regfile|registers[23][4]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux59~7_combout ),
	.datad(\my_regfile|registers[31][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~9 (
// Equation(s):
// \my_regfile|Mux59~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux59~6_combout  & ((\my_regfile|Mux59~8_combout ))) # (!\my_regfile|Mux59~6_combout  & (\my_regfile|Mux59~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux59~6_combout ))))

	.dataa(\my_regfile|Mux59~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux59~6_combout ),
	.datad(\my_regfile|Mux59~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~10 (
// Equation(s):
// \my_regfile|Mux59~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][4]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][4]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~11 (
// Equation(s):
// \my_regfile|Mux59~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux59~10_combout  & ((\my_regfile|registers[7][4]~q ))) # (!\my_regfile|Mux59~10_combout  & (\my_regfile|registers[6][4]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux59~10_combout ))))

	.dataa(\my_regfile|registers[6][4]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux59~10_combout ),
	.datad(\my_regfile|registers[7][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~12 (
// Equation(s):
// \my_regfile|Mux59~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][4]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][4]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~13 (
// Equation(s):
// \my_regfile|Mux59~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux59~12_combout  & ((\my_regfile|registers[11][4]~q ))) # (!\my_regfile|Mux59~12_combout  & (\my_regfile|registers[9][4]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux59~12_combout ))))

	.dataa(\my_regfile|registers[9][4]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux59~12_combout ),
	.datad(\my_regfile|registers[11][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~14 (
// Equation(s):
// \my_regfile|Mux59~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][4]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][4]~q ),
	.datac(\my_regfile|registers[1][4]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~15 (
// Equation(s):
// \my_regfile|Mux59~15_combout  = (\my_regfile|Mux59~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][4]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux59~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][4]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~16 (
// Equation(s):
// \my_regfile|Mux59~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux59~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux59~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux59~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux59~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][4] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~17 (
// Equation(s):
// \my_regfile|Mux59~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][4]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][4]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][4]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~18 (
// Equation(s):
// \my_regfile|Mux59~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux59~17_combout  & ((\my_regfile|registers[15][4]~q ))) # (!\my_regfile|Mux59~17_combout  & (\my_regfile|registers[14][4]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux59~17_combout ))))

	.dataa(\my_regfile|registers[14][4]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux59~17_combout ),
	.datad(\my_regfile|registers[15][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~19 (
// Equation(s):
// \my_regfile|Mux59~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux59~16_combout  & ((\my_regfile|Mux59~18_combout ))) # (!\my_regfile|Mux59~16_combout  & (\my_regfile|Mux59~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux59~16_combout ))))

	.dataa(\my_regfile|Mux59~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux59~16_combout ),
	.datad(\my_regfile|Mux59~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux59~20 (
// Equation(s):
// \my_regfile|Mux59~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux59~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux59~19_combout )))

	.dataa(\my_regfile|Mux59~9_combout ),
	.datab(\my_regfile|Mux59~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux59~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~0 (
// Equation(s):
// \my_regfile|Mux58~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][5]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][5]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~1 (
// Equation(s):
// \my_regfile|Mux58~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux58~0_combout  & ((\my_regfile|registers[29][5]~q ))) # (!\my_regfile|Mux58~0_combout  & (\my_regfile|registers[25][5]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux58~0_combout ))))

	.dataa(\my_regfile|registers[25][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux58~0_combout ),
	.datad(\my_regfile|registers[29][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~2 (
// Equation(s):
// \my_regfile|Mux58~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][5]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][5]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~3 (
// Equation(s):
// \my_regfile|Mux58~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux58~2_combout  & ((\my_regfile|registers[30][5]~q ))) # (!\my_regfile|Mux58~2_combout  & (\my_regfile|registers[22][5]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux58~2_combout ))))

	.dataa(\my_regfile|registers[22][5]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux58~2_combout ),
	.datad(\my_regfile|registers[30][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~4 (
// Equation(s):
// \my_regfile|Mux58~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][5]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][5]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~5 (
// Equation(s):
// \my_regfile|Mux58~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux58~4_combout  & ((\my_regfile|registers[28][5]~q ))) # (!\my_regfile|Mux58~4_combout  & (\my_regfile|registers[20][5]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux58~4_combout ))))

	.dataa(\my_regfile|registers[20][5]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux58~4_combout ),
	.datad(\my_regfile|registers[28][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~6 (
// Equation(s):
// \my_regfile|Mux58~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux58~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux58~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux58~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux58~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~7 (
// Equation(s):
// \my_regfile|Mux58~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][5]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][5]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~8 (
// Equation(s):
// \my_regfile|Mux58~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux58~7_combout  & ((\my_regfile|registers[31][5]~q ))) # (!\my_regfile|Mux58~7_combout  & (\my_regfile|registers[27][5]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux58~7_combout ))))

	.dataa(\my_regfile|registers[27][5]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux58~7_combout ),
	.datad(\my_regfile|registers[31][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~9 (
// Equation(s):
// \my_regfile|Mux58~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux58~6_combout  & ((\my_regfile|Mux58~8_combout ))) # (!\my_regfile|Mux58~6_combout  & (\my_regfile|Mux58~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux58~6_combout ))))

	.dataa(\my_regfile|Mux58~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux58~6_combout ),
	.datad(\my_regfile|Mux58~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~10 (
// Equation(s):
// \my_regfile|Mux58~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][5]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][5]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~11 (
// Equation(s):
// \my_regfile|Mux58~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux58~10_combout  & ((\my_regfile|registers[11][5]~q ))) # (!\my_regfile|Mux58~10_combout  & (\my_regfile|registers[9][5]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux58~10_combout ))))

	.dataa(\my_regfile|registers[9][5]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux58~10_combout ),
	.datad(\my_regfile|registers[11][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~12 (
// Equation(s):
// \my_regfile|Mux58~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][5]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][5]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~13 (
// Equation(s):
// \my_regfile|Mux58~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux58~12_combout  & ((\my_regfile|registers[7][5]~q ))) # (!\my_regfile|Mux58~12_combout  & (\my_regfile|registers[6][5]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux58~12_combout ))))

	.dataa(\my_regfile|registers[6][5]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux58~12_combout ),
	.datad(\my_regfile|registers[7][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~14 (
// Equation(s):
// \my_regfile|Mux58~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][5]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][5]~q ),
	.datac(\my_regfile|registers[1][5]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~15 (
// Equation(s):
// \my_regfile|Mux58~15_combout  = (\my_regfile|Mux58~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][5]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux58~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][5]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~16 (
// Equation(s):
// \my_regfile|Mux58~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux58~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux58~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux58~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux58~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][5] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~17 (
// Equation(s):
// \my_regfile|Mux58~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][5]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][5]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][5]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~18 (
// Equation(s):
// \my_regfile|Mux58~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux58~17_combout  & ((\my_regfile|registers[15][5]~q ))) # (!\my_regfile|Mux58~17_combout  & (\my_regfile|registers[14][5]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux58~17_combout ))))

	.dataa(\my_regfile|registers[14][5]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux58~17_combout ),
	.datad(\my_regfile|registers[15][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~19 (
// Equation(s):
// \my_regfile|Mux58~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux58~16_combout  & ((\my_regfile|Mux58~18_combout ))) # (!\my_regfile|Mux58~16_combout  & (\my_regfile|Mux58~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux58~16_combout ))))

	.dataa(\my_regfile|Mux58~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux58~16_combout ),
	.datad(\my_regfile|Mux58~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux58~20 (
// Equation(s):
// \my_regfile|Mux58~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux58~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux58~19_combout )))

	.dataa(\my_regfile|Mux58~9_combout ),
	.datab(\my_regfile|Mux58~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux58~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~0 (
// Equation(s):
// \my_regfile|Mux57~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][6]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][6]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~1 (
// Equation(s):
// \my_regfile|Mux57~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux57~0_combout  & ((\my_regfile|registers[29][6]~q ))) # (!\my_regfile|Mux57~0_combout  & (\my_regfile|registers[21][6]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux57~0_combout ))))

	.dataa(\my_regfile|registers[21][6]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux57~0_combout ),
	.datad(\my_regfile|registers[29][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~2 (
// Equation(s):
// \my_regfile|Mux57~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][6]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][6]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~3 (
// Equation(s):
// \my_regfile|Mux57~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux57~2_combout  & ((\my_regfile|registers[30][6]~q ))) # (!\my_regfile|Mux57~2_combout  & (\my_regfile|registers[26][6]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux57~2_combout ))))

	.dataa(\my_regfile|registers[26][6]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux57~2_combout ),
	.datad(\my_regfile|registers[30][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~4 (
// Equation(s):
// \my_regfile|Mux57~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][6]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][6]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~5 (
// Equation(s):
// \my_regfile|Mux57~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux57~4_combout  & ((\my_regfile|registers[28][6]~q ))) # (!\my_regfile|Mux57~4_combout  & (\my_regfile|registers[24][6]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux57~4_combout ))))

	.dataa(\my_regfile|registers[24][6]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux57~4_combout ),
	.datad(\my_regfile|registers[28][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~6 (
// Equation(s):
// \my_regfile|Mux57~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux57~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux57~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux57~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux57~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~7 (
// Equation(s):
// \my_regfile|Mux57~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][6]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][6]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~8 (
// Equation(s):
// \my_regfile|Mux57~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux57~7_combout  & ((\my_regfile|registers[31][6]~q ))) # (!\my_regfile|Mux57~7_combout  & (\my_regfile|registers[23][6]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux57~7_combout ))))

	.dataa(\my_regfile|registers[23][6]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux57~7_combout ),
	.datad(\my_regfile|registers[31][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~9 (
// Equation(s):
// \my_regfile|Mux57~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux57~6_combout  & ((\my_regfile|Mux57~8_combout ))) # (!\my_regfile|Mux57~6_combout  & (\my_regfile|Mux57~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux57~6_combout ))))

	.dataa(\my_regfile|Mux57~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux57~6_combout ),
	.datad(\my_regfile|Mux57~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~10 (
// Equation(s):
// \my_regfile|Mux57~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][6]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][6]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~11 (
// Equation(s):
// \my_regfile|Mux57~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux57~10_combout  & ((\my_regfile|registers[7][6]~q ))) # (!\my_regfile|Mux57~10_combout  & (\my_regfile|registers[6][6]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux57~10_combout ))))

	.dataa(\my_regfile|registers[6][6]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux57~10_combout ),
	.datad(\my_regfile|registers[7][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~12 (
// Equation(s):
// \my_regfile|Mux57~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][6]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][6]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~13 (
// Equation(s):
// \my_regfile|Mux57~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux57~12_combout  & ((\my_regfile|registers[11][6]~q ))) # (!\my_regfile|Mux57~12_combout  & (\my_regfile|registers[9][6]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux57~12_combout ))))

	.dataa(\my_regfile|registers[9][6]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux57~12_combout ),
	.datad(\my_regfile|registers[11][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~14 (
// Equation(s):
// \my_regfile|Mux57~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][6]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][6]~q ),
	.datac(\my_regfile|registers[1][6]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~15 (
// Equation(s):
// \my_regfile|Mux57~15_combout  = (\my_regfile|Mux57~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][6]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux57~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][6]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~16 (
// Equation(s):
// \my_regfile|Mux57~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux57~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux57~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux57~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux57~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][6] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~17 (
// Equation(s):
// \my_regfile|Mux57~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][6]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][6]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][6]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~18 (
// Equation(s):
// \my_regfile|Mux57~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux57~17_combout  & ((\my_regfile|registers[15][6]~q ))) # (!\my_regfile|Mux57~17_combout  & (\my_regfile|registers[14][6]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux57~17_combout ))))

	.dataa(\my_regfile|registers[14][6]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux57~17_combout ),
	.datad(\my_regfile|registers[15][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~19 (
// Equation(s):
// \my_regfile|Mux57~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux57~16_combout  & ((\my_regfile|Mux57~18_combout ))) # (!\my_regfile|Mux57~16_combout  & (\my_regfile|Mux57~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux57~16_combout ))))

	.dataa(\my_regfile|Mux57~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux57~16_combout ),
	.datad(\my_regfile|Mux57~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux57~20 (
// Equation(s):
// \my_regfile|Mux57~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux57~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux57~19_combout )))

	.dataa(\my_regfile|Mux57~9_combout ),
	.datab(\my_regfile|Mux57~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux57~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~0 (
// Equation(s):
// \my_regfile|Mux56~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][7]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][7]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~1 (
// Equation(s):
// \my_regfile|Mux56~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux56~0_combout  & ((\my_regfile|registers[29][7]~q ))) # (!\my_regfile|Mux56~0_combout  & (\my_regfile|registers[25][7]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux56~0_combout ))))

	.dataa(\my_regfile|registers[25][7]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux56~0_combout ),
	.datad(\my_regfile|registers[29][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~2 (
// Equation(s):
// \my_regfile|Mux56~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][7]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][7]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~3 (
// Equation(s):
// \my_regfile|Mux56~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux56~2_combout  & ((\my_regfile|registers[30][7]~q ))) # (!\my_regfile|Mux56~2_combout  & (\my_regfile|registers[22][7]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux56~2_combout ))))

	.dataa(\my_regfile|registers[22][7]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux56~2_combout ),
	.datad(\my_regfile|registers[30][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~4 (
// Equation(s):
// \my_regfile|Mux56~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][7]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][7]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~5 (
// Equation(s):
// \my_regfile|Mux56~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux56~4_combout  & ((\my_regfile|registers[28][7]~q ))) # (!\my_regfile|Mux56~4_combout  & (\my_regfile|registers[20][7]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux56~4_combout ))))

	.dataa(\my_regfile|registers[20][7]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux56~4_combout ),
	.datad(\my_regfile|registers[28][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~6 (
// Equation(s):
// \my_regfile|Mux56~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux56~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux56~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux56~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux56~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~7 (
// Equation(s):
// \my_regfile|Mux56~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][7]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][7]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~8 (
// Equation(s):
// \my_regfile|Mux56~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux56~7_combout  & ((\my_regfile|registers[31][7]~q ))) # (!\my_regfile|Mux56~7_combout  & (\my_regfile|registers[27][7]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux56~7_combout ))))

	.dataa(\my_regfile|registers[27][7]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux56~7_combout ),
	.datad(\my_regfile|registers[31][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~9 (
// Equation(s):
// \my_regfile|Mux56~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux56~6_combout  & ((\my_regfile|Mux56~8_combout ))) # (!\my_regfile|Mux56~6_combout  & (\my_regfile|Mux56~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux56~6_combout ))))

	.dataa(\my_regfile|Mux56~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux56~6_combout ),
	.datad(\my_regfile|Mux56~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~10 (
// Equation(s):
// \my_regfile|Mux56~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][7]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][7]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~11 (
// Equation(s):
// \my_regfile|Mux56~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux56~10_combout  & ((\my_regfile|registers[11][7]~q ))) # (!\my_regfile|Mux56~10_combout  & (\my_regfile|registers[9][7]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux56~10_combout ))))

	.dataa(\my_regfile|registers[9][7]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux56~10_combout ),
	.datad(\my_regfile|registers[11][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~12 (
// Equation(s):
// \my_regfile|Mux56~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][7]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][7]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~13 (
// Equation(s):
// \my_regfile|Mux56~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux56~12_combout  & ((\my_regfile|registers[7][7]~q ))) # (!\my_regfile|Mux56~12_combout  & (\my_regfile|registers[6][7]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux56~12_combout ))))

	.dataa(\my_regfile|registers[6][7]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux56~12_combout ),
	.datad(\my_regfile|registers[7][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~14 (
// Equation(s):
// \my_regfile|Mux56~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][7]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][7]~q ),
	.datac(\my_regfile|registers[1][7]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~15 (
// Equation(s):
// \my_regfile|Mux56~15_combout  = (\my_regfile|Mux56~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][7]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux56~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][7]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~16 (
// Equation(s):
// \my_regfile|Mux56~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux56~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux56~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux56~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux56~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][7] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~17 (
// Equation(s):
// \my_regfile|Mux56~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][7]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][7]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][7]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~18 (
// Equation(s):
// \my_regfile|Mux56~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux56~17_combout  & ((\my_regfile|registers[15][7]~q ))) # (!\my_regfile|Mux56~17_combout  & (\my_regfile|registers[14][7]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux56~17_combout ))))

	.dataa(\my_regfile|registers[14][7]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux56~17_combout ),
	.datad(\my_regfile|registers[15][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~19 (
// Equation(s):
// \my_regfile|Mux56~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux56~16_combout  & ((\my_regfile|Mux56~18_combout ))) # (!\my_regfile|Mux56~16_combout  & (\my_regfile|Mux56~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux56~16_combout ))))

	.dataa(\my_regfile|Mux56~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux56~16_combout ),
	.datad(\my_regfile|Mux56~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux56~20 (
// Equation(s):
// \my_regfile|Mux56~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux56~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux56~19_combout )))

	.dataa(\my_regfile|Mux56~9_combout ),
	.datab(\my_regfile|Mux56~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux56~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|control_signal|Rdst~0 (
// Equation(s):
// \my_processor|control_signal|Rdst~0_combout  = (\my_processor|control_signal|Rwd~0_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [30])

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|control_signal|Rdst~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|control_signal|Rdst~0 .lut_mask = 16'h00AA;
defparam \my_processor|control_signal|Rdst~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~0 (
// Equation(s):
// \my_regfile|Mux55~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][8]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][8]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~1 (
// Equation(s):
// \my_regfile|Mux55~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux55~0_combout  & ((\my_regfile|registers[29][8]~q ))) # (!\my_regfile|Mux55~0_combout  & (\my_regfile|registers[21][8]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux55~0_combout ))))

	.dataa(\my_regfile|registers[21][8]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux55~0_combout ),
	.datad(\my_regfile|registers[29][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~2 (
// Equation(s):
// \my_regfile|Mux55~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][8]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][8]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~3 (
// Equation(s):
// \my_regfile|Mux55~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux55~2_combout  & ((\my_regfile|registers[30][8]~q ))) # (!\my_regfile|Mux55~2_combout  & (\my_regfile|registers[26][8]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux55~2_combout ))))

	.dataa(\my_regfile|registers[26][8]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux55~2_combout ),
	.datad(\my_regfile|registers[30][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~4 (
// Equation(s):
// \my_regfile|Mux55~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][8]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][8]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~5 (
// Equation(s):
// \my_regfile|Mux55~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux55~4_combout  & ((\my_regfile|registers[28][8]~q ))) # (!\my_regfile|Mux55~4_combout  & (\my_regfile|registers[24][8]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux55~4_combout ))))

	.dataa(\my_regfile|registers[24][8]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux55~4_combout ),
	.datad(\my_regfile|registers[28][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~6 (
// Equation(s):
// \my_regfile|Mux55~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux55~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux55~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux55~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux55~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~7 (
// Equation(s):
// \my_regfile|Mux55~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][8]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][8]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~8 (
// Equation(s):
// \my_regfile|Mux55~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux55~7_combout  & ((\my_regfile|registers[31][8]~q ))) # (!\my_regfile|Mux55~7_combout  & (\my_regfile|registers[23][8]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux55~7_combout ))))

	.dataa(\my_regfile|registers[23][8]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux55~7_combout ),
	.datad(\my_regfile|registers[31][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~9 (
// Equation(s):
// \my_regfile|Mux55~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux55~6_combout  & ((\my_regfile|Mux55~8_combout ))) # (!\my_regfile|Mux55~6_combout  & (\my_regfile|Mux55~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux55~6_combout ))))

	.dataa(\my_regfile|Mux55~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux55~6_combout ),
	.datad(\my_regfile|Mux55~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~10 (
// Equation(s):
// \my_regfile|Mux55~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][8]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][8]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~11 (
// Equation(s):
// \my_regfile|Mux55~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux55~10_combout  & ((\my_regfile|registers[7][8]~q ))) # (!\my_regfile|Mux55~10_combout  & (\my_regfile|registers[6][8]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux55~10_combout ))))

	.dataa(\my_regfile|registers[6][8]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux55~10_combout ),
	.datad(\my_regfile|registers[7][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~12 (
// Equation(s):
// \my_regfile|Mux55~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][8]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][8]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~13 (
// Equation(s):
// \my_regfile|Mux55~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux55~12_combout  & ((\my_regfile|registers[11][8]~q ))) # (!\my_regfile|Mux55~12_combout  & (\my_regfile|registers[9][8]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux55~12_combout ))))

	.dataa(\my_regfile|registers[9][8]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux55~12_combout ),
	.datad(\my_regfile|registers[11][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~14 (
// Equation(s):
// \my_regfile|Mux55~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][8]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][8]~q ),
	.datac(\my_regfile|registers[1][8]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~15 (
// Equation(s):
// \my_regfile|Mux55~15_combout  = (\my_regfile|Mux55~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][8]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux55~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][8]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~16 (
// Equation(s):
// \my_regfile|Mux55~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux55~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux55~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux55~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux55~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][8] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~17 (
// Equation(s):
// \my_regfile|Mux55~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][8]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][8]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][8]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~18 (
// Equation(s):
// \my_regfile|Mux55~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux55~17_combout  & ((\my_regfile|registers[15][8]~q ))) # (!\my_regfile|Mux55~17_combout  & (\my_regfile|registers[14][8]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux55~17_combout ))))

	.dataa(\my_regfile|registers[14][8]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux55~17_combout ),
	.datad(\my_regfile|registers[15][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~19 (
// Equation(s):
// \my_regfile|Mux55~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux55~16_combout  & ((\my_regfile|Mux55~18_combout ))) # (!\my_regfile|Mux55~16_combout  & (\my_regfile|Mux55~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux55~16_combout ))))

	.dataa(\my_regfile|Mux55~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux55~16_combout ),
	.datad(\my_regfile|Mux55~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux55~20 (
// Equation(s):
// \my_regfile|Mux55~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux55~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux55~19_combout )))

	.dataa(\my_regfile|Mux55~9_combout ),
	.datab(\my_regfile|Mux55~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux55~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~0 (
// Equation(s):
// \my_regfile|Mux54~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][9]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][9]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~1 (
// Equation(s):
// \my_regfile|Mux54~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux54~0_combout  & ((\my_regfile|registers[29][9]~q ))) # (!\my_regfile|Mux54~0_combout  & (\my_regfile|registers[25][9]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux54~0_combout ))))

	.dataa(\my_regfile|registers[25][9]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux54~0_combout ),
	.datad(\my_regfile|registers[29][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~2 (
// Equation(s):
// \my_regfile|Mux54~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][9]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][9]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~3 (
// Equation(s):
// \my_regfile|Mux54~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux54~2_combout  & ((\my_regfile|registers[30][9]~q ))) # (!\my_regfile|Mux54~2_combout  & (\my_regfile|registers[22][9]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux54~2_combout ))))

	.dataa(\my_regfile|registers[22][9]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux54~2_combout ),
	.datad(\my_regfile|registers[30][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~4 (
// Equation(s):
// \my_regfile|Mux54~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][9]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][9]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~5 (
// Equation(s):
// \my_regfile|Mux54~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux54~4_combout  & ((\my_regfile|registers[28][9]~q ))) # (!\my_regfile|Mux54~4_combout  & (\my_regfile|registers[20][9]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux54~4_combout ))))

	.dataa(\my_regfile|registers[20][9]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux54~4_combout ),
	.datad(\my_regfile|registers[28][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~6 (
// Equation(s):
// \my_regfile|Mux54~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux54~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux54~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux54~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux54~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~7 (
// Equation(s):
// \my_regfile|Mux54~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][9]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][9]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~8 (
// Equation(s):
// \my_regfile|Mux54~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux54~7_combout  & ((\my_regfile|registers[31][9]~q ))) # (!\my_regfile|Mux54~7_combout  & (\my_regfile|registers[27][9]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux54~7_combout ))))

	.dataa(\my_regfile|registers[27][9]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux54~7_combout ),
	.datad(\my_regfile|registers[31][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~9 (
// Equation(s):
// \my_regfile|Mux54~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux54~6_combout  & ((\my_regfile|Mux54~8_combout ))) # (!\my_regfile|Mux54~6_combout  & (\my_regfile|Mux54~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux54~6_combout ))))

	.dataa(\my_regfile|Mux54~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux54~6_combout ),
	.datad(\my_regfile|Mux54~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~10 (
// Equation(s):
// \my_regfile|Mux54~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][9]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][9]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~11 (
// Equation(s):
// \my_regfile|Mux54~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux54~10_combout  & ((\my_regfile|registers[11][9]~q ))) # (!\my_regfile|Mux54~10_combout  & (\my_regfile|registers[9][9]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux54~10_combout ))))

	.dataa(\my_regfile|registers[9][9]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux54~10_combout ),
	.datad(\my_regfile|registers[11][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~12 (
// Equation(s):
// \my_regfile|Mux54~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][9]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][9]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~13 (
// Equation(s):
// \my_regfile|Mux54~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux54~12_combout  & ((\my_regfile|registers[7][9]~q ))) # (!\my_regfile|Mux54~12_combout  & (\my_regfile|registers[6][9]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux54~12_combout ))))

	.dataa(\my_regfile|registers[6][9]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux54~12_combout ),
	.datad(\my_regfile|registers[7][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~14 (
// Equation(s):
// \my_regfile|Mux54~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][9]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][9]~q ),
	.datac(\my_regfile|registers[1][9]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~15 (
// Equation(s):
// \my_regfile|Mux54~15_combout  = (\my_regfile|Mux54~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][9]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux54~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][9]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~16 (
// Equation(s):
// \my_regfile|Mux54~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux54~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux54~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux54~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux54~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][9] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~17 (
// Equation(s):
// \my_regfile|Mux54~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][9]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][9]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][9]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~18 (
// Equation(s):
// \my_regfile|Mux54~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux54~17_combout  & ((\my_regfile|registers[15][9]~q ))) # (!\my_regfile|Mux54~17_combout  & (\my_regfile|registers[14][9]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux54~17_combout ))))

	.dataa(\my_regfile|registers[14][9]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux54~17_combout ),
	.datad(\my_regfile|registers[15][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~19 (
// Equation(s):
// \my_regfile|Mux54~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux54~16_combout  & ((\my_regfile|Mux54~18_combout ))) # (!\my_regfile|Mux54~16_combout  & (\my_regfile|Mux54~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux54~16_combout ))))

	.dataa(\my_regfile|Mux54~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux54~16_combout ),
	.datad(\my_regfile|Mux54~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux54~20 (
// Equation(s):
// \my_regfile|Mux54~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux54~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux54~19_combout )))

	.dataa(\my_regfile|Mux54~9_combout ),
	.datab(\my_regfile|Mux54~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux54~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~0 (
// Equation(s):
// \my_regfile|Mux53~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][10]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][10]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~1 (
// Equation(s):
// \my_regfile|Mux53~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux53~0_combout  & ((\my_regfile|registers[29][10]~q ))) # (!\my_regfile|Mux53~0_combout  & (\my_regfile|registers[21][10]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux53~0_combout ))))

	.dataa(\my_regfile|registers[21][10]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux53~0_combout ),
	.datad(\my_regfile|registers[29][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~2 (
// Equation(s):
// \my_regfile|Mux53~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][10]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][10]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~3 (
// Equation(s):
// \my_regfile|Mux53~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux53~2_combout  & ((\my_regfile|registers[30][10]~q ))) # (!\my_regfile|Mux53~2_combout  & (\my_regfile|registers[26][10]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux53~2_combout ))))

	.dataa(\my_regfile|registers[26][10]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux53~2_combout ),
	.datad(\my_regfile|registers[30][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~4 (
// Equation(s):
// \my_regfile|Mux53~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][10]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][10]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~5 (
// Equation(s):
// \my_regfile|Mux53~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux53~4_combout  & ((\my_regfile|registers[28][10]~q ))) # (!\my_regfile|Mux53~4_combout  & (\my_regfile|registers[24][10]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux53~4_combout ))))

	.dataa(\my_regfile|registers[24][10]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux53~4_combout ),
	.datad(\my_regfile|registers[28][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~6 (
// Equation(s):
// \my_regfile|Mux53~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux53~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux53~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux53~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux53~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~7 (
// Equation(s):
// \my_regfile|Mux53~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][10]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][10]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~8 (
// Equation(s):
// \my_regfile|Mux53~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux53~7_combout  & ((\my_regfile|registers[31][10]~q ))) # (!\my_regfile|Mux53~7_combout  & (\my_regfile|registers[23][10]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux53~7_combout ))))

	.dataa(\my_regfile|registers[23][10]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux53~7_combout ),
	.datad(\my_regfile|registers[31][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~9 (
// Equation(s):
// \my_regfile|Mux53~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux53~6_combout  & ((\my_regfile|Mux53~8_combout ))) # (!\my_regfile|Mux53~6_combout  & (\my_regfile|Mux53~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux53~6_combout ))))

	.dataa(\my_regfile|Mux53~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux53~6_combout ),
	.datad(\my_regfile|Mux53~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~10 (
// Equation(s):
// \my_regfile|Mux53~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][10]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][10]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~11 (
// Equation(s):
// \my_regfile|Mux53~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux53~10_combout  & ((\my_regfile|registers[7][10]~q ))) # (!\my_regfile|Mux53~10_combout  & (\my_regfile|registers[6][10]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux53~10_combout ))))

	.dataa(\my_regfile|registers[6][10]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux53~10_combout ),
	.datad(\my_regfile|registers[7][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~12 (
// Equation(s):
// \my_regfile|Mux53~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][10]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][10]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~13 (
// Equation(s):
// \my_regfile|Mux53~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux53~12_combout  & ((\my_regfile|registers[11][10]~q ))) # (!\my_regfile|Mux53~12_combout  & (\my_regfile|registers[9][10]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux53~12_combout ))))

	.dataa(\my_regfile|registers[9][10]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux53~12_combout ),
	.datad(\my_regfile|registers[11][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~14 (
// Equation(s):
// \my_regfile|Mux53~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][10]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][10]~q ),
	.datac(\my_regfile|registers[1][10]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~15 (
// Equation(s):
// \my_regfile|Mux53~15_combout  = (\my_regfile|Mux53~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][10]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux53~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][10]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~16 (
// Equation(s):
// \my_regfile|Mux53~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux53~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux53~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux53~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux53~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][10] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~17 (
// Equation(s):
// \my_regfile|Mux53~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][10]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][10]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][10]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~18 (
// Equation(s):
// \my_regfile|Mux53~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux53~17_combout  & ((\my_regfile|registers[15][10]~q ))) # (!\my_regfile|Mux53~17_combout  & (\my_regfile|registers[14][10]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux53~17_combout ))))

	.dataa(\my_regfile|registers[14][10]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux53~17_combout ),
	.datad(\my_regfile|registers[15][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~19 (
// Equation(s):
// \my_regfile|Mux53~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux53~16_combout  & ((\my_regfile|Mux53~18_combout ))) # (!\my_regfile|Mux53~16_combout  & (\my_regfile|Mux53~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux53~16_combout ))))

	.dataa(\my_regfile|Mux53~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux53~16_combout ),
	.datad(\my_regfile|Mux53~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux53~20 (
// Equation(s):
// \my_regfile|Mux53~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux53~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux53~19_combout )))

	.dataa(\my_regfile|Mux53~9_combout ),
	.datab(\my_regfile|Mux53~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux53~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~0 (
// Equation(s):
// \my_regfile|Mux52~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][11]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][11]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~1 (
// Equation(s):
// \my_regfile|Mux52~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux52~0_combout  & ((\my_regfile|registers[29][11]~q ))) # (!\my_regfile|Mux52~0_combout  & (\my_regfile|registers[25][11]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux52~0_combout ))))

	.dataa(\my_regfile|registers[25][11]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux52~0_combout ),
	.datad(\my_regfile|registers[29][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~2 (
// Equation(s):
// \my_regfile|Mux52~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][11]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][11]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~3 (
// Equation(s):
// \my_regfile|Mux52~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux52~2_combout  & ((\my_regfile|registers[30][11]~q ))) # (!\my_regfile|Mux52~2_combout  & (\my_regfile|registers[22][11]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux52~2_combout ))))

	.dataa(\my_regfile|registers[22][11]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux52~2_combout ),
	.datad(\my_regfile|registers[30][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~4 (
// Equation(s):
// \my_regfile|Mux52~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][11]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][11]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~5 (
// Equation(s):
// \my_regfile|Mux52~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux52~4_combout  & ((\my_regfile|registers[28][11]~q ))) # (!\my_regfile|Mux52~4_combout  & (\my_regfile|registers[20][11]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux52~4_combout ))))

	.dataa(\my_regfile|registers[20][11]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux52~4_combout ),
	.datad(\my_regfile|registers[28][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~6 (
// Equation(s):
// \my_regfile|Mux52~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux52~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux52~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux52~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux52~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~7 (
// Equation(s):
// \my_regfile|Mux52~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][11]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][11]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~8 (
// Equation(s):
// \my_regfile|Mux52~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux52~7_combout  & ((\my_regfile|registers[31][11]~q ))) # (!\my_regfile|Mux52~7_combout  & (\my_regfile|registers[27][11]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux52~7_combout ))))

	.dataa(\my_regfile|registers[27][11]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux52~7_combout ),
	.datad(\my_regfile|registers[31][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~9 (
// Equation(s):
// \my_regfile|Mux52~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux52~6_combout  & ((\my_regfile|Mux52~8_combout ))) # (!\my_regfile|Mux52~6_combout  & (\my_regfile|Mux52~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux52~6_combout ))))

	.dataa(\my_regfile|Mux52~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux52~6_combout ),
	.datad(\my_regfile|Mux52~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~10 (
// Equation(s):
// \my_regfile|Mux52~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][11]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][11]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~11 (
// Equation(s):
// \my_regfile|Mux52~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux52~10_combout  & ((\my_regfile|registers[11][11]~q ))) # (!\my_regfile|Mux52~10_combout  & (\my_regfile|registers[9][11]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux52~10_combout ))))

	.dataa(\my_regfile|registers[9][11]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux52~10_combout ),
	.datad(\my_regfile|registers[11][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~12 (
// Equation(s):
// \my_regfile|Mux52~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][11]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][11]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~13 (
// Equation(s):
// \my_regfile|Mux52~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux52~12_combout  & ((\my_regfile|registers[7][11]~q ))) # (!\my_regfile|Mux52~12_combout  & (\my_regfile|registers[6][11]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux52~12_combout ))))

	.dataa(\my_regfile|registers[6][11]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux52~12_combout ),
	.datad(\my_regfile|registers[7][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~14 (
// Equation(s):
// \my_regfile|Mux52~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][11]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][11]~q ),
	.datac(\my_regfile|registers[1][11]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~15 (
// Equation(s):
// \my_regfile|Mux52~15_combout  = (\my_regfile|Mux52~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][11]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux52~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][11]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~16 (
// Equation(s):
// \my_regfile|Mux52~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux52~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux52~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux52~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux52~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][11] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~17 (
// Equation(s):
// \my_regfile|Mux52~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][11]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][11]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][11]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~18 (
// Equation(s):
// \my_regfile|Mux52~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux52~17_combout  & ((\my_regfile|registers[15][11]~q ))) # (!\my_regfile|Mux52~17_combout  & (\my_regfile|registers[14][11]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux52~17_combout ))))

	.dataa(\my_regfile|registers[14][11]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux52~17_combout ),
	.datad(\my_regfile|registers[15][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~19 (
// Equation(s):
// \my_regfile|Mux52~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux52~16_combout  & ((\my_regfile|Mux52~18_combout ))) # (!\my_regfile|Mux52~16_combout  & (\my_regfile|Mux52~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux52~16_combout ))))

	.dataa(\my_regfile|Mux52~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux52~16_combout ),
	.datad(\my_regfile|Mux52~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux52~20 (
// Equation(s):
// \my_regfile|Mux52~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux52~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux52~19_combout )))

	.dataa(\my_regfile|Mux52~9_combout ),
	.datab(\my_regfile|Mux52~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux52~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux52~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|control_signal|Rwd (
// Equation(s):
// \my_processor|control_signal|Rwd~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_processor|control_signal|Rwd~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|control_signal|Rwd~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|control_signal|Rwd~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|control_signal|Rwd .lut_mask = 16'h8888;
defparam \my_processor|control_signal|Rwd .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[30]~28 (
// Equation(s):
// \my_processor|data_writeReg[30]~28_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~28 .lut_mask = 16'h0001;
defparam \my_processor|data_writeReg[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~32 (
// Equation(s):
// \my_processor|data_writeReg[2]~32_combout  = (\my_processor|data_writeReg[30]~28_combout  & ((\my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [22]))) # 
// (!\my_processor|data_writeReg[30]~28_combout  & ((\my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|data_writeReg[30]~28_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|myalu|Selector32~0_combout ),
	.datad(\my_processor|myalu|Selector0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~32 .lut_mask = 16'h2FF2;
defparam \my_processor|data_writeReg[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[11]~42 (
// Equation(s):
// \my_processor|data_writeReg[11]~42_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector20~4_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|myalu|Selector20~4_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~42 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][11] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][11] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~0 (
// Equation(s):
// \my_regfile|Mux20~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~1 (
// Equation(s):
// \my_regfile|Mux20~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux20~0_combout  & ((\my_regfile|registers[29][11]~q ))) # (!\my_regfile|Mux20~0_combout  & (\my_regfile|registers[25][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux20~0_combout ))))

	.dataa(\my_regfile|registers[25][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux20~0_combout ),
	.datad(\my_regfile|registers[29][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000052;
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~2 (
// Equation(s):
// \my_regfile|Mux20~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~3 (
// Equation(s):
// \my_regfile|Mux20~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux20~2_combout  & ((\my_regfile|registers[30][11]~q ))) # (!\my_regfile|Mux20~2_combout  & (\my_regfile|registers[22][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux20~2_combout ))))

	.dataa(\my_regfile|registers[22][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux20~2_combout ),
	.datad(\my_regfile|registers[30][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060;
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~4 (
// Equation(s):
// \my_regfile|Mux20~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~5 (
// Equation(s):
// \my_regfile|Mux20~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux20~4_combout  & ((\my_regfile|registers[28][11]~q ))) # (!\my_regfile|Mux20~4_combout  & (\my_regfile|registers[20][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux20~4_combout ))))

	.dataa(\my_regfile|registers[20][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux20~4_combout ),
	.datad(\my_regfile|registers[28][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~6 (
// Equation(s):
// \my_regfile|Mux20~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux20~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux20~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux20~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux20~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~7 (
// Equation(s):
// \my_regfile|Mux20~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~8 (
// Equation(s):
// \my_regfile|Mux20~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux20~7_combout  & ((\my_regfile|registers[31][11]~q ))) # (!\my_regfile|Mux20~7_combout  & (\my_regfile|registers[27][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux20~7_combout ))))

	.dataa(\my_regfile|registers[27][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux20~7_combout ),
	.datad(\my_regfile|registers[31][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~9 (
// Equation(s):
// \my_regfile|Mux20~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux20~6_combout  & ((\my_regfile|Mux20~8_combout ))) # (!\my_regfile|Mux20~6_combout  & (\my_regfile|Mux20~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux20~6_combout ))))

	.dataa(\my_regfile|Mux20~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux20~6_combout ),
	.datad(\my_regfile|Mux20~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~10 (
// Equation(s):
// \my_regfile|Mux20~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~11 (
// Equation(s):
// \my_regfile|Mux20~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux20~10_combout  & ((\my_regfile|registers[11][11]~q ))) # (!\my_regfile|Mux20~10_combout  & (\my_regfile|registers[9][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux20~10_combout ))))

	.dataa(\my_regfile|registers[9][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux20~10_combout ),
	.datad(\my_regfile|registers[11][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~12 (
// Equation(s):
// \my_regfile|Mux20~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~13 (
// Equation(s):
// \my_regfile|Mux20~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux20~12_combout  & ((\my_regfile|registers[7][11]~q ))) # (!\my_regfile|Mux20~12_combout  & (\my_regfile|registers[6][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux20~12_combout ))))

	.dataa(\my_regfile|registers[6][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux20~12_combout ),
	.datad(\my_regfile|registers[7][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~14 (
// Equation(s):
// \my_regfile|Mux20~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][11]~q ),
	.datac(\my_regfile|registers[1][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~15 (
// Equation(s):
// \my_regfile|Mux20~15_combout  = (\my_regfile|Mux20~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][11]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux20~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][11]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~16 (
// Equation(s):
// \my_regfile|Mux20~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux20~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux20~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux20~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux20~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~17 (
// Equation(s):
// \my_regfile|Mux20~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][11]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][11]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][11]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~18 (
// Equation(s):
// \my_regfile|Mux20~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux20~17_combout  & ((\my_regfile|registers[15][11]~q ))) # (!\my_regfile|Mux20~17_combout  & (\my_regfile|registers[14][11]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux20~17_combout ))))

	.dataa(\my_regfile|registers[14][11]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux20~17_combout ),
	.datad(\my_regfile|registers[15][11]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~19 (
// Equation(s):
// \my_regfile|Mux20~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux20~16_combout  & ((\my_regfile|Mux20~18_combout ))) # (!\my_regfile|Mux20~16_combout  & (\my_regfile|Mux20~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux20~16_combout ))))

	.dataa(\my_regfile|Mux20~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux20~16_combout ),
	.datad(\my_regfile|Mux20~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux20~20 (
// Equation(s):
// \my_regfile|Mux20~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux20~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux20~19_combout )))

	.dataa(\my_regfile|Mux20~9_combout ),
	.datab(\my_regfile|Mux20~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux20~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[11]~43 (
// Equation(s):
// \my_processor|data_readB[11]~43_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_regfile|Mux52~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_regfile|Mux52~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[11]~43 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[10]~42 (
// Equation(s):
// \my_processor|data_readB[10]~42_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [10])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_regfile|Mux53~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|Mux53~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[10]~42 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[9]~41 (
// Equation(s):
// \my_processor|data_readB[9]~41_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux54~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|Mux54~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[9]~41 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[8]~40 (
// Equation(s):
// \my_processor|data_readB[8]~40_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux55~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux55~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[8]~40 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[7]~39 (
// Equation(s):
// \my_processor|data_readB[7]~39_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux56~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux56~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[7]~39 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[6]~38 (
// Equation(s):
// \my_processor|data_readB[6]~38_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux57~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_regfile|Mux57~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[6]~38 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[5]~37 (
// Equation(s):
// \my_processor|data_readB[5]~37_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux58~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_regfile|Mux58~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[5]~37 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[4]~36 (
// Equation(s):
// \my_processor|data_readB[4]~36_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux59~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_regfile|Mux59~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[4]~36 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[3]~35 (
// Equation(s):
// \my_processor|data_readB[3]~35_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [3])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux60~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_regfile|Mux60~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[3]~35 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~0 (
// Equation(s):
// \my_regfile|Mux61~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][2]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][2]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~1 (
// Equation(s):
// \my_regfile|Mux61~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux61~0_combout  & ((\my_regfile|registers[29][2]~q ))) # (!\my_regfile|Mux61~0_combout  & (\my_regfile|registers[21][2]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux61~0_combout ))))

	.dataa(\my_regfile|registers[21][2]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux61~0_combout ),
	.datad(\my_regfile|registers[29][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~2 (
// Equation(s):
// \my_regfile|Mux61~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][2]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][2]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~3 (
// Equation(s):
// \my_regfile|Mux61~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux61~2_combout  & ((\my_regfile|registers[30][2]~q ))) # (!\my_regfile|Mux61~2_combout  & (\my_regfile|registers[26][2]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux61~2_combout ))))

	.dataa(\my_regfile|registers[26][2]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux61~2_combout ),
	.datad(\my_regfile|registers[30][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~4 (
// Equation(s):
// \my_regfile|Mux61~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][2]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][2]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~5 (
// Equation(s):
// \my_regfile|Mux61~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux61~4_combout  & ((\my_regfile|registers[28][2]~q ))) # (!\my_regfile|Mux61~4_combout  & (\my_regfile|registers[24][2]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux61~4_combout ))))

	.dataa(\my_regfile|registers[24][2]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux61~4_combout ),
	.datad(\my_regfile|registers[28][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~6 (
// Equation(s):
// \my_regfile|Mux61~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux61~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux61~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux61~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux61~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~7 (
// Equation(s):
// \my_regfile|Mux61~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][2]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][2]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~8 (
// Equation(s):
// \my_regfile|Mux61~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux61~7_combout  & ((\my_regfile|registers[31][2]~q ))) # (!\my_regfile|Mux61~7_combout  & (\my_regfile|registers[23][2]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux61~7_combout ))))

	.dataa(\my_regfile|registers[23][2]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux61~7_combout ),
	.datad(\my_regfile|registers[31][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~9 (
// Equation(s):
// \my_regfile|Mux61~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux61~6_combout  & ((\my_regfile|Mux61~8_combout ))) # (!\my_regfile|Mux61~6_combout  & (\my_regfile|Mux61~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux61~6_combout ))))

	.dataa(\my_regfile|Mux61~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux61~6_combout ),
	.datad(\my_regfile|Mux61~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~10 (
// Equation(s):
// \my_regfile|Mux61~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][2]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][2]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~11 (
// Equation(s):
// \my_regfile|Mux61~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux61~10_combout  & ((\my_regfile|registers[7][2]~q ))) # (!\my_regfile|Mux61~10_combout  & (\my_regfile|registers[6][2]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux61~10_combout ))))

	.dataa(\my_regfile|registers[6][2]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux61~10_combout ),
	.datad(\my_regfile|registers[7][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~12 (
// Equation(s):
// \my_regfile|Mux61~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][2]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][2]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~13 (
// Equation(s):
// \my_regfile|Mux61~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux61~12_combout  & ((\my_regfile|registers[11][2]~q ))) # (!\my_regfile|Mux61~12_combout  & (\my_regfile|registers[9][2]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux61~12_combout ))))

	.dataa(\my_regfile|registers[9][2]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux61~12_combout ),
	.datad(\my_regfile|registers[11][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~14 (
// Equation(s):
// \my_regfile|Mux61~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][2]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][2]~q ),
	.datac(\my_regfile|registers[1][2]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~15 (
// Equation(s):
// \my_regfile|Mux61~15_combout  = (\my_regfile|Mux61~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][2]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux61~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][2]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~16 (
// Equation(s):
// \my_regfile|Mux61~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux61~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux61~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux61~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux61~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][2] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~17 (
// Equation(s):
// \my_regfile|Mux61~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][2]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][2]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][2]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~18 (
// Equation(s):
// \my_regfile|Mux61~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux61~17_combout  & ((\my_regfile|registers[15][2]~q ))) # (!\my_regfile|Mux61~17_combout  & (\my_regfile|registers[14][2]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux61~17_combout ))))

	.dataa(\my_regfile|registers[14][2]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux61~17_combout ),
	.datad(\my_regfile|registers[15][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~19 (
// Equation(s):
// \my_regfile|Mux61~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux61~16_combout  & ((\my_regfile|Mux61~18_combout ))) # (!\my_regfile|Mux61~16_combout  & (\my_regfile|Mux61~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux61~16_combout ))))

	.dataa(\my_regfile|Mux61~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux61~16_combout ),
	.datad(\my_regfile|Mux61~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux61~20 (
// Equation(s):
// \my_regfile|Mux61~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux61~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux61~19_combout )))

	.dataa(\my_regfile|Mux61~9_combout ),
	.datab(\my_regfile|Mux61~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux61~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux61~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[2]~33 (
// Equation(s):
// \my_processor|data_writeReg[2]~33_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector29~7_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|myalu|Selector29~7_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~33 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][2] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][2] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~0 (
// Equation(s):
// \my_regfile|Mux29~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][2]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~1 (
// Equation(s):
// \my_regfile|Mux29~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux29~0_combout  & ((\my_regfile|registers[29][2]~q ))) # (!\my_regfile|Mux29~0_combout  & (\my_regfile|registers[21][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux29~0_combout ))))

	.dataa(\my_regfile|registers[21][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux29~0_combout ),
	.datad(\my_regfile|registers[29][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~2 (
// Equation(s):
// \my_regfile|Mux29~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][2]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~3 (
// Equation(s):
// \my_regfile|Mux29~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux29~2_combout  & ((\my_regfile|registers[30][2]~q ))) # (!\my_regfile|Mux29~2_combout  & (\my_regfile|registers[26][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux29~2_combout ))))

	.dataa(\my_regfile|registers[26][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux29~2_combout ),
	.datad(\my_regfile|registers[30][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~4 (
// Equation(s):
// \my_regfile|Mux29~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][2]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~5 (
// Equation(s):
// \my_regfile|Mux29~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux29~4_combout  & ((\my_regfile|registers[28][2]~q ))) # (!\my_regfile|Mux29~4_combout  & (\my_regfile|registers[24][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux29~4_combout ))))

	.dataa(\my_regfile|registers[24][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux29~4_combout ),
	.datad(\my_regfile|registers[28][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~6 (
// Equation(s):
// \my_regfile|Mux29~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux29~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux29~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux29~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux29~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~7 (
// Equation(s):
// \my_regfile|Mux29~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][2]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~8 (
// Equation(s):
// \my_regfile|Mux29~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux29~7_combout  & ((\my_regfile|registers[31][2]~q ))) # (!\my_regfile|Mux29~7_combout  & (\my_regfile|registers[23][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux29~7_combout ))))

	.dataa(\my_regfile|registers[23][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux29~7_combout ),
	.datad(\my_regfile|registers[31][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~9 (
// Equation(s):
// \my_regfile|Mux29~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux29~6_combout  & ((\my_regfile|Mux29~8_combout ))) # (!\my_regfile|Mux29~6_combout  & (\my_regfile|Mux29~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux29~6_combout ))))

	.dataa(\my_regfile|Mux29~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux29~6_combout ),
	.datad(\my_regfile|Mux29~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~10 (
// Equation(s):
// \my_regfile|Mux29~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][2]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~11 (
// Equation(s):
// \my_regfile|Mux29~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux29~10_combout  & ((\my_regfile|registers[7][2]~q ))) # (!\my_regfile|Mux29~10_combout  & (\my_regfile|registers[6][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux29~10_combout ))))

	.dataa(\my_regfile|registers[6][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux29~10_combout ),
	.datad(\my_regfile|registers[7][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~12 (
// Equation(s):
// \my_regfile|Mux29~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][2]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~13 (
// Equation(s):
// \my_regfile|Mux29~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux29~12_combout  & ((\my_regfile|registers[11][2]~q ))) # (!\my_regfile|Mux29~12_combout  & (\my_regfile|registers[9][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux29~12_combout ))))

	.dataa(\my_regfile|registers[9][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux29~12_combout ),
	.datad(\my_regfile|registers[11][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~14 (
// Equation(s):
// \my_regfile|Mux29~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][2]~q ),
	.datac(\my_regfile|registers[1][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~15 (
// Equation(s):
// \my_regfile|Mux29~15_combout  = (\my_regfile|Mux29~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][2]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux29~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][2]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~16 (
// Equation(s):
// \my_regfile|Mux29~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux29~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux29~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux29~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux29~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~17 (
// Equation(s):
// \my_regfile|Mux29~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][2]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][2]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][2]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~18 (
// Equation(s):
// \my_regfile|Mux29~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux29~17_combout  & ((\my_regfile|registers[15][2]~q ))) # (!\my_regfile|Mux29~17_combout  & (\my_regfile|registers[14][2]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux29~17_combout ))))

	.dataa(\my_regfile|registers[14][2]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux29~17_combout ),
	.datad(\my_regfile|registers[15][2]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~19 (
// Equation(s):
// \my_regfile|Mux29~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux29~16_combout  & ((\my_regfile|Mux29~18_combout ))) # (!\my_regfile|Mux29~16_combout  & (\my_regfile|Mux29~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux29~16_combout ))))

	.dataa(\my_regfile|Mux29~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux29~16_combout ),
	.datad(\my_regfile|Mux29~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux29~20 (
// Equation(s):
// \my_regfile|Mux29~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux29~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux29~19_combout )))

	.dataa(\my_regfile|Mux29~9_combout ),
	.datab(\my_regfile|Mux29~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux29~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[2]~34 (
// Equation(s):
// \my_processor|data_readB[2]~34_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux61~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_regfile|Mux61~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[2]~34 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[1]~33 (
// Equation(s):
// \my_processor|data_readB[1]~33_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux62~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_regfile|Mux62~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[1]~33 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\my_processor|address_imem [11],\my_processor|address_imem [10],\my_processor|address_imem [9],\my_processor|address_imem [8],\my_processor|address_imem [7],\my_processor|address_imem [6],\my_processor|address_imem [5],\my_processor|address_imem [4],\my_processor|address_imem [3],
\my_processor|address_imem [2],\my_processor|address_imem [1],\my_processor|address_imem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "my.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044;
// synopsys translate_on

dffeas \my_regfile|registers[25][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~0 (
// Equation(s):
// \my_regfile|Mux63~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][0]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][0]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~1 (
// Equation(s):
// \my_regfile|Mux63~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux63~0_combout  & ((\my_regfile|registers[29][0]~q ))) # (!\my_regfile|Mux63~0_combout  & (\my_regfile|registers[21][0]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux63~0_combout ))))

	.dataa(\my_regfile|registers[21][0]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux63~0_combout ),
	.datad(\my_regfile|registers[29][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~2 (
// Equation(s):
// \my_regfile|Mux63~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][0]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][0]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~3 (
// Equation(s):
// \my_regfile|Mux63~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux63~2_combout  & ((\my_regfile|registers[30][0]~q ))) # (!\my_regfile|Mux63~2_combout  & (\my_regfile|registers[26][0]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux63~2_combout ))))

	.dataa(\my_regfile|registers[26][0]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux63~2_combout ),
	.datad(\my_regfile|registers[30][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~4 (
// Equation(s):
// \my_regfile|Mux63~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][0]~q )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][0]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~5 (
// Equation(s):
// \my_regfile|Mux63~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux63~4_combout  & ((\my_regfile|registers[28][0]~q ))) # (!\my_regfile|Mux63~4_combout  & (\my_regfile|registers[24][0]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux63~4_combout ))))

	.dataa(\my_regfile|registers[24][0]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux63~4_combout ),
	.datad(\my_regfile|registers[28][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~6 (
// Equation(s):
// \my_regfile|Mux63~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux63~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux63~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux63~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux63~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~7 (
// Equation(s):
// \my_regfile|Mux63~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][0]~q )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][0]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~8 (
// Equation(s):
// \my_regfile|Mux63~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux63~7_combout  & ((\my_regfile|registers[31][0]~q ))) # (!\my_regfile|Mux63~7_combout  & (\my_regfile|registers[23][0]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux63~7_combout ))))

	.dataa(\my_regfile|registers[23][0]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux63~7_combout ),
	.datad(\my_regfile|registers[31][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~9 (
// Equation(s):
// \my_regfile|Mux63~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux63~6_combout  & ((\my_regfile|Mux63~8_combout ))) # (!\my_regfile|Mux63~6_combout  & (\my_regfile|Mux63~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux63~6_combout ))))

	.dataa(\my_regfile|Mux63~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux63~6_combout ),
	.datad(\my_regfile|Mux63~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~10 (
// Equation(s):
// \my_regfile|Mux63~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][0]~q )) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][0]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~11 (
// Equation(s):
// \my_regfile|Mux63~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux63~10_combout  & ((\my_regfile|registers[7][0]~q ))) # (!\my_regfile|Mux63~10_combout  & (\my_regfile|registers[6][0]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux63~10_combout ))))

	.dataa(\my_regfile|registers[6][0]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux63~10_combout ),
	.datad(\my_regfile|registers[7][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~12 (
// Equation(s):
// \my_regfile|Mux63~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][0]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~13 (
// Equation(s):
// \my_regfile|Mux63~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux63~12_combout  & ((\my_regfile|registers[11][0]~q ))) # (!\my_regfile|Mux63~12_combout  & (\my_regfile|registers[9][0]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux63~12_combout ))))

	.dataa(\my_regfile|registers[9][0]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux63~12_combout ),
	.datad(\my_regfile|registers[11][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~14 (
// Equation(s):
// \my_regfile|Mux63~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][0]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][0]~q ),
	.datac(\my_regfile|registers[1][0]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~15 (
// Equation(s):
// \my_regfile|Mux63~15_combout  = (\my_regfile|Mux63~14_combout ) # ((\my_regfile|registers[2][0]~q  & (\my_processor|ctrl_readRegB[1]~3_combout  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux63~14_combout ),
	.datab(\my_regfile|registers[2][0]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~16 (
// Equation(s):
// \my_regfile|Mux63~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux63~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux63~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux63~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux63~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][0] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~17 (
// Equation(s):
// \my_regfile|Mux63~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][0]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][0]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][0]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~18 (
// Equation(s):
// \my_regfile|Mux63~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux63~17_combout  & ((\my_regfile|registers[15][0]~q ))) # (!\my_regfile|Mux63~17_combout  & (\my_regfile|registers[14][0]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux63~17_combout ))))

	.dataa(\my_regfile|registers[14][0]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux63~17_combout ),
	.datad(\my_regfile|registers[15][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~19 (
// Equation(s):
// \my_regfile|Mux63~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux63~16_combout  & ((\my_regfile|Mux63~18_combout ))) # (!\my_regfile|Mux63~16_combout  & (\my_regfile|Mux63~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux63~16_combout ))))

	.dataa(\my_regfile|Mux63~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux63~16_combout ),
	.datad(\my_regfile|Mux63~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux63~20 (
// Equation(s):
// \my_regfile|Mux63~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux63~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux63~19_combout )))

	.dataa(\my_regfile|Mux63~9_combout ),
	.datab(\my_regfile|Mux63~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux63~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[0]~32 (
// Equation(s):
// \my_processor|data_readB[0]~32_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [30] & ((\my_regfile|Mux63~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_regfile|Mux63~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[0]~32 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~0 (
// Equation(s):
// \my_processor|myalu|Add0~0_combout  = (\my_regfile|Mux31~20_combout  & (\my_processor|data_readB[0]~32_combout  $ (VCC))) # (!\my_regfile|Mux31~20_combout  & (\my_processor|data_readB[0]~32_combout  & VCC))
// \my_processor|myalu|Add0~1  = CARRY((\my_regfile|Mux31~20_combout  & \my_processor|data_readB[0]~32_combout ))

	.dataa(\my_regfile|Mux31~20_combout ),
	.datab(\my_processor|data_readB[0]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|myalu|Add0~0_combout ),
	.cout(\my_processor|myalu|Add0~1 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|myalu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~2 (
// Equation(s):
// \my_processor|myalu|Add0~2_combout  = (\my_regfile|Mux30~20_combout  & ((\my_processor|data_readB[1]~33_combout  & (\my_processor|myalu|Add0~1  & VCC)) # (!\my_processor|data_readB[1]~33_combout  & (!\my_processor|myalu|Add0~1 )))) # 
// (!\my_regfile|Mux30~20_combout  & ((\my_processor|data_readB[1]~33_combout  & (!\my_processor|myalu|Add0~1 )) # (!\my_processor|data_readB[1]~33_combout  & ((\my_processor|myalu|Add0~1 ) # (GND)))))
// \my_processor|myalu|Add0~3  = CARRY((\my_regfile|Mux30~20_combout  & (!\my_processor|data_readB[1]~33_combout  & !\my_processor|myalu|Add0~1 )) # (!\my_regfile|Mux30~20_combout  & ((!\my_processor|myalu|Add0~1 ) # (!\my_processor|data_readB[1]~33_combout 
// ))))

	.dataa(\my_regfile|Mux30~20_combout ),
	.datab(\my_processor|data_readB[1]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~1 ),
	.combout(\my_processor|myalu|Add0~2_combout ),
	.cout(\my_processor|myalu|Add0~3 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~4 (
// Equation(s):
// \my_processor|myalu|Add0~4_combout  = ((\my_regfile|Mux29~20_combout  $ (\my_processor|data_readB[2]~34_combout  $ (!\my_processor|myalu|Add0~3 )))) # (GND)
// \my_processor|myalu|Add0~5  = CARRY((\my_regfile|Mux29~20_combout  & ((\my_processor|data_readB[2]~34_combout ) # (!\my_processor|myalu|Add0~3 ))) # (!\my_regfile|Mux29~20_combout  & (\my_processor|data_readB[2]~34_combout  & !\my_processor|myalu|Add0~3 
// )))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|data_readB[2]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~3 ),
	.combout(\my_processor|myalu|Add0~4_combout ),
	.cout(\my_processor|myalu|Add0~5 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~6 (
// Equation(s):
// \my_processor|myalu|Add0~6_combout  = (\my_regfile|Mux28~20_combout  & ((\my_processor|data_readB[3]~35_combout  & (\my_processor|myalu|Add0~5  & VCC)) # (!\my_processor|data_readB[3]~35_combout  & (!\my_processor|myalu|Add0~5 )))) # 
// (!\my_regfile|Mux28~20_combout  & ((\my_processor|data_readB[3]~35_combout  & (!\my_processor|myalu|Add0~5 )) # (!\my_processor|data_readB[3]~35_combout  & ((\my_processor|myalu|Add0~5 ) # (GND)))))
// \my_processor|myalu|Add0~7  = CARRY((\my_regfile|Mux28~20_combout  & (!\my_processor|data_readB[3]~35_combout  & !\my_processor|myalu|Add0~5 )) # (!\my_regfile|Mux28~20_combout  & ((!\my_processor|myalu|Add0~5 ) # (!\my_processor|data_readB[3]~35_combout 
// ))))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_processor|data_readB[3]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~5 ),
	.combout(\my_processor|myalu|Add0~6_combout ),
	.cout(\my_processor|myalu|Add0~7 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~8 (
// Equation(s):
// \my_processor|myalu|Add0~8_combout  = ((\my_regfile|Mux27~20_combout  $ (\my_processor|data_readB[4]~36_combout  $ (!\my_processor|myalu|Add0~7 )))) # (GND)
// \my_processor|myalu|Add0~9  = CARRY((\my_regfile|Mux27~20_combout  & ((\my_processor|data_readB[4]~36_combout ) # (!\my_processor|myalu|Add0~7 ))) # (!\my_regfile|Mux27~20_combout  & (\my_processor|data_readB[4]~36_combout  & !\my_processor|myalu|Add0~7 
// )))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_processor|data_readB[4]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~7 ),
	.combout(\my_processor|myalu|Add0~8_combout ),
	.cout(\my_processor|myalu|Add0~9 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~10 (
// Equation(s):
// \my_processor|myalu|Add0~10_combout  = (\my_regfile|Mux26~20_combout  & ((\my_processor|data_readB[5]~37_combout  & (\my_processor|myalu|Add0~9  & VCC)) # (!\my_processor|data_readB[5]~37_combout  & (!\my_processor|myalu|Add0~9 )))) # 
// (!\my_regfile|Mux26~20_combout  & ((\my_processor|data_readB[5]~37_combout  & (!\my_processor|myalu|Add0~9 )) # (!\my_processor|data_readB[5]~37_combout  & ((\my_processor|myalu|Add0~9 ) # (GND)))))
// \my_processor|myalu|Add0~11  = CARRY((\my_regfile|Mux26~20_combout  & (!\my_processor|data_readB[5]~37_combout  & !\my_processor|myalu|Add0~9 )) # (!\my_regfile|Mux26~20_combout  & ((!\my_processor|myalu|Add0~9 ) # (!\my_processor|data_readB[5]~37_combout 
// ))))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_processor|data_readB[5]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~9 ),
	.combout(\my_processor|myalu|Add0~10_combout ),
	.cout(\my_processor|myalu|Add0~11 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~12 (
// Equation(s):
// \my_processor|myalu|Add0~12_combout  = ((\my_regfile|Mux25~20_combout  $ (\my_processor|data_readB[6]~38_combout  $ (!\my_processor|myalu|Add0~11 )))) # (GND)
// \my_processor|myalu|Add0~13  = CARRY((\my_regfile|Mux25~20_combout  & ((\my_processor|data_readB[6]~38_combout ) # (!\my_processor|myalu|Add0~11 ))) # (!\my_regfile|Mux25~20_combout  & (\my_processor|data_readB[6]~38_combout  & 
// !\my_processor|myalu|Add0~11 )))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_processor|data_readB[6]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~11 ),
	.combout(\my_processor|myalu|Add0~12_combout ),
	.cout(\my_processor|myalu|Add0~13 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~14 (
// Equation(s):
// \my_processor|myalu|Add0~14_combout  = (\my_regfile|Mux24~20_combout  & ((\my_processor|data_readB[7]~39_combout  & (\my_processor|myalu|Add0~13  & VCC)) # (!\my_processor|data_readB[7]~39_combout  & (!\my_processor|myalu|Add0~13 )))) # 
// (!\my_regfile|Mux24~20_combout  & ((\my_processor|data_readB[7]~39_combout  & (!\my_processor|myalu|Add0~13 )) # (!\my_processor|data_readB[7]~39_combout  & ((\my_processor|myalu|Add0~13 ) # (GND)))))
// \my_processor|myalu|Add0~15  = CARRY((\my_regfile|Mux24~20_combout  & (!\my_processor|data_readB[7]~39_combout  & !\my_processor|myalu|Add0~13 )) # (!\my_regfile|Mux24~20_combout  & ((!\my_processor|myalu|Add0~13 ) # 
// (!\my_processor|data_readB[7]~39_combout ))))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_processor|data_readB[7]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~13 ),
	.combout(\my_processor|myalu|Add0~14_combout ),
	.cout(\my_processor|myalu|Add0~15 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~16 (
// Equation(s):
// \my_processor|myalu|Add0~16_combout  = ((\my_regfile|Mux23~20_combout  $ (\my_processor|data_readB[8]~40_combout  $ (!\my_processor|myalu|Add0~15 )))) # (GND)
// \my_processor|myalu|Add0~17  = CARRY((\my_regfile|Mux23~20_combout  & ((\my_processor|data_readB[8]~40_combout ) # (!\my_processor|myalu|Add0~15 ))) # (!\my_regfile|Mux23~20_combout  & (\my_processor|data_readB[8]~40_combout  & 
// !\my_processor|myalu|Add0~15 )))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_processor|data_readB[8]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~15 ),
	.combout(\my_processor|myalu|Add0~16_combout ),
	.cout(\my_processor|myalu|Add0~17 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~18 (
// Equation(s):
// \my_processor|myalu|Add0~18_combout  = (\my_regfile|Mux22~20_combout  & ((\my_processor|data_readB[9]~41_combout  & (\my_processor|myalu|Add0~17  & VCC)) # (!\my_processor|data_readB[9]~41_combout  & (!\my_processor|myalu|Add0~17 )))) # 
// (!\my_regfile|Mux22~20_combout  & ((\my_processor|data_readB[9]~41_combout  & (!\my_processor|myalu|Add0~17 )) # (!\my_processor|data_readB[9]~41_combout  & ((\my_processor|myalu|Add0~17 ) # (GND)))))
// \my_processor|myalu|Add0~19  = CARRY((\my_regfile|Mux22~20_combout  & (!\my_processor|data_readB[9]~41_combout  & !\my_processor|myalu|Add0~17 )) # (!\my_regfile|Mux22~20_combout  & ((!\my_processor|myalu|Add0~17 ) # 
// (!\my_processor|data_readB[9]~41_combout ))))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_processor|data_readB[9]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~17 ),
	.combout(\my_processor|myalu|Add0~18_combout ),
	.cout(\my_processor|myalu|Add0~19 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~20 (
// Equation(s):
// \my_processor|myalu|Add0~20_combout  = ((\my_regfile|Mux21~20_combout  $ (\my_processor|data_readB[10]~42_combout  $ (!\my_processor|myalu|Add0~19 )))) # (GND)
// \my_processor|myalu|Add0~21  = CARRY((\my_regfile|Mux21~20_combout  & ((\my_processor|data_readB[10]~42_combout ) # (!\my_processor|myalu|Add0~19 ))) # (!\my_regfile|Mux21~20_combout  & (\my_processor|data_readB[10]~42_combout  & 
// !\my_processor|myalu|Add0~19 )))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_processor|data_readB[10]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~19 ),
	.combout(\my_processor|myalu|Add0~20_combout ),
	.cout(\my_processor|myalu|Add0~21 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~22 (
// Equation(s):
// \my_processor|myalu|Add0~22_combout  = (\my_regfile|Mux20~20_combout  & ((\my_processor|data_readB[11]~43_combout  & (\my_processor|myalu|Add0~21  & VCC)) # (!\my_processor|data_readB[11]~43_combout  & (!\my_processor|myalu|Add0~21 )))) # 
// (!\my_regfile|Mux20~20_combout  & ((\my_processor|data_readB[11]~43_combout  & (!\my_processor|myalu|Add0~21 )) # (!\my_processor|data_readB[11]~43_combout  & ((\my_processor|myalu|Add0~21 ) # (GND)))))
// \my_processor|myalu|Add0~23  = CARRY((\my_regfile|Mux20~20_combout  & (!\my_processor|data_readB[11]~43_combout  & !\my_processor|myalu|Add0~21 )) # (!\my_regfile|Mux20~20_combout  & ((!\my_processor|myalu|Add0~21 ) # 
// (!\my_processor|data_readB[11]~43_combout ))))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_processor|data_readB[11]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~21 ),
	.combout(\my_processor|myalu|Add0~22_combout ),
	.cout(\my_processor|myalu|Add0~23 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~12 (
// Equation(s):
// \my_processor|myalu|Selector31~12_combout  = (\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [4])))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~12 .lut_mask = 16'h0008;
defparam \my_processor|myalu|Selector31~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~0 (
// Equation(s):
// \my_regfile|Mux45~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][18]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][18]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~1 (
// Equation(s):
// \my_regfile|Mux45~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux45~0_combout  & ((\my_regfile|registers[29][18]~q ))) # (!\my_regfile|Mux45~0_combout  & (\my_regfile|registers[21][18]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux45~0_combout ))))

	.dataa(\my_regfile|registers[21][18]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux45~0_combout ),
	.datad(\my_regfile|registers[29][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~2 (
// Equation(s):
// \my_regfile|Mux45~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][18]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][18]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~3 (
// Equation(s):
// \my_regfile|Mux45~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux45~2_combout  & ((\my_regfile|registers[30][18]~q ))) # (!\my_regfile|Mux45~2_combout  & (\my_regfile|registers[26][18]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux45~2_combout ))))

	.dataa(\my_regfile|registers[26][18]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux45~2_combout ),
	.datad(\my_regfile|registers[30][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~4 (
// Equation(s):
// \my_regfile|Mux45~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][18]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][18]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~5 (
// Equation(s):
// \my_regfile|Mux45~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux45~4_combout  & ((\my_regfile|registers[28][18]~q ))) # (!\my_regfile|Mux45~4_combout  & (\my_regfile|registers[24][18]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux45~4_combout ))))

	.dataa(\my_regfile|registers[24][18]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux45~4_combout ),
	.datad(\my_regfile|registers[28][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~6 (
// Equation(s):
// \my_regfile|Mux45~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux45~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux45~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux45~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux45~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~7 (
// Equation(s):
// \my_regfile|Mux45~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][18]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][18]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~8 (
// Equation(s):
// \my_regfile|Mux45~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux45~7_combout  & ((\my_regfile|registers[31][18]~q ))) # (!\my_regfile|Mux45~7_combout  & (\my_regfile|registers[23][18]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux45~7_combout ))))

	.dataa(\my_regfile|registers[23][18]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux45~7_combout ),
	.datad(\my_regfile|registers[31][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~9 (
// Equation(s):
// \my_regfile|Mux45~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux45~6_combout  & ((\my_regfile|Mux45~8_combout ))) # (!\my_regfile|Mux45~6_combout  & (\my_regfile|Mux45~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux45~6_combout ))))

	.dataa(\my_regfile|Mux45~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux45~6_combout ),
	.datad(\my_regfile|Mux45~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~10 (
// Equation(s):
// \my_regfile|Mux45~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][18]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][18]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~11 (
// Equation(s):
// \my_regfile|Mux45~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux45~10_combout  & ((\my_regfile|registers[7][18]~q ))) # (!\my_regfile|Mux45~10_combout  & (\my_regfile|registers[6][18]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux45~10_combout ))))

	.dataa(\my_regfile|registers[6][18]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux45~10_combout ),
	.datad(\my_regfile|registers[7][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~12 (
// Equation(s):
// \my_regfile|Mux45~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][18]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][18]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~13 (
// Equation(s):
// \my_regfile|Mux45~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux45~12_combout  & ((\my_regfile|registers[11][18]~q ))) # (!\my_regfile|Mux45~12_combout  & (\my_regfile|registers[9][18]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux45~12_combout ))))

	.dataa(\my_regfile|registers[9][18]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux45~12_combout ),
	.datad(\my_regfile|registers[11][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~14 (
// Equation(s):
// \my_regfile|Mux45~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][18]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][18]~q ),
	.datac(\my_regfile|registers[1][18]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~15 (
// Equation(s):
// \my_regfile|Mux45~15_combout  = (\my_regfile|Mux45~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][18]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux45~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][18]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~16 (
// Equation(s):
// \my_regfile|Mux45~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux45~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux45~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux45~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux45~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][18] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~17 (
// Equation(s):
// \my_regfile|Mux45~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][18]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][18]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][18]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~18 (
// Equation(s):
// \my_regfile|Mux45~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux45~17_combout  & ((\my_regfile|registers[15][18]~q ))) # (!\my_regfile|Mux45~17_combout  & (\my_regfile|registers[14][18]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux45~17_combout ))))

	.dataa(\my_regfile|registers[14][18]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux45~17_combout ),
	.datad(\my_regfile|registers[15][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~19 (
// Equation(s):
// \my_regfile|Mux45~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux45~16_combout  & ((\my_regfile|Mux45~18_combout ))) # (!\my_regfile|Mux45~16_combout  & (\my_regfile|Mux45~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux45~16_combout ))))

	.dataa(\my_regfile|Mux45~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux45~16_combout ),
	.datad(\my_regfile|Mux45~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux45~20 (
// Equation(s):
// \my_regfile|Mux45~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux45~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux45~19_combout )))

	.dataa(\my_regfile|Mux45~9_combout ),
	.datab(\my_regfile|Mux45~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux45~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[18]~61 (
// Equation(s):
// \my_processor|data_readB[18]~61_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux45~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux45~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[18]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[18]~61 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[18]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~0 (
// Equation(s):
// \my_regfile|Mux46~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][17]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][17]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~1 (
// Equation(s):
// \my_regfile|Mux46~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux46~0_combout  & ((\my_regfile|registers[29][17]~q ))) # (!\my_regfile|Mux46~0_combout  & (\my_regfile|registers[25][17]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux46~0_combout ))))

	.dataa(\my_regfile|registers[25][17]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux46~0_combout ),
	.datad(\my_regfile|registers[29][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~2 (
// Equation(s):
// \my_regfile|Mux46~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][17]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][17]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~3 (
// Equation(s):
// \my_regfile|Mux46~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux46~2_combout  & ((\my_regfile|registers[30][17]~q ))) # (!\my_regfile|Mux46~2_combout  & (\my_regfile|registers[22][17]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux46~2_combout ))))

	.dataa(\my_regfile|registers[22][17]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux46~2_combout ),
	.datad(\my_regfile|registers[30][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~4 (
// Equation(s):
// \my_regfile|Mux46~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][17]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][17]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~5 (
// Equation(s):
// \my_regfile|Mux46~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux46~4_combout  & ((\my_regfile|registers[28][17]~q ))) # (!\my_regfile|Mux46~4_combout  & (\my_regfile|registers[20][17]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux46~4_combout ))))

	.dataa(\my_regfile|registers[20][17]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux46~4_combout ),
	.datad(\my_regfile|registers[28][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~6 (
// Equation(s):
// \my_regfile|Mux46~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux46~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux46~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux46~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux46~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~7 (
// Equation(s):
// \my_regfile|Mux46~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][17]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][17]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~8 (
// Equation(s):
// \my_regfile|Mux46~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux46~7_combout  & ((\my_regfile|registers[31][17]~q ))) # (!\my_regfile|Mux46~7_combout  & (\my_regfile|registers[27][17]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux46~7_combout ))))

	.dataa(\my_regfile|registers[27][17]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux46~7_combout ),
	.datad(\my_regfile|registers[31][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~9 (
// Equation(s):
// \my_regfile|Mux46~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux46~6_combout  & ((\my_regfile|Mux46~8_combout ))) # (!\my_regfile|Mux46~6_combout  & (\my_regfile|Mux46~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux46~6_combout ))))

	.dataa(\my_regfile|Mux46~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux46~6_combout ),
	.datad(\my_regfile|Mux46~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~10 (
// Equation(s):
// \my_regfile|Mux46~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][17]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][17]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~11 (
// Equation(s):
// \my_regfile|Mux46~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux46~10_combout  & ((\my_regfile|registers[11][17]~q ))) # (!\my_regfile|Mux46~10_combout  & (\my_regfile|registers[9][17]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux46~10_combout ))))

	.dataa(\my_regfile|registers[9][17]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux46~10_combout ),
	.datad(\my_regfile|registers[11][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~12 (
// Equation(s):
// \my_regfile|Mux46~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][17]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][17]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~13 (
// Equation(s):
// \my_regfile|Mux46~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux46~12_combout  & ((\my_regfile|registers[7][17]~q ))) # (!\my_regfile|Mux46~12_combout  & (\my_regfile|registers[6][17]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux46~12_combout ))))

	.dataa(\my_regfile|registers[6][17]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux46~12_combout ),
	.datad(\my_regfile|registers[7][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~14 (
// Equation(s):
// \my_regfile|Mux46~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][17]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][17]~q ),
	.datac(\my_regfile|registers[1][17]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~15 (
// Equation(s):
// \my_regfile|Mux46~15_combout  = (\my_regfile|Mux46~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][17]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux46~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][17]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~16 (
// Equation(s):
// \my_regfile|Mux46~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux46~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux46~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux46~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux46~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][17] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~17 (
// Equation(s):
// \my_regfile|Mux46~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][17]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][17]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][17]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~18 (
// Equation(s):
// \my_regfile|Mux46~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux46~17_combout  & ((\my_regfile|registers[15][17]~q ))) # (!\my_regfile|Mux46~17_combout  & (\my_regfile|registers[14][17]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux46~17_combout ))))

	.dataa(\my_regfile|registers[14][17]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux46~17_combout ),
	.datad(\my_regfile|registers[15][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~19 (
// Equation(s):
// \my_regfile|Mux46~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux46~16_combout  & ((\my_regfile|Mux46~18_combout ))) # (!\my_regfile|Mux46~16_combout  & (\my_regfile|Mux46~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux46~16_combout ))))

	.dataa(\my_regfile|Mux46~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux46~16_combout ),
	.datad(\my_regfile|Mux46~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux46~20 (
// Equation(s):
// \my_regfile|Mux46~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux46~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux46~19_combout )))

	.dataa(\my_regfile|Mux46~9_combout ),
	.datab(\my_regfile|Mux46~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux46~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux46~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~67 (
// Equation(s):
// \my_processor|data_writeReg[23]~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|ALUop[0]~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUop[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~67 .lut_mask = 16'h8080;
defparam \my_processor|data_writeReg[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~17 (
// Equation(s):
// \my_processor|myalu|Selector31~17_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [3] & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_imem|altsyncram_component|auto_generated|q_a [2]))) # (!\my_processor|myalu|Selector31~16_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|myalu|Selector31~16_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~17 .lut_mask = 16'h89FF;
defparam \my_processor|myalu|Selector31~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~68 (
// Equation(s):
// \my_processor|data_writeReg[23]~68_combout  = (\my_processor|control_signal|Rwd~combout ) # ((\my_processor|control_signal|Rdst~0_combout  & (\my_processor|data_writeReg[23]~67_combout  & !\my_processor|myalu|Selector31~17_combout )))

	.dataa(\my_processor|control_signal|Rwd~combout ),
	.datab(\my_processor|control_signal|Rdst~0_combout ),
	.datac(\my_processor|data_writeReg[23]~67_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~68 .lut_mask = 16'hAAEA;
defparam \my_processor|data_writeReg[23]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~179 (
// Equation(s):
// \my_processor|data_writeReg[23]~179_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # (\my_processor|myalu|Selector31~17_combout )) # (!\my_processor|control_signal|Rwd~0_combout )

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|myalu|Selector31~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~179 .lut_mask = 16'hFDFD;
defparam \my_processor|data_writeReg[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[17]~62 (
// Equation(s):
// \my_processor|data_readB[17]~62_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux46~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux46~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[17]~62 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~13 (
// Equation(s):
// \my_processor|myalu|Selector31~13_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # ((\my_imem|altsyncram_component|auto_generated|q_a [2] & 
// \my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_processor|control_signal|Rdst~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~13 .lut_mask = 16'hA888;
defparam \my_processor|myalu|Selector31~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~78 (
// Equation(s):
// \my_processor|data_writeReg[17]~78_combout  = (\my_regfile|Mux14~20_combout  & ((\my_processor|data_readB[17]~62_combout ) # (\my_processor|myalu|Selector31~13_combout ))) # (!\my_regfile|Mux14~20_combout  & (\my_processor|data_readB[17]~62_combout  & 
// \my_processor|myalu|Selector31~13_combout ))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_processor|data_readB[17]~62_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~78 .lut_mask = 16'hE8E8;
defparam \my_processor|data_writeReg[17]~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~0 (
// Equation(s):
// \my_regfile|Mux47~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][16]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][16]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~1 (
// Equation(s):
// \my_regfile|Mux47~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux47~0_combout  & ((\my_regfile|registers[29][16]~q ))) # (!\my_regfile|Mux47~0_combout  & (\my_regfile|registers[21][16]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux47~0_combout ))))

	.dataa(\my_regfile|registers[21][16]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux47~0_combout ),
	.datad(\my_regfile|registers[29][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~2 (
// Equation(s):
// \my_regfile|Mux47~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][16]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][16]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~3 (
// Equation(s):
// \my_regfile|Mux47~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux47~2_combout  & ((\my_regfile|registers[30][16]~q ))) # (!\my_regfile|Mux47~2_combout  & (\my_regfile|registers[26][16]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux47~2_combout ))))

	.dataa(\my_regfile|registers[26][16]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux47~2_combout ),
	.datad(\my_regfile|registers[30][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~4 (
// Equation(s):
// \my_regfile|Mux47~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][16]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][16]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~5 (
// Equation(s):
// \my_regfile|Mux47~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux47~4_combout  & ((\my_regfile|registers[28][16]~q ))) # (!\my_regfile|Mux47~4_combout  & (\my_regfile|registers[24][16]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux47~4_combout ))))

	.dataa(\my_regfile|registers[24][16]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux47~4_combout ),
	.datad(\my_regfile|registers[28][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~6 (
// Equation(s):
// \my_regfile|Mux47~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux47~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux47~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux47~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux47~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~7 (
// Equation(s):
// \my_regfile|Mux47~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][16]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][16]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~8 (
// Equation(s):
// \my_regfile|Mux47~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux47~7_combout  & ((\my_regfile|registers[31][16]~q ))) # (!\my_regfile|Mux47~7_combout  & (\my_regfile|registers[23][16]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux47~7_combout ))))

	.dataa(\my_regfile|registers[23][16]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux47~7_combout ),
	.datad(\my_regfile|registers[31][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~9 (
// Equation(s):
// \my_regfile|Mux47~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux47~6_combout  & ((\my_regfile|Mux47~8_combout ))) # (!\my_regfile|Mux47~6_combout  & (\my_regfile|Mux47~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux47~6_combout ))))

	.dataa(\my_regfile|Mux47~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux47~6_combout ),
	.datad(\my_regfile|Mux47~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~10 (
// Equation(s):
// \my_regfile|Mux47~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][16]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][16]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~11 (
// Equation(s):
// \my_regfile|Mux47~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux47~10_combout  & ((\my_regfile|registers[7][16]~q ))) # (!\my_regfile|Mux47~10_combout  & (\my_regfile|registers[6][16]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux47~10_combout ))))

	.dataa(\my_regfile|registers[6][16]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux47~10_combout ),
	.datad(\my_regfile|registers[7][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~12 (
// Equation(s):
// \my_regfile|Mux47~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][16]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][16]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~13 (
// Equation(s):
// \my_regfile|Mux47~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux47~12_combout  & ((\my_regfile|registers[11][16]~q ))) # (!\my_regfile|Mux47~12_combout  & (\my_regfile|registers[9][16]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux47~12_combout ))))

	.dataa(\my_regfile|registers[9][16]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux47~12_combout ),
	.datad(\my_regfile|registers[11][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~14 (
// Equation(s):
// \my_regfile|Mux47~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][16]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][16]~q ),
	.datac(\my_regfile|registers[1][16]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~15 (
// Equation(s):
// \my_regfile|Mux47~15_combout  = (\my_regfile|Mux47~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][16]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux47~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][16]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~16 (
// Equation(s):
// \my_regfile|Mux47~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux47~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux47~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux47~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux47~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][16] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~17 (
// Equation(s):
// \my_regfile|Mux47~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][16]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][16]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][16]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~18 (
// Equation(s):
// \my_regfile|Mux47~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux47~17_combout  & ((\my_regfile|registers[15][16]~q ))) # (!\my_regfile|Mux47~17_combout  & (\my_regfile|registers[14][16]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux47~17_combout ))))

	.dataa(\my_regfile|registers[14][16]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux47~17_combout ),
	.datad(\my_regfile|registers[15][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~19 (
// Equation(s):
// \my_regfile|Mux47~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux47~16_combout  & ((\my_regfile|Mux47~18_combout ))) # (!\my_regfile|Mux47~16_combout  & (\my_regfile|Mux47~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux47~16_combout ))))

	.dataa(\my_regfile|Mux47~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux47~16_combout ),
	.datad(\my_regfile|Mux47~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux47~20 (
// Equation(s):
// \my_regfile|Mux47~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux47~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux47~19_combout )))

	.dataa(\my_regfile|Mux47~9_combout ),
	.datab(\my_regfile|Mux47~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux47~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[16]~63 (
// Equation(s):
// \my_processor|data_readB[16]~63_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux47~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux47~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[16]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[16]~63 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[16]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~0 (
// Equation(s):
// \my_regfile|Mux48~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][15]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][15]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~1 (
// Equation(s):
// \my_regfile|Mux48~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux48~0_combout  & ((\my_regfile|registers[29][15]~q ))) # (!\my_regfile|Mux48~0_combout  & (\my_regfile|registers[25][15]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux48~0_combout ))))

	.dataa(\my_regfile|registers[25][15]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux48~0_combout ),
	.datad(\my_regfile|registers[29][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~2 (
// Equation(s):
// \my_regfile|Mux48~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][15]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][15]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~3 (
// Equation(s):
// \my_regfile|Mux48~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux48~2_combout  & ((\my_regfile|registers[30][15]~q ))) # (!\my_regfile|Mux48~2_combout  & (\my_regfile|registers[22][15]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux48~2_combout ))))

	.dataa(\my_regfile|registers[22][15]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux48~2_combout ),
	.datad(\my_regfile|registers[30][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~4 (
// Equation(s):
// \my_regfile|Mux48~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][15]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][15]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~5 (
// Equation(s):
// \my_regfile|Mux48~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux48~4_combout  & ((\my_regfile|registers[28][15]~q ))) # (!\my_regfile|Mux48~4_combout  & (\my_regfile|registers[20][15]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux48~4_combout ))))

	.dataa(\my_regfile|registers[20][15]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux48~4_combout ),
	.datad(\my_regfile|registers[28][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~6 (
// Equation(s):
// \my_regfile|Mux48~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux48~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux48~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux48~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux48~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~7 (
// Equation(s):
// \my_regfile|Mux48~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][15]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][15]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~8 (
// Equation(s):
// \my_regfile|Mux48~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux48~7_combout  & ((\my_regfile|registers[31][15]~q ))) # (!\my_regfile|Mux48~7_combout  & (\my_regfile|registers[27][15]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux48~7_combout ))))

	.dataa(\my_regfile|registers[27][15]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux48~7_combout ),
	.datad(\my_regfile|registers[31][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~9 (
// Equation(s):
// \my_regfile|Mux48~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux48~6_combout  & ((\my_regfile|Mux48~8_combout ))) # (!\my_regfile|Mux48~6_combout  & (\my_regfile|Mux48~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux48~6_combout ))))

	.dataa(\my_regfile|Mux48~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux48~6_combout ),
	.datad(\my_regfile|Mux48~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~10 (
// Equation(s):
// \my_regfile|Mux48~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][15]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][15]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~11 (
// Equation(s):
// \my_regfile|Mux48~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux48~10_combout  & ((\my_regfile|registers[11][15]~q ))) # (!\my_regfile|Mux48~10_combout  & (\my_regfile|registers[9][15]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux48~10_combout ))))

	.dataa(\my_regfile|registers[9][15]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux48~10_combout ),
	.datad(\my_regfile|registers[11][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~12 (
// Equation(s):
// \my_regfile|Mux48~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][15]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][15]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~13 (
// Equation(s):
// \my_regfile|Mux48~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux48~12_combout  & ((\my_regfile|registers[7][15]~q ))) # (!\my_regfile|Mux48~12_combout  & (\my_regfile|registers[6][15]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux48~12_combout ))))

	.dataa(\my_regfile|registers[6][15]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux48~12_combout ),
	.datad(\my_regfile|registers[7][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~14 (
// Equation(s):
// \my_regfile|Mux48~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][15]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][15]~q ),
	.datac(\my_regfile|registers[1][15]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~15 (
// Equation(s):
// \my_regfile|Mux48~15_combout  = (\my_regfile|Mux48~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][15]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux48~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][15]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~16 (
// Equation(s):
// \my_regfile|Mux48~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux48~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux48~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux48~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux48~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][15] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~17 (
// Equation(s):
// \my_regfile|Mux48~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][15]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][15]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][15]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~18 (
// Equation(s):
// \my_regfile|Mux48~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux48~17_combout  & ((\my_regfile|registers[15][15]~q ))) # (!\my_regfile|Mux48~17_combout  & (\my_regfile|registers[14][15]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux48~17_combout ))))

	.dataa(\my_regfile|registers[14][15]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux48~17_combout ),
	.datad(\my_regfile|registers[15][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~19 (
// Equation(s):
// \my_regfile|Mux48~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux48~16_combout  & ((\my_regfile|Mux48~18_combout ))) # (!\my_regfile|Mux48~16_combout  & (\my_regfile|Mux48~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux48~16_combout ))))

	.dataa(\my_regfile|Mux48~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux48~16_combout ),
	.datad(\my_regfile|Mux48~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux48~20 (
// Equation(s):
// \my_regfile|Mux48~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux48~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux48~19_combout )))

	.dataa(\my_regfile|Mux48~9_combout ),
	.datab(\my_regfile|Mux48~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux48~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux48~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[15]~44 (
// Equation(s):
// \my_processor|data_readB[15]~44_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_regfile|Mux48~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_regfile|Mux48~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[15]~44 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[15]~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~0 (
// Equation(s):
// \my_regfile|Mux49~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][14]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][14]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~1 (
// Equation(s):
// \my_regfile|Mux49~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux49~0_combout  & ((\my_regfile|registers[29][14]~q ))) # (!\my_regfile|Mux49~0_combout  & (\my_regfile|registers[21][14]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux49~0_combout ))))

	.dataa(\my_regfile|registers[21][14]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux49~0_combout ),
	.datad(\my_regfile|registers[29][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~2 (
// Equation(s):
// \my_regfile|Mux49~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][14]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][14]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~3 (
// Equation(s):
// \my_regfile|Mux49~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux49~2_combout  & ((\my_regfile|registers[30][14]~q ))) # (!\my_regfile|Mux49~2_combout  & (\my_regfile|registers[26][14]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux49~2_combout ))))

	.dataa(\my_regfile|registers[26][14]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux49~2_combout ),
	.datad(\my_regfile|registers[30][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~4 (
// Equation(s):
// \my_regfile|Mux49~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][14]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][14]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~5 (
// Equation(s):
// \my_regfile|Mux49~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux49~4_combout  & ((\my_regfile|registers[28][14]~q ))) # (!\my_regfile|Mux49~4_combout  & (\my_regfile|registers[24][14]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux49~4_combout ))))

	.dataa(\my_regfile|registers[24][14]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux49~4_combout ),
	.datad(\my_regfile|registers[28][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~6 (
// Equation(s):
// \my_regfile|Mux49~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux49~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux49~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux49~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux49~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~7 (
// Equation(s):
// \my_regfile|Mux49~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][14]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][14]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~8 (
// Equation(s):
// \my_regfile|Mux49~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux49~7_combout  & ((\my_regfile|registers[31][14]~q ))) # (!\my_regfile|Mux49~7_combout  & (\my_regfile|registers[23][14]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux49~7_combout ))))

	.dataa(\my_regfile|registers[23][14]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux49~7_combout ),
	.datad(\my_regfile|registers[31][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~9 (
// Equation(s):
// \my_regfile|Mux49~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux49~6_combout  & ((\my_regfile|Mux49~8_combout ))) # (!\my_regfile|Mux49~6_combout  & (\my_regfile|Mux49~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux49~6_combout ))))

	.dataa(\my_regfile|Mux49~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux49~6_combout ),
	.datad(\my_regfile|Mux49~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~10 (
// Equation(s):
// \my_regfile|Mux49~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][14]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][14]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~11 (
// Equation(s):
// \my_regfile|Mux49~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux49~10_combout  & ((\my_regfile|registers[7][14]~q ))) # (!\my_regfile|Mux49~10_combout  & (\my_regfile|registers[6][14]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux49~10_combout ))))

	.dataa(\my_regfile|registers[6][14]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux49~10_combout ),
	.datad(\my_regfile|registers[7][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~12 (
// Equation(s):
// \my_regfile|Mux49~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][14]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][14]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~13 (
// Equation(s):
// \my_regfile|Mux49~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux49~12_combout  & ((\my_regfile|registers[11][14]~q ))) # (!\my_regfile|Mux49~12_combout  & (\my_regfile|registers[9][14]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux49~12_combout ))))

	.dataa(\my_regfile|registers[9][14]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux49~12_combout ),
	.datad(\my_regfile|registers[11][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~14 (
// Equation(s):
// \my_regfile|Mux49~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][14]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][14]~q ),
	.datac(\my_regfile|registers[1][14]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~15 (
// Equation(s):
// \my_regfile|Mux49~15_combout  = (\my_regfile|Mux49~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][14]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux49~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][14]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~16 (
// Equation(s):
// \my_regfile|Mux49~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux49~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux49~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux49~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux49~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][14] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~17 (
// Equation(s):
// \my_regfile|Mux49~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][14]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][14]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][14]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~18 (
// Equation(s):
// \my_regfile|Mux49~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux49~17_combout  & ((\my_regfile|registers[15][14]~q ))) # (!\my_regfile|Mux49~17_combout  & (\my_regfile|registers[14][14]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux49~17_combout ))))

	.dataa(\my_regfile|registers[14][14]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux49~17_combout ),
	.datad(\my_regfile|registers[15][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~19 (
// Equation(s):
// \my_regfile|Mux49~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux49~16_combout  & ((\my_regfile|Mux49~18_combout ))) # (!\my_regfile|Mux49~16_combout  & (\my_regfile|Mux49~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux49~16_combout ))))

	.dataa(\my_regfile|Mux49~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux49~16_combout ),
	.datad(\my_regfile|Mux49~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux49~20 (
// Equation(s):
// \my_regfile|Mux49~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux49~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux49~19_combout )))

	.dataa(\my_regfile|Mux49~9_combout ),
	.datab(\my_regfile|Mux49~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux49~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux49~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[14]~45 (
// Equation(s):
// \my_processor|data_readB[14]~45_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_regfile|Mux49~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_regfile|Mux49~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[14]~45 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~0 (
// Equation(s):
// \my_regfile|Mux50~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][13]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][13]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~1 (
// Equation(s):
// \my_regfile|Mux50~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux50~0_combout  & ((\my_regfile|registers[29][13]~q ))) # (!\my_regfile|Mux50~0_combout  & (\my_regfile|registers[25][13]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux50~0_combout ))))

	.dataa(\my_regfile|registers[25][13]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux50~0_combout ),
	.datad(\my_regfile|registers[29][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~2 (
// Equation(s):
// \my_regfile|Mux50~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][13]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][13]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~3 (
// Equation(s):
// \my_regfile|Mux50~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux50~2_combout  & ((\my_regfile|registers[30][13]~q ))) # (!\my_regfile|Mux50~2_combout  & (\my_regfile|registers[22][13]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux50~2_combout ))))

	.dataa(\my_regfile|registers[22][13]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux50~2_combout ),
	.datad(\my_regfile|registers[30][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~4 (
// Equation(s):
// \my_regfile|Mux50~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][13]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][13]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~5 (
// Equation(s):
// \my_regfile|Mux50~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux50~4_combout  & ((\my_regfile|registers[28][13]~q ))) # (!\my_regfile|Mux50~4_combout  & (\my_regfile|registers[20][13]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux50~4_combout ))))

	.dataa(\my_regfile|registers[20][13]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux50~4_combout ),
	.datad(\my_regfile|registers[28][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~6 (
// Equation(s):
// \my_regfile|Mux50~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux50~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux50~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux50~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux50~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~7 (
// Equation(s):
// \my_regfile|Mux50~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][13]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][13]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~8 (
// Equation(s):
// \my_regfile|Mux50~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux50~7_combout  & ((\my_regfile|registers[31][13]~q ))) # (!\my_regfile|Mux50~7_combout  & (\my_regfile|registers[27][13]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux50~7_combout ))))

	.dataa(\my_regfile|registers[27][13]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux50~7_combout ),
	.datad(\my_regfile|registers[31][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~9 (
// Equation(s):
// \my_regfile|Mux50~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux50~6_combout  & ((\my_regfile|Mux50~8_combout ))) # (!\my_regfile|Mux50~6_combout  & (\my_regfile|Mux50~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux50~6_combout ))))

	.dataa(\my_regfile|Mux50~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux50~6_combout ),
	.datad(\my_regfile|Mux50~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~10 (
// Equation(s):
// \my_regfile|Mux50~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][13]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][13]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~11 (
// Equation(s):
// \my_regfile|Mux50~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux50~10_combout  & ((\my_regfile|registers[11][13]~q ))) # (!\my_regfile|Mux50~10_combout  & (\my_regfile|registers[9][13]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux50~10_combout ))))

	.dataa(\my_regfile|registers[9][13]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux50~10_combout ),
	.datad(\my_regfile|registers[11][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~12 (
// Equation(s):
// \my_regfile|Mux50~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][13]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][13]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~13 (
// Equation(s):
// \my_regfile|Mux50~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux50~12_combout  & ((\my_regfile|registers[7][13]~q ))) # (!\my_regfile|Mux50~12_combout  & (\my_regfile|registers[6][13]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux50~12_combout ))))

	.dataa(\my_regfile|registers[6][13]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux50~12_combout ),
	.datad(\my_regfile|registers[7][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~14 (
// Equation(s):
// \my_regfile|Mux50~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][13]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][13]~q ),
	.datac(\my_regfile|registers[1][13]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~15 (
// Equation(s):
// \my_regfile|Mux50~15_combout  = (\my_regfile|Mux50~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][13]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux50~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][13]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~16 (
// Equation(s):
// \my_regfile|Mux50~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux50~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux50~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux50~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux50~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][13] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~17 (
// Equation(s):
// \my_regfile|Mux50~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][13]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][13]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][13]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~18 (
// Equation(s):
// \my_regfile|Mux50~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux50~17_combout  & ((\my_regfile|registers[15][13]~q ))) # (!\my_regfile|Mux50~17_combout  & (\my_regfile|registers[14][13]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux50~17_combout ))))

	.dataa(\my_regfile|registers[14][13]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux50~17_combout ),
	.datad(\my_regfile|registers[15][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~19 (
// Equation(s):
// \my_regfile|Mux50~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux50~16_combout  & ((\my_regfile|Mux50~18_combout ))) # (!\my_regfile|Mux50~16_combout  & (\my_regfile|Mux50~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux50~16_combout ))))

	.dataa(\my_regfile|Mux50~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux50~16_combout ),
	.datad(\my_regfile|Mux50~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux50~20 (
// Equation(s):
// \my_regfile|Mux50~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux50~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux50~19_combout )))

	.dataa(\my_regfile|Mux50~9_combout ),
	.datab(\my_regfile|Mux50~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux50~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux50~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[13]~46 (
// Equation(s):
// \my_processor|data_readB[13]~46_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [13])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_regfile|Mux50~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_regfile|Mux50~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[13]~46 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~0 (
// Equation(s):
// \my_regfile|Mux51~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][12]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][12]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~1 (
// Equation(s):
// \my_regfile|Mux51~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux51~0_combout  & ((\my_regfile|registers[29][12]~q ))) # (!\my_regfile|Mux51~0_combout  & (\my_regfile|registers[21][12]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux51~0_combout ))))

	.dataa(\my_regfile|registers[21][12]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux51~0_combout ),
	.datad(\my_regfile|registers[29][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~2 (
// Equation(s):
// \my_regfile|Mux51~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][12]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][12]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~3 (
// Equation(s):
// \my_regfile|Mux51~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux51~2_combout  & ((\my_regfile|registers[30][12]~q ))) # (!\my_regfile|Mux51~2_combout  & (\my_regfile|registers[26][12]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux51~2_combout ))))

	.dataa(\my_regfile|registers[26][12]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux51~2_combout ),
	.datad(\my_regfile|registers[30][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~4 (
// Equation(s):
// \my_regfile|Mux51~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][12]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][12]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~5 (
// Equation(s):
// \my_regfile|Mux51~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux51~4_combout  & ((\my_regfile|registers[28][12]~q ))) # (!\my_regfile|Mux51~4_combout  & (\my_regfile|registers[24][12]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux51~4_combout ))))

	.dataa(\my_regfile|registers[24][12]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux51~4_combout ),
	.datad(\my_regfile|registers[28][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~6 (
// Equation(s):
// \my_regfile|Mux51~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux51~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux51~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux51~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux51~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~7 (
// Equation(s):
// \my_regfile|Mux51~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][12]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][12]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~8 (
// Equation(s):
// \my_regfile|Mux51~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux51~7_combout  & ((\my_regfile|registers[31][12]~q ))) # (!\my_regfile|Mux51~7_combout  & (\my_regfile|registers[23][12]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux51~7_combout ))))

	.dataa(\my_regfile|registers[23][12]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux51~7_combout ),
	.datad(\my_regfile|registers[31][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~9 (
// Equation(s):
// \my_regfile|Mux51~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux51~6_combout  & ((\my_regfile|Mux51~8_combout ))) # (!\my_regfile|Mux51~6_combout  & (\my_regfile|Mux51~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux51~6_combout ))))

	.dataa(\my_regfile|Mux51~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux51~6_combout ),
	.datad(\my_regfile|Mux51~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~10 (
// Equation(s):
// \my_regfile|Mux51~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][12]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][12]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~11 (
// Equation(s):
// \my_regfile|Mux51~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux51~10_combout  & ((\my_regfile|registers[7][12]~q ))) # (!\my_regfile|Mux51~10_combout  & (\my_regfile|registers[6][12]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux51~10_combout ))))

	.dataa(\my_regfile|registers[6][12]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux51~10_combout ),
	.datad(\my_regfile|registers[7][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~12 (
// Equation(s):
// \my_regfile|Mux51~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][12]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][12]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~13 (
// Equation(s):
// \my_regfile|Mux51~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux51~12_combout  & ((\my_regfile|registers[11][12]~q ))) # (!\my_regfile|Mux51~12_combout  & (\my_regfile|registers[9][12]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux51~12_combout ))))

	.dataa(\my_regfile|registers[9][12]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux51~12_combout ),
	.datad(\my_regfile|registers[11][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~14 (
// Equation(s):
// \my_regfile|Mux51~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][12]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][12]~q ),
	.datac(\my_regfile|registers[1][12]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~15 (
// Equation(s):
// \my_regfile|Mux51~15_combout  = (\my_regfile|Mux51~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][12]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux51~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][12]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~16 (
// Equation(s):
// \my_regfile|Mux51~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux51~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux51~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux51~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux51~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][12] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~17 (
// Equation(s):
// \my_regfile|Mux51~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][12]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][12]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][12]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~18 (
// Equation(s):
// \my_regfile|Mux51~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux51~17_combout  & ((\my_regfile|registers[15][12]~q ))) # (!\my_regfile|Mux51~17_combout  & (\my_regfile|registers[14][12]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux51~17_combout ))))

	.dataa(\my_regfile|registers[14][12]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux51~17_combout ),
	.datad(\my_regfile|registers[15][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~19 (
// Equation(s):
// \my_regfile|Mux51~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux51~16_combout  & ((\my_regfile|Mux51~18_combout ))) # (!\my_regfile|Mux51~16_combout  & (\my_regfile|Mux51~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux51~16_combout ))))

	.dataa(\my_regfile|Mux51~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux51~16_combout ),
	.datad(\my_regfile|Mux51~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux51~20 (
// Equation(s):
// \my_regfile|Mux51~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux51~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux51~19_combout )))

	.dataa(\my_regfile|Mux51~9_combout ),
	.datab(\my_regfile|Mux51~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux51~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux51~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[12]~47 (
// Equation(s):
// \my_processor|data_readB[12]~47_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [12])) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_regfile|Mux51~20_combout ))))) # (!\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_regfile|Mux51~20_combout ),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_readB[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[12]~47 .lut_mask = 16'hAACA;
defparam \my_processor|data_readB[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~24 (
// Equation(s):
// \my_processor|myalu|Add0~24_combout  = ((\my_regfile|Mux19~20_combout  $ (\my_processor|data_readB[12]~47_combout  $ (!\my_processor|myalu|Add0~23 )))) # (GND)
// \my_processor|myalu|Add0~25  = CARRY((\my_regfile|Mux19~20_combout  & ((\my_processor|data_readB[12]~47_combout ) # (!\my_processor|myalu|Add0~23 ))) # (!\my_regfile|Mux19~20_combout  & (\my_processor|data_readB[12]~47_combout  & 
// !\my_processor|myalu|Add0~23 )))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_processor|data_readB[12]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~23 ),
	.combout(\my_processor|myalu|Add0~24_combout ),
	.cout(\my_processor|myalu|Add0~25 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~0 (
// Equation(s):
// \my_processor|myalu|Add1~0_combout  = (\my_regfile|Mux31~20_combout  & ((GND) # (!\my_processor|data_readB[0]~32_combout ))) # (!\my_regfile|Mux31~20_combout  & (\my_processor|data_readB[0]~32_combout  $ (GND)))
// \my_processor|myalu|Add1~1  = CARRY((\my_regfile|Mux31~20_combout ) # (!\my_processor|data_readB[0]~32_combout ))

	.dataa(\my_regfile|Mux31~20_combout ),
	.datab(\my_processor|data_readB[0]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|myalu|Add1~0_combout ),
	.cout(\my_processor|myalu|Add1~1 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~0 .lut_mask = 16'h66BB;
defparam \my_processor|myalu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~2 (
// Equation(s):
// \my_processor|myalu|Add1~2_combout  = (\my_regfile|Mux30~20_combout  & ((\my_processor|data_readB[1]~33_combout  & (!\my_processor|myalu|Add1~1 )) # (!\my_processor|data_readB[1]~33_combout  & (\my_processor|myalu|Add1~1  & VCC)))) # 
// (!\my_regfile|Mux30~20_combout  & ((\my_processor|data_readB[1]~33_combout  & ((\my_processor|myalu|Add1~1 ) # (GND))) # (!\my_processor|data_readB[1]~33_combout  & (!\my_processor|myalu|Add1~1 ))))
// \my_processor|myalu|Add1~3  = CARRY((\my_regfile|Mux30~20_combout  & (\my_processor|data_readB[1]~33_combout  & !\my_processor|myalu|Add1~1 )) # (!\my_regfile|Mux30~20_combout  & ((\my_processor|data_readB[1]~33_combout ) # (!\my_processor|myalu|Add1~1 
// ))))

	.dataa(\my_regfile|Mux30~20_combout ),
	.datab(\my_processor|data_readB[1]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~1 ),
	.combout(\my_processor|myalu|Add1~2_combout ),
	.cout(\my_processor|myalu|Add1~3 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~2 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~4 (
// Equation(s):
// \my_processor|myalu|Add1~4_combout  = ((\my_regfile|Mux29~20_combout  $ (\my_processor|data_readB[2]~34_combout  $ (\my_processor|myalu|Add1~3 )))) # (GND)
// \my_processor|myalu|Add1~5  = CARRY((\my_regfile|Mux29~20_combout  & ((!\my_processor|myalu|Add1~3 ) # (!\my_processor|data_readB[2]~34_combout ))) # (!\my_regfile|Mux29~20_combout  & (!\my_processor|data_readB[2]~34_combout  & !\my_processor|myalu|Add1~3 
// )))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|data_readB[2]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~3 ),
	.combout(\my_processor|myalu|Add1~4_combout ),
	.cout(\my_processor|myalu|Add1~5 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~4 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~6 (
// Equation(s):
// \my_processor|myalu|Add1~6_combout  = (\my_regfile|Mux28~20_combout  & ((\my_processor|data_readB[3]~35_combout  & (!\my_processor|myalu|Add1~5 )) # (!\my_processor|data_readB[3]~35_combout  & (\my_processor|myalu|Add1~5  & VCC)))) # 
// (!\my_regfile|Mux28~20_combout  & ((\my_processor|data_readB[3]~35_combout  & ((\my_processor|myalu|Add1~5 ) # (GND))) # (!\my_processor|data_readB[3]~35_combout  & (!\my_processor|myalu|Add1~5 ))))
// \my_processor|myalu|Add1~7  = CARRY((\my_regfile|Mux28~20_combout  & (\my_processor|data_readB[3]~35_combout  & !\my_processor|myalu|Add1~5 )) # (!\my_regfile|Mux28~20_combout  & ((\my_processor|data_readB[3]~35_combout ) # (!\my_processor|myalu|Add1~5 
// ))))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_processor|data_readB[3]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~5 ),
	.combout(\my_processor|myalu|Add1~6_combout ),
	.cout(\my_processor|myalu|Add1~7 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~6 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~8 (
// Equation(s):
// \my_processor|myalu|Add1~8_combout  = ((\my_regfile|Mux27~20_combout  $ (\my_processor|data_readB[4]~36_combout  $ (\my_processor|myalu|Add1~7 )))) # (GND)
// \my_processor|myalu|Add1~9  = CARRY((\my_regfile|Mux27~20_combout  & ((!\my_processor|myalu|Add1~7 ) # (!\my_processor|data_readB[4]~36_combout ))) # (!\my_regfile|Mux27~20_combout  & (!\my_processor|data_readB[4]~36_combout  & !\my_processor|myalu|Add1~7 
// )))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_processor|data_readB[4]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~7 ),
	.combout(\my_processor|myalu|Add1~8_combout ),
	.cout(\my_processor|myalu|Add1~9 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~8 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~10 (
// Equation(s):
// \my_processor|myalu|Add1~10_combout  = (\my_regfile|Mux26~20_combout  & ((\my_processor|data_readB[5]~37_combout  & (!\my_processor|myalu|Add1~9 )) # (!\my_processor|data_readB[5]~37_combout  & (\my_processor|myalu|Add1~9  & VCC)))) # 
// (!\my_regfile|Mux26~20_combout  & ((\my_processor|data_readB[5]~37_combout  & ((\my_processor|myalu|Add1~9 ) # (GND))) # (!\my_processor|data_readB[5]~37_combout  & (!\my_processor|myalu|Add1~9 ))))
// \my_processor|myalu|Add1~11  = CARRY((\my_regfile|Mux26~20_combout  & (\my_processor|data_readB[5]~37_combout  & !\my_processor|myalu|Add1~9 )) # (!\my_regfile|Mux26~20_combout  & ((\my_processor|data_readB[5]~37_combout ) # (!\my_processor|myalu|Add1~9 
// ))))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_processor|data_readB[5]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~9 ),
	.combout(\my_processor|myalu|Add1~10_combout ),
	.cout(\my_processor|myalu|Add1~11 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~10 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~12 (
// Equation(s):
// \my_processor|myalu|Add1~12_combout  = ((\my_regfile|Mux25~20_combout  $ (\my_processor|data_readB[6]~38_combout  $ (\my_processor|myalu|Add1~11 )))) # (GND)
// \my_processor|myalu|Add1~13  = CARRY((\my_regfile|Mux25~20_combout  & ((!\my_processor|myalu|Add1~11 ) # (!\my_processor|data_readB[6]~38_combout ))) # (!\my_regfile|Mux25~20_combout  & (!\my_processor|data_readB[6]~38_combout  & 
// !\my_processor|myalu|Add1~11 )))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_processor|data_readB[6]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~11 ),
	.combout(\my_processor|myalu|Add1~12_combout ),
	.cout(\my_processor|myalu|Add1~13 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~12 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~14 (
// Equation(s):
// \my_processor|myalu|Add1~14_combout  = (\my_regfile|Mux24~20_combout  & ((\my_processor|data_readB[7]~39_combout  & (!\my_processor|myalu|Add1~13 )) # (!\my_processor|data_readB[7]~39_combout  & (\my_processor|myalu|Add1~13  & VCC)))) # 
// (!\my_regfile|Mux24~20_combout  & ((\my_processor|data_readB[7]~39_combout  & ((\my_processor|myalu|Add1~13 ) # (GND))) # (!\my_processor|data_readB[7]~39_combout  & (!\my_processor|myalu|Add1~13 ))))
// \my_processor|myalu|Add1~15  = CARRY((\my_regfile|Mux24~20_combout  & (\my_processor|data_readB[7]~39_combout  & !\my_processor|myalu|Add1~13 )) # (!\my_regfile|Mux24~20_combout  & ((\my_processor|data_readB[7]~39_combout ) # (!\my_processor|myalu|Add1~13 
// ))))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_processor|data_readB[7]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~13 ),
	.combout(\my_processor|myalu|Add1~14_combout ),
	.cout(\my_processor|myalu|Add1~15 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~14 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~16 (
// Equation(s):
// \my_processor|myalu|Add1~16_combout  = ((\my_regfile|Mux23~20_combout  $ (\my_processor|data_readB[8]~40_combout  $ (\my_processor|myalu|Add1~15 )))) # (GND)
// \my_processor|myalu|Add1~17  = CARRY((\my_regfile|Mux23~20_combout  & ((!\my_processor|myalu|Add1~15 ) # (!\my_processor|data_readB[8]~40_combout ))) # (!\my_regfile|Mux23~20_combout  & (!\my_processor|data_readB[8]~40_combout  & 
// !\my_processor|myalu|Add1~15 )))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_processor|data_readB[8]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~15 ),
	.combout(\my_processor|myalu|Add1~16_combout ),
	.cout(\my_processor|myalu|Add1~17 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~16 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~18 (
// Equation(s):
// \my_processor|myalu|Add1~18_combout  = (\my_regfile|Mux22~20_combout  & ((\my_processor|data_readB[9]~41_combout  & (!\my_processor|myalu|Add1~17 )) # (!\my_processor|data_readB[9]~41_combout  & (\my_processor|myalu|Add1~17  & VCC)))) # 
// (!\my_regfile|Mux22~20_combout  & ((\my_processor|data_readB[9]~41_combout  & ((\my_processor|myalu|Add1~17 ) # (GND))) # (!\my_processor|data_readB[9]~41_combout  & (!\my_processor|myalu|Add1~17 ))))
// \my_processor|myalu|Add1~19  = CARRY((\my_regfile|Mux22~20_combout  & (\my_processor|data_readB[9]~41_combout  & !\my_processor|myalu|Add1~17 )) # (!\my_regfile|Mux22~20_combout  & ((\my_processor|data_readB[9]~41_combout ) # (!\my_processor|myalu|Add1~17 
// ))))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_processor|data_readB[9]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~17 ),
	.combout(\my_processor|myalu|Add1~18_combout ),
	.cout(\my_processor|myalu|Add1~19 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~18 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~20 (
// Equation(s):
// \my_processor|myalu|Add1~20_combout  = ((\my_regfile|Mux21~20_combout  $ (\my_processor|data_readB[10]~42_combout  $ (\my_processor|myalu|Add1~19 )))) # (GND)
// \my_processor|myalu|Add1~21  = CARRY((\my_regfile|Mux21~20_combout  & ((!\my_processor|myalu|Add1~19 ) # (!\my_processor|data_readB[10]~42_combout ))) # (!\my_regfile|Mux21~20_combout  & (!\my_processor|data_readB[10]~42_combout  & 
// !\my_processor|myalu|Add1~19 )))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_processor|data_readB[10]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~19 ),
	.combout(\my_processor|myalu|Add1~20_combout ),
	.cout(\my_processor|myalu|Add1~21 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~20 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~22 (
// Equation(s):
// \my_processor|myalu|Add1~22_combout  = (\my_regfile|Mux20~20_combout  & ((\my_processor|data_readB[11]~43_combout  & (!\my_processor|myalu|Add1~21 )) # (!\my_processor|data_readB[11]~43_combout  & (\my_processor|myalu|Add1~21  & VCC)))) # 
// (!\my_regfile|Mux20~20_combout  & ((\my_processor|data_readB[11]~43_combout  & ((\my_processor|myalu|Add1~21 ) # (GND))) # (!\my_processor|data_readB[11]~43_combout  & (!\my_processor|myalu|Add1~21 ))))
// \my_processor|myalu|Add1~23  = CARRY((\my_regfile|Mux20~20_combout  & (\my_processor|data_readB[11]~43_combout  & !\my_processor|myalu|Add1~21 )) # (!\my_regfile|Mux20~20_combout  & ((\my_processor|data_readB[11]~43_combout ) # 
// (!\my_processor|myalu|Add1~21 ))))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_processor|data_readB[11]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~21 ),
	.combout(\my_processor|myalu|Add1~22_combout ),
	.cout(\my_processor|myalu|Add1~23 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~22 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~24 (
// Equation(s):
// \my_processor|myalu|Add1~24_combout  = ((\my_regfile|Mux19~20_combout  $ (\my_processor|data_readB[12]~47_combout  $ (\my_processor|myalu|Add1~23 )))) # (GND)
// \my_processor|myalu|Add1~25  = CARRY((\my_regfile|Mux19~20_combout  & ((!\my_processor|myalu|Add1~23 ) # (!\my_processor|data_readB[12]~47_combout ))) # (!\my_regfile|Mux19~20_combout  & (!\my_processor|data_readB[12]~47_combout  & 
// !\my_processor|myalu|Add1~23 )))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_processor|data_readB[12]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~23 ),
	.combout(\my_processor|myalu|Add1~24_combout ),
	.cout(\my_processor|myalu|Add1~25 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~24 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \my_regfile|registers[21][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~0 (
// Equation(s):
// \my_regfile|Mux44~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][19]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][19]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~1 (
// Equation(s):
// \my_regfile|Mux44~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux44~0_combout  & ((\my_regfile|registers[29][19]~q ))) # (!\my_regfile|Mux44~0_combout  & (\my_regfile|registers[25][19]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux44~0_combout ))))

	.dataa(\my_regfile|registers[25][19]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux44~0_combout ),
	.datad(\my_regfile|registers[29][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~2 (
// Equation(s):
// \my_regfile|Mux44~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][19]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][19]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~3 (
// Equation(s):
// \my_regfile|Mux44~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux44~2_combout  & ((\my_regfile|registers[30][19]~q ))) # (!\my_regfile|Mux44~2_combout  & (\my_regfile|registers[22][19]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux44~2_combout ))))

	.dataa(\my_regfile|registers[22][19]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux44~2_combout ),
	.datad(\my_regfile|registers[30][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~4 (
// Equation(s):
// \my_regfile|Mux44~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][19]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][19]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~5 (
// Equation(s):
// \my_regfile|Mux44~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux44~4_combout  & ((\my_regfile|registers[28][19]~q ))) # (!\my_regfile|Mux44~4_combout  & (\my_regfile|registers[20][19]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux44~4_combout ))))

	.dataa(\my_regfile|registers[20][19]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux44~4_combout ),
	.datad(\my_regfile|registers[28][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~6 (
// Equation(s):
// \my_regfile|Mux44~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux44~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux44~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux44~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux44~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~7 (
// Equation(s):
// \my_regfile|Mux44~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][19]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][19]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~8 (
// Equation(s):
// \my_regfile|Mux44~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux44~7_combout  & ((\my_regfile|registers[31][19]~q ))) # (!\my_regfile|Mux44~7_combout  & (\my_regfile|registers[27][19]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux44~7_combout ))))

	.dataa(\my_regfile|registers[27][19]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux44~7_combout ),
	.datad(\my_regfile|registers[31][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~9 (
// Equation(s):
// \my_regfile|Mux44~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux44~6_combout  & ((\my_regfile|Mux44~8_combout ))) # (!\my_regfile|Mux44~6_combout  & (\my_regfile|Mux44~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux44~6_combout ))))

	.dataa(\my_regfile|Mux44~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux44~6_combout ),
	.datad(\my_regfile|Mux44~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~10 (
// Equation(s):
// \my_regfile|Mux44~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][19]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][19]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~11 (
// Equation(s):
// \my_regfile|Mux44~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux44~10_combout  & ((\my_regfile|registers[11][19]~q ))) # (!\my_regfile|Mux44~10_combout  & (\my_regfile|registers[9][19]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux44~10_combout ))))

	.dataa(\my_regfile|registers[9][19]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux44~10_combout ),
	.datad(\my_regfile|registers[11][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~12 (
// Equation(s):
// \my_regfile|Mux44~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][19]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][19]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~13 (
// Equation(s):
// \my_regfile|Mux44~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux44~12_combout  & ((\my_regfile|registers[7][19]~q ))) # (!\my_regfile|Mux44~12_combout  & (\my_regfile|registers[6][19]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux44~12_combout ))))

	.dataa(\my_regfile|registers[6][19]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux44~12_combout ),
	.datad(\my_regfile|registers[7][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~14 (
// Equation(s):
// \my_regfile|Mux44~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][19]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][19]~q ),
	.datac(\my_regfile|registers[1][19]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~15 (
// Equation(s):
// \my_regfile|Mux44~15_combout  = (\my_regfile|Mux44~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][19]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux44~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][19]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~16 (
// Equation(s):
// \my_regfile|Mux44~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux44~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux44~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux44~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux44~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][19] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~17 (
// Equation(s):
// \my_regfile|Mux44~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][19]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][19]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][19]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~18 (
// Equation(s):
// \my_regfile|Mux44~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux44~17_combout  & ((\my_regfile|registers[15][19]~q ))) # (!\my_regfile|Mux44~17_combout  & (\my_regfile|registers[14][19]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux44~17_combout ))))

	.dataa(\my_regfile|registers[14][19]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux44~17_combout ),
	.datad(\my_regfile|registers[15][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~19 (
// Equation(s):
// \my_regfile|Mux44~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux44~16_combout  & ((\my_regfile|Mux44~18_combout ))) # (!\my_regfile|Mux44~16_combout  & (\my_regfile|Mux44~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux44~16_combout ))))

	.dataa(\my_regfile|Mux44~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux44~16_combout ),
	.datad(\my_regfile|Mux44~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux44~20 (
// Equation(s):
// \my_regfile|Mux44~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux44~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux44~19_combout )))

	.dataa(\my_regfile|Mux44~9_combout ),
	.datab(\my_regfile|Mux44~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux44~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[19]~60 (
// Equation(s):
// \my_processor|data_readB[19]~60_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux44~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux44~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[19]~60 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[19]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~36 (
// Equation(s):
// \my_processor|myalu|Add0~36_combout  = ((\my_regfile|Mux13~20_combout  $ (\my_processor|data_readB[18]~61_combout  $ (!\my_processor|myalu|Add0~35 )))) # (GND)
// \my_processor|myalu|Add0~37  = CARRY((\my_regfile|Mux13~20_combout  & ((\my_processor|data_readB[18]~61_combout ) # (!\my_processor|myalu|Add0~35 ))) # (!\my_regfile|Mux13~20_combout  & (\my_processor|data_readB[18]~61_combout  & 
// !\my_processor|myalu|Add0~35 )))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_processor|data_readB[18]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~35 ),
	.combout(\my_processor|myalu|Add0~36_combout ),
	.cout(\my_processor|myalu|Add0~37 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~38 (
// Equation(s):
// \my_processor|myalu|Add0~38_combout  = (\my_regfile|Mux12~20_combout  & ((\my_processor|data_readB[19]~60_combout  & (\my_processor|myalu|Add0~37  & VCC)) # (!\my_processor|data_readB[19]~60_combout  & (!\my_processor|myalu|Add0~37 )))) # 
// (!\my_regfile|Mux12~20_combout  & ((\my_processor|data_readB[19]~60_combout  & (!\my_processor|myalu|Add0~37 )) # (!\my_processor|data_readB[19]~60_combout  & ((\my_processor|myalu|Add0~37 ) # (GND)))))
// \my_processor|myalu|Add0~39  = CARRY((\my_regfile|Mux12~20_combout  & (!\my_processor|data_readB[19]~60_combout  & !\my_processor|myalu|Add0~37 )) # (!\my_regfile|Mux12~20_combout  & ((!\my_processor|myalu|Add0~37 ) # 
// (!\my_processor|data_readB[19]~60_combout ))))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_processor|data_readB[19]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~37 ),
	.combout(\my_processor|myalu|Add0~38_combout ),
	.cout(\my_processor|myalu|Add0~39 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~20 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux27~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux25~20_combout )))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_regfile|Mux25~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~20 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~24 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux26~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux24~20_combout )))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_regfile|Mux24~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~24 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~25 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~24_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~20_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~24_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~25 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~35 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux23~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux21~20_combout )))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_regfile|Mux21~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~35 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~39 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux22~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux20~20_combout )))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_regfile|Mux20~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~39 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~40 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~39_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~35_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~39_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~40 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~41 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~40_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~25_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~40_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~41 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~70 (
// Equation(s):
// \my_processor|data_writeReg[23]~70_combout  = (\my_processor|ALUop[0]~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & !\my_imem|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\my_processor|ALUop[0]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~70 .lut_mask = 16'hAAEE;
defparam \my_processor|data_writeReg[23]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~8 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux29~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux28~20_combout )))))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_regfile|Mux28~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~8 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~5 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux31~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux30~20_combout )))

	.dataa(\my_regfile|Mux31~20_combout ),
	.datab(\my_regfile|Mux30~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~5 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~1 (
// Equation(s):
// \my_processor|myalu|Selector28~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~1 .lut_mask = 16'hEEEE;
defparam \my_processor|myalu|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~9 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~9_combout  = (!\my_processor|myalu|Selector28~1_combout  & ((\my_processor|myalu|ShiftLeft0~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|myalu|ShiftLeft0~5_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|myalu|ShiftLeft0~5_combout ),
	.datad(\my_processor|myalu|Selector28~1_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~9 .lut_mask = 16'h00EA;
defparam \my_processor|myalu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~69 (
// Equation(s):
// \my_processor|data_writeReg[23]~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|control_signal|Rwd~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~69 .lut_mask = 16'hAAEA;
defparam \my_processor|data_writeReg[23]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~44 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux19~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux17~20_combout )))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_regfile|Mux17~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~44 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~45 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux18~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux16~20_combout )))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_regfile|Mux16~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~45 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~46 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~44_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~45_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~44_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~45_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~46 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~49 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux15~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux13~20_combout )))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_regfile|Mux13~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~49 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~50 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux14~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux12~20_combout )))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_regfile|Mux12~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~50 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~51 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~50_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~49_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~50_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~51 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~79 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~46_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~51_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~46_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~51_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~79 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~94 (
// Equation(s):
// \my_processor|data_writeReg[19]~94_combout  = (\my_processor|data_writeReg[23]~70_combout  & (((\my_processor|data_writeReg[23]~69_combout )))) # (!\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|data_writeReg[23]~69_combout  & 
// (\my_processor|myalu|ShiftLeft0~9_combout )) # (!\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|myalu|ShiftLeft0~79_combout )))))

	.dataa(\my_processor|data_writeReg[23]~70_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~9_combout ),
	.datac(\my_processor|data_writeReg[23]~69_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~94 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[19]~94 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~0 (
// Equation(s):
// \my_regfile|Mux35~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][28]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][28]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~1 (
// Equation(s):
// \my_regfile|Mux35~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux35~0_combout  & ((\my_regfile|registers[29][28]~q ))) # (!\my_regfile|Mux35~0_combout  & (\my_regfile|registers[21][28]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux35~0_combout ))))

	.dataa(\my_regfile|registers[21][28]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux35~0_combout ),
	.datad(\my_regfile|registers[29][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~2 (
// Equation(s):
// \my_regfile|Mux35~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][28]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][28]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~3 (
// Equation(s):
// \my_regfile|Mux35~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux35~2_combout  & ((\my_regfile|registers[30][28]~q ))) # (!\my_regfile|Mux35~2_combout  & (\my_regfile|registers[26][28]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux35~2_combout ))))

	.dataa(\my_regfile|registers[26][28]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux35~2_combout ),
	.datad(\my_regfile|registers[30][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~4 (
// Equation(s):
// \my_regfile|Mux35~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][28]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][28]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~5 (
// Equation(s):
// \my_regfile|Mux35~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux35~4_combout  & ((\my_regfile|registers[28][28]~q ))) # (!\my_regfile|Mux35~4_combout  & (\my_regfile|registers[24][28]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux35~4_combout ))))

	.dataa(\my_regfile|registers[24][28]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux35~4_combout ),
	.datad(\my_regfile|registers[28][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~6 (
// Equation(s):
// \my_regfile|Mux35~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux35~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux35~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux35~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux35~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~7 (
// Equation(s):
// \my_regfile|Mux35~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][28]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][28]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~8 (
// Equation(s):
// \my_regfile|Mux35~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux35~7_combout  & ((\my_regfile|registers[31][28]~q ))) # (!\my_regfile|Mux35~7_combout  & (\my_regfile|registers[23][28]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux35~7_combout ))))

	.dataa(\my_regfile|registers[23][28]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux35~7_combout ),
	.datad(\my_regfile|registers[31][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~9 (
// Equation(s):
// \my_regfile|Mux35~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux35~6_combout  & ((\my_regfile|Mux35~8_combout ))) # (!\my_regfile|Mux35~6_combout  & (\my_regfile|Mux35~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux35~6_combout ))))

	.dataa(\my_regfile|Mux35~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux35~6_combout ),
	.datad(\my_regfile|Mux35~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~10 (
// Equation(s):
// \my_regfile|Mux35~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][28]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][28]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~11 (
// Equation(s):
// \my_regfile|Mux35~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux35~10_combout  & ((\my_regfile|registers[7][28]~q ))) # (!\my_regfile|Mux35~10_combout  & (\my_regfile|registers[6][28]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux35~10_combout ))))

	.dataa(\my_regfile|registers[6][28]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux35~10_combout ),
	.datad(\my_regfile|registers[7][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~12 (
// Equation(s):
// \my_regfile|Mux35~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][28]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][28]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~13 (
// Equation(s):
// \my_regfile|Mux35~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux35~12_combout  & ((\my_regfile|registers[11][28]~q ))) # (!\my_regfile|Mux35~12_combout  & (\my_regfile|registers[9][28]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux35~12_combout ))))

	.dataa(\my_regfile|registers[9][28]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux35~12_combout ),
	.datad(\my_regfile|registers[11][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~14 (
// Equation(s):
// \my_regfile|Mux35~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][28]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][28]~q ),
	.datac(\my_regfile|registers[1][28]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~15 (
// Equation(s):
// \my_regfile|Mux35~15_combout  = (\my_regfile|Mux35~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][28]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux35~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][28]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~16 (
// Equation(s):
// \my_regfile|Mux35~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux35~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux35~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux35~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux35~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][28] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~17 (
// Equation(s):
// \my_regfile|Mux35~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][28]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][28]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][28]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~18 (
// Equation(s):
// \my_regfile|Mux35~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux35~17_combout  & ((\my_regfile|registers[15][28]~q ))) # (!\my_regfile|Mux35~17_combout  & (\my_regfile|registers[14][28]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux35~17_combout ))))

	.dataa(\my_regfile|registers[14][28]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux35~17_combout ),
	.datad(\my_regfile|registers[15][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~19 (
// Equation(s):
// \my_regfile|Mux35~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux35~16_combout  & ((\my_regfile|Mux35~18_combout ))) # (!\my_regfile|Mux35~16_combout  & (\my_regfile|Mux35~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux35~16_combout ))))

	.dataa(\my_regfile|Mux35~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux35~16_combout ),
	.datad(\my_regfile|Mux35~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux35~20 (
// Equation(s):
// \my_regfile|Mux35~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux35~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux35~19_combout )))

	.dataa(\my_regfile|Mux35~9_combout ),
	.datab(\my_regfile|Mux35~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux35~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux35~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[28]~51 (
// Equation(s):
// \my_processor|data_readB[28]~51_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux35~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux35~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[28]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[28]~51 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[28]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[27]~52 (
// Equation(s):
// \my_processor|data_readB[27]~52_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux36~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux36~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[27]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[27]~52 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[27]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~0 (
// Equation(s):
// \my_regfile|Mux37~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][26]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][26]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~1 (
// Equation(s):
// \my_regfile|Mux37~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux37~0_combout  & ((\my_regfile|registers[29][26]~q ))) # (!\my_regfile|Mux37~0_combout  & (\my_regfile|registers[21][26]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux37~0_combout ))))

	.dataa(\my_regfile|registers[21][26]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux37~0_combout ),
	.datad(\my_regfile|registers[29][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~2 (
// Equation(s):
// \my_regfile|Mux37~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][26]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][26]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~3 (
// Equation(s):
// \my_regfile|Mux37~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux37~2_combout  & ((\my_regfile|registers[30][26]~q ))) # (!\my_regfile|Mux37~2_combout  & (\my_regfile|registers[26][26]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux37~2_combout ))))

	.dataa(\my_regfile|registers[26][26]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux37~2_combout ),
	.datad(\my_regfile|registers[30][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~4 (
// Equation(s):
// \my_regfile|Mux37~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][26]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][26]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~5 (
// Equation(s):
// \my_regfile|Mux37~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux37~4_combout  & ((\my_regfile|registers[28][26]~q ))) # (!\my_regfile|Mux37~4_combout  & (\my_regfile|registers[24][26]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux37~4_combout ))))

	.dataa(\my_regfile|registers[24][26]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux37~4_combout ),
	.datad(\my_regfile|registers[28][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~6 (
// Equation(s):
// \my_regfile|Mux37~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux37~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux37~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux37~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux37~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~7 (
// Equation(s):
// \my_regfile|Mux37~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][26]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][26]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~8 (
// Equation(s):
// \my_regfile|Mux37~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux37~7_combout  & ((\my_regfile|registers[31][26]~q ))) # (!\my_regfile|Mux37~7_combout  & (\my_regfile|registers[23][26]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux37~7_combout ))))

	.dataa(\my_regfile|registers[23][26]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux37~7_combout ),
	.datad(\my_regfile|registers[31][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~9 (
// Equation(s):
// \my_regfile|Mux37~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux37~6_combout  & ((\my_regfile|Mux37~8_combout ))) # (!\my_regfile|Mux37~6_combout  & (\my_regfile|Mux37~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux37~6_combout ))))

	.dataa(\my_regfile|Mux37~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux37~6_combout ),
	.datad(\my_regfile|Mux37~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~10 (
// Equation(s):
// \my_regfile|Mux37~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][26]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][26]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~11 (
// Equation(s):
// \my_regfile|Mux37~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux37~10_combout  & ((\my_regfile|registers[7][26]~q ))) # (!\my_regfile|Mux37~10_combout  & (\my_regfile|registers[6][26]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux37~10_combout ))))

	.dataa(\my_regfile|registers[6][26]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux37~10_combout ),
	.datad(\my_regfile|registers[7][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~12 (
// Equation(s):
// \my_regfile|Mux37~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][26]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][26]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~13 (
// Equation(s):
// \my_regfile|Mux37~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux37~12_combout  & ((\my_regfile|registers[11][26]~q ))) # (!\my_regfile|Mux37~12_combout  & (\my_regfile|registers[9][26]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux37~12_combout ))))

	.dataa(\my_regfile|registers[9][26]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux37~12_combout ),
	.datad(\my_regfile|registers[11][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~14 (
// Equation(s):
// \my_regfile|Mux37~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][26]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][26]~q ),
	.datac(\my_regfile|registers[1][26]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~15 (
// Equation(s):
// \my_regfile|Mux37~15_combout  = (\my_regfile|Mux37~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][26]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux37~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][26]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~16 (
// Equation(s):
// \my_regfile|Mux37~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux37~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux37~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux37~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux37~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][26] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~17 (
// Equation(s):
// \my_regfile|Mux37~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][26]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][26]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][26]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~18 (
// Equation(s):
// \my_regfile|Mux37~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux37~17_combout  & ((\my_regfile|registers[15][26]~q ))) # (!\my_regfile|Mux37~17_combout  & (\my_regfile|registers[14][26]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux37~17_combout ))))

	.dataa(\my_regfile|registers[14][26]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux37~17_combout ),
	.datad(\my_regfile|registers[15][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~19 (
// Equation(s):
// \my_regfile|Mux37~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux37~16_combout  & ((\my_regfile|Mux37~18_combout ))) # (!\my_regfile|Mux37~16_combout  & (\my_regfile|Mux37~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux37~16_combout ))))

	.dataa(\my_regfile|Mux37~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux37~16_combout ),
	.datad(\my_regfile|Mux37~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux37~20 (
// Equation(s):
// \my_regfile|Mux37~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux37~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux37~19_combout )))

	.dataa(\my_regfile|Mux37~9_combout ),
	.datab(\my_regfile|Mux37~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux37~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux37~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[26]~53 (
// Equation(s):
// \my_processor|data_readB[26]~53_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux37~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux37~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[26]~53 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~0 (
// Equation(s):
// \my_regfile|Mux38~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][25]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][25]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~1 (
// Equation(s):
// \my_regfile|Mux38~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux38~0_combout  & ((\my_regfile|registers[29][25]~q ))) # (!\my_regfile|Mux38~0_combout  & (\my_regfile|registers[25][25]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux38~0_combout ))))

	.dataa(\my_regfile|registers[25][25]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux38~0_combout ),
	.datad(\my_regfile|registers[29][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~2 (
// Equation(s):
// \my_regfile|Mux38~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][25]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][25]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~3 (
// Equation(s):
// \my_regfile|Mux38~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux38~2_combout  & ((\my_regfile|registers[30][25]~q ))) # (!\my_regfile|Mux38~2_combout  & (\my_regfile|registers[22][25]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux38~2_combout ))))

	.dataa(\my_regfile|registers[22][25]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux38~2_combout ),
	.datad(\my_regfile|registers[30][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~4 (
// Equation(s):
// \my_regfile|Mux38~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][25]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][25]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~5 (
// Equation(s):
// \my_regfile|Mux38~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux38~4_combout  & ((\my_regfile|registers[28][25]~q ))) # (!\my_regfile|Mux38~4_combout  & (\my_regfile|registers[20][25]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux38~4_combout ))))

	.dataa(\my_regfile|registers[20][25]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux38~4_combout ),
	.datad(\my_regfile|registers[28][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~6 (
// Equation(s):
// \my_regfile|Mux38~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux38~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux38~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux38~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux38~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~7 (
// Equation(s):
// \my_regfile|Mux38~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][25]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][25]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~8 (
// Equation(s):
// \my_regfile|Mux38~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux38~7_combout  & ((\my_regfile|registers[31][25]~q ))) # (!\my_regfile|Mux38~7_combout  & (\my_regfile|registers[27][25]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux38~7_combout ))))

	.dataa(\my_regfile|registers[27][25]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux38~7_combout ),
	.datad(\my_regfile|registers[31][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~9 (
// Equation(s):
// \my_regfile|Mux38~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux38~6_combout  & ((\my_regfile|Mux38~8_combout ))) # (!\my_regfile|Mux38~6_combout  & (\my_regfile|Mux38~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux38~6_combout ))))

	.dataa(\my_regfile|Mux38~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux38~6_combout ),
	.datad(\my_regfile|Mux38~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~10 (
// Equation(s):
// \my_regfile|Mux38~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][25]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][25]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~11 (
// Equation(s):
// \my_regfile|Mux38~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux38~10_combout  & ((\my_regfile|registers[11][25]~q ))) # (!\my_regfile|Mux38~10_combout  & (\my_regfile|registers[9][25]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux38~10_combout ))))

	.dataa(\my_regfile|registers[9][25]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux38~10_combout ),
	.datad(\my_regfile|registers[11][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~12 (
// Equation(s):
// \my_regfile|Mux38~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][25]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][25]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~13 (
// Equation(s):
// \my_regfile|Mux38~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux38~12_combout  & ((\my_regfile|registers[7][25]~q ))) # (!\my_regfile|Mux38~12_combout  & (\my_regfile|registers[6][25]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux38~12_combout ))))

	.dataa(\my_regfile|registers[6][25]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux38~12_combout ),
	.datad(\my_regfile|registers[7][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~14 (
// Equation(s):
// \my_regfile|Mux38~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][25]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][25]~q ),
	.datac(\my_regfile|registers[1][25]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~15 (
// Equation(s):
// \my_regfile|Mux38~15_combout  = (\my_regfile|Mux38~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][25]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux38~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][25]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~16 (
// Equation(s):
// \my_regfile|Mux38~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux38~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux38~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux38~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux38~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][25] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~17 (
// Equation(s):
// \my_regfile|Mux38~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][25]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][25]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][25]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~18 (
// Equation(s):
// \my_regfile|Mux38~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux38~17_combout  & ((\my_regfile|registers[15][25]~q ))) # (!\my_regfile|Mux38~17_combout  & (\my_regfile|registers[14][25]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux38~17_combout ))))

	.dataa(\my_regfile|registers[14][25]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux38~17_combout ),
	.datad(\my_regfile|registers[15][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~19 (
// Equation(s):
// \my_regfile|Mux38~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux38~16_combout  & ((\my_regfile|Mux38~18_combout ))) # (!\my_regfile|Mux38~16_combout  & (\my_regfile|Mux38~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux38~16_combout ))))

	.dataa(\my_regfile|Mux38~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux38~16_combout ),
	.datad(\my_regfile|Mux38~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux38~20 (
// Equation(s):
// \my_regfile|Mux38~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux38~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux38~19_combout )))

	.dataa(\my_regfile|Mux38~9_combout ),
	.datab(\my_regfile|Mux38~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux38~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux38~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[25]~54 (
// Equation(s):
// \my_processor|data_readB[25]~54_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux38~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux38~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[25]~54 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~5 (
// Equation(s):
// \my_processor|myalu|Selector28~5_combout  = (\my_processor|control_signal|Rdst~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|myalu|Selector31~17_combout )))

	.dataa(\my_processor|control_signal|Rdst~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~5 .lut_mask = 16'h0008;
defparam \my_processor|myalu|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~0 (
// Equation(s):
// \my_regfile|Mux39~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][24]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][24]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~1 (
// Equation(s):
// \my_regfile|Mux39~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux39~0_combout  & ((\my_regfile|registers[29][24]~q ))) # (!\my_regfile|Mux39~0_combout  & (\my_regfile|registers[21][24]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux39~0_combout ))))

	.dataa(\my_regfile|registers[21][24]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux39~0_combout ),
	.datad(\my_regfile|registers[29][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~2 (
// Equation(s):
// \my_regfile|Mux39~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][24]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][24]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~3 (
// Equation(s):
// \my_regfile|Mux39~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux39~2_combout  & ((\my_regfile|registers[30][24]~q ))) # (!\my_regfile|Mux39~2_combout  & (\my_regfile|registers[26][24]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux39~2_combout ))))

	.dataa(\my_regfile|registers[26][24]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux39~2_combout ),
	.datad(\my_regfile|registers[30][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~4 (
// Equation(s):
// \my_regfile|Mux39~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][24]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][24]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~5 (
// Equation(s):
// \my_regfile|Mux39~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux39~4_combout  & ((\my_regfile|registers[28][24]~q ))) # (!\my_regfile|Mux39~4_combout  & (\my_regfile|registers[24][24]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux39~4_combout ))))

	.dataa(\my_regfile|registers[24][24]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux39~4_combout ),
	.datad(\my_regfile|registers[28][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~6 (
// Equation(s):
// \my_regfile|Mux39~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux39~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux39~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux39~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux39~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~7 (
// Equation(s):
// \my_regfile|Mux39~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][24]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][24]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~8 (
// Equation(s):
// \my_regfile|Mux39~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux39~7_combout  & ((\my_regfile|registers[31][24]~q ))) # (!\my_regfile|Mux39~7_combout  & (\my_regfile|registers[23][24]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux39~7_combout ))))

	.dataa(\my_regfile|registers[23][24]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux39~7_combout ),
	.datad(\my_regfile|registers[31][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~9 (
// Equation(s):
// \my_regfile|Mux39~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux39~6_combout  & ((\my_regfile|Mux39~8_combout ))) # (!\my_regfile|Mux39~6_combout  & (\my_regfile|Mux39~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux39~6_combout ))))

	.dataa(\my_regfile|Mux39~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux39~6_combout ),
	.datad(\my_regfile|Mux39~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~10 (
// Equation(s):
// \my_regfile|Mux39~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][24]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][24]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~11 (
// Equation(s):
// \my_regfile|Mux39~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux39~10_combout  & ((\my_regfile|registers[7][24]~q ))) # (!\my_regfile|Mux39~10_combout  & (\my_regfile|registers[6][24]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux39~10_combout ))))

	.dataa(\my_regfile|registers[6][24]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux39~10_combout ),
	.datad(\my_regfile|registers[7][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~12 (
// Equation(s):
// \my_regfile|Mux39~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][24]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][24]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~13 (
// Equation(s):
// \my_regfile|Mux39~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux39~12_combout  & ((\my_regfile|registers[11][24]~q ))) # (!\my_regfile|Mux39~12_combout  & (\my_regfile|registers[9][24]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux39~12_combout ))))

	.dataa(\my_regfile|registers[9][24]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux39~12_combout ),
	.datad(\my_regfile|registers[11][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~14 (
// Equation(s):
// \my_regfile|Mux39~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][24]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][24]~q ),
	.datac(\my_regfile|registers[1][24]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~15 (
// Equation(s):
// \my_regfile|Mux39~15_combout  = (\my_regfile|Mux39~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][24]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux39~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][24]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~16 (
// Equation(s):
// \my_regfile|Mux39~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux39~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux39~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux39~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux39~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][24] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~17 (
// Equation(s):
// \my_regfile|Mux39~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][24]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][24]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][24]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~18 (
// Equation(s):
// \my_regfile|Mux39~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux39~17_combout  & ((\my_regfile|registers[15][24]~q ))) # (!\my_regfile|Mux39~17_combout  & (\my_regfile|registers[14][24]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux39~17_combout ))))

	.dataa(\my_regfile|registers[14][24]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux39~17_combout ),
	.datad(\my_regfile|registers[15][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~19 (
// Equation(s):
// \my_regfile|Mux39~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux39~16_combout  & ((\my_regfile|Mux39~18_combout ))) # (!\my_regfile|Mux39~16_combout  & (\my_regfile|Mux39~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux39~16_combout ))))

	.dataa(\my_regfile|Mux39~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux39~16_combout ),
	.datad(\my_regfile|Mux39~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux39~20 (
// Equation(s):
// \my_regfile|Mux39~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux39~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux39~19_combout )))

	.dataa(\my_regfile|Mux39~9_combout ),
	.datab(\my_regfile|Mux39~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux39~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux39~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[24]~55 (
// Equation(s):
// \my_processor|data_readB[24]~55_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux39~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux39~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[24]~55 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~0 (
// Equation(s):
// \my_regfile|Mux40~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][23]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][23]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~1 (
// Equation(s):
// \my_regfile|Mux40~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux40~0_combout  & ((\my_regfile|registers[29][23]~q ))) # (!\my_regfile|Mux40~0_combout  & (\my_regfile|registers[25][23]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux40~0_combout ))))

	.dataa(\my_regfile|registers[25][23]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux40~0_combout ),
	.datad(\my_regfile|registers[29][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~2 (
// Equation(s):
// \my_regfile|Mux40~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][23]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][23]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~3 (
// Equation(s):
// \my_regfile|Mux40~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux40~2_combout  & ((\my_regfile|registers[30][23]~q ))) # (!\my_regfile|Mux40~2_combout  & (\my_regfile|registers[22][23]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux40~2_combout ))))

	.dataa(\my_regfile|registers[22][23]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux40~2_combout ),
	.datad(\my_regfile|registers[30][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~4 (
// Equation(s):
// \my_regfile|Mux40~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][23]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][23]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~5 (
// Equation(s):
// \my_regfile|Mux40~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux40~4_combout  & ((\my_regfile|registers[28][23]~q ))) # (!\my_regfile|Mux40~4_combout  & (\my_regfile|registers[20][23]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux40~4_combout ))))

	.dataa(\my_regfile|registers[20][23]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux40~4_combout ),
	.datad(\my_regfile|registers[28][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~6 (
// Equation(s):
// \my_regfile|Mux40~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux40~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux40~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux40~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux40~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~7 (
// Equation(s):
// \my_regfile|Mux40~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][23]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][23]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~8 (
// Equation(s):
// \my_regfile|Mux40~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux40~7_combout  & ((\my_regfile|registers[31][23]~q ))) # (!\my_regfile|Mux40~7_combout  & (\my_regfile|registers[27][23]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux40~7_combout ))))

	.dataa(\my_regfile|registers[27][23]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux40~7_combout ),
	.datad(\my_regfile|registers[31][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~9 (
// Equation(s):
// \my_regfile|Mux40~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux40~6_combout  & ((\my_regfile|Mux40~8_combout ))) # (!\my_regfile|Mux40~6_combout  & (\my_regfile|Mux40~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux40~6_combout ))))

	.dataa(\my_regfile|Mux40~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux40~6_combout ),
	.datad(\my_regfile|Mux40~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~10 (
// Equation(s):
// \my_regfile|Mux40~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][23]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][23]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~11 (
// Equation(s):
// \my_regfile|Mux40~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux40~10_combout  & ((\my_regfile|registers[11][23]~q ))) # (!\my_regfile|Mux40~10_combout  & (\my_regfile|registers[9][23]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux40~10_combout ))))

	.dataa(\my_regfile|registers[9][23]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux40~10_combout ),
	.datad(\my_regfile|registers[11][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~12 (
// Equation(s):
// \my_regfile|Mux40~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][23]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][23]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~13 (
// Equation(s):
// \my_regfile|Mux40~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux40~12_combout  & ((\my_regfile|registers[7][23]~q ))) # (!\my_regfile|Mux40~12_combout  & (\my_regfile|registers[6][23]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux40~12_combout ))))

	.dataa(\my_regfile|registers[6][23]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux40~12_combout ),
	.datad(\my_regfile|registers[7][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~14 (
// Equation(s):
// \my_regfile|Mux40~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][23]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][23]~q ),
	.datac(\my_regfile|registers[1][23]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~15 (
// Equation(s):
// \my_regfile|Mux40~15_combout  = (\my_regfile|Mux40~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][23]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux40~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][23]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~16 (
// Equation(s):
// \my_regfile|Mux40~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux40~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux40~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux40~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux40~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][23] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~17 (
// Equation(s):
// \my_regfile|Mux40~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][23]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][23]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][23]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~18 (
// Equation(s):
// \my_regfile|Mux40~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux40~17_combout  & ((\my_regfile|registers[15][23]~q ))) # (!\my_regfile|Mux40~17_combout  & (\my_regfile|registers[14][23]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux40~17_combout ))))

	.dataa(\my_regfile|registers[14][23]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux40~17_combout ),
	.datad(\my_regfile|registers[15][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~19 (
// Equation(s):
// \my_regfile|Mux40~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux40~16_combout  & ((\my_regfile|Mux40~18_combout ))) # (!\my_regfile|Mux40~16_combout  & (\my_regfile|Mux40~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux40~16_combout ))))

	.dataa(\my_regfile|Mux40~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux40~16_combout ),
	.datad(\my_regfile|Mux40~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux40~20 (
// Equation(s):
// \my_regfile|Mux40~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux40~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux40~19_combout )))

	.dataa(\my_regfile|Mux40~9_combout ),
	.datab(\my_regfile|Mux40~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux40~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[23]~56 (
// Equation(s):
// \my_processor|data_readB[23]~56_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux40~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux40~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[23]~56 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~0 (
// Equation(s):
// \my_regfile|Mux41~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][22]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][22]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~1 (
// Equation(s):
// \my_regfile|Mux41~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux41~0_combout  & ((\my_regfile|registers[29][22]~q ))) # (!\my_regfile|Mux41~0_combout  & (\my_regfile|registers[21][22]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux41~0_combout ))))

	.dataa(\my_regfile|registers[21][22]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux41~0_combout ),
	.datad(\my_regfile|registers[29][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~2 (
// Equation(s):
// \my_regfile|Mux41~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][22]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][22]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~3 (
// Equation(s):
// \my_regfile|Mux41~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux41~2_combout  & ((\my_regfile|registers[30][22]~q ))) # (!\my_regfile|Mux41~2_combout  & (\my_regfile|registers[26][22]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux41~2_combout ))))

	.dataa(\my_regfile|registers[26][22]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux41~2_combout ),
	.datad(\my_regfile|registers[30][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~4 (
// Equation(s):
// \my_regfile|Mux41~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][22]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][22]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~5 (
// Equation(s):
// \my_regfile|Mux41~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux41~4_combout  & ((\my_regfile|registers[28][22]~q ))) # (!\my_regfile|Mux41~4_combout  & (\my_regfile|registers[24][22]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux41~4_combout ))))

	.dataa(\my_regfile|registers[24][22]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux41~4_combout ),
	.datad(\my_regfile|registers[28][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~6 (
// Equation(s):
// \my_regfile|Mux41~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux41~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux41~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux41~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux41~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~7 (
// Equation(s):
// \my_regfile|Mux41~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][22]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][22]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~8 (
// Equation(s):
// \my_regfile|Mux41~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux41~7_combout  & ((\my_regfile|registers[31][22]~q ))) # (!\my_regfile|Mux41~7_combout  & (\my_regfile|registers[23][22]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux41~7_combout ))))

	.dataa(\my_regfile|registers[23][22]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux41~7_combout ),
	.datad(\my_regfile|registers[31][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~9 (
// Equation(s):
// \my_regfile|Mux41~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux41~6_combout  & ((\my_regfile|Mux41~8_combout ))) # (!\my_regfile|Mux41~6_combout  & (\my_regfile|Mux41~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux41~6_combout ))))

	.dataa(\my_regfile|Mux41~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux41~6_combout ),
	.datad(\my_regfile|Mux41~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~10 (
// Equation(s):
// \my_regfile|Mux41~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][22]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][22]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~11 (
// Equation(s):
// \my_regfile|Mux41~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux41~10_combout  & ((\my_regfile|registers[7][22]~q ))) # (!\my_regfile|Mux41~10_combout  & (\my_regfile|registers[6][22]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux41~10_combout ))))

	.dataa(\my_regfile|registers[6][22]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux41~10_combout ),
	.datad(\my_regfile|registers[7][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~12 (
// Equation(s):
// \my_regfile|Mux41~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][22]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][22]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~13 (
// Equation(s):
// \my_regfile|Mux41~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux41~12_combout  & ((\my_regfile|registers[11][22]~q ))) # (!\my_regfile|Mux41~12_combout  & (\my_regfile|registers[9][22]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux41~12_combout ))))

	.dataa(\my_regfile|registers[9][22]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux41~12_combout ),
	.datad(\my_regfile|registers[11][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~14 (
// Equation(s):
// \my_regfile|Mux41~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][22]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][22]~q ),
	.datac(\my_regfile|registers[1][22]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~15 (
// Equation(s):
// \my_regfile|Mux41~15_combout  = (\my_regfile|Mux41~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][22]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux41~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][22]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~16 (
// Equation(s):
// \my_regfile|Mux41~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux41~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux41~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux41~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux41~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][22] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~17 (
// Equation(s):
// \my_regfile|Mux41~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][22]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][22]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][22]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~18 (
// Equation(s):
// \my_regfile|Mux41~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux41~17_combout  & ((\my_regfile|registers[15][22]~q ))) # (!\my_regfile|Mux41~17_combout  & (\my_regfile|registers[14][22]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux41~17_combout ))))

	.dataa(\my_regfile|registers[14][22]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux41~17_combout ),
	.datad(\my_regfile|registers[15][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~19 (
// Equation(s):
// \my_regfile|Mux41~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux41~16_combout  & ((\my_regfile|Mux41~18_combout ))) # (!\my_regfile|Mux41~16_combout  & (\my_regfile|Mux41~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux41~16_combout ))))

	.dataa(\my_regfile|Mux41~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux41~16_combout ),
	.datad(\my_regfile|Mux41~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux41~20 (
// Equation(s):
// \my_regfile|Mux41~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux41~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux41~19_combout )))

	.dataa(\my_regfile|Mux41~9_combout ),
	.datab(\my_regfile|Mux41~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux41~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[22]~57 (
// Equation(s):
// \my_processor|data_readB[22]~57_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux41~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux41~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[22]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[22]~57 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[22]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~0 (
// Equation(s):
// \my_regfile|Mux42~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][21]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][21]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~1 (
// Equation(s):
// \my_regfile|Mux42~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux42~0_combout  & ((\my_regfile|registers[29][21]~q ))) # (!\my_regfile|Mux42~0_combout  & (\my_regfile|registers[25][21]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux42~0_combout ))))

	.dataa(\my_regfile|registers[25][21]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux42~0_combout ),
	.datad(\my_regfile|registers[29][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~2 (
// Equation(s):
// \my_regfile|Mux42~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][21]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][21]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~3 (
// Equation(s):
// \my_regfile|Mux42~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux42~2_combout  & ((\my_regfile|registers[30][21]~q ))) # (!\my_regfile|Mux42~2_combout  & (\my_regfile|registers[22][21]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux42~2_combout ))))

	.dataa(\my_regfile|registers[22][21]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux42~2_combout ),
	.datad(\my_regfile|registers[30][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~4 (
// Equation(s):
// \my_regfile|Mux42~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][21]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][21]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~5 (
// Equation(s):
// \my_regfile|Mux42~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux42~4_combout  & ((\my_regfile|registers[28][21]~q ))) # (!\my_regfile|Mux42~4_combout  & (\my_regfile|registers[20][21]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux42~4_combout ))))

	.dataa(\my_regfile|registers[20][21]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux42~4_combout ),
	.datad(\my_regfile|registers[28][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~6 (
// Equation(s):
// \my_regfile|Mux42~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux42~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux42~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux42~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux42~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~7 (
// Equation(s):
// \my_regfile|Mux42~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][21]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][21]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~8 (
// Equation(s):
// \my_regfile|Mux42~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux42~7_combout  & ((\my_regfile|registers[31][21]~q ))) # (!\my_regfile|Mux42~7_combout  & (\my_regfile|registers[27][21]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux42~7_combout ))))

	.dataa(\my_regfile|registers[27][21]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux42~7_combout ),
	.datad(\my_regfile|registers[31][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~9 (
// Equation(s):
// \my_regfile|Mux42~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux42~6_combout  & ((\my_regfile|Mux42~8_combout ))) # (!\my_regfile|Mux42~6_combout  & (\my_regfile|Mux42~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux42~6_combout ))))

	.dataa(\my_regfile|Mux42~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux42~6_combout ),
	.datad(\my_regfile|Mux42~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~10 (
// Equation(s):
// \my_regfile|Mux42~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][21]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][21]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~11 (
// Equation(s):
// \my_regfile|Mux42~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux42~10_combout  & ((\my_regfile|registers[11][21]~q ))) # (!\my_regfile|Mux42~10_combout  & (\my_regfile|registers[9][21]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux42~10_combout ))))

	.dataa(\my_regfile|registers[9][21]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux42~10_combout ),
	.datad(\my_regfile|registers[11][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~12 (
// Equation(s):
// \my_regfile|Mux42~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][21]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][21]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~13 (
// Equation(s):
// \my_regfile|Mux42~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux42~12_combout  & ((\my_regfile|registers[7][21]~q ))) # (!\my_regfile|Mux42~12_combout  & (\my_regfile|registers[6][21]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux42~12_combout ))))

	.dataa(\my_regfile|registers[6][21]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux42~12_combout ),
	.datad(\my_regfile|registers[7][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~14 (
// Equation(s):
// \my_regfile|Mux42~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][21]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][21]~q ),
	.datac(\my_regfile|registers[1][21]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~15 (
// Equation(s):
// \my_regfile|Mux42~15_combout  = (\my_regfile|Mux42~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][21]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux42~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][21]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~16 (
// Equation(s):
// \my_regfile|Mux42~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux42~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux42~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux42~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux42~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][21] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~17 (
// Equation(s):
// \my_regfile|Mux42~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][21]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][21]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][21]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~18 (
// Equation(s):
// \my_regfile|Mux42~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux42~17_combout  & ((\my_regfile|registers[15][21]~q ))) # (!\my_regfile|Mux42~17_combout  & (\my_regfile|registers[14][21]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux42~17_combout ))))

	.dataa(\my_regfile|registers[14][21]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux42~17_combout ),
	.datad(\my_regfile|registers[15][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~19 (
// Equation(s):
// \my_regfile|Mux42~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux42~16_combout  & ((\my_regfile|Mux42~18_combout ))) # (!\my_regfile|Mux42~16_combout  & (\my_regfile|Mux42~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux42~16_combout ))))

	.dataa(\my_regfile|Mux42~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux42~16_combout ),
	.datad(\my_regfile|Mux42~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux42~20 (
// Equation(s):
// \my_regfile|Mux42~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux42~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux42~19_combout )))

	.dataa(\my_regfile|Mux42~9_combout ),
	.datab(\my_regfile|Mux42~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux42~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[21]~58 (
// Equation(s):
// \my_processor|data_readB[21]~58_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux42~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux42~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[21]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[21]~58 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[21]~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~0 (
// Equation(s):
// \my_regfile|Mux43~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][20]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][20]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~1 (
// Equation(s):
// \my_regfile|Mux43~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux43~0_combout  & ((\my_regfile|registers[29][20]~q ))) # (!\my_regfile|Mux43~0_combout  & (\my_regfile|registers[21][20]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux43~0_combout ))))

	.dataa(\my_regfile|registers[21][20]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux43~0_combout ),
	.datad(\my_regfile|registers[29][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~2 (
// Equation(s):
// \my_regfile|Mux43~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][20]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][20]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~3 (
// Equation(s):
// \my_regfile|Mux43~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux43~2_combout  & ((\my_regfile|registers[30][20]~q ))) # (!\my_regfile|Mux43~2_combout  & (\my_regfile|registers[26][20]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux43~2_combout ))))

	.dataa(\my_regfile|registers[26][20]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux43~2_combout ),
	.datad(\my_regfile|registers[30][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~4 (
// Equation(s):
// \my_regfile|Mux43~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][20]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][20]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~5 (
// Equation(s):
// \my_regfile|Mux43~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux43~4_combout  & ((\my_regfile|registers[28][20]~q ))) # (!\my_regfile|Mux43~4_combout  & (\my_regfile|registers[24][20]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux43~4_combout ))))

	.dataa(\my_regfile|registers[24][20]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux43~4_combout ),
	.datad(\my_regfile|registers[28][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~6 (
// Equation(s):
// \my_regfile|Mux43~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux43~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux43~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux43~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux43~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~7 (
// Equation(s):
// \my_regfile|Mux43~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][20]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][20]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~8 (
// Equation(s):
// \my_regfile|Mux43~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux43~7_combout  & ((\my_regfile|registers[31][20]~q ))) # (!\my_regfile|Mux43~7_combout  & (\my_regfile|registers[23][20]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux43~7_combout ))))

	.dataa(\my_regfile|registers[23][20]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux43~7_combout ),
	.datad(\my_regfile|registers[31][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~9 (
// Equation(s):
// \my_regfile|Mux43~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux43~6_combout  & ((\my_regfile|Mux43~8_combout ))) # (!\my_regfile|Mux43~6_combout  & (\my_regfile|Mux43~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux43~6_combout ))))

	.dataa(\my_regfile|Mux43~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux43~6_combout ),
	.datad(\my_regfile|Mux43~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~10 (
// Equation(s):
// \my_regfile|Mux43~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][20]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][20]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~11 (
// Equation(s):
// \my_regfile|Mux43~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux43~10_combout  & ((\my_regfile|registers[7][20]~q ))) # (!\my_regfile|Mux43~10_combout  & (\my_regfile|registers[6][20]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux43~10_combout ))))

	.dataa(\my_regfile|registers[6][20]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux43~10_combout ),
	.datad(\my_regfile|registers[7][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~12 (
// Equation(s):
// \my_regfile|Mux43~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][20]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][20]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~13 (
// Equation(s):
// \my_regfile|Mux43~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux43~12_combout  & ((\my_regfile|registers[11][20]~q ))) # (!\my_regfile|Mux43~12_combout  & (\my_regfile|registers[9][20]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux43~12_combout ))))

	.dataa(\my_regfile|registers[9][20]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux43~12_combout ),
	.datad(\my_regfile|registers[11][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~14 (
// Equation(s):
// \my_regfile|Mux43~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][20]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][20]~q ),
	.datac(\my_regfile|registers[1][20]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~15 (
// Equation(s):
// \my_regfile|Mux43~15_combout  = (\my_regfile|Mux43~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][20]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux43~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][20]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~16 (
// Equation(s):
// \my_regfile|Mux43~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux43~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux43~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux43~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux43~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][20] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~17 (
// Equation(s):
// \my_regfile|Mux43~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][20]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][20]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][20]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~18 (
// Equation(s):
// \my_regfile|Mux43~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux43~17_combout  & ((\my_regfile|registers[15][20]~q ))) # (!\my_regfile|Mux43~17_combout  & (\my_regfile|registers[14][20]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux43~17_combout ))))

	.dataa(\my_regfile|registers[14][20]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux43~17_combout ),
	.datad(\my_regfile|registers[15][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~19 (
// Equation(s):
// \my_regfile|Mux43~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux43~16_combout  & ((\my_regfile|Mux43~18_combout ))) # (!\my_regfile|Mux43~16_combout  & (\my_regfile|Mux43~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux43~16_combout ))))

	.dataa(\my_regfile|Mux43~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux43~16_combout ),
	.datad(\my_regfile|Mux43~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux43~20 (
// Equation(s):
// \my_regfile|Mux43~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux43~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux43~19_combout )))

	.dataa(\my_regfile|Mux43~9_combout ),
	.datab(\my_regfile|Mux43~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux43~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[20]~59 (
// Equation(s):
// \my_processor|data_readB[20]~59_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux43~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux43~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[20]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[20]~59 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[20]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~40 (
// Equation(s):
// \my_processor|myalu|Add0~40_combout  = ((\my_regfile|Mux11~20_combout  $ (\my_processor|data_readB[20]~59_combout  $ (!\my_processor|myalu|Add0~39 )))) # (GND)
// \my_processor|myalu|Add0~41  = CARRY((\my_regfile|Mux11~20_combout  & ((\my_processor|data_readB[20]~59_combout ) # (!\my_processor|myalu|Add0~39 ))) # (!\my_regfile|Mux11~20_combout  & (\my_processor|data_readB[20]~59_combout  & 
// !\my_processor|myalu|Add0~39 )))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_processor|data_readB[20]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~39 ),
	.combout(\my_processor|myalu|Add0~40_combout ),
	.cout(\my_processor|myalu|Add0~41 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~34 (
// Equation(s):
// \my_processor|myalu|Add1~34_combout  = (\my_regfile|Mux14~20_combout  & ((\my_processor|data_readB[17]~62_combout  & (!\my_processor|myalu|Add1~33 )) # (!\my_processor|data_readB[17]~62_combout  & (\my_processor|myalu|Add1~33  & VCC)))) # 
// (!\my_regfile|Mux14~20_combout  & ((\my_processor|data_readB[17]~62_combout  & ((\my_processor|myalu|Add1~33 ) # (GND))) # (!\my_processor|data_readB[17]~62_combout  & (!\my_processor|myalu|Add1~33 ))))
// \my_processor|myalu|Add1~35  = CARRY((\my_regfile|Mux14~20_combout  & (\my_processor|data_readB[17]~62_combout  & !\my_processor|myalu|Add1~33 )) # (!\my_regfile|Mux14~20_combout  & ((\my_processor|data_readB[17]~62_combout ) # 
// (!\my_processor|myalu|Add1~33 ))))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_processor|data_readB[17]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~33 ),
	.combout(\my_processor|myalu|Add1~34_combout ),
	.cout(\my_processor|myalu|Add1~35 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~34 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~36 (
// Equation(s):
// \my_processor|myalu|Add1~36_combout  = ((\my_regfile|Mux13~20_combout  $ (\my_processor|data_readB[18]~61_combout  $ (\my_processor|myalu|Add1~35 )))) # (GND)
// \my_processor|myalu|Add1~37  = CARRY((\my_regfile|Mux13~20_combout  & ((!\my_processor|myalu|Add1~35 ) # (!\my_processor|data_readB[18]~61_combout ))) # (!\my_regfile|Mux13~20_combout  & (!\my_processor|data_readB[18]~61_combout  & 
// !\my_processor|myalu|Add1~35 )))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_processor|data_readB[18]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~35 ),
	.combout(\my_processor|myalu|Add1~36_combout ),
	.cout(\my_processor|myalu|Add1~37 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~36 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~38 (
// Equation(s):
// \my_processor|myalu|Add1~38_combout  = (\my_regfile|Mux12~20_combout  & ((\my_processor|data_readB[19]~60_combout  & (!\my_processor|myalu|Add1~37 )) # (!\my_processor|data_readB[19]~60_combout  & (\my_processor|myalu|Add1~37  & VCC)))) # 
// (!\my_regfile|Mux12~20_combout  & ((\my_processor|data_readB[19]~60_combout  & ((\my_processor|myalu|Add1~37 ) # (GND))) # (!\my_processor|data_readB[19]~60_combout  & (!\my_processor|myalu|Add1~37 ))))
// \my_processor|myalu|Add1~39  = CARRY((\my_regfile|Mux12~20_combout  & (\my_processor|data_readB[19]~60_combout  & !\my_processor|myalu|Add1~37 )) # (!\my_regfile|Mux12~20_combout  & ((\my_processor|data_readB[19]~60_combout ) # 
// (!\my_processor|myalu|Add1~37 ))))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_processor|data_readB[19]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~37 ),
	.combout(\my_processor|myalu|Add1~38_combout ),
	.cout(\my_processor|myalu|Add1~39 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~38 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~40 (
// Equation(s):
// \my_processor|myalu|Add1~40_combout  = ((\my_regfile|Mux11~20_combout  $ (\my_processor|data_readB[20]~59_combout  $ (\my_processor|myalu|Add1~39 )))) # (GND)
// \my_processor|myalu|Add1~41  = CARRY((\my_regfile|Mux11~20_combout  & ((!\my_processor|myalu|Add1~39 ) # (!\my_processor|data_readB[20]~59_combout ))) # (!\my_regfile|Mux11~20_combout  & (!\my_processor|data_readB[20]~59_combout  & 
// !\my_processor|myalu|Add1~39 )))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_processor|data_readB[20]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~39 ),
	.combout(\my_processor|myalu|Add1~40_combout ),
	.cout(\my_processor|myalu|Add1~41 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~40 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~10 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~10_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~10 .lut_mask = 16'h000F;
defparam \my_processor|myalu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~11 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux30~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux28~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux30~20_combout ),
	.datac(\my_regfile|Mux28~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~11 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~12 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux29~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux27~20_combout )))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_regfile|Mux27~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~12 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~13 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~13_combout  = (\my_processor|myalu|ShiftLeft0~11_combout ) # ((\my_processor|myalu|ShiftLeft0~12_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|myalu|ShiftLeft0~11_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~12_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~13 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~14 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|Mux31~20_combout  & (\my_processor|myalu|ShiftLeft0~10_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|myalu|ShiftLeft0~13_combout ))))

	.dataa(\my_regfile|Mux31~20_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~10_combout ),
	.datac(\my_processor|myalu|ShiftLeft0~13_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~14 .lut_mask = 16'h88F0;
defparam \my_processor|myalu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~15 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~15_combout  = (\my_processor|myalu|ShiftLeft0~14_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_processor|myalu|ShiftLeft0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~15 .lut_mask = 16'h00AA;
defparam \my_processor|myalu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~27 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux25~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux23~20_combout )))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_regfile|Mux23~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~27 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~28 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~27_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~24_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~27_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~28 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~59 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux21~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux19~20_combout )))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_regfile|Mux19~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~59 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~60 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~59_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~39_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~59_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~60 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~61 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~60_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~28_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~60_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~61 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~71 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux17~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux15~20_combout )))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_regfile|Mux15~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~71 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~72 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~45_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~71_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~45_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~71_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~72 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~80 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux13~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux11~20_combout )))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_regfile|Mux11~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~80 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~81 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~80_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~50_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~80_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~81 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~82 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~81_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~72_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~81_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~82 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~101 (
// Equation(s):
// \my_processor|data_writeReg[20]~101_combout  = (\my_processor|data_writeReg[23]~69_combout  & (((\my_processor|data_writeReg[23]~70_combout )))) # (!\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|data_writeReg[23]~70_combout  & 
// (\my_processor|myalu|ShiftLeft0~61_combout )) # (!\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|myalu|ShiftLeft0~82_combout )))))

	.dataa(\my_processor|data_writeReg[23]~69_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~61_combout ),
	.datac(\my_processor|data_writeReg[23]~70_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~101 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[20]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~16 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux2~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_regfile|Mux2~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~16 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~17 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~17_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux1~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux3~20_combout )))))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_regfile|Mux3~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~17 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~76 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|myalu|ShiftRight0~16_combout ) # 
// (\my_processor|myalu|ShiftRight0~17_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|myalu|ShiftRight0~16_combout ),
	.datac(\my_processor|myalu|ShiftRight0~17_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~76 .lut_mask = 16'hAAFC;
defparam \my_processor|myalu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~13 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux4~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux6~20_combout )))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_regfile|Mux6~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~13 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~14 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux5~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux7~20_combout )))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_regfile|Mux7~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~14 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~15 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~14_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~13_combout ),
	.datab(\my_processor|myalu|ShiftRight0~14_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~15 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~19 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux8~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux10~20_combout )))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_regfile|Mux10~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~19 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~20 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux9~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux11~20_combout )))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_regfile|Mux11~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~20 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~21 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~19_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~20_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~19_combout ),
	.datab(\my_processor|myalu|ShiftRight0~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~21 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~77 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~21_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~15_combout ),
	.datab(\my_processor|myalu|ShiftRight0~21_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~77 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~78 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|myalu|ShiftRight0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftRight0~77_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~76_combout ),
	.datab(\my_processor|myalu|ShiftRight0~77_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~78 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~102 (
// Equation(s):
// \my_processor|data_writeReg[20]~102_combout  = (\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|data_writeReg[20]~101_combout  & ((\my_processor|myalu|ShiftRight0~78_combout ))) # (!\my_processor|data_writeReg[20]~101_combout  & 
// (\my_processor|myalu|ShiftLeft0~15_combout )))) # (!\my_processor|data_writeReg[23]~69_combout  & (((\my_processor|data_writeReg[20]~101_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~15_combout ),
	.datab(\my_processor|data_writeReg[23]~69_combout ),
	.datac(\my_processor|data_writeReg[20]~101_combout ),
	.datad(\my_processor|myalu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~102 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[20]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~103 (
// Equation(s):
// \my_processor|data_writeReg[20]~103_combout  = (\my_regfile|Mux11~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_processor|data_readB[20]~59_combout )))) # (!\my_regfile|Mux11~20_combout  & 
// (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|data_readB[20]~59_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_readB[20]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~103 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[20]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~104 (
// Equation(s):
// \my_processor|data_writeReg[20]~104_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|data_writeReg[20]~103_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|data_writeReg[20]~103_combout  & 
// ((\my_processor|data_writeReg[20]~102_combout ))) # (!\my_processor|data_writeReg[20]~103_combout  & (\my_processor|myalu|Add1~40_combout ))))

	.dataa(\my_processor|myalu|Add1~40_combout ),
	.datab(\my_processor|data_writeReg[20]~102_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[20]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~104 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[20]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~105 (
// Equation(s):
// \my_processor|data_writeReg[20]~105_combout  = (\my_processor|data_writeReg[23]~179_combout  & (((\my_processor|data_writeReg[23]~68_combout )))) # (!\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[23]~68_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[20]~104_combout )))))

	.dataa(\my_processor|data_writeReg[23]~179_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|data_writeReg[23]~68_combout ),
	.datad(\my_processor|data_writeReg[20]~104_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~105 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[20]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux43~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~106 (
// Equation(s):
// \my_processor|data_writeReg[20]~106_combout  = (\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[20]~105_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_processor|data_writeReg[20]~105_combout  & 
// (\my_processor|myalu|Add0~40_combout )))) # (!\my_processor|data_writeReg[23]~179_combout  & (((\my_processor|data_writeReg[20]~105_combout ))))

	.dataa(\my_processor|myalu|Add0~40_combout ),
	.datab(\my_processor|data_writeReg[23]~179_combout ),
	.datac(\my_processor|data_writeReg[20]~105_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~106 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[20]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[20]~107 (
// Equation(s):
// \my_processor|data_writeReg[20]~107_combout  = (\my_processor|data_writeReg[20]~106_combout  & !\my_processor|data_writeReg[2]~32_combout )

	.dataa(\my_processor|data_writeReg[20]~106_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~107 .lut_mask = 16'h00AA;
defparam \my_processor|data_writeReg[20]~107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][20] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[20]~107_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][20] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~0 (
// Equation(s):
// \my_regfile|Mux11~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][20]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~1 (
// Equation(s):
// \my_regfile|Mux11~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux11~0_combout  & ((\my_regfile|registers[29][20]~q ))) # (!\my_regfile|Mux11~0_combout  & (\my_regfile|registers[21][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux11~0_combout ))))

	.dataa(\my_regfile|registers[21][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux11~0_combout ),
	.datad(\my_regfile|registers[29][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~2 (
// Equation(s):
// \my_regfile|Mux11~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][20]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~3 (
// Equation(s):
// \my_regfile|Mux11~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux11~2_combout  & ((\my_regfile|registers[30][20]~q ))) # (!\my_regfile|Mux11~2_combout  & (\my_regfile|registers[26][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux11~2_combout ))))

	.dataa(\my_regfile|registers[26][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux11~2_combout ),
	.datad(\my_regfile|registers[30][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~4 (
// Equation(s):
// \my_regfile|Mux11~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][20]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~5 (
// Equation(s):
// \my_regfile|Mux11~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux11~4_combout  & ((\my_regfile|registers[28][20]~q ))) # (!\my_regfile|Mux11~4_combout  & (\my_regfile|registers[24][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux11~4_combout ))))

	.dataa(\my_regfile|registers[24][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux11~4_combout ),
	.datad(\my_regfile|registers[28][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~6 (
// Equation(s):
// \my_regfile|Mux11~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux11~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux11~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux11~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux11~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~7 (
// Equation(s):
// \my_regfile|Mux11~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][20]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~8 (
// Equation(s):
// \my_regfile|Mux11~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux11~7_combout  & ((\my_regfile|registers[31][20]~q ))) # (!\my_regfile|Mux11~7_combout  & (\my_regfile|registers[23][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux11~7_combout ))))

	.dataa(\my_regfile|registers[23][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux11~7_combout ),
	.datad(\my_regfile|registers[31][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~9 (
// Equation(s):
// \my_regfile|Mux11~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux11~6_combout  & ((\my_regfile|Mux11~8_combout ))) # (!\my_regfile|Mux11~6_combout  & (\my_regfile|Mux11~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux11~6_combout ))))

	.dataa(\my_regfile|Mux11~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux11~6_combout ),
	.datad(\my_regfile|Mux11~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~10 (
// Equation(s):
// \my_regfile|Mux11~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][20]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~11 (
// Equation(s):
// \my_regfile|Mux11~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux11~10_combout  & ((\my_regfile|registers[7][20]~q ))) # (!\my_regfile|Mux11~10_combout  & (\my_regfile|registers[6][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux11~10_combout ))))

	.dataa(\my_regfile|registers[6][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux11~10_combout ),
	.datad(\my_regfile|registers[7][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~12 (
// Equation(s):
// \my_regfile|Mux11~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][20]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~13 (
// Equation(s):
// \my_regfile|Mux11~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux11~12_combout  & ((\my_regfile|registers[11][20]~q ))) # (!\my_regfile|Mux11~12_combout  & (\my_regfile|registers[9][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux11~12_combout ))))

	.dataa(\my_regfile|registers[9][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux11~12_combout ),
	.datad(\my_regfile|registers[11][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~14 (
// Equation(s):
// \my_regfile|Mux11~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][20]~q ),
	.datac(\my_regfile|registers[1][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~15 (
// Equation(s):
// \my_regfile|Mux11~15_combout  = (\my_regfile|Mux11~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][20]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux11~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][20]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~16 (
// Equation(s):
// \my_regfile|Mux11~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux11~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux11~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux11~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux11~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~17 (
// Equation(s):
// \my_regfile|Mux11~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][20]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][20]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][20]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~18 (
// Equation(s):
// \my_regfile|Mux11~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux11~17_combout  & ((\my_regfile|registers[15][20]~q ))) # (!\my_regfile|Mux11~17_combout  & (\my_regfile|registers[14][20]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux11~17_combout ))))

	.dataa(\my_regfile|registers[14][20]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux11~17_combout ),
	.datad(\my_regfile|registers[15][20]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~19 (
// Equation(s):
// \my_regfile|Mux11~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux11~16_combout  & ((\my_regfile|Mux11~18_combout ))) # (!\my_regfile|Mux11~16_combout  & (\my_regfile|Mux11~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux11~16_combout ))))

	.dataa(\my_regfile|Mux11~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux11~16_combout ),
	.datad(\my_regfile|Mux11~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux11~20 (
// Equation(s):
// \my_regfile|Mux11~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux11~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux11~19_combout )))

	.dataa(\my_regfile|Mux11~9_combout ),
	.datab(\my_regfile|Mux11~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux11~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~42 (
// Equation(s):
// \my_processor|myalu|Add0~42_combout  = (\my_regfile|Mux10~20_combout  & ((\my_processor|data_readB[21]~58_combout  & (\my_processor|myalu|Add0~41  & VCC)) # (!\my_processor|data_readB[21]~58_combout  & (!\my_processor|myalu|Add0~41 )))) # 
// (!\my_regfile|Mux10~20_combout  & ((\my_processor|data_readB[21]~58_combout  & (!\my_processor|myalu|Add0~41 )) # (!\my_processor|data_readB[21]~58_combout  & ((\my_processor|myalu|Add0~41 ) # (GND)))))
// \my_processor|myalu|Add0~43  = CARRY((\my_regfile|Mux10~20_combout  & (!\my_processor|data_readB[21]~58_combout  & !\my_processor|myalu|Add0~41 )) # (!\my_regfile|Mux10~20_combout  & ((!\my_processor|myalu|Add0~41 ) # 
// (!\my_processor|data_readB[21]~58_combout ))))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_processor|data_readB[21]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~41 ),
	.combout(\my_processor|myalu|Add0~42_combout ),
	.cout(\my_processor|myalu|Add0~43 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~31 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux24~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux22~20_combout )))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_regfile|Mux22~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~31 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~32 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~31_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~27_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~31_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~32 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~63 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux20~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux18~20_combout )))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_regfile|Mux18~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~63 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~64 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~63_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~59_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~63_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~64 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~65 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~64_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~32_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~64_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~65 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~16 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux28~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux26~20_combout )))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_regfile|Mux26~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~16 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~17 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~12_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~16_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~12_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~16_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~17 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~18 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|myalu|ShiftLeft0~5_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~17_combout ))

	.dataa(\my_processor|myalu|ShiftLeft0~17_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~5_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~18 .lut_mask = 16'h0ACA;
defparam \my_processor|myalu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~19 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~19_combout  = (\my_processor|myalu|ShiftLeft0~18_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_processor|myalu|ShiftLeft0~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~19 .lut_mask = 16'h00AA;
defparam \my_processor|myalu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~74 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux16~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux14~20_combout )))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_regfile|Mux14~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~74 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~75 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~71_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~74_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~71_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~74_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~75 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~83 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux12~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux10~20_combout )))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_regfile|Mux10~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~83 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~84 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~80_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~83_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~80_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~83_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~84 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~85 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~75_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~84_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~75_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~84_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~85 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~108 (
// Equation(s):
// \my_processor|data_writeReg[21]~108_combout  = (\my_processor|data_writeReg[23]~70_combout  & (((\my_processor|data_writeReg[23]~69_combout )))) # (!\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|data_writeReg[23]~69_combout  & 
// (\my_processor|myalu|ShiftLeft0~19_combout )) # (!\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|myalu|ShiftLeft0~85_combout )))))

	.dataa(\my_processor|data_writeReg[23]~70_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~19_combout ),
	.datac(\my_processor|data_writeReg[23]~69_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~108 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[21]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~43 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux1~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux2~20_combout )))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_regfile|Mux2~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~43 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~5 (
// Equation(s):
// \my_processor|myalu|Selector31~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~5 .lut_mask = 16'hEEEE;
defparam \my_processor|myalu|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~80 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|Selector31~5_combout  & (\my_regfile|Mux0~20_combout )) # (!\my_processor|myalu|Selector31~5_combout  & 
// ((\my_processor|myalu|ShiftRight0~43_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|myalu|ShiftRight0~43_combout ),
	.datad(\my_processor|myalu|Selector31~5_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~80 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~41 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux3~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux5~20_combout )))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_regfile|Mux5~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~41 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~81 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~41_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~13_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|myalu|ShiftRight0~41_combout ),
	.datac(\my_processor|myalu|ShiftRight0~13_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~81 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~36 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux7~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux9~20_combout )))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_regfile|Mux9~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~36 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~37 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~19_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~36_combout ),
	.datab(\my_processor|myalu|ShiftRight0~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~37 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~82 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~82_combout  = (\my_processor|myalu|ShiftRight0~81_combout ) # ((\my_processor|myalu|ShiftRight0~37_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_processor|myalu|ShiftRight0~81_combout ),
	.datab(\my_processor|myalu|ShiftRight0~37_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~82 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~83 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~83_combout  = (\my_processor|myalu|ShiftRight0~80_combout ) # ((\my_processor|myalu|ShiftRight0~82_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|myalu|ShiftRight0~80_combout ),
	.datab(\my_processor|myalu|ShiftRight0~82_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~83 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~109 (
// Equation(s):
// \my_processor|data_writeReg[21]~109_combout  = (\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|data_writeReg[21]~108_combout  & ((\my_processor|myalu|ShiftRight0~83_combout ))) # (!\my_processor|data_writeReg[21]~108_combout  & 
// (\my_processor|myalu|ShiftLeft0~65_combout )))) # (!\my_processor|data_writeReg[23]~70_combout  & (((\my_processor|data_writeReg[21]~108_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~65_combout ),
	.datab(\my_processor|data_writeReg[23]~70_combout ),
	.datac(\my_processor|data_writeReg[21]~108_combout ),
	.datad(\my_processor|myalu|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~109 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[21]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~42 (
// Equation(s):
// \my_processor|myalu|Add1~42_combout  = (\my_regfile|Mux10~20_combout  & ((\my_processor|data_readB[21]~58_combout  & (!\my_processor|myalu|Add1~41 )) # (!\my_processor|data_readB[21]~58_combout  & (\my_processor|myalu|Add1~41  & VCC)))) # 
// (!\my_regfile|Mux10~20_combout  & ((\my_processor|data_readB[21]~58_combout  & ((\my_processor|myalu|Add1~41 ) # (GND))) # (!\my_processor|data_readB[21]~58_combout  & (!\my_processor|myalu|Add1~41 ))))
// \my_processor|myalu|Add1~43  = CARRY((\my_regfile|Mux10~20_combout  & (\my_processor|data_readB[21]~58_combout  & !\my_processor|myalu|Add1~41 )) # (!\my_regfile|Mux10~20_combout  & ((\my_processor|data_readB[21]~58_combout ) # 
// (!\my_processor|myalu|Add1~41 ))))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_processor|data_readB[21]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~41 ),
	.combout(\my_processor|myalu|Add1~42_combout ),
	.cout(\my_processor|myalu|Add1~43 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~42 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~110 (
// Equation(s):
// \my_processor|data_writeReg[21]~110_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|data_writeReg[21]~109_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~42_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|data_writeReg[21]~109_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~110 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[21]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~111 (
// Equation(s):
// \my_processor|data_writeReg[21]~111_combout  = (\my_regfile|Mux10~20_combout  & ((\my_processor|data_writeReg[21]~110_combout ) # ((\my_processor|data_readB[21]~58_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux10~20_combout  
// & (\my_processor|data_writeReg[21]~110_combout  & ((\my_processor|data_readB[21]~58_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_processor|data_readB[21]~58_combout ),
	.datac(\my_processor|data_writeReg[21]~110_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~111 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[21]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~112 (
// Equation(s):
// \my_processor|data_writeReg[21]~112_combout  = (\my_processor|data_writeReg[23]~68_combout  & (((\my_processor|data_writeReg[23]~179_combout )))) # (!\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[23]~179_combout  & 
// (\my_processor|myalu|Add0~42_combout )) # (!\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[21]~111_combout )))))

	.dataa(\my_processor|data_writeReg[23]~68_combout ),
	.datab(\my_processor|myalu|Add0~42_combout ),
	.datac(\my_processor|data_writeReg[23]~179_combout ),
	.datad(\my_processor|data_writeReg[21]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~112 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[21]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux42~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~113 (
// Equation(s):
// \my_processor|data_writeReg[21]~113_combout  = (\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[21]~112_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|data_writeReg[21]~112_combout  & 
// (\my_regfile|Mux0~20_combout )))) # (!\my_processor|data_writeReg[23]~68_combout  & (((\my_processor|data_writeReg[21]~112_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_writeReg[23]~68_combout ),
	.datac(\my_processor|data_writeReg[21]~112_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~113 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[21]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[21]~114 (
// Equation(s):
// \my_processor|data_writeReg[21]~114_combout  = (\my_processor|data_writeReg[21]~113_combout  & !\my_processor|data_writeReg[2]~32_combout )

	.dataa(\my_processor|data_writeReg[21]~113_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~114 .lut_mask = 16'h00AA;
defparam \my_processor|data_writeReg[21]~114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][21] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[21]~114_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][21] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~0 (
// Equation(s):
// \my_regfile|Mux10~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][21]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][21]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~1 (
// Equation(s):
// \my_regfile|Mux10~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux10~0_combout  & ((\my_regfile|registers[29][21]~q ))) # (!\my_regfile|Mux10~0_combout  & (\my_regfile|registers[25][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux10~0_combout ))))

	.dataa(\my_regfile|registers[25][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux10~0_combout ),
	.datad(\my_regfile|registers[29][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~2 (
// Equation(s):
// \my_regfile|Mux10~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][21]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][21]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~3 (
// Equation(s):
// \my_regfile|Mux10~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux10~2_combout  & ((\my_regfile|registers[30][21]~q ))) # (!\my_regfile|Mux10~2_combout  & (\my_regfile|registers[22][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux10~2_combout ))))

	.dataa(\my_regfile|registers[22][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux10~2_combout ),
	.datad(\my_regfile|registers[30][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~4 (
// Equation(s):
// \my_regfile|Mux10~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][21]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][21]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~5 (
// Equation(s):
// \my_regfile|Mux10~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux10~4_combout  & ((\my_regfile|registers[28][21]~q ))) # (!\my_regfile|Mux10~4_combout  & (\my_regfile|registers[20][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux10~4_combout ))))

	.dataa(\my_regfile|registers[20][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux10~4_combout ),
	.datad(\my_regfile|registers[28][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~6 (
// Equation(s):
// \my_regfile|Mux10~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux10~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux10~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux10~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux10~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~7 (
// Equation(s):
// \my_regfile|Mux10~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][21]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][21]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~8 (
// Equation(s):
// \my_regfile|Mux10~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux10~7_combout  & ((\my_regfile|registers[31][21]~q ))) # (!\my_regfile|Mux10~7_combout  & (\my_regfile|registers[27][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux10~7_combout ))))

	.dataa(\my_regfile|registers[27][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux10~7_combout ),
	.datad(\my_regfile|registers[31][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~9 (
// Equation(s):
// \my_regfile|Mux10~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux10~6_combout  & ((\my_regfile|Mux10~8_combout ))) # (!\my_regfile|Mux10~6_combout  & (\my_regfile|Mux10~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux10~6_combout ))))

	.dataa(\my_regfile|Mux10~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux10~6_combout ),
	.datad(\my_regfile|Mux10~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~10 (
// Equation(s):
// \my_regfile|Mux10~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][21]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][21]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~11 (
// Equation(s):
// \my_regfile|Mux10~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux10~10_combout  & ((\my_regfile|registers[11][21]~q ))) # (!\my_regfile|Mux10~10_combout  & (\my_regfile|registers[9][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux10~10_combout ))))

	.dataa(\my_regfile|registers[9][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux10~10_combout ),
	.datad(\my_regfile|registers[11][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~12 (
// Equation(s):
// \my_regfile|Mux10~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][21]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][21]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~13 (
// Equation(s):
// \my_regfile|Mux10~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux10~12_combout  & ((\my_regfile|registers[7][21]~q ))) # (!\my_regfile|Mux10~12_combout  & (\my_regfile|registers[6][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux10~12_combout ))))

	.dataa(\my_regfile|registers[6][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux10~12_combout ),
	.datad(\my_regfile|registers[7][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~14 (
// Equation(s):
// \my_regfile|Mux10~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][21]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][21]~q ),
	.datac(\my_regfile|registers[1][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~15 (
// Equation(s):
// \my_regfile|Mux10~15_combout  = (\my_regfile|Mux10~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][21]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux10~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][21]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~16 (
// Equation(s):
// \my_regfile|Mux10~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux10~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux10~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux10~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux10~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~17 (
// Equation(s):
// \my_regfile|Mux10~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][21]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][21]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][21]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~18 (
// Equation(s):
// \my_regfile|Mux10~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux10~17_combout  & ((\my_regfile|registers[15][21]~q ))) # (!\my_regfile|Mux10~17_combout  & (\my_regfile|registers[14][21]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux10~17_combout ))))

	.dataa(\my_regfile|registers[14][21]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux10~17_combout ),
	.datad(\my_regfile|registers[15][21]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~19 (
// Equation(s):
// \my_regfile|Mux10~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux10~16_combout  & ((\my_regfile|Mux10~18_combout ))) # (!\my_regfile|Mux10~16_combout  & (\my_regfile|Mux10~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux10~16_combout ))))

	.dataa(\my_regfile|Mux10~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux10~16_combout ),
	.datad(\my_regfile|Mux10~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux10~20 (
// Equation(s):
// \my_regfile|Mux10~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux10~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux10~19_combout )))

	.dataa(\my_regfile|Mux10~9_combout ),
	.datab(\my_regfile|Mux10~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux10~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~44 (
// Equation(s):
// \my_processor|myalu|Add0~44_combout  = ((\my_regfile|Mux9~20_combout  $ (\my_processor|data_readB[22]~57_combout  $ (!\my_processor|myalu|Add0~43 )))) # (GND)
// \my_processor|myalu|Add0~45  = CARRY((\my_regfile|Mux9~20_combout  & ((\my_processor|data_readB[22]~57_combout ) # (!\my_processor|myalu|Add0~43 ))) # (!\my_regfile|Mux9~20_combout  & (\my_processor|data_readB[22]~57_combout  & 
// !\my_processor|myalu|Add0~43 )))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_processor|data_readB[22]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~43 ),
	.combout(\my_processor|myalu|Add0~44_combout ),
	.cout(\my_processor|myalu|Add0~45 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~44 (
// Equation(s):
// \my_processor|myalu|Add1~44_combout  = ((\my_regfile|Mux9~20_combout  $ (\my_processor|data_readB[22]~57_combout  $ (\my_processor|myalu|Add1~43 )))) # (GND)
// \my_processor|myalu|Add1~45  = CARRY((\my_regfile|Mux9~20_combout  & ((!\my_processor|myalu|Add1~43 ) # (!\my_processor|data_readB[22]~57_combout ))) # (!\my_regfile|Mux9~20_combout  & (!\my_processor|data_readB[22]~57_combout  & 
// !\my_processor|myalu|Add1~43 )))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_processor|data_readB[22]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~43 ),
	.combout(\my_processor|myalu|Add1~44_combout ),
	.cout(\my_processor|myalu|Add1~45 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~6 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~6_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux31~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux29~20_combout )))))

	.dataa(\my_regfile|Mux31~20_combout ),
	.datab(\my_regfile|Mux29~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~6 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~7 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~7_combout  = (\my_processor|myalu|ShiftLeft0~6_combout ) # ((\my_regfile|Mux30~20_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\my_processor|myalu|ShiftLeft0~6_combout ),
	.datab(\my_regfile|Mux30~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~7 .lut_mask = 16'hAAEA;
defparam \my_processor|myalu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~21 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~16_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~20_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~16_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~21 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~22 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~22_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~7_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~21_combout )))))

	.dataa(\my_processor|myalu|ShiftLeft0~7_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~21_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~22 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~36 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~35_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~31_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~35_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~36 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~68 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~63_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~44_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~63_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~44_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~68 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~69 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~68_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~36_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~68_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~69 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~77 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~74_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~49_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~74_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~49_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~77 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~52 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux11~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux9~20_combout )))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_regfile|Mux9~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~52 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~86 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~83_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~52_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~83_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~52_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~86 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~87 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~77_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~86_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~77_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~86_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~87 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~115 (
// Equation(s):
// \my_processor|data_writeReg[22]~115_combout  = (\my_processor|data_writeReg[23]~69_combout  & (((\my_processor|data_writeReg[23]~70_combout )))) # (!\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|data_writeReg[23]~70_combout  & 
// (\my_processor|myalu|ShiftLeft0~69_combout )) # (!\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|myalu|ShiftLeft0~87_combout )))))

	.dataa(\my_processor|data_writeReg[23]~69_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~69_combout ),
	.datac(\my_processor|data_writeReg[23]~70_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~115 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[22]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~85 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|Selector0~8_combout  & (\my_regfile|Mux1~20_combout )) # (!\my_processor|myalu|Selector0~8_combout  & 
// ((\my_regfile|Mux0~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_regfile|Mux0~20_combout ),
	.datad(\my_processor|myalu|Selector0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~85 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~50 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux6~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux8~20_combout )))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_regfile|Mux8~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~50 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~51 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~51_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~50_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~36_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~50_combout ),
	.datab(\my_processor|myalu|ShiftRight0~36_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~51 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~86 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~51_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~48_combout ),
	.datab(\my_processor|myalu|ShiftRight0~51_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~86 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~87 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~87_combout  = (\my_processor|myalu|ShiftRight0~85_combout ) # ((\my_processor|myalu|ShiftRight0~86_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|myalu|ShiftRight0~85_combout ),
	.datab(\my_processor|myalu|ShiftRight0~86_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~87 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~116 (
// Equation(s):
// \my_processor|data_writeReg[22]~116_combout  = (\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|data_writeReg[22]~115_combout  & ((\my_processor|myalu|ShiftRight0~87_combout ))) # (!\my_processor|data_writeReg[22]~115_combout  & 
// (\my_processor|myalu|ShiftLeft0~22_combout )))) # (!\my_processor|data_writeReg[23]~69_combout  & (((\my_processor|data_writeReg[22]~115_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~22_combout ),
	.datab(\my_processor|data_writeReg[23]~69_combout ),
	.datac(\my_processor|data_writeReg[22]~115_combout ),
	.datad(\my_processor|myalu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~116 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[22]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~117 (
// Equation(s):
// \my_processor|data_writeReg[22]~117_combout  = (\my_regfile|Mux9~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_processor|data_readB[22]~57_combout )))) # (!\my_regfile|Mux9~20_combout  & 
// (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|data_readB[22]~57_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_readB[22]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~117 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[22]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~118 (
// Equation(s):
// \my_processor|data_writeReg[22]~118_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|data_writeReg[22]~117_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|data_writeReg[22]~117_combout  & 
// ((\my_processor|data_writeReg[22]~116_combout ))) # (!\my_processor|data_writeReg[22]~117_combout  & (\my_processor|myalu|Add1~44_combout ))))

	.dataa(\my_processor|myalu|Add1~44_combout ),
	.datab(\my_processor|data_writeReg[22]~116_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[22]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~118 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[22]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~119 (
// Equation(s):
// \my_processor|data_writeReg[22]~119_combout  = (\my_processor|data_writeReg[23]~179_combout  & (((\my_processor|data_writeReg[23]~68_combout )))) # (!\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[23]~68_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[22]~118_combout )))))

	.dataa(\my_processor|data_writeReg[23]~179_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|data_writeReg[23]~68_combout ),
	.datad(\my_processor|data_writeReg[22]~118_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~119 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[22]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux41~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~120 (
// Equation(s):
// \my_processor|data_writeReg[22]~120_combout  = (\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[22]~119_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|data_writeReg[22]~119_combout  & 
// (\my_processor|myalu|Add0~44_combout )))) # (!\my_processor|data_writeReg[23]~179_combout  & (((\my_processor|data_writeReg[22]~119_combout ))))

	.dataa(\my_processor|myalu|Add0~44_combout ),
	.datab(\my_processor|data_writeReg[23]~179_combout ),
	.datac(\my_processor|data_writeReg[22]~119_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~120 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[22]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[22]~121 (
// Equation(s):
// \my_processor|data_writeReg[22]~121_combout  = (\my_processor|data_writeReg[22]~120_combout  & !\my_processor|data_writeReg[2]~32_combout )

	.dataa(\my_processor|data_writeReg[22]~120_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~121 .lut_mask = 16'h00AA;
defparam \my_processor|data_writeReg[22]~121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][22] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[22]~121_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][22] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~0 (
// Equation(s):
// \my_regfile|Mux9~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~1 (
// Equation(s):
// \my_regfile|Mux9~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux9~0_combout  & ((\my_regfile|registers[29][22]~q ))) # (!\my_regfile|Mux9~0_combout  & (\my_regfile|registers[21][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux9~0_combout ))))

	.dataa(\my_regfile|registers[21][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux9~0_combout ),
	.datad(\my_regfile|registers[29][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~2 (
// Equation(s):
// \my_regfile|Mux9~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~3 (
// Equation(s):
// \my_regfile|Mux9~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux9~2_combout  & ((\my_regfile|registers[30][22]~q ))) # (!\my_regfile|Mux9~2_combout  & (\my_regfile|registers[26][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux9~2_combout ))))

	.dataa(\my_regfile|registers[26][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux9~2_combout ),
	.datad(\my_regfile|registers[30][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~4 (
// Equation(s):
// \my_regfile|Mux9~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~5 (
// Equation(s):
// \my_regfile|Mux9~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux9~4_combout  & ((\my_regfile|registers[28][22]~q ))) # (!\my_regfile|Mux9~4_combout  & (\my_regfile|registers[24][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux9~4_combout ))))

	.dataa(\my_regfile|registers[24][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux9~4_combout ),
	.datad(\my_regfile|registers[28][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~6 (
// Equation(s):
// \my_regfile|Mux9~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux9~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux9~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux9~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux9~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~7 (
// Equation(s):
// \my_regfile|Mux9~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~8 (
// Equation(s):
// \my_regfile|Mux9~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux9~7_combout  & ((\my_regfile|registers[31][22]~q ))) # (!\my_regfile|Mux9~7_combout  & (\my_regfile|registers[23][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux9~7_combout ))))

	.dataa(\my_regfile|registers[23][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux9~7_combout ),
	.datad(\my_regfile|registers[31][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~9 (
// Equation(s):
// \my_regfile|Mux9~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux9~6_combout  & ((\my_regfile|Mux9~8_combout ))) # (!\my_regfile|Mux9~6_combout  & (\my_regfile|Mux9~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux9~6_combout ))))

	.dataa(\my_regfile|Mux9~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux9~6_combout ),
	.datad(\my_regfile|Mux9~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~10 (
// Equation(s):
// \my_regfile|Mux9~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~11 (
// Equation(s):
// \my_regfile|Mux9~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux9~10_combout  & ((\my_regfile|registers[7][22]~q ))) # (!\my_regfile|Mux9~10_combout  & (\my_regfile|registers[6][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux9~10_combout ))))

	.dataa(\my_regfile|registers[6][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux9~10_combout ),
	.datad(\my_regfile|registers[7][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~12 (
// Equation(s):
// \my_regfile|Mux9~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~13 (
// Equation(s):
// \my_regfile|Mux9~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux9~12_combout  & ((\my_regfile|registers[11][22]~q ))) # (!\my_regfile|Mux9~12_combout  & (\my_regfile|registers[9][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux9~12_combout ))))

	.dataa(\my_regfile|registers[9][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux9~12_combout ),
	.datad(\my_regfile|registers[11][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~14 (
// Equation(s):
// \my_regfile|Mux9~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][22]~q ),
	.datac(\my_regfile|registers[1][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~15 (
// Equation(s):
// \my_regfile|Mux9~15_combout  = (\my_regfile|Mux9~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][22]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux9~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][22]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~16 (
// Equation(s):
// \my_regfile|Mux9~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux9~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux9~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux9~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux9~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~17 (
// Equation(s):
// \my_regfile|Mux9~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][22]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][22]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][22]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~18 (
// Equation(s):
// \my_regfile|Mux9~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux9~17_combout  & ((\my_regfile|registers[15][22]~q ))) # (!\my_regfile|Mux9~17_combout  & (\my_regfile|registers[14][22]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux9~17_combout ))))

	.dataa(\my_regfile|registers[14][22]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux9~17_combout ),
	.datad(\my_regfile|registers[15][22]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~19 (
// Equation(s):
// \my_regfile|Mux9~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux9~16_combout  & ((\my_regfile|Mux9~18_combout ))) # (!\my_regfile|Mux9~16_combout  & (\my_regfile|Mux9~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux9~16_combout ))))

	.dataa(\my_regfile|Mux9~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux9~16_combout ),
	.datad(\my_regfile|Mux9~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux9~20 (
// Equation(s):
// \my_regfile|Mux9~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux9~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux9~19_combout )))

	.dataa(\my_regfile|Mux9~9_combout ),
	.datab(\my_regfile|Mux9~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux9~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~46 (
// Equation(s):
// \my_processor|myalu|Add0~46_combout  = (\my_regfile|Mux8~20_combout  & ((\my_processor|data_readB[23]~56_combout  & (\my_processor|myalu|Add0~45  & VCC)) # (!\my_processor|data_readB[23]~56_combout  & (!\my_processor|myalu|Add0~45 )))) # 
// (!\my_regfile|Mux8~20_combout  & ((\my_processor|data_readB[23]~56_combout  & (!\my_processor|myalu|Add0~45 )) # (!\my_processor|data_readB[23]~56_combout  & ((\my_processor|myalu|Add0~45 ) # (GND)))))
// \my_processor|myalu|Add0~47  = CARRY((\my_regfile|Mux8~20_combout  & (!\my_processor|data_readB[23]~56_combout  & !\my_processor|myalu|Add0~45 )) # (!\my_regfile|Mux8~20_combout  & ((!\my_processor|myalu|Add0~45 ) # 
// (!\my_processor|data_readB[23]~56_combout ))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_processor|data_readB[23]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~45 ),
	.combout(\my_processor|myalu|Add0~46_combout ),
	.cout(\my_processor|myalu|Add0~47 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~47 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~46_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~40_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~46_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~47 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~23 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~23_combout  = (\my_processor|myalu|ShiftLeft0~8_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|myalu|ShiftLeft0~5_combout ))

	.dataa(\my_processor|myalu|ShiftLeft0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|myalu|ShiftLeft0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~23 .lut_mask = 16'hEAEA;
defparam \my_processor|myalu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~26 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~26_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~23_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~25_combout )))))

	.dataa(\my_processor|myalu|ShiftLeft0~23_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~25_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~26 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~53 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux10~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux8~20_combout )))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_regfile|Mux8~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~53 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~54 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~53_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~52_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~53_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~54 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~88 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~54_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~51_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~54_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~88 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~122 (
// Equation(s):
// \my_processor|data_writeReg[23]~122_combout  = (\my_processor|data_writeReg[23]~70_combout  & (((\my_processor|data_writeReg[23]~69_combout )))) # (!\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|data_writeReg[23]~69_combout  & 
// (\my_processor|myalu|ShiftLeft0~26_combout )) # (!\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|myalu|ShiftLeft0~88_combout )))))

	.dataa(\my_processor|data_writeReg[23]~70_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~26_combout ),
	.datac(\my_processor|data_writeReg[23]~69_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~122 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[23]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~67 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~50_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~14_combout ),
	.datab(\my_processor|myalu|ShiftRight0~50_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~67 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~89 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~67_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~65_combout ),
	.datab(\my_processor|myalu|ShiftRight0~67_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~89 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~90 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftRight0~89_combout )))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|myalu|ShiftRight0~89_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~90 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~123 (
// Equation(s):
// \my_processor|data_writeReg[23]~123_combout  = (\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|data_writeReg[23]~122_combout  & ((\my_processor|myalu|ShiftRight0~90_combout ))) # (!\my_processor|data_writeReg[23]~122_combout  & 
// (\my_processor|myalu|ShiftLeft0~47_combout )))) # (!\my_processor|data_writeReg[23]~70_combout  & (((\my_processor|data_writeReg[23]~122_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~47_combout ),
	.datab(\my_processor|data_writeReg[23]~70_combout ),
	.datac(\my_processor|data_writeReg[23]~122_combout ),
	.datad(\my_processor|myalu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~123 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[23]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~46 (
// Equation(s):
// \my_processor|myalu|Add1~46_combout  = (\my_regfile|Mux8~20_combout  & ((\my_processor|data_readB[23]~56_combout  & (!\my_processor|myalu|Add1~45 )) # (!\my_processor|data_readB[23]~56_combout  & (\my_processor|myalu|Add1~45  & VCC)))) # 
// (!\my_regfile|Mux8~20_combout  & ((\my_processor|data_readB[23]~56_combout  & ((\my_processor|myalu|Add1~45 ) # (GND))) # (!\my_processor|data_readB[23]~56_combout  & (!\my_processor|myalu|Add1~45 ))))
// \my_processor|myalu|Add1~47  = CARRY((\my_regfile|Mux8~20_combout  & (\my_processor|data_readB[23]~56_combout  & !\my_processor|myalu|Add1~45 )) # (!\my_regfile|Mux8~20_combout  & ((\my_processor|data_readB[23]~56_combout ) # (!\my_processor|myalu|Add1~45 
// ))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_processor|data_readB[23]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~45 ),
	.combout(\my_processor|myalu|Add1~46_combout ),
	.cout(\my_processor|myalu|Add1~47 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~46 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~124 (
// Equation(s):
// \my_processor|data_writeReg[23]~124_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|data_writeReg[23]~123_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~46_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|data_writeReg[23]~123_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~46_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~124 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[23]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~125 (
// Equation(s):
// \my_processor|data_writeReg[23]~125_combout  = (\my_regfile|Mux8~20_combout  & ((\my_processor|data_writeReg[23]~124_combout ) # ((\my_processor|data_readB[23]~56_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux8~20_combout  & 
// (\my_processor|data_writeReg[23]~124_combout  & ((\my_processor|data_readB[23]~56_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_processor|data_readB[23]~56_combout ),
	.datac(\my_processor|data_writeReg[23]~124_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~125 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[23]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~126 (
// Equation(s):
// \my_processor|data_writeReg[23]~126_combout  = (\my_processor|data_writeReg[23]~68_combout  & (((\my_processor|data_writeReg[23]~179_combout )))) # (!\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[23]~179_combout  & 
// (\my_processor|myalu|Add0~46_combout )) # (!\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[23]~125_combout )))))

	.dataa(\my_processor|data_writeReg[23]~68_combout ),
	.datab(\my_processor|myalu|Add0~46_combout ),
	.datac(\my_processor|data_writeReg[23]~179_combout ),
	.datad(\my_processor|data_writeReg[23]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~126 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[23]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux40~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~127 (
// Equation(s):
// \my_processor|data_writeReg[23]~127_combout  = (\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[23]~126_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|data_writeReg[23]~126_combout  & 
// (\my_regfile|Mux0~20_combout )))) # (!\my_processor|data_writeReg[23]~68_combout  & (((\my_processor|data_writeReg[23]~126_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_writeReg[23]~68_combout ),
	.datac(\my_processor|data_writeReg[23]~126_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~127 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[23]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[23]~128 (
// Equation(s):
// \my_processor|data_writeReg[23]~128_combout  = (\my_processor|data_writeReg[23]~127_combout  & !\my_processor|data_writeReg[2]~32_combout )

	.dataa(\my_processor|data_writeReg[23]~127_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~128 .lut_mask = 16'h00AA;
defparam \my_processor|data_writeReg[23]~128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][23] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[23]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][23] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~0 (
// Equation(s):
// \my_regfile|Mux8~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~1 (
// Equation(s):
// \my_regfile|Mux8~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux8~0_combout  & ((\my_regfile|registers[29][23]~q ))) # (!\my_regfile|Mux8~0_combout  & (\my_regfile|registers[25][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux8~0_combout ))))

	.dataa(\my_regfile|registers[25][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux8~0_combout ),
	.datad(\my_regfile|registers[29][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~2 (
// Equation(s):
// \my_regfile|Mux8~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~3 (
// Equation(s):
// \my_regfile|Mux8~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux8~2_combout  & ((\my_regfile|registers[30][23]~q ))) # (!\my_regfile|Mux8~2_combout  & (\my_regfile|registers[22][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux8~2_combout ))))

	.dataa(\my_regfile|registers[22][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux8~2_combout ),
	.datad(\my_regfile|registers[30][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~4 (
// Equation(s):
// \my_regfile|Mux8~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~5 (
// Equation(s):
// \my_regfile|Mux8~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux8~4_combout  & ((\my_regfile|registers[28][23]~q ))) # (!\my_regfile|Mux8~4_combout  & (\my_regfile|registers[20][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux8~4_combout ))))

	.dataa(\my_regfile|registers[20][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux8~4_combout ),
	.datad(\my_regfile|registers[28][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~6 (
// Equation(s):
// \my_regfile|Mux8~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux8~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux8~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux8~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux8~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~7 (
// Equation(s):
// \my_regfile|Mux8~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~8 (
// Equation(s):
// \my_regfile|Mux8~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux8~7_combout  & ((\my_regfile|registers[31][23]~q ))) # (!\my_regfile|Mux8~7_combout  & (\my_regfile|registers[27][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux8~7_combout ))))

	.dataa(\my_regfile|registers[27][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux8~7_combout ),
	.datad(\my_regfile|registers[31][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~9 (
// Equation(s):
// \my_regfile|Mux8~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux8~6_combout  & ((\my_regfile|Mux8~8_combout ))) # (!\my_regfile|Mux8~6_combout  & (\my_regfile|Mux8~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux8~6_combout ))))

	.dataa(\my_regfile|Mux8~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux8~6_combout ),
	.datad(\my_regfile|Mux8~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~10 (
// Equation(s):
// \my_regfile|Mux8~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~11 (
// Equation(s):
// \my_regfile|Mux8~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux8~10_combout  & ((\my_regfile|registers[11][23]~q ))) # (!\my_regfile|Mux8~10_combout  & (\my_regfile|registers[9][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux8~10_combout ))))

	.dataa(\my_regfile|registers[9][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux8~10_combout ),
	.datad(\my_regfile|registers[11][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~12 (
// Equation(s):
// \my_regfile|Mux8~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~13 (
// Equation(s):
// \my_regfile|Mux8~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux8~12_combout  & ((\my_regfile|registers[7][23]~q ))) # (!\my_regfile|Mux8~12_combout  & (\my_regfile|registers[6][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux8~12_combout ))))

	.dataa(\my_regfile|registers[6][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux8~12_combout ),
	.datad(\my_regfile|registers[7][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~14 (
// Equation(s):
// \my_regfile|Mux8~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][23]~q ),
	.datac(\my_regfile|registers[1][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~15 (
// Equation(s):
// \my_regfile|Mux8~15_combout  = (\my_regfile|Mux8~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][23]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux8~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][23]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~16 (
// Equation(s):
// \my_regfile|Mux8~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux8~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux8~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux8~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux8~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~17 (
// Equation(s):
// \my_regfile|Mux8~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][23]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][23]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][23]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~18 (
// Equation(s):
// \my_regfile|Mux8~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux8~17_combout  & ((\my_regfile|registers[15][23]~q ))) # (!\my_regfile|Mux8~17_combout  & (\my_regfile|registers[14][23]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux8~17_combout ))))

	.dataa(\my_regfile|registers[14][23]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux8~17_combout ),
	.datad(\my_regfile|registers[15][23]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~19 (
// Equation(s):
// \my_regfile|Mux8~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux8~16_combout  & ((\my_regfile|Mux8~18_combout ))) # (!\my_regfile|Mux8~16_combout  & (\my_regfile|Mux8~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux8~16_combout ))))

	.dataa(\my_regfile|Mux8~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux8~16_combout ),
	.datad(\my_regfile|Mux8~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux8~20 (
// Equation(s):
// \my_regfile|Mux8~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux8~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux8~19_combout )))

	.dataa(\my_regfile|Mux8~9_combout ),
	.datab(\my_regfile|Mux8~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux8~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~48 (
// Equation(s):
// \my_processor|myalu|Add0~48_combout  = ((\my_regfile|Mux7~20_combout  $ (\my_processor|data_readB[24]~55_combout  $ (!\my_processor|myalu|Add0~47 )))) # (GND)
// \my_processor|myalu|Add0~49  = CARRY((\my_regfile|Mux7~20_combout  & ((\my_processor|data_readB[24]~55_combout ) # (!\my_processor|myalu|Add0~47 ))) # (!\my_regfile|Mux7~20_combout  & (\my_processor|data_readB[24]~55_combout  & 
// !\my_processor|myalu|Add0~47 )))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_processor|data_readB[24]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~47 ),
	.combout(\my_processor|myalu|Add0~48_combout ),
	.cout(\my_processor|myalu|Add0~49 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~6 (
// Equation(s):
// \my_processor|myalu|Selector28~6_combout  = (\my_processor|myalu|Selector31~17_combout ) # (((\my_processor|ALUop[0]~0_combout  & \my_processor|myalu|Selector31~12_combout )) # (!\my_processor|control_signal|Rdst~0_combout ))

	.dataa(\my_processor|myalu|Selector31~17_combout ),
	.datab(\my_processor|ALUop[0]~0_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|control_signal|Rdst~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~6 .lut_mask = 16'hEAFF;
defparam \my_processor|myalu|Selector28~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|inner_result~0 (
// Equation(s):
// \my_processor|myalu|inner_result~0_combout  = (\my_regfile|Mux7~20_combout  & ((\my_processor|control_signal|Rdst~0_combout  & (\my_regfile|Mux39~20_combout )) # (!\my_processor|control_signal|Rdst~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_regfile|Mux39~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|control_signal|Rdst~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|inner_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|inner_result~0 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|inner_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~73 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~72_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~60_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~72_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~73 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~9 (
// Equation(s):
// \my_processor|myalu|Selector0~9_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~9 .lut_mask = 16'h000F;
defparam \my_processor|myalu|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector24~0 (
// Equation(s):
// \my_processor|myalu|Selector24~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector24~0 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~89 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux9~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux7~20_combout )))

	.dataa(\my_regfile|Mux9~20_combout ),
	.datab(\my_regfile|Mux7~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~89 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~90 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftLeft0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftLeft0~89_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~53_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~89_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~90 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~129 (
// Equation(s):
// \my_processor|data_writeReg[24]~129_combout  = (\my_processor|myalu|Selector0~9_combout  & ((\my_processor|myalu|Selector24~0_combout  & (\my_processor|myalu|ShiftLeft0~81_combout )) # (!\my_processor|myalu|Selector24~0_combout  & 
// ((\my_processor|myalu|ShiftLeft0~90_combout ))))) # (!\my_processor|myalu|Selector0~9_combout  & (((\my_processor|myalu|Selector24~0_combout ))))

	.dataa(\my_processor|myalu|Selector0~9_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~81_combout ),
	.datac(\my_processor|myalu|Selector24~0_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~129 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[24]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~29 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~28_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~13_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~28_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~29 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~30 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux31~20_combout  & (\my_processor|myalu|Selector0~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|myalu|ShiftLeft0~29_combout ))))

	.dataa(\my_regfile|Mux31~20_combout ),
	.datab(\my_processor|myalu|Selector0~8_combout ),
	.datac(\my_processor|myalu|ShiftLeft0~29_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~30 .lut_mask = 16'h88F0;
defparam \my_processor|myalu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~130 (
// Equation(s):
// \my_processor|data_writeReg[24]~130_combout  = (\my_processor|myalu|Selector0~9_combout  & (((\my_processor|data_writeReg[24]~129_combout )))) # (!\my_processor|myalu|Selector0~9_combout  & ((\my_processor|data_writeReg[24]~129_combout  & 
// ((\my_processor|myalu|ShiftLeft0~30_combout ))) # (!\my_processor|data_writeReg[24]~129_combout  & (\my_processor|myalu|ShiftLeft0~73_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~73_combout ),
	.datab(\my_processor|myalu|Selector0~9_combout ),
	.datac(\my_processor|data_writeReg[24]~129_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~130 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[24]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~4 (
// Equation(s):
// \my_processor|myalu|Selector28~4_combout  = (\my_processor|control_signal|Rdst~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\my_processor|control_signal|Rdst~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~4 .lut_mask = 16'h8088;
defparam \my_processor|myalu|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~18 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|myalu|ShiftRight0~16_combout ) # (\my_processor|myalu|ShiftRight0~17_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & (\my_processor|myalu|ShiftRight0~15_combout ))

	.dataa(\my_processor|myalu|ShiftRight0~15_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|myalu|ShiftRight0~16_combout ),
	.datad(\my_processor|myalu|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~18 .lut_mask = 16'hEEE2;
defparam \my_processor|myalu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~91 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftRight0~18_combout )))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|myalu|ShiftRight0~18_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~91 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~2 (
// Equation(s):
// \my_processor|myalu|Selector28~2_combout  = (\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & (\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30])))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~2 .lut_mask = 16'h0080;
defparam \my_processor|myalu|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~48 (
// Equation(s):
// \my_processor|myalu|Add1~48_combout  = ((\my_regfile|Mux7~20_combout  $ (\my_processor|data_readB[24]~55_combout  $ (\my_processor|myalu|Add1~47 )))) # (GND)
// \my_processor|myalu|Add1~49  = CARRY((\my_regfile|Mux7~20_combout  & ((!\my_processor|myalu|Add1~47 ) # (!\my_processor|data_readB[24]~55_combout ))) # (!\my_regfile|Mux7~20_combout  & (!\my_processor|data_readB[24]~55_combout  & 
// !\my_processor|myalu|Add1~47 )))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_processor|data_readB[24]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~47 ),
	.combout(\my_processor|myalu|Add1~48_combout ),
	.cout(\my_processor|myalu|Add1~49 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~48 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~131 (
// Equation(s):
// \my_processor|data_writeReg[24]~131_combout  = (\my_processor|myalu|Selector28~4_combout  & (((\my_processor|myalu|Selector28~2_combout )))) # (!\my_processor|myalu|Selector28~4_combout  & ((\my_processor|myalu|Selector28~2_combout  & 
// (\my_processor|myalu|ShiftRight0~91_combout )) # (!\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Add1~48_combout )))))

	.dataa(\my_processor|myalu|Selector28~4_combout ),
	.datab(\my_processor|myalu|ShiftRight0~91_combout ),
	.datac(\my_processor|myalu|Selector28~2_combout ),
	.datad(\my_processor|myalu|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~131 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[24]~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~132 (
// Equation(s):
// \my_processor|data_writeReg[24]~132_combout  = (\my_processor|myalu|Selector28~4_combout  & ((\my_processor|data_writeReg[24]~131_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[24]~131_combout  & 
// (\my_processor|data_writeReg[24]~130_combout )))) # (!\my_processor|myalu|Selector28~4_combout  & (((\my_processor|data_writeReg[24]~131_combout ))))

	.dataa(\my_processor|data_writeReg[24]~130_combout ),
	.datab(\my_processor|myalu|Selector28~4_combout ),
	.datac(\my_processor|data_writeReg[24]~131_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~132 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[24]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~133 (
// Equation(s):
// \my_processor|data_writeReg[24]~133_combout  = (\my_processor|myalu|Selector28~6_combout  & (((\my_processor|myalu|Selector28~5_combout )))) # (!\my_processor|myalu|Selector28~6_combout  & ((\my_processor|myalu|Selector28~5_combout  & 
// (\my_processor|myalu|inner_result~0_combout )) # (!\my_processor|myalu|Selector28~5_combout  & ((\my_processor|data_writeReg[24]~132_combout )))))

	.dataa(\my_processor|myalu|Selector28~6_combout ),
	.datab(\my_processor|myalu|inner_result~0_combout ),
	.datac(\my_processor|myalu|Selector28~5_combout ),
	.datad(\my_processor|data_writeReg[24]~132_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~133 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[24]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|inner_result~1 (
// Equation(s):
// \my_processor|myalu|inner_result~1_combout  = (\my_regfile|Mux7~20_combout ) # ((\my_processor|control_signal|Rdst~0_combout  & (\my_regfile|Mux39~20_combout )) # (!\my_processor|control_signal|Rdst~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_regfile|Mux7~20_combout ),
	.datab(\my_regfile|Mux39~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|control_signal|Rdst~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|inner_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|inner_result~1 .lut_mask = 16'hEEFA;
defparam \my_processor|myalu|inner_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~134 (
// Equation(s):
// \my_processor|data_writeReg[24]~134_combout  = (\my_processor|myalu|Selector28~6_combout  & ((\my_processor|data_writeReg[24]~133_combout  & ((\my_processor|myalu|inner_result~1_combout ))) # (!\my_processor|data_writeReg[24]~133_combout  & 
// (\my_processor|myalu|Add0~48_combout )))) # (!\my_processor|myalu|Selector28~6_combout  & (((\my_processor|data_writeReg[24]~133_combout ))))

	.dataa(\my_processor|myalu|Add0~48_combout ),
	.datab(\my_processor|myalu|Selector28~6_combout ),
	.datac(\my_processor|data_writeReg[24]~133_combout ),
	.datad(\my_processor|myalu|inner_result~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~134 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[24]~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[24]~135 (
// Equation(s):
// \my_processor|data_writeReg[24]~135_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[24]~134_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|data_writeReg[24]~134_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~135 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[24]~135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][24] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[24]~135_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][24] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~0 (
// Equation(s):
// \my_regfile|Mux7~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][24]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~1 (
// Equation(s):
// \my_regfile|Mux7~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux7~0_combout  & ((\my_regfile|registers[29][24]~q ))) # (!\my_regfile|Mux7~0_combout  & (\my_regfile|registers[21][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux7~0_combout ))))

	.dataa(\my_regfile|registers[21][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux7~0_combout ),
	.datad(\my_regfile|registers[29][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~2 (
// Equation(s):
// \my_regfile|Mux7~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][24]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~3 (
// Equation(s):
// \my_regfile|Mux7~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux7~2_combout  & ((\my_regfile|registers[30][24]~q ))) # (!\my_regfile|Mux7~2_combout  & (\my_regfile|registers[26][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux7~2_combout ))))

	.dataa(\my_regfile|registers[26][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux7~2_combout ),
	.datad(\my_regfile|registers[30][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~4 (
// Equation(s):
// \my_regfile|Mux7~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][24]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~5 (
// Equation(s):
// \my_regfile|Mux7~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux7~4_combout  & ((\my_regfile|registers[28][24]~q ))) # (!\my_regfile|Mux7~4_combout  & (\my_regfile|registers[24][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux7~4_combout ))))

	.dataa(\my_regfile|registers[24][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux7~4_combout ),
	.datad(\my_regfile|registers[28][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~6 (
// Equation(s):
// \my_regfile|Mux7~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux7~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux7~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux7~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux7~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~7 (
// Equation(s):
// \my_regfile|Mux7~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][24]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~8 (
// Equation(s):
// \my_regfile|Mux7~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux7~7_combout  & ((\my_regfile|registers[31][24]~q ))) # (!\my_regfile|Mux7~7_combout  & (\my_regfile|registers[23][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux7~7_combout ))))

	.dataa(\my_regfile|registers[23][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux7~7_combout ),
	.datad(\my_regfile|registers[31][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~9 (
// Equation(s):
// \my_regfile|Mux7~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux7~6_combout  & ((\my_regfile|Mux7~8_combout ))) # (!\my_regfile|Mux7~6_combout  & (\my_regfile|Mux7~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux7~6_combout ))))

	.dataa(\my_regfile|Mux7~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux7~6_combout ),
	.datad(\my_regfile|Mux7~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~10 (
// Equation(s):
// \my_regfile|Mux7~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][24]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~11 (
// Equation(s):
// \my_regfile|Mux7~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux7~10_combout  & ((\my_regfile|registers[7][24]~q ))) # (!\my_regfile|Mux7~10_combout  & (\my_regfile|registers[6][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux7~10_combout ))))

	.dataa(\my_regfile|registers[6][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux7~10_combout ),
	.datad(\my_regfile|registers[7][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~12 (
// Equation(s):
// \my_regfile|Mux7~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][24]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~13 (
// Equation(s):
// \my_regfile|Mux7~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux7~12_combout  & ((\my_regfile|registers[11][24]~q ))) # (!\my_regfile|Mux7~12_combout  & (\my_regfile|registers[9][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux7~12_combout ))))

	.dataa(\my_regfile|registers[9][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux7~12_combout ),
	.datad(\my_regfile|registers[11][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~14 (
// Equation(s):
// \my_regfile|Mux7~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][24]~q ),
	.datac(\my_regfile|registers[1][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~15 (
// Equation(s):
// \my_regfile|Mux7~15_combout  = (\my_regfile|Mux7~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][24]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux7~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][24]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~16 (
// Equation(s):
// \my_regfile|Mux7~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux7~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux7~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux7~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux7~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~17 (
// Equation(s):
// \my_regfile|Mux7~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][24]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][24]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][24]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~18 (
// Equation(s):
// \my_regfile|Mux7~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux7~17_combout  & ((\my_regfile|registers[15][24]~q ))) # (!\my_regfile|Mux7~17_combout  & (\my_regfile|registers[14][24]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux7~17_combout ))))

	.dataa(\my_regfile|registers[14][24]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux7~17_combout ),
	.datad(\my_regfile|registers[15][24]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~19 (
// Equation(s):
// \my_regfile|Mux7~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux7~16_combout  & ((\my_regfile|Mux7~18_combout ))) # (!\my_regfile|Mux7~16_combout  & (\my_regfile|Mux7~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux7~16_combout ))))

	.dataa(\my_regfile|Mux7~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux7~16_combout ),
	.datad(\my_regfile|Mux7~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux7~20 (
// Equation(s):
// \my_regfile|Mux7~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux7~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux7~19_combout )))

	.dataa(\my_regfile|Mux7~9_combout ),
	.datab(\my_regfile|Mux7~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux7~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~50 (
// Equation(s):
// \my_processor|myalu|Add0~50_combout  = (\my_regfile|Mux6~20_combout  & ((\my_processor|data_readB[25]~54_combout  & (\my_processor|myalu|Add0~49  & VCC)) # (!\my_processor|data_readB[25]~54_combout  & (!\my_processor|myalu|Add0~49 )))) # 
// (!\my_regfile|Mux6~20_combout  & ((\my_processor|data_readB[25]~54_combout  & (!\my_processor|myalu|Add0~49 )) # (!\my_processor|data_readB[25]~54_combout  & ((\my_processor|myalu|Add0~49 ) # (GND)))))
// \my_processor|myalu|Add0~51  = CARRY((\my_regfile|Mux6~20_combout  & (!\my_processor|data_readB[25]~54_combout  & !\my_processor|myalu|Add0~49 )) # (!\my_regfile|Mux6~20_combout  & ((!\my_processor|myalu|Add0~49 ) # 
// (!\my_processor|data_readB[25]~54_combout ))))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_processor|data_readB[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~49 ),
	.combout(\my_processor|myalu|Add0~50_combout ),
	.cout(\my_processor|myalu|Add0~51 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~76 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~64_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~75_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~64_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~75_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~76 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~91 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~91_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux8~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux6~20_combout )))))

	.dataa(\my_regfile|Mux8~20_combout ),
	.datab(\my_regfile|Mux6~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~91 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~92 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~92_combout  = (\my_processor|myalu|ShiftLeft0~91_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|myalu|ShiftLeft0~89_combout ))

	.dataa(\my_processor|myalu|ShiftLeft0~91_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|myalu|ShiftLeft0~89_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~92 .lut_mask = 16'hEAEA;
defparam \my_processor|myalu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~136 (
// Equation(s):
// \my_processor|data_writeReg[25]~136_combout  = (\my_processor|myalu|Selector24~0_combout  & (((!\my_processor|myalu|Selector0~9_combout )))) # (!\my_processor|myalu|Selector24~0_combout  & ((\my_processor|myalu|Selector0~9_combout  & 
// ((\my_processor|myalu|ShiftLeft0~92_combout ))) # (!\my_processor|myalu|Selector0~9_combout  & (\my_processor|myalu|ShiftLeft0~76_combout ))))

	.dataa(\my_processor|myalu|Selector24~0_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~76_combout ),
	.datac(\my_processor|myalu|Selector0~9_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~136 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~33 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~32_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~17_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~32_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~33 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~34 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|myalu|ShiftLeft0~5_combout  & !\my_processor|myalu|Selector31~5_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|myalu|ShiftLeft0~33_combout ))

	.dataa(\my_processor|myalu|ShiftLeft0~33_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~5_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|myalu|Selector31~5_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~34 .lut_mask = 16'h0ACA;
defparam \my_processor|myalu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~137 (
// Equation(s):
// \my_processor|data_writeReg[25]~137_combout  = (\my_processor|myalu|Selector24~0_combout  & ((\my_processor|data_writeReg[25]~136_combout  & ((\my_processor|myalu|ShiftLeft0~34_combout ))) # (!\my_processor|data_writeReg[25]~136_combout  & 
// (\my_processor|myalu|ShiftLeft0~84_combout )))) # (!\my_processor|myalu|Selector24~0_combout  & (((\my_processor|data_writeReg[25]~136_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~84_combout ),
	.datab(\my_processor|myalu|Selector24~0_combout ),
	.datac(\my_processor|data_writeReg[25]~136_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~137 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~42 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~42_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~41_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~13_combout )))))

	.dataa(\my_processor|myalu|ShiftRight0~41_combout ),
	.datab(\my_processor|myalu|ShiftRight0~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~42 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~44 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_processor|myalu|ShiftRight0~43_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|myalu|ShiftRight0~43_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~44 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~92 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|myalu|ShiftRight0~42_combout ) # 
// (\my_processor|myalu|ShiftRight0~44_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|myalu|ShiftRight0~42_combout ),
	.datac(\my_processor|myalu|ShiftRight0~44_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~92 .lut_mask = 16'hAAFC;
defparam \my_processor|myalu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~50 (
// Equation(s):
// \my_processor|myalu|Add1~50_combout  = (\my_regfile|Mux6~20_combout  & ((\my_processor|data_readB[25]~54_combout  & (!\my_processor|myalu|Add1~49 )) # (!\my_processor|data_readB[25]~54_combout  & (\my_processor|myalu|Add1~49  & VCC)))) # 
// (!\my_regfile|Mux6~20_combout  & ((\my_processor|data_readB[25]~54_combout  & ((\my_processor|myalu|Add1~49 ) # (GND))) # (!\my_processor|data_readB[25]~54_combout  & (!\my_processor|myalu|Add1~49 ))))
// \my_processor|myalu|Add1~51  = CARRY((\my_regfile|Mux6~20_combout  & (\my_processor|data_readB[25]~54_combout  & !\my_processor|myalu|Add1~49 )) # (!\my_regfile|Mux6~20_combout  & ((\my_processor|data_readB[25]~54_combout ) # (!\my_processor|myalu|Add1~49 
// ))))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_processor|data_readB[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~49 ),
	.combout(\my_processor|myalu|Add1~50_combout ),
	.cout(\my_processor|myalu|Add1~51 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~138 (
// Equation(s):
// \my_processor|data_writeReg[25]~138_combout  = (\my_processor|myalu|Selector28~4_combout  & (((\my_processor|myalu|Selector28~2_combout )))) # (!\my_processor|myalu|Selector28~4_combout  & ((\my_processor|myalu|Selector28~2_combout  & 
// (\my_processor|myalu|ShiftRight0~92_combout )) # (!\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Add1~50_combout )))))

	.dataa(\my_processor|myalu|Selector28~4_combout ),
	.datab(\my_processor|myalu|ShiftRight0~92_combout ),
	.datac(\my_processor|myalu|Selector28~2_combout ),
	.datad(\my_processor|myalu|Add1~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~138 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~139 (
// Equation(s):
// \my_processor|data_writeReg[25]~139_combout  = (\my_processor|myalu|Selector28~4_combout  & ((\my_processor|data_writeReg[25]~138_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[25]~138_combout  & 
// (\my_processor|data_writeReg[25]~137_combout )))) # (!\my_processor|myalu|Selector28~4_combout  & (((\my_processor|data_writeReg[25]~138_combout ))))

	.dataa(\my_processor|data_writeReg[25]~137_combout ),
	.datab(\my_processor|myalu|Selector28~4_combout ),
	.datac(\my_processor|data_writeReg[25]~138_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~139 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~140 (
// Equation(s):
// \my_processor|data_writeReg[25]~140_combout  = (\my_processor|myalu|Selector28~5_combout  & (((\my_processor|myalu|Selector28~6_combout )))) # (!\my_processor|myalu|Selector28~5_combout  & ((\my_processor|myalu|Selector28~6_combout  & 
// (\my_processor|myalu|Add0~50_combout )) # (!\my_processor|myalu|Selector28~6_combout  & ((\my_processor|data_writeReg[25]~139_combout )))))

	.dataa(\my_processor|myalu|Selector28~5_combout ),
	.datab(\my_processor|myalu|Add0~50_combout ),
	.datac(\my_processor|myalu|Selector28~6_combout ),
	.datad(\my_processor|data_writeReg[25]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~140 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~141 (
// Equation(s):
// \my_processor|data_writeReg[25]~141_combout  = (\my_regfile|Mux6~20_combout  & ((\my_processor|data_writeReg[25]~140_combout ) # ((\my_processor|data_readB[25]~54_combout  & \my_processor|myalu|Selector28~5_combout )))) # (!\my_regfile|Mux6~20_combout  & 
// (\my_processor|data_writeReg[25]~140_combout  & ((\my_processor|data_readB[25]~54_combout ) # (!\my_processor|myalu|Selector28~5_combout ))))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_processor|data_readB[25]~54_combout ),
	.datac(\my_processor|data_writeReg[25]~140_combout ),
	.datad(\my_processor|myalu|Selector28~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~141 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[25]~142 (
// Equation(s):
// \my_processor|data_writeReg[25]~142_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[25]~141_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|data_writeReg[25]~141_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~142 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][25] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[25]~142_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][25] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~0 (
// Equation(s):
// \my_regfile|Mux6~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][25]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~1 (
// Equation(s):
// \my_regfile|Mux6~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux6~0_combout  & ((\my_regfile|registers[29][25]~q ))) # (!\my_regfile|Mux6~0_combout  & (\my_regfile|registers[25][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux6~0_combout ))))

	.dataa(\my_regfile|registers[25][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux6~0_combout ),
	.datad(\my_regfile|registers[29][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~2 (
// Equation(s):
// \my_regfile|Mux6~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][25]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~3 (
// Equation(s):
// \my_regfile|Mux6~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux6~2_combout  & ((\my_regfile|registers[30][25]~q ))) # (!\my_regfile|Mux6~2_combout  & (\my_regfile|registers[22][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux6~2_combout ))))

	.dataa(\my_regfile|registers[22][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux6~2_combout ),
	.datad(\my_regfile|registers[30][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~4 (
// Equation(s):
// \my_regfile|Mux6~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][25]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~5 (
// Equation(s):
// \my_regfile|Mux6~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux6~4_combout  & ((\my_regfile|registers[28][25]~q ))) # (!\my_regfile|Mux6~4_combout  & (\my_regfile|registers[20][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux6~4_combout ))))

	.dataa(\my_regfile|registers[20][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux6~4_combout ),
	.datad(\my_regfile|registers[28][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~6 (
// Equation(s):
// \my_regfile|Mux6~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux6~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux6~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux6~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux6~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~7 (
// Equation(s):
// \my_regfile|Mux6~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][25]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~8 (
// Equation(s):
// \my_regfile|Mux6~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux6~7_combout  & ((\my_regfile|registers[31][25]~q ))) # (!\my_regfile|Mux6~7_combout  & (\my_regfile|registers[27][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux6~7_combout ))))

	.dataa(\my_regfile|registers[27][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux6~7_combout ),
	.datad(\my_regfile|registers[31][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~9 (
// Equation(s):
// \my_regfile|Mux6~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux6~6_combout  & ((\my_regfile|Mux6~8_combout ))) # (!\my_regfile|Mux6~6_combout  & (\my_regfile|Mux6~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux6~6_combout ))))

	.dataa(\my_regfile|Mux6~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux6~6_combout ),
	.datad(\my_regfile|Mux6~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~10 (
// Equation(s):
// \my_regfile|Mux6~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][25]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~11 (
// Equation(s):
// \my_regfile|Mux6~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux6~10_combout  & ((\my_regfile|registers[11][25]~q ))) # (!\my_regfile|Mux6~10_combout  & (\my_regfile|registers[9][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux6~10_combout ))))

	.dataa(\my_regfile|registers[9][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux6~10_combout ),
	.datad(\my_regfile|registers[11][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~12 (
// Equation(s):
// \my_regfile|Mux6~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][25]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~13 (
// Equation(s):
// \my_regfile|Mux6~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux6~12_combout  & ((\my_regfile|registers[7][25]~q ))) # (!\my_regfile|Mux6~12_combout  & (\my_regfile|registers[6][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux6~12_combout ))))

	.dataa(\my_regfile|registers[6][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux6~12_combout ),
	.datad(\my_regfile|registers[7][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~14 (
// Equation(s):
// \my_regfile|Mux6~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][25]~q ),
	.datac(\my_regfile|registers[1][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~15 (
// Equation(s):
// \my_regfile|Mux6~15_combout  = (\my_regfile|Mux6~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][25]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux6~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][25]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~16 (
// Equation(s):
// \my_regfile|Mux6~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux6~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux6~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux6~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux6~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~17 (
// Equation(s):
// \my_regfile|Mux6~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][25]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][25]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][25]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~18 (
// Equation(s):
// \my_regfile|Mux6~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux6~17_combout  & ((\my_regfile|registers[15][25]~q ))) # (!\my_regfile|Mux6~17_combout  & (\my_regfile|registers[14][25]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux6~17_combout ))))

	.dataa(\my_regfile|registers[14][25]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux6~17_combout ),
	.datad(\my_regfile|registers[15][25]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~19 (
// Equation(s):
// \my_regfile|Mux6~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux6~16_combout  & ((\my_regfile|Mux6~18_combout ))) # (!\my_regfile|Mux6~16_combout  & (\my_regfile|Mux6~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux6~16_combout ))))

	.dataa(\my_regfile|Mux6~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux6~16_combout ),
	.datad(\my_regfile|Mux6~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux6~20 (
// Equation(s):
// \my_regfile|Mux6~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux6~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux6~19_combout )))

	.dataa(\my_regfile|Mux6~9_combout ),
	.datab(\my_regfile|Mux6~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux6~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~52 (
// Equation(s):
// \my_processor|myalu|Add0~52_combout  = ((\my_regfile|Mux5~20_combout  $ (\my_processor|data_readB[26]~53_combout  $ (!\my_processor|myalu|Add0~51 )))) # (GND)
// \my_processor|myalu|Add0~53  = CARRY((\my_regfile|Mux5~20_combout  & ((\my_processor|data_readB[26]~53_combout ) # (!\my_processor|myalu|Add0~51 ))) # (!\my_regfile|Mux5~20_combout  & (\my_processor|data_readB[26]~53_combout  & 
// !\my_processor|myalu|Add0~51 )))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_processor|data_readB[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~51 ),
	.combout(\my_processor|myalu|Add0~52_combout ),
	.cout(\my_processor|myalu|Add0~53 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|inner_result~2 (
// Equation(s):
// \my_processor|myalu|inner_result~2_combout  = (\my_regfile|Mux5~20_combout  & ((\my_processor|control_signal|Rdst~0_combout  & (\my_regfile|Mux37~20_combout )) # (!\my_processor|control_signal|Rdst~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_regfile|Mux37~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|control_signal|Rdst~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|inner_result~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|inner_result~2 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|inner_result~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~78 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~77_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~68_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~77_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~78 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~93 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux8~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux7~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux8~20_combout ),
	.datac(\my_regfile|Mux7~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~93 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~94 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux6~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux5~20_combout )))

	.dataa(\my_regfile|Mux6~20_combout ),
	.datab(\my_regfile|Mux5~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~94 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~95 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~95_combout  = (\my_processor|myalu|ShiftLeft0~93_combout ) # ((\my_processor|myalu|ShiftLeft0~94_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|myalu|ShiftLeft0~93_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~94_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~95 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~143 (
// Equation(s):
// \my_processor|data_writeReg[26]~143_combout  = (\my_processor|myalu|Selector0~9_combout  & ((\my_processor|myalu|Selector24~0_combout  & (\my_processor|myalu|ShiftLeft0~86_combout )) # (!\my_processor|myalu|Selector24~0_combout  & 
// ((\my_processor|myalu|ShiftLeft0~95_combout ))))) # (!\my_processor|myalu|Selector0~9_combout  & (((\my_processor|myalu|Selector24~0_combout ))))

	.dataa(\my_processor|myalu|Selector0~9_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~86_combout ),
	.datac(\my_processor|myalu|Selector24~0_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~143 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[26]~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~37 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~36_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~21_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~36_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~37 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~38 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|myalu|ShiftLeft0~7_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|myalu|ShiftLeft0~37_combout ))

	.dataa(\my_processor|myalu|ShiftLeft0~37_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~7_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~38 .lut_mask = 16'h0ACA;
defparam \my_processor|myalu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~144 (
// Equation(s):
// \my_processor|data_writeReg[26]~144_combout  = (\my_processor|myalu|Selector0~9_combout  & (((\my_processor|data_writeReg[26]~143_combout )))) # (!\my_processor|myalu|Selector0~9_combout  & ((\my_processor|data_writeReg[26]~143_combout  & 
// ((\my_processor|myalu|ShiftLeft0~38_combout ))) # (!\my_processor|data_writeReg[26]~143_combout  & (\my_processor|myalu|ShiftLeft0~78_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~78_combout ),
	.datab(\my_processor|myalu|Selector0~9_combout ),
	.datac(\my_processor|data_writeReg[26]~143_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~144 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[26]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~93 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftRight0~49_combout )))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|myalu|ShiftRight0~49_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~93 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~52 (
// Equation(s):
// \my_processor|myalu|Add1~52_combout  = ((\my_regfile|Mux5~20_combout  $ (\my_processor|data_readB[26]~53_combout  $ (\my_processor|myalu|Add1~51 )))) # (GND)
// \my_processor|myalu|Add1~53  = CARRY((\my_regfile|Mux5~20_combout  & ((!\my_processor|myalu|Add1~51 ) # (!\my_processor|data_readB[26]~53_combout ))) # (!\my_regfile|Mux5~20_combout  & (!\my_processor|data_readB[26]~53_combout  & 
// !\my_processor|myalu|Add1~51 )))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_processor|data_readB[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~51 ),
	.combout(\my_processor|myalu|Add1~52_combout ),
	.cout(\my_processor|myalu|Add1~53 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~52 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~145 (
// Equation(s):
// \my_processor|data_writeReg[26]~145_combout  = (\my_processor|myalu|Selector28~4_combout  & (((\my_processor|myalu|Selector28~2_combout )))) # (!\my_processor|myalu|Selector28~4_combout  & ((\my_processor|myalu|Selector28~2_combout  & 
// (\my_processor|myalu|ShiftRight0~93_combout )) # (!\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Add1~52_combout )))))

	.dataa(\my_processor|myalu|Selector28~4_combout ),
	.datab(\my_processor|myalu|ShiftRight0~93_combout ),
	.datac(\my_processor|myalu|Selector28~2_combout ),
	.datad(\my_processor|myalu|Add1~52_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~145 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[26]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~146 (
// Equation(s):
// \my_processor|data_writeReg[26]~146_combout  = (\my_processor|myalu|Selector28~4_combout  & ((\my_processor|data_writeReg[26]~145_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[26]~145_combout  & 
// (\my_processor|data_writeReg[26]~144_combout )))) # (!\my_processor|myalu|Selector28~4_combout  & (((\my_processor|data_writeReg[26]~145_combout ))))

	.dataa(\my_processor|data_writeReg[26]~144_combout ),
	.datab(\my_processor|myalu|Selector28~4_combout ),
	.datac(\my_processor|data_writeReg[26]~145_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~146 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[26]~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~147 (
// Equation(s):
// \my_processor|data_writeReg[26]~147_combout  = (\my_processor|myalu|Selector28~6_combout  & (((\my_processor|myalu|Selector28~5_combout )))) # (!\my_processor|myalu|Selector28~6_combout  & ((\my_processor|myalu|Selector28~5_combout  & 
// (\my_processor|myalu|inner_result~2_combout )) # (!\my_processor|myalu|Selector28~5_combout  & ((\my_processor|data_writeReg[26]~146_combout )))))

	.dataa(\my_processor|myalu|Selector28~6_combout ),
	.datab(\my_processor|myalu|inner_result~2_combout ),
	.datac(\my_processor|myalu|Selector28~5_combout ),
	.datad(\my_processor|data_writeReg[26]~146_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~147 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[26]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|inner_result~3 (
// Equation(s):
// \my_processor|myalu|inner_result~3_combout  = (\my_regfile|Mux5~20_combout ) # ((\my_processor|control_signal|Rdst~0_combout  & (\my_regfile|Mux37~20_combout )) # (!\my_processor|control_signal|Rdst~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_regfile|Mux37~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datad(\my_processor|control_signal|Rdst~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|inner_result~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|inner_result~3 .lut_mask = 16'hEEFA;
defparam \my_processor|myalu|inner_result~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~148 (
// Equation(s):
// \my_processor|data_writeReg[26]~148_combout  = (\my_processor|myalu|Selector28~6_combout  & ((\my_processor|data_writeReg[26]~147_combout  & ((\my_processor|myalu|inner_result~3_combout ))) # (!\my_processor|data_writeReg[26]~147_combout  & 
// (\my_processor|myalu|Add0~52_combout )))) # (!\my_processor|myalu|Selector28~6_combout  & (((\my_processor|data_writeReg[26]~147_combout ))))

	.dataa(\my_processor|myalu|Add0~52_combout ),
	.datab(\my_processor|myalu|Selector28~6_combout ),
	.datac(\my_processor|data_writeReg[26]~147_combout ),
	.datad(\my_processor|myalu|inner_result~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~148 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[26]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[26]~149 (
// Equation(s):
// \my_processor|data_writeReg[26]~149_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[26]~148_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|data_writeReg[26]~148_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~149 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[26]~149 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][26] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[26]~149_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][26] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~0 (
// Equation(s):
// \my_regfile|Mux5~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][26]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~1 (
// Equation(s):
// \my_regfile|Mux5~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux5~0_combout  & ((\my_regfile|registers[29][26]~q ))) # (!\my_regfile|Mux5~0_combout  & (\my_regfile|registers[21][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux5~0_combout ))))

	.dataa(\my_regfile|registers[21][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux5~0_combout ),
	.datad(\my_regfile|registers[29][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~2 (
// Equation(s):
// \my_regfile|Mux5~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][26]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~3 (
// Equation(s):
// \my_regfile|Mux5~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux5~2_combout  & ((\my_regfile|registers[30][26]~q ))) # (!\my_regfile|Mux5~2_combout  & (\my_regfile|registers[26][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux5~2_combout ))))

	.dataa(\my_regfile|registers[26][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux5~2_combout ),
	.datad(\my_regfile|registers[30][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~4 (
// Equation(s):
// \my_regfile|Mux5~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][26]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~5 (
// Equation(s):
// \my_regfile|Mux5~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux5~4_combout  & ((\my_regfile|registers[28][26]~q ))) # (!\my_regfile|Mux5~4_combout  & (\my_regfile|registers[24][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux5~4_combout ))))

	.dataa(\my_regfile|registers[24][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux5~4_combout ),
	.datad(\my_regfile|registers[28][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~6 (
// Equation(s):
// \my_regfile|Mux5~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux5~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux5~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux5~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux5~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~7 (
// Equation(s):
// \my_regfile|Mux5~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][26]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~8 (
// Equation(s):
// \my_regfile|Mux5~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux5~7_combout  & ((\my_regfile|registers[31][26]~q ))) # (!\my_regfile|Mux5~7_combout  & (\my_regfile|registers[23][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux5~7_combout ))))

	.dataa(\my_regfile|registers[23][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux5~7_combout ),
	.datad(\my_regfile|registers[31][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~9 (
// Equation(s):
// \my_regfile|Mux5~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux5~6_combout  & ((\my_regfile|Mux5~8_combout ))) # (!\my_regfile|Mux5~6_combout  & (\my_regfile|Mux5~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux5~6_combout ))))

	.dataa(\my_regfile|Mux5~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux5~6_combout ),
	.datad(\my_regfile|Mux5~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~10 (
// Equation(s):
// \my_regfile|Mux5~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][26]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~11 (
// Equation(s):
// \my_regfile|Mux5~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux5~10_combout  & ((\my_regfile|registers[7][26]~q ))) # (!\my_regfile|Mux5~10_combout  & (\my_regfile|registers[6][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux5~10_combout ))))

	.dataa(\my_regfile|registers[6][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux5~10_combout ),
	.datad(\my_regfile|registers[7][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~12 (
// Equation(s):
// \my_regfile|Mux5~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][26]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~13 (
// Equation(s):
// \my_regfile|Mux5~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux5~12_combout  & ((\my_regfile|registers[11][26]~q ))) # (!\my_regfile|Mux5~12_combout  & (\my_regfile|registers[9][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux5~12_combout ))))

	.dataa(\my_regfile|registers[9][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux5~12_combout ),
	.datad(\my_regfile|registers[11][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~14 (
// Equation(s):
// \my_regfile|Mux5~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][26]~q ),
	.datac(\my_regfile|registers[1][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~15 (
// Equation(s):
// \my_regfile|Mux5~15_combout  = (\my_regfile|Mux5~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][26]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux5~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][26]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~16 (
// Equation(s):
// \my_regfile|Mux5~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux5~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux5~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux5~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux5~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~17 (
// Equation(s):
// \my_regfile|Mux5~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][26]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][26]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][26]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~18 (
// Equation(s):
// \my_regfile|Mux5~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux5~17_combout  & ((\my_regfile|registers[15][26]~q ))) # (!\my_regfile|Mux5~17_combout  & (\my_regfile|registers[14][26]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux5~17_combout ))))

	.dataa(\my_regfile|registers[14][26]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux5~17_combout ),
	.datad(\my_regfile|registers[15][26]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~19 (
// Equation(s):
// \my_regfile|Mux5~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux5~16_combout  & ((\my_regfile|Mux5~18_combout ))) # (!\my_regfile|Mux5~16_combout  & (\my_regfile|Mux5~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux5~16_combout ))))

	.dataa(\my_regfile|Mux5~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux5~16_combout ),
	.datad(\my_regfile|Mux5~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux5~20 (
// Equation(s):
// \my_regfile|Mux5~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux5~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux5~19_combout )))

	.dataa(\my_regfile|Mux5~9_combout ),
	.datab(\my_regfile|Mux5~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux5~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~54 (
// Equation(s):
// \my_processor|myalu|Add0~54_combout  = (\my_regfile|Mux4~20_combout  & ((\my_processor|data_readB[27]~52_combout  & (\my_processor|myalu|Add0~53  & VCC)) # (!\my_processor|data_readB[27]~52_combout  & (!\my_processor|myalu|Add0~53 )))) # 
// (!\my_regfile|Mux4~20_combout  & ((\my_processor|data_readB[27]~52_combout  & (!\my_processor|myalu|Add0~53 )) # (!\my_processor|data_readB[27]~52_combout  & ((\my_processor|myalu|Add0~53 ) # (GND)))))
// \my_processor|myalu|Add0~55  = CARRY((\my_regfile|Mux4~20_combout  & (!\my_processor|data_readB[27]~52_combout  & !\my_processor|myalu|Add0~53 )) # (!\my_regfile|Mux4~20_combout  & ((!\my_processor|myalu|Add0~53 ) # 
// (!\my_processor|data_readB[27]~52_combout ))))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_processor|data_readB[27]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~53 ),
	.combout(\my_processor|myalu|Add0~54_combout ),
	.cout(\my_processor|myalu|Add0~55 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~56 (
// Equation(s):
// \my_processor|myalu|Add0~56_combout  = ((\my_regfile|Mux3~20_combout  $ (\my_processor|data_readB[28]~51_combout  $ (!\my_processor|myalu|Add0~55 )))) # (GND)
// \my_processor|myalu|Add0~57  = CARRY((\my_regfile|Mux3~20_combout  & ((\my_processor|data_readB[28]~51_combout ) # (!\my_processor|myalu|Add0~55 ))) # (!\my_regfile|Mux3~20_combout  & (\my_processor|data_readB[28]~51_combout  & 
// !\my_processor|myalu|Add0~55 )))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_processor|data_readB[28]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~55 ),
	.combout(\my_processor|myalu|Add0~56_combout ),
	.cout(\my_processor|myalu|Add0~57 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~54 (
// Equation(s):
// \my_processor|myalu|Add1~54_combout  = (\my_regfile|Mux4~20_combout  & ((\my_processor|data_readB[27]~52_combout  & (!\my_processor|myalu|Add1~53 )) # (!\my_processor|data_readB[27]~52_combout  & (\my_processor|myalu|Add1~53  & VCC)))) # 
// (!\my_regfile|Mux4~20_combout  & ((\my_processor|data_readB[27]~52_combout  & ((\my_processor|myalu|Add1~53 ) # (GND))) # (!\my_processor|data_readB[27]~52_combout  & (!\my_processor|myalu|Add1~53 ))))
// \my_processor|myalu|Add1~55  = CARRY((\my_regfile|Mux4~20_combout  & (\my_processor|data_readB[27]~52_combout  & !\my_processor|myalu|Add1~53 )) # (!\my_regfile|Mux4~20_combout  & ((\my_processor|data_readB[27]~52_combout ) # (!\my_processor|myalu|Add1~53 
// ))))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_processor|data_readB[27]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~53 ),
	.combout(\my_processor|myalu|Add1~54_combout ),
	.cout(\my_processor|myalu|Add1~55 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~54 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~56 (
// Equation(s):
// \my_processor|myalu|Add1~56_combout  = ((\my_regfile|Mux3~20_combout  $ (\my_processor|data_readB[28]~51_combout  $ (\my_processor|myalu|Add1~55 )))) # (GND)
// \my_processor|myalu|Add1~57  = CARRY((\my_regfile|Mux3~20_combout  & ((!\my_processor|myalu|Add1~55 ) # (!\my_processor|data_readB[28]~51_combout ))) # (!\my_regfile|Mux3~20_combout  & (!\my_processor|data_readB[28]~51_combout  & 
// !\my_processor|myalu|Add1~55 )))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_processor|data_readB[28]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~55 ),
	.combout(\my_processor|myalu|Add1~56_combout ),
	.cout(\my_processor|myalu|Add1~57 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~56 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~94 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~94_combout  = (\my_processor|myalu|Selector28~1_combout  & (\my_regfile|Mux0~20_combout )) # (!\my_processor|myalu|Selector28~1_combout  & (((\my_processor|myalu|ShiftRight0~16_combout ) # 
// (\my_processor|myalu|ShiftRight0~17_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|myalu|ShiftRight0~16_combout ),
	.datac(\my_processor|myalu|ShiftRight0~17_combout ),
	.datad(\my_processor|myalu|Selector28~1_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~94 .lut_mask = 16'hAAFC;
defparam \my_processor|myalu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~62 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|myalu|ShiftLeft0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftLeft0~61_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~14_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~61_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~62 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~0 (
// Equation(s):
// \my_processor|myalu|Selector28~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~0 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~96 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux4~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux3~20_combout )))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_regfile|Mux3~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~96 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~157 (
// Equation(s):
// \my_processor|data_writeReg[28]~157_combout  = (\my_processor|myalu|Selector28~0_combout  & (((\my_processor|myalu|Selector28~1_combout )))) # (!\my_processor|myalu|Selector28~0_combout  & ((\my_processor|myalu|Selector28~1_combout  & 
// (\my_processor|myalu|ShiftLeft0~90_combout )) # (!\my_processor|myalu|Selector28~1_combout  & ((\my_processor|myalu|ShiftLeft0~96_combout )))))

	.dataa(\my_processor|myalu|Selector28~0_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~90_combout ),
	.datac(\my_processor|myalu|Selector28~1_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~157 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[28]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~158 (
// Equation(s):
// \my_processor|data_writeReg[28]~158_combout  = (\my_processor|myalu|Selector28~0_combout  & ((\my_processor|data_writeReg[28]~157_combout  & ((\my_processor|myalu|ShiftLeft0~82_combout ))) # (!\my_processor|data_writeReg[28]~157_combout  & 
// (\my_processor|myalu|ShiftLeft0~94_combout )))) # (!\my_processor|myalu|Selector28~0_combout  & (((\my_processor|data_writeReg[28]~157_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~94_combout ),
	.datab(\my_processor|myalu|Selector28~0_combout ),
	.datac(\my_processor|data_writeReg[28]~157_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~158 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[28]~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~159 (
// Equation(s):
// \my_processor|data_writeReg[28]~159_combout  = (\my_processor|ALUop[0]~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|ALUop[0]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|myalu|ShiftLeft0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[28]~158_combout )))))

	.dataa(\my_processor|ALUop[0]~0_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~62_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|data_writeReg[28]~158_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~159 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[28]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~160 (
// Equation(s):
// \my_processor|data_writeReg[28]~160_combout  = (\my_processor|ALUop[0]~0_combout  & ((\my_processor|data_writeReg[28]~159_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[28]~159_combout  & 
// (\my_processor|myalu|ShiftRight0~94_combout )))) # (!\my_processor|ALUop[0]~0_combout  & (((\my_processor|data_writeReg[28]~159_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~94_combout ),
	.datab(\my_processor|ALUop[0]~0_combout ),
	.datac(\my_processor|data_writeReg[28]~159_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~160 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[28]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~161 (
// Equation(s):
// \my_processor|data_writeReg[28]~161_combout  = (\my_regfile|Mux3~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_processor|data_readB[28]~51_combout )))) # (!\my_regfile|Mux3~20_combout  & 
// (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|data_readB[28]~51_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_readB[28]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~161 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[28]~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~162 (
// Equation(s):
// \my_processor|data_writeReg[28]~162_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|data_writeReg[28]~161_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|data_writeReg[28]~161_combout  & 
// ((\my_processor|data_writeReg[28]~160_combout ))) # (!\my_processor|data_writeReg[28]~161_combout  & (\my_processor|myalu|Add1~56_combout ))))

	.dataa(\my_processor|myalu|Add1~56_combout ),
	.datab(\my_processor|data_writeReg[28]~160_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[28]~161_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~162 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[28]~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~163 (
// Equation(s):
// \my_processor|data_writeReg[28]~163_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~56_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|data_writeReg[28]~162_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~56_combout ))

	.dataa(\my_processor|myalu|Add0~56_combout ),
	.datab(\my_processor|data_writeReg[28]~162_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~163 .lut_mask = 16'hAACA;
defparam \my_processor|data_writeReg[28]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[28]~164 (
// Equation(s):
// \my_processor|data_writeReg[28]~164_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[28]~163_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|data_writeReg[28]~163_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~164 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[28]~164 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][28] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[28]~164_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][28] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~0 (
// Equation(s):
// \my_regfile|Mux3~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][28]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~1 (
// Equation(s):
// \my_regfile|Mux3~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux3~0_combout  & ((\my_regfile|registers[29][28]~q ))) # (!\my_regfile|Mux3~0_combout  & (\my_regfile|registers[21][28]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux3~0_combout ))))

	.dataa(\my_regfile|registers[21][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux3~0_combout ),
	.datad(\my_regfile|registers[29][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~2 (
// Equation(s):
// \my_regfile|Mux3~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][28]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~3 (
// Equation(s):
// \my_regfile|Mux3~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux3~2_combout  & ((\my_regfile|registers[30][28]~q ))) # (!\my_regfile|Mux3~2_combout  & (\my_regfile|registers[26][28]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux3~2_combout ))))

	.dataa(\my_regfile|registers[26][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux3~2_combout ),
	.datad(\my_regfile|registers[30][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~4 (
// Equation(s):
// \my_regfile|Mux3~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][28]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~5 (
// Equation(s):
// \my_regfile|Mux3~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux3~4_combout  & ((\my_regfile|registers[28][28]~q ))) # (!\my_regfile|Mux3~4_combout  & (\my_regfile|registers[24][28]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux3~4_combout ))))

	.dataa(\my_regfile|registers[24][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux3~4_combout ),
	.datad(\my_regfile|registers[28][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~6 (
// Equation(s):
// \my_regfile|Mux3~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux3~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux3~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux3~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux3~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~7 (
// Equation(s):
// \my_regfile|Mux3~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][28]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~8 (
// Equation(s):
// \my_regfile|Mux3~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux3~7_combout  & ((\my_regfile|registers[31][28]~q ))) # (!\my_regfile|Mux3~7_combout  & (\my_regfile|registers[23][28]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux3~7_combout ))))

	.dataa(\my_regfile|registers[23][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux3~7_combout ),
	.datad(\my_regfile|registers[31][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~9 (
// Equation(s):
// \my_regfile|Mux3~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux3~6_combout  & ((\my_regfile|Mux3~8_combout ))) # (!\my_regfile|Mux3~6_combout  & (\my_regfile|Mux3~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux3~6_combout ))))

	.dataa(\my_regfile|Mux3~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux3~6_combout ),
	.datad(\my_regfile|Mux3~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~10 (
// Equation(s):
// \my_regfile|Mux3~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][28]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~11 (
// Equation(s):
// \my_regfile|Mux3~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux3~10_combout  & ((\my_regfile|registers[7][28]~q ))) # (!\my_regfile|Mux3~10_combout  & (\my_regfile|registers[6][28]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux3~10_combout ))))

	.dataa(\my_regfile|registers[6][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux3~10_combout ),
	.datad(\my_regfile|registers[7][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~12 (
// Equation(s):
// \my_regfile|Mux3~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][28]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~13 (
// Equation(s):
// \my_regfile|Mux3~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux3~12_combout  & ((\my_regfile|registers[11][28]~q ))) # (!\my_regfile|Mux3~12_combout  & (\my_regfile|registers[9][28]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux3~12_combout ))))

	.dataa(\my_regfile|registers[9][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux3~12_combout ),
	.datad(\my_regfile|registers[11][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~14 (
// Equation(s):
// \my_regfile|Mux3~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][28]~q ),
	.datac(\my_regfile|registers[1][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~15 (
// Equation(s):
// \my_regfile|Mux3~15_combout  = (\my_regfile|Mux3~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][28]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux3~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][28]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~16 (
// Equation(s):
// \my_regfile|Mux3~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux3~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux3~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux3~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux3~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~17 (
// Equation(s):
// \my_regfile|Mux3~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][28]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][28]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][28]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~18 (
// Equation(s):
// \my_regfile|Mux3~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux3~17_combout  & ((\my_regfile|registers[15][28]~q ))) # (!\my_regfile|Mux3~17_combout  & (\my_regfile|registers[14][28]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux3~17_combout ))))

	.dataa(\my_regfile|registers[14][28]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux3~17_combout ),
	.datad(\my_regfile|registers[15][28]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~19 (
// Equation(s):
// \my_regfile|Mux3~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux3~16_combout  & ((\my_regfile|Mux3~18_combout ))) # (!\my_regfile|Mux3~16_combout  & (\my_regfile|Mux3~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux3~16_combout ))))

	.dataa(\my_regfile|Mux3~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux3~16_combout ),
	.datad(\my_regfile|Mux3~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux3~20 (
// Equation(s):
// \my_regfile|Mux3~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux3~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux3~19_combout )))

	.dataa(\my_regfile|Mux3~9_combout ),
	.datab(\my_regfile|Mux3~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux3~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~64 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~64_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux3~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux4~20_combout )))))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_regfile|Mux4~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~64 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~65 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~65_combout  = (\my_processor|myalu|ShiftRight0~64_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|myalu|ShiftRight0~43_combout ))

	.dataa(\my_processor|myalu|ShiftRight0~64_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|myalu|ShiftRight0~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~65 .lut_mask = 16'hEAEA;
defparam \my_processor|myalu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~66 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|myalu|ShiftRight0~65_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|myalu|ShiftRight0~65_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~66 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~52 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux10~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux12~20_combout )))

	.dataa(\my_regfile|Mux10~20_combout ),
	.datab(\my_regfile|Mux12~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~52 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~68 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~52_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~20_combout ),
	.datab(\my_processor|myalu|ShiftRight0~52_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~68 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~69 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~68_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~67_combout ),
	.datab(\my_processor|myalu|ShiftRight0~68_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~69 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~70 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~70_combout  = (\my_processor|myalu|ShiftRight0~66_combout ) # ((\my_processor|myalu|ShiftRight0~69_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|myalu|ShiftRight0~66_combout ),
	.datab(\my_processor|myalu|ShiftRight0~69_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~70 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~95 (
// Equation(s):
// \my_processor|data_writeReg[19]~95_combout  = (\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|data_writeReg[19]~94_combout  & ((\my_processor|myalu|ShiftRight0~70_combout ))) # (!\my_processor|data_writeReg[19]~94_combout  & 
// (\my_processor|myalu|ShiftLeft0~41_combout )))) # (!\my_processor|data_writeReg[23]~70_combout  & (((\my_processor|data_writeReg[19]~94_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~41_combout ),
	.datab(\my_processor|data_writeReg[23]~70_combout ),
	.datac(\my_processor|data_writeReg[19]~94_combout ),
	.datad(\my_processor|myalu|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~95 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[19]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~96 (
// Equation(s):
// \my_processor|data_writeReg[19]~96_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|data_writeReg[19]~95_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~38_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|data_writeReg[19]~95_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~96 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[19]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~97 (
// Equation(s):
// \my_processor|data_writeReg[19]~97_combout  = (\my_regfile|Mux12~20_combout  & ((\my_processor|data_writeReg[19]~96_combout ) # ((\my_processor|data_readB[19]~60_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux12~20_combout  & 
// (\my_processor|data_writeReg[19]~96_combout  & ((\my_processor|data_readB[19]~60_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_processor|data_readB[19]~60_combout ),
	.datac(\my_processor|data_writeReg[19]~96_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~97 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[19]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~98 (
// Equation(s):
// \my_processor|data_writeReg[19]~98_combout  = (\my_processor|data_writeReg[23]~68_combout  & (((\my_processor|data_writeReg[23]~179_combout )))) # (!\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[23]~179_combout  & 
// (\my_processor|myalu|Add0~38_combout )) # (!\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[19]~97_combout )))))

	.dataa(\my_processor|data_writeReg[23]~68_combout ),
	.datab(\my_processor|myalu|Add0~38_combout ),
	.datac(\my_processor|data_writeReg[23]~179_combout ),
	.datad(\my_processor|data_writeReg[19]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~98 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[19]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux44~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~99 (
// Equation(s):
// \my_processor|data_writeReg[19]~99_combout  = (\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[19]~98_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|data_writeReg[19]~98_combout  & 
// (\my_regfile|Mux0~20_combout )))) # (!\my_processor|data_writeReg[23]~68_combout  & (((\my_processor|data_writeReg[19]~98_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_writeReg[23]~68_combout ),
	.datac(\my_processor|data_writeReg[19]~98_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~99 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[19]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[19]~100 (
// Equation(s):
// \my_processor|data_writeReg[19]~100_combout  = (\my_processor|data_writeReg[19]~99_combout  & !\my_processor|data_writeReg[2]~32_combout )

	.dataa(\my_processor|data_writeReg[19]~99_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~100 .lut_mask = 16'h00AA;
defparam \my_processor|data_writeReg[19]~100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][19] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[19]~100_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][19] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~0 (
// Equation(s):
// \my_regfile|Mux12~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][19]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][19]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~1 (
// Equation(s):
// \my_regfile|Mux12~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux12~0_combout  & ((\my_regfile|registers[29][19]~q ))) # (!\my_regfile|Mux12~0_combout  & (\my_regfile|registers[25][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux12~0_combout ))))

	.dataa(\my_regfile|registers[25][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux12~0_combout ),
	.datad(\my_regfile|registers[29][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~2 (
// Equation(s):
// \my_regfile|Mux12~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][19]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][19]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~3 (
// Equation(s):
// \my_regfile|Mux12~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux12~2_combout  & ((\my_regfile|registers[30][19]~q ))) # (!\my_regfile|Mux12~2_combout  & (\my_regfile|registers[22][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux12~2_combout ))))

	.dataa(\my_regfile|registers[22][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux12~2_combout ),
	.datad(\my_regfile|registers[30][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~4 (
// Equation(s):
// \my_regfile|Mux12~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][19]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][19]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~5 (
// Equation(s):
// \my_regfile|Mux12~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux12~4_combout  & ((\my_regfile|registers[28][19]~q ))) # (!\my_regfile|Mux12~4_combout  & (\my_regfile|registers[20][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux12~4_combout ))))

	.dataa(\my_regfile|registers[20][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux12~4_combout ),
	.datad(\my_regfile|registers[28][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~6 (
// Equation(s):
// \my_regfile|Mux12~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux12~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux12~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux12~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux12~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~7 (
// Equation(s):
// \my_regfile|Mux12~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][19]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][19]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~8 (
// Equation(s):
// \my_regfile|Mux12~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux12~7_combout  & ((\my_regfile|registers[31][19]~q ))) # (!\my_regfile|Mux12~7_combout  & (\my_regfile|registers[27][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux12~7_combout ))))

	.dataa(\my_regfile|registers[27][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux12~7_combout ),
	.datad(\my_regfile|registers[31][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~9 (
// Equation(s):
// \my_regfile|Mux12~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux12~6_combout  & ((\my_regfile|Mux12~8_combout ))) # (!\my_regfile|Mux12~6_combout  & (\my_regfile|Mux12~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux12~6_combout ))))

	.dataa(\my_regfile|Mux12~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux12~6_combout ),
	.datad(\my_regfile|Mux12~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~10 (
// Equation(s):
// \my_regfile|Mux12~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][19]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][19]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~11 (
// Equation(s):
// \my_regfile|Mux12~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux12~10_combout  & ((\my_regfile|registers[11][19]~q ))) # (!\my_regfile|Mux12~10_combout  & (\my_regfile|registers[9][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux12~10_combout ))))

	.dataa(\my_regfile|registers[9][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux12~10_combout ),
	.datad(\my_regfile|registers[11][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~12 (
// Equation(s):
// \my_regfile|Mux12~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][19]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][19]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~13 (
// Equation(s):
// \my_regfile|Mux12~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux12~12_combout  & ((\my_regfile|registers[7][19]~q ))) # (!\my_regfile|Mux12~12_combout  & (\my_regfile|registers[6][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux12~12_combout ))))

	.dataa(\my_regfile|registers[6][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux12~12_combout ),
	.datad(\my_regfile|registers[7][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~14 (
// Equation(s):
// \my_regfile|Mux12~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][19]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][19]~q ),
	.datac(\my_regfile|registers[1][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~15 (
// Equation(s):
// \my_regfile|Mux12~15_combout  = (\my_regfile|Mux12~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][19]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux12~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][19]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~16 (
// Equation(s):
// \my_regfile|Mux12~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux12~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux12~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux12~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux12~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~17 (
// Equation(s):
// \my_regfile|Mux12~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][19]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][19]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][19]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~18 (
// Equation(s):
// \my_regfile|Mux12~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux12~17_combout  & ((\my_regfile|registers[15][19]~q ))) # (!\my_regfile|Mux12~17_combout  & (\my_regfile|registers[14][19]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux12~17_combout ))))

	.dataa(\my_regfile|registers[14][19]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux12~17_combout ),
	.datad(\my_regfile|registers[15][19]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~19 (
// Equation(s):
// \my_regfile|Mux12~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux12~16_combout  & ((\my_regfile|Mux12~18_combout ))) # (!\my_regfile|Mux12~16_combout  & (\my_regfile|Mux12~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux12~16_combout ))))

	.dataa(\my_regfile|Mux12~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux12~16_combout ),
	.datad(\my_regfile|Mux12~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux12~20 (
// Equation(s):
// \my_regfile|Mux12~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux12~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux12~19_combout )))

	.dataa(\my_regfile|Mux12~9_combout ),
	.datab(\my_regfile|Mux12~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux12~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~22 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux12~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux14~20_combout )))

	.dataa(\my_regfile|Mux12~20_combout ),
	.datab(\my_regfile|Mux14~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~22 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~24 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~23_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~22_combout ),
	.datab(\my_processor|myalu|ShiftRight0~23_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~24 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~6 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux16~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux18~20_combout )))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_regfile|Mux18~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~6 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~7 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux17~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux19~20_combout )))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_regfile|Mux19~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~7 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~8 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~7_combout )))

	.dataa(\my_processor|myalu|ShiftRight0~6_combout ),
	.datab(\my_processor|myalu|ShiftRight0~7_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~8 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~75 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~8_combout )))

	.dataa(\my_processor|myalu|ShiftRight0~24_combout ),
	.datab(\my_processor|myalu|ShiftRight0~8_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~75 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~8 (
// Equation(s):
// \my_processor|myalu|Selector31~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [2]) # 
// (!\my_processor|control_signal|Rwd~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|control_signal|Rwd~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~8 .lut_mask = 16'hEFFF;
defparam \my_processor|myalu|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~19 (
// Equation(s):
// \my_processor|myalu|Selector31~19_combout  = \my_imem|altsyncram_component|auto_generated|q_a [11] $ (((\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [30]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~19 .lut_mask = 16'hF708;
defparam \my_processor|myalu|Selector31~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~9 (
// Equation(s):
// \my_processor|myalu|Selector31~9_combout  = (\my_processor|control_signal|Rdst~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # 
// (\my_imem|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\my_processor|control_signal|Rdst~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~9 .lut_mask = 16'h8880;
defparam \my_processor|myalu|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~43 (
// Equation(s):
// \my_processor|data_writeReg[12]~43_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~94_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~62_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~62_combout ),
	.datab(\my_processor|myalu|ShiftRight0~94_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~43 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~44 (
// Equation(s):
// \my_processor|data_writeReg[12]~44_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|data_writeReg[12]~43_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|data_writeReg[12]~43_combout  & 
// ((\my_processor|myalu|ShiftRight0~77_combout ))) # (!\my_processor|data_writeReg[12]~43_combout  & (\my_processor|myalu|ShiftRight0~75_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~75_combout ),
	.datab(\my_processor|myalu|ShiftRight0~77_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|data_writeReg[12]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~44 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~177 (
// Equation(s):
// \my_processor|data_writeReg[12]~177_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [12]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux51~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux51~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~177 .lut_mask = 16'hFD20;
defparam \my_processor|data_writeReg[12]~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~45 (
// Equation(s):
// \my_processor|data_writeReg[12]~45_combout  = (\my_regfile|Mux19~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_processor|data_writeReg[12]~177_combout )))) # (!\my_regfile|Mux19~20_combout 
//  & (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|data_writeReg[12]~177_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[12]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~45 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~46 (
// Equation(s):
// \my_processor|data_writeReg[12]~46_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|data_writeReg[12]~45_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|data_writeReg[12]~45_combout  & 
// ((\my_processor|data_writeReg[12]~44_combout ))) # (!\my_processor|data_writeReg[12]~45_combout  & (\my_processor|myalu|Add1~24_combout ))))

	.dataa(\my_processor|myalu|Add1~24_combout ),
	.datab(\my_processor|data_writeReg[12]~44_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[12]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~46 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[12]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~47 (
// Equation(s):
// \my_processor|data_writeReg[12]~47_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~24_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|data_writeReg[12]~46_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~24_combout ))

	.dataa(\my_processor|myalu|Add0~24_combout ),
	.datab(\my_processor|data_writeReg[12]~46_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~47 .lut_mask = 16'hAACA;
defparam \my_processor|data_writeReg[12]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[12]~48 (
// Equation(s):
// \my_processor|data_writeReg[12]~48_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [12])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[12]~47_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|data_writeReg[12]~47_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~48 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][12] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[12]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][12] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~0 (
// Equation(s):
// \my_regfile|Mux19~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][12]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~1 (
// Equation(s):
// \my_regfile|Mux19~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux19~0_combout  & ((\my_regfile|registers[29][12]~q ))) # (!\my_regfile|Mux19~0_combout  & (\my_regfile|registers[21][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux19~0_combout ))))

	.dataa(\my_regfile|registers[21][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux19~0_combout ),
	.datad(\my_regfile|registers[29][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~2 (
// Equation(s):
// \my_regfile|Mux19~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][12]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~3 (
// Equation(s):
// \my_regfile|Mux19~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux19~2_combout  & ((\my_regfile|registers[30][12]~q ))) # (!\my_regfile|Mux19~2_combout  & (\my_regfile|registers[26][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux19~2_combout ))))

	.dataa(\my_regfile|registers[26][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux19~2_combout ),
	.datad(\my_regfile|registers[30][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~4 (
// Equation(s):
// \my_regfile|Mux19~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][12]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~5 (
// Equation(s):
// \my_regfile|Mux19~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux19~4_combout  & ((\my_regfile|registers[28][12]~q ))) # (!\my_regfile|Mux19~4_combout  & (\my_regfile|registers[24][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux19~4_combout ))))

	.dataa(\my_regfile|registers[24][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux19~4_combout ),
	.datad(\my_regfile|registers[28][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~6 (
// Equation(s):
// \my_regfile|Mux19~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux19~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux19~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux19~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux19~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~7 (
// Equation(s):
// \my_regfile|Mux19~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][12]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~8 (
// Equation(s):
// \my_regfile|Mux19~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux19~7_combout  & ((\my_regfile|registers[31][12]~q ))) # (!\my_regfile|Mux19~7_combout  & (\my_regfile|registers[23][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux19~7_combout ))))

	.dataa(\my_regfile|registers[23][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux19~7_combout ),
	.datad(\my_regfile|registers[31][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~9 (
// Equation(s):
// \my_regfile|Mux19~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux19~6_combout  & ((\my_regfile|Mux19~8_combout ))) # (!\my_regfile|Mux19~6_combout  & (\my_regfile|Mux19~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux19~6_combout ))))

	.dataa(\my_regfile|Mux19~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux19~6_combout ),
	.datad(\my_regfile|Mux19~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~10 (
// Equation(s):
// \my_regfile|Mux19~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][12]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~11 (
// Equation(s):
// \my_regfile|Mux19~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux19~10_combout  & ((\my_regfile|registers[7][12]~q ))) # (!\my_regfile|Mux19~10_combout  & (\my_regfile|registers[6][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux19~10_combout ))))

	.dataa(\my_regfile|registers[6][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux19~10_combout ),
	.datad(\my_regfile|registers[7][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~12 (
// Equation(s):
// \my_regfile|Mux19~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][12]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~13 (
// Equation(s):
// \my_regfile|Mux19~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux19~12_combout  & ((\my_regfile|registers[11][12]~q ))) # (!\my_regfile|Mux19~12_combout  & (\my_regfile|registers[9][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux19~12_combout ))))

	.dataa(\my_regfile|registers[9][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux19~12_combout ),
	.datad(\my_regfile|registers[11][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~14 (
// Equation(s):
// \my_regfile|Mux19~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][12]~q ),
	.datac(\my_regfile|registers[1][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~15 (
// Equation(s):
// \my_regfile|Mux19~15_combout  = (\my_regfile|Mux19~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][12]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux19~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][12]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~16 (
// Equation(s):
// \my_regfile|Mux19~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux19~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux19~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux19~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux19~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~17 (
// Equation(s):
// \my_regfile|Mux19~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][12]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][12]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][12]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~18 (
// Equation(s):
// \my_regfile|Mux19~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux19~17_combout  & ((\my_regfile|registers[15][12]~q ))) # (!\my_regfile|Mux19~17_combout  & (\my_regfile|registers[14][12]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux19~17_combout ))))

	.dataa(\my_regfile|registers[14][12]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux19~17_combout ),
	.datad(\my_regfile|registers[15][12]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~19 (
// Equation(s):
// \my_regfile|Mux19~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux19~16_combout  & ((\my_regfile|Mux19~18_combout ))) # (!\my_regfile|Mux19~16_combout  & (\my_regfile|Mux19~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux19~16_combout ))))

	.dataa(\my_regfile|Mux19~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux19~16_combout ),
	.datad(\my_regfile|Mux19~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux19~20 (
// Equation(s):
// \my_regfile|Mux19~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux19~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux19~19_combout )))

	.dataa(\my_regfile|Mux19~9_combout ),
	.datab(\my_regfile|Mux19~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux19~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~26 (
// Equation(s):
// \my_processor|myalu|Add0~26_combout  = (\my_regfile|Mux18~20_combout  & ((\my_processor|data_readB[13]~46_combout  & (\my_processor|myalu|Add0~25  & VCC)) # (!\my_processor|data_readB[13]~46_combout  & (!\my_processor|myalu|Add0~25 )))) # 
// (!\my_regfile|Mux18~20_combout  & ((\my_processor|data_readB[13]~46_combout  & (!\my_processor|myalu|Add0~25 )) # (!\my_processor|data_readB[13]~46_combout  & ((\my_processor|myalu|Add0~25 ) # (GND)))))
// \my_processor|myalu|Add0~27  = CARRY((\my_regfile|Mux18~20_combout  & (!\my_processor|data_readB[13]~46_combout  & !\my_processor|myalu|Add0~25 )) # (!\my_regfile|Mux18~20_combout  & ((!\my_processor|myalu|Add0~25 ) # 
// (!\my_processor|data_readB[13]~46_combout ))))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_processor|data_readB[13]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~25 ),
	.combout(\my_processor|myalu|Add0~26_combout ),
	.cout(\my_processor|myalu|Add0~27 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~38 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux11~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux13~20_combout )))

	.dataa(\my_regfile|Mux11~20_combout ),
	.datab(\my_regfile|Mux13~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~38 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~39 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~38_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~22_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~38_combout ),
	.datab(\my_processor|myalu|ShiftRight0~22_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~39 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~31 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux15~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux17~20_combout )))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_regfile|Mux17~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~31 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~32 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~31_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~6_combout )))

	.dataa(\my_processor|myalu|ShiftRight0~31_combout ),
	.datab(\my_processor|myalu|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~32 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~79 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~32_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~39_combout ),
	.datab(\my_processor|myalu|ShiftRight0~32_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~79 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~66 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|myalu|ShiftLeft0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftLeft0~65_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~18_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~65_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~66 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~95 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~95_combout  = (\my_processor|myalu|Selector31~5_combout  & (\my_regfile|Mux0~20_combout )) # (!\my_processor|myalu|Selector31~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftRight0~43_combout )))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|myalu|ShiftRight0~43_combout ),
	.datac(\my_processor|myalu|Selector31~5_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~95 .lut_mask = 16'hAAAC;
defparam \my_processor|myalu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~49 (
// Equation(s):
// \my_processor|data_writeReg[13]~49_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~95_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~66_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~66_combout ),
	.datab(\my_processor|myalu|ShiftRight0~95_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~49 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~50 (
// Equation(s):
// \my_processor|data_writeReg[13]~50_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|data_writeReg[13]~49_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|data_writeReg[13]~49_combout  & 
// ((\my_processor|myalu|ShiftRight0~82_combout ))) # (!\my_processor|data_writeReg[13]~49_combout  & (\my_processor|myalu|ShiftRight0~79_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~79_combout ),
	.datab(\my_processor|myalu|ShiftRight0~82_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|data_writeReg[13]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~50 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~26 (
// Equation(s):
// \my_processor|myalu|Add1~26_combout  = (\my_regfile|Mux18~20_combout  & ((\my_processor|data_readB[13]~46_combout  & (!\my_processor|myalu|Add1~25 )) # (!\my_processor|data_readB[13]~46_combout  & (\my_processor|myalu|Add1~25  & VCC)))) # 
// (!\my_regfile|Mux18~20_combout  & ((\my_processor|data_readB[13]~46_combout  & ((\my_processor|myalu|Add1~25 ) # (GND))) # (!\my_processor|data_readB[13]~46_combout  & (!\my_processor|myalu|Add1~25 ))))
// \my_processor|myalu|Add1~27  = CARRY((\my_regfile|Mux18~20_combout  & (\my_processor|data_readB[13]~46_combout  & !\my_processor|myalu|Add1~25 )) # (!\my_regfile|Mux18~20_combout  & ((\my_processor|data_readB[13]~46_combout ) # 
// (!\my_processor|myalu|Add1~25 ))))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_processor|data_readB[13]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~25 ),
	.combout(\my_processor|myalu|Add1~26_combout ),
	.cout(\my_processor|myalu|Add1~27 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~26 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~51 (
// Equation(s):
// \my_processor|data_writeReg[13]~51_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|data_writeReg[13]~50_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~26_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|data_writeReg[13]~50_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~51 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[13]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~52 (
// Equation(s):
// \my_processor|data_writeReg[13]~52_combout  = (\my_regfile|Mux18~20_combout  & ((\my_processor|data_writeReg[13]~51_combout ) # ((\my_processor|data_readB[13]~46_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux18~20_combout  & 
// (\my_processor|data_writeReg[13]~51_combout  & ((\my_processor|data_readB[13]~46_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_processor|data_readB[13]~46_combout ),
	.datac(\my_processor|data_writeReg[13]~51_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~52 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[13]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~53 (
// Equation(s):
// \my_processor|data_writeReg[13]~53_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~26_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|data_writeReg[13]~52_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~26_combout ))

	.dataa(\my_processor|myalu|Add0~26_combout ),
	.datab(\my_processor|data_writeReg[13]~52_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~53 .lut_mask = 16'hAACA;
defparam \my_processor|data_writeReg[13]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[13]~54 (
// Equation(s):
// \my_processor|data_writeReg[13]~54_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[13]~53_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_processor|data_writeReg[13]~53_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~54 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][13] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[13]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][13] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~0 (
// Equation(s):
// \my_regfile|Mux18~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][13]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~1 (
// Equation(s):
// \my_regfile|Mux18~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux18~0_combout  & ((\my_regfile|registers[29][13]~q ))) # (!\my_regfile|Mux18~0_combout  & (\my_regfile|registers[25][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux18~0_combout ))))

	.dataa(\my_regfile|registers[25][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux18~0_combout ),
	.datad(\my_regfile|registers[29][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~2 (
// Equation(s):
// \my_regfile|Mux18~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][13]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~3 (
// Equation(s):
// \my_regfile|Mux18~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux18~2_combout  & ((\my_regfile|registers[30][13]~q ))) # (!\my_regfile|Mux18~2_combout  & (\my_regfile|registers[22][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux18~2_combout ))))

	.dataa(\my_regfile|registers[22][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux18~2_combout ),
	.datad(\my_regfile|registers[30][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~4 (
// Equation(s):
// \my_regfile|Mux18~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][13]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~5 (
// Equation(s):
// \my_regfile|Mux18~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux18~4_combout  & ((\my_regfile|registers[28][13]~q ))) # (!\my_regfile|Mux18~4_combout  & (\my_regfile|registers[20][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux18~4_combout ))))

	.dataa(\my_regfile|registers[20][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux18~4_combout ),
	.datad(\my_regfile|registers[28][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~6 (
// Equation(s):
// \my_regfile|Mux18~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux18~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux18~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux18~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux18~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~7 (
// Equation(s):
// \my_regfile|Mux18~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][13]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~8 (
// Equation(s):
// \my_regfile|Mux18~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux18~7_combout  & ((\my_regfile|registers[31][13]~q ))) # (!\my_regfile|Mux18~7_combout  & (\my_regfile|registers[27][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux18~7_combout ))))

	.dataa(\my_regfile|registers[27][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux18~7_combout ),
	.datad(\my_regfile|registers[31][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~9 (
// Equation(s):
// \my_regfile|Mux18~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux18~6_combout  & ((\my_regfile|Mux18~8_combout ))) # (!\my_regfile|Mux18~6_combout  & (\my_regfile|Mux18~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux18~6_combout ))))

	.dataa(\my_regfile|Mux18~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux18~6_combout ),
	.datad(\my_regfile|Mux18~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~10 (
// Equation(s):
// \my_regfile|Mux18~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][13]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~11 (
// Equation(s):
// \my_regfile|Mux18~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux18~10_combout  & ((\my_regfile|registers[11][13]~q ))) # (!\my_regfile|Mux18~10_combout  & (\my_regfile|registers[9][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux18~10_combout ))))

	.dataa(\my_regfile|registers[9][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux18~10_combout ),
	.datad(\my_regfile|registers[11][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~12 (
// Equation(s):
// \my_regfile|Mux18~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][13]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~13 (
// Equation(s):
// \my_regfile|Mux18~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux18~12_combout  & ((\my_regfile|registers[7][13]~q ))) # (!\my_regfile|Mux18~12_combout  & (\my_regfile|registers[6][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux18~12_combout ))))

	.dataa(\my_regfile|registers[6][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux18~12_combout ),
	.datad(\my_regfile|registers[7][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~14 (
// Equation(s):
// \my_regfile|Mux18~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][13]~q ),
	.datac(\my_regfile|registers[1][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~15 (
// Equation(s):
// \my_regfile|Mux18~15_combout  = (\my_regfile|Mux18~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][13]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux18~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][13]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~16 (
// Equation(s):
// \my_regfile|Mux18~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux18~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux18~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux18~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux18~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~17 (
// Equation(s):
// \my_regfile|Mux18~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][13]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][13]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][13]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~18 (
// Equation(s):
// \my_regfile|Mux18~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux18~17_combout  & ((\my_regfile|registers[15][13]~q ))) # (!\my_regfile|Mux18~17_combout  & (\my_regfile|registers[14][13]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux18~17_combout ))))

	.dataa(\my_regfile|registers[14][13]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux18~17_combout ),
	.datad(\my_regfile|registers[15][13]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~19 (
// Equation(s):
// \my_regfile|Mux18~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux18~16_combout  & ((\my_regfile|Mux18~18_combout ))) # (!\my_regfile|Mux18~16_combout  & (\my_regfile|Mux18~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux18~16_combout ))))

	.dataa(\my_regfile|Mux18~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux18~16_combout ),
	.datad(\my_regfile|Mux18~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux18~20 (
// Equation(s):
// \my_regfile|Mux18~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux18~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux18~19_combout )))

	.dataa(\my_regfile|Mux18~9_combout ),
	.datab(\my_regfile|Mux18~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux18~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~28 (
// Equation(s):
// \my_processor|myalu|Add0~28_combout  = ((\my_regfile|Mux17~20_combout  $ (\my_processor|data_readB[14]~45_combout  $ (!\my_processor|myalu|Add0~27 )))) # (GND)
// \my_processor|myalu|Add0~29  = CARRY((\my_regfile|Mux17~20_combout  & ((\my_processor|data_readB[14]~45_combout ) # (!\my_processor|myalu|Add0~27 ))) # (!\my_regfile|Mux17~20_combout  & (\my_processor|data_readB[14]~45_combout  & 
// !\my_processor|myalu|Add0~27 )))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_processor|data_readB[14]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~27 ),
	.combout(\my_processor|myalu|Add0~28_combout ),
	.cout(\my_processor|myalu|Add0~29 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~28 (
// Equation(s):
// \my_processor|myalu|Add1~28_combout  = ((\my_regfile|Mux17~20_combout  $ (\my_processor|data_readB[14]~45_combout  $ (\my_processor|myalu|Add1~27 )))) # (GND)
// \my_processor|myalu|Add1~29  = CARRY((\my_regfile|Mux17~20_combout  & ((!\my_processor|myalu|Add1~27 ) # (!\my_processor|data_readB[14]~45_combout ))) # (!\my_regfile|Mux17~20_combout  & (!\my_processor|data_readB[14]~45_combout  & 
// !\my_processor|myalu|Add1~27 )))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_processor|data_readB[14]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~27 ),
	.combout(\my_processor|myalu|Add1~28_combout ),
	.cout(\my_processor|myalu|Add1~29 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~28 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~53 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~52_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~38_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~52_combout ),
	.datab(\my_processor|myalu|ShiftRight0~38_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~53 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~59 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux14~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux16~20_combout )))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_regfile|Mux16~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~59 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~60 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~59_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~31_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~59_combout ),
	.datab(\my_processor|myalu|ShiftRight0~31_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~60 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~84 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~60_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~53_combout ),
	.datab(\my_processor|myalu|ShiftRight0~60_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~84 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~67 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~21_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~7_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~21_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~67 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~70 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|myalu|ShiftLeft0~67_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftLeft0~69_combout )))

	.dataa(\my_processor|myalu|ShiftLeft0~67_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~69_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~70 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~96 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~96_combout  = (\my_processor|myalu|Selector0~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_regfile|Mux1~20_combout ))))) # (!\my_processor|myalu|Selector0~8_combout  & (\my_regfile|Mux0~20_combout ))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_processor|myalu|Selector0~8_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~96 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~55 (
// Equation(s):
// \my_processor|data_writeReg[14]~55_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~96_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~70_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~70_combout ),
	.datab(\my_processor|myalu|ShiftRight0~96_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~55 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[14]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~56 (
// Equation(s):
// \my_processor|data_writeReg[14]~56_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|data_writeReg[14]~55_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|data_writeReg[14]~55_combout  & 
// ((\my_processor|myalu|ShiftRight0~86_combout ))) # (!\my_processor|data_writeReg[14]~55_combout  & (\my_processor|myalu|ShiftRight0~84_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~84_combout ),
	.datab(\my_processor|myalu|ShiftRight0~86_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|data_writeReg[14]~55_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~56 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[14]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~178 (
// Equation(s):
// \my_processor|data_writeReg[14]~178_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [14]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux49~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux49~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~178 .lut_mask = 16'hFD20;
defparam \my_processor|data_writeReg[14]~178 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~57 (
// Equation(s):
// \my_processor|data_writeReg[14]~57_combout  = (\my_regfile|Mux17~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_processor|data_writeReg[14]~178_combout )))) # (!\my_regfile|Mux17~20_combout 
//  & (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|data_writeReg[14]~178_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux17~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[14]~178_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~57 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[14]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~58 (
// Equation(s):
// \my_processor|data_writeReg[14]~58_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|data_writeReg[14]~57_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|data_writeReg[14]~57_combout  & 
// ((\my_processor|data_writeReg[14]~56_combout ))) # (!\my_processor|data_writeReg[14]~57_combout  & (\my_processor|myalu|Add1~28_combout ))))

	.dataa(\my_processor|myalu|Add1~28_combout ),
	.datab(\my_processor|data_writeReg[14]~56_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[14]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~58 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[14]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~59 (
// Equation(s):
// \my_processor|data_writeReg[14]~59_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~28_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|data_writeReg[14]~58_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~28_combout ))

	.dataa(\my_processor|myalu|Add0~28_combout ),
	.datab(\my_processor|data_writeReg[14]~58_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~59 .lut_mask = 16'hAACA;
defparam \my_processor|data_writeReg[14]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[14]~60 (
// Equation(s):
// \my_processor|data_writeReg[14]~60_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[14]~59_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|data_writeReg[14]~59_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~60 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[14]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][14] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][14] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~0 (
// Equation(s):
// \my_regfile|Mux17~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][14]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~1 (
// Equation(s):
// \my_regfile|Mux17~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux17~0_combout  & ((\my_regfile|registers[29][14]~q ))) # (!\my_regfile|Mux17~0_combout  & (\my_regfile|registers[21][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux17~0_combout ))))

	.dataa(\my_regfile|registers[21][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux17~0_combout ),
	.datad(\my_regfile|registers[29][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~2 (
// Equation(s):
// \my_regfile|Mux17~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][14]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~3 (
// Equation(s):
// \my_regfile|Mux17~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux17~2_combout  & ((\my_regfile|registers[30][14]~q ))) # (!\my_regfile|Mux17~2_combout  & (\my_regfile|registers[26][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux17~2_combout ))))

	.dataa(\my_regfile|registers[26][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux17~2_combout ),
	.datad(\my_regfile|registers[30][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~4 (
// Equation(s):
// \my_regfile|Mux17~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][14]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~5 (
// Equation(s):
// \my_regfile|Mux17~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux17~4_combout  & ((\my_regfile|registers[28][14]~q ))) # (!\my_regfile|Mux17~4_combout  & (\my_regfile|registers[24][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux17~4_combout ))))

	.dataa(\my_regfile|registers[24][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux17~4_combout ),
	.datad(\my_regfile|registers[28][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~6 (
// Equation(s):
// \my_regfile|Mux17~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux17~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux17~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux17~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux17~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~7 (
// Equation(s):
// \my_regfile|Mux17~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][14]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~8 (
// Equation(s):
// \my_regfile|Mux17~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux17~7_combout  & ((\my_regfile|registers[31][14]~q ))) # (!\my_regfile|Mux17~7_combout  & (\my_regfile|registers[23][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux17~7_combout ))))

	.dataa(\my_regfile|registers[23][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux17~7_combout ),
	.datad(\my_regfile|registers[31][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~9 (
// Equation(s):
// \my_regfile|Mux17~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux17~6_combout  & ((\my_regfile|Mux17~8_combout ))) # (!\my_regfile|Mux17~6_combout  & (\my_regfile|Mux17~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux17~6_combout ))))

	.dataa(\my_regfile|Mux17~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux17~6_combout ),
	.datad(\my_regfile|Mux17~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~10 (
// Equation(s):
// \my_regfile|Mux17~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][14]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~11 (
// Equation(s):
// \my_regfile|Mux17~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux17~10_combout  & ((\my_regfile|registers[7][14]~q ))) # (!\my_regfile|Mux17~10_combout  & (\my_regfile|registers[6][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux17~10_combout ))))

	.dataa(\my_regfile|registers[6][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux17~10_combout ),
	.datad(\my_regfile|registers[7][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~12 (
// Equation(s):
// \my_regfile|Mux17~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][14]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~13 (
// Equation(s):
// \my_regfile|Mux17~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux17~12_combout  & ((\my_regfile|registers[11][14]~q ))) # (!\my_regfile|Mux17~12_combout  & (\my_regfile|registers[9][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux17~12_combout ))))

	.dataa(\my_regfile|registers[9][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux17~12_combout ),
	.datad(\my_regfile|registers[11][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~14 (
// Equation(s):
// \my_regfile|Mux17~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][14]~q ),
	.datac(\my_regfile|registers[1][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~15 (
// Equation(s):
// \my_regfile|Mux17~15_combout  = (\my_regfile|Mux17~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][14]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux17~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][14]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~16 (
// Equation(s):
// \my_regfile|Mux17~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux17~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux17~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux17~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux17~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~17 (
// Equation(s):
// \my_regfile|Mux17~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][14]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][14]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][14]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~18 (
// Equation(s):
// \my_regfile|Mux17~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux17~17_combout  & ((\my_regfile|registers[15][14]~q ))) # (!\my_regfile|Mux17~17_combout  & (\my_regfile|registers[14][14]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux17~17_combout ))))

	.dataa(\my_regfile|registers[14][14]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux17~17_combout ),
	.datad(\my_regfile|registers[15][14]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~19 (
// Equation(s):
// \my_regfile|Mux17~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux17~16_combout  & ((\my_regfile|Mux17~18_combout ))) # (!\my_regfile|Mux17~16_combout  & (\my_regfile|Mux17~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux17~16_combout ))))

	.dataa(\my_regfile|Mux17~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux17~16_combout ),
	.datad(\my_regfile|Mux17~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux17~20 (
// Equation(s):
// \my_regfile|Mux17~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux17~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux17~19_combout )))

	.dataa(\my_regfile|Mux17~9_combout ),
	.datab(\my_regfile|Mux17~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux17~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~30 (
// Equation(s):
// \my_processor|myalu|Add0~30_combout  = (\my_regfile|Mux16~20_combout  & ((\my_processor|data_readB[15]~44_combout  & (\my_processor|myalu|Add0~29  & VCC)) # (!\my_processor|data_readB[15]~44_combout  & (!\my_processor|myalu|Add0~29 )))) # 
// (!\my_regfile|Mux16~20_combout  & ((\my_processor|data_readB[15]~44_combout  & (!\my_processor|myalu|Add0~29 )) # (!\my_processor|data_readB[15]~44_combout  & ((\my_processor|myalu|Add0~29 ) # (GND)))))
// \my_processor|myalu|Add0~31  = CARRY((\my_regfile|Mux16~20_combout  & (!\my_processor|data_readB[15]~44_combout  & !\my_processor|myalu|Add0~29 )) # (!\my_regfile|Mux16~20_combout  & ((!\my_processor|myalu|Add0~29 ) # 
// (!\my_processor|data_readB[15]~44_combout ))))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_processor|data_readB[15]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~29 ),
	.combout(\my_processor|myalu|Add0~30_combout ),
	.cout(\my_processor|myalu|Add0~31 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~88 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~68_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~72_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~68_combout ),
	.datab(\my_processor|myalu|ShiftRight0~72_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~88 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~43 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~23_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~25_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|myalu|ShiftLeft0~23_combout ),
	.datac(\my_processor|myalu|ShiftLeft0~25_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~43 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~48 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~48_combout  = (\my_processor|myalu|ShiftLeft0~43_combout ) # ((\my_processor|myalu|ShiftLeft0~47_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|myalu|ShiftLeft0~43_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~47_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~48 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~61 (
// Equation(s):
// \my_processor|data_writeReg[15]~61_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~48_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~48_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~61 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~62 (
// Equation(s):
// \my_processor|data_writeReg[15]~62_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|data_writeReg[15]~61_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|data_writeReg[15]~61_combout  & 
// ((\my_processor|myalu|ShiftRight0~89_combout ))) # (!\my_processor|data_writeReg[15]~61_combout  & (\my_processor|myalu|ShiftRight0~88_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~88_combout ),
	.datab(\my_processor|myalu|ShiftRight0~89_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|data_writeReg[15]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~62 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~30 (
// Equation(s):
// \my_processor|myalu|Add1~30_combout  = (\my_regfile|Mux16~20_combout  & ((\my_processor|data_readB[15]~44_combout  & (!\my_processor|myalu|Add1~29 )) # (!\my_processor|data_readB[15]~44_combout  & (\my_processor|myalu|Add1~29  & VCC)))) # 
// (!\my_regfile|Mux16~20_combout  & ((\my_processor|data_readB[15]~44_combout  & ((\my_processor|myalu|Add1~29 ) # (GND))) # (!\my_processor|data_readB[15]~44_combout  & (!\my_processor|myalu|Add1~29 ))))
// \my_processor|myalu|Add1~31  = CARRY((\my_regfile|Mux16~20_combout  & (\my_processor|data_readB[15]~44_combout  & !\my_processor|myalu|Add1~29 )) # (!\my_regfile|Mux16~20_combout  & ((\my_processor|data_readB[15]~44_combout ) # 
// (!\my_processor|myalu|Add1~29 ))))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_processor|data_readB[15]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~29 ),
	.combout(\my_processor|myalu|Add1~30_combout ),
	.cout(\my_processor|myalu|Add1~31 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~30 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~63 (
// Equation(s):
// \my_processor|data_writeReg[15]~63_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|data_writeReg[15]~62_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~30_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|data_writeReg[15]~62_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~30_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~63 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~64 (
// Equation(s):
// \my_processor|data_writeReg[15]~64_combout  = (\my_regfile|Mux16~20_combout  & ((\my_processor|data_writeReg[15]~63_combout ) # ((\my_processor|data_readB[15]~44_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux16~20_combout  & 
// (\my_processor|data_writeReg[15]~63_combout  & ((\my_processor|data_readB[15]~44_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux16~20_combout ),
	.datab(\my_processor|data_readB[15]~44_combout ),
	.datac(\my_processor|data_writeReg[15]~63_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~64 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[15]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~65 (
// Equation(s):
// \my_processor|data_writeReg[15]~65_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~30_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|data_writeReg[15]~64_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~30_combout ))

	.dataa(\my_processor|myalu|Add0~30_combout ),
	.datab(\my_processor|data_writeReg[15]~64_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~65 .lut_mask = 16'hAACA;
defparam \my_processor|data_writeReg[15]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[15]~66 (
// Equation(s):
// \my_processor|data_writeReg[15]~66_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[15]~65_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|data_writeReg[15]~65_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~66 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[15]~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][15] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[15]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][15] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~0 (
// Equation(s):
// \my_regfile|Mux16~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][15]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~1 (
// Equation(s):
// \my_regfile|Mux16~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux16~0_combout  & ((\my_regfile|registers[29][15]~q ))) # (!\my_regfile|Mux16~0_combout  & (\my_regfile|registers[25][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux16~0_combout ))))

	.dataa(\my_regfile|registers[25][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux16~0_combout ),
	.datad(\my_regfile|registers[29][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~2 (
// Equation(s):
// \my_regfile|Mux16~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][15]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~3 (
// Equation(s):
// \my_regfile|Mux16~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux16~2_combout  & ((\my_regfile|registers[30][15]~q ))) # (!\my_regfile|Mux16~2_combout  & (\my_regfile|registers[22][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux16~2_combout ))))

	.dataa(\my_regfile|registers[22][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux16~2_combout ),
	.datad(\my_regfile|registers[30][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~4 (
// Equation(s):
// \my_regfile|Mux16~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][15]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~5 (
// Equation(s):
// \my_regfile|Mux16~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux16~4_combout  & ((\my_regfile|registers[28][15]~q ))) # (!\my_regfile|Mux16~4_combout  & (\my_regfile|registers[20][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux16~4_combout ))))

	.dataa(\my_regfile|registers[20][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux16~4_combout ),
	.datad(\my_regfile|registers[28][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~6 (
// Equation(s):
// \my_regfile|Mux16~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux16~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux16~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux16~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux16~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~7 (
// Equation(s):
// \my_regfile|Mux16~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][15]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~8 (
// Equation(s):
// \my_regfile|Mux16~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux16~7_combout  & ((\my_regfile|registers[31][15]~q ))) # (!\my_regfile|Mux16~7_combout  & (\my_regfile|registers[27][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux16~7_combout ))))

	.dataa(\my_regfile|registers[27][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux16~7_combout ),
	.datad(\my_regfile|registers[31][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~9 (
// Equation(s):
// \my_regfile|Mux16~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux16~6_combout  & ((\my_regfile|Mux16~8_combout ))) # (!\my_regfile|Mux16~6_combout  & (\my_regfile|Mux16~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux16~6_combout ))))

	.dataa(\my_regfile|Mux16~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux16~6_combout ),
	.datad(\my_regfile|Mux16~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~10 (
// Equation(s):
// \my_regfile|Mux16~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][15]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~11 (
// Equation(s):
// \my_regfile|Mux16~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux16~10_combout  & ((\my_regfile|registers[11][15]~q ))) # (!\my_regfile|Mux16~10_combout  & (\my_regfile|registers[9][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux16~10_combout ))))

	.dataa(\my_regfile|registers[9][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux16~10_combout ),
	.datad(\my_regfile|registers[11][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~12 (
// Equation(s):
// \my_regfile|Mux16~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][15]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~13 (
// Equation(s):
// \my_regfile|Mux16~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux16~12_combout  & ((\my_regfile|registers[7][15]~q ))) # (!\my_regfile|Mux16~12_combout  & (\my_regfile|registers[6][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux16~12_combout ))))

	.dataa(\my_regfile|registers[6][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux16~12_combout ),
	.datad(\my_regfile|registers[7][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~14 (
// Equation(s):
// \my_regfile|Mux16~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][15]~q ),
	.datac(\my_regfile|registers[1][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~15 (
// Equation(s):
// \my_regfile|Mux16~15_combout  = (\my_regfile|Mux16~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][15]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux16~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][15]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~16 (
// Equation(s):
// \my_regfile|Mux16~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux16~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux16~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux16~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux16~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~17 (
// Equation(s):
// \my_regfile|Mux16~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][15]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][15]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][15]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~18 (
// Equation(s):
// \my_regfile|Mux16~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux16~17_combout  & ((\my_regfile|registers[15][15]~q ))) # (!\my_regfile|Mux16~17_combout  & (\my_regfile|registers[14][15]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux16~17_combout ))))

	.dataa(\my_regfile|registers[14][15]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux16~17_combout ),
	.datad(\my_regfile|registers[15][15]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~19 (
// Equation(s):
// \my_regfile|Mux16~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux16~16_combout  & ((\my_regfile|Mux16~18_combout ))) # (!\my_regfile|Mux16~16_combout  & (\my_regfile|Mux16~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux16~16_combout ))))

	.dataa(\my_regfile|Mux16~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux16~16_combout ),
	.datad(\my_regfile|Mux16~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux16~20 (
// Equation(s):
// \my_regfile|Mux16~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux16~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux16~19_combout )))

	.dataa(\my_regfile|Mux16~9_combout ),
	.datab(\my_regfile|Mux16~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux16~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~32 (
// Equation(s):
// \my_processor|myalu|Add0~32_combout  = ((\my_regfile|Mux15~20_combout  $ (\my_processor|data_readB[16]~63_combout  $ (!\my_processor|myalu|Add0~31 )))) # (GND)
// \my_processor|myalu|Add0~33  = CARRY((\my_regfile|Mux15~20_combout  & ((\my_processor|data_readB[16]~63_combout ) # (!\my_processor|myalu|Add0~31 ))) # (!\my_regfile|Mux15~20_combout  & (\my_processor|data_readB[16]~63_combout  & 
// !\my_processor|myalu|Add0~31 )))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_processor|data_readB[16]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~31 ),
	.combout(\my_processor|myalu|Add0~32_combout ),
	.cout(\my_processor|myalu|Add0~33 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~32 (
// Equation(s):
// \my_processor|myalu|Add1~32_combout  = ((\my_regfile|Mux15~20_combout  $ (\my_processor|data_readB[16]~63_combout  $ (\my_processor|myalu|Add1~31 )))) # (GND)
// \my_processor|myalu|Add1~33  = CARRY((\my_regfile|Mux15~20_combout  & ((!\my_processor|myalu|Add1~31 ) # (!\my_processor|data_readB[16]~63_combout ))) # (!\my_regfile|Mux15~20_combout  & (!\my_processor|data_readB[16]~63_combout  & 
// !\my_processor|myalu|Add1~31 )))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_processor|data_readB[16]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~31 ),
	.combout(\my_processor|myalu|Add1~32_combout ),
	.cout(\my_processor|myalu|Add1~33 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~32 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~4 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~4_combout  = (\my_regfile|Mux31~20_combout  & (\my_processor|myalu|Selector0~8_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_regfile|Mux31~20_combout ),
	.datab(\my_processor|myalu|Selector0~8_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~4 .lut_mask = 16'h0088;
defparam \my_processor|myalu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~71 (
// Equation(s):
// \my_processor|data_writeReg[16]~71_combout  = (\my_processor|data_writeReg[23]~69_combout  & (((\my_processor|data_writeReg[23]~70_combout )))) # (!\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|data_writeReg[23]~70_combout  & 
// (\my_processor|myalu|ShiftLeft0~29_combout )) # (!\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|myalu|ShiftLeft0~73_combout )))))

	.dataa(\my_processor|data_writeReg[23]~69_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~29_combout ),
	.datac(\my_processor|data_writeReg[23]~70_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~71 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[16]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~25 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~24_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~21_combout ),
	.datab(\my_processor|myalu|ShiftRight0~24_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~25 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~26 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|myalu|ShiftRight0~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftRight0~25_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~18_combout ),
	.datab(\my_processor|myalu|ShiftRight0~25_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~26 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~72 (
// Equation(s):
// \my_processor|data_writeReg[16]~72_combout  = (\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|data_writeReg[16]~71_combout  & ((\my_processor|myalu|ShiftRight0~26_combout ))) # (!\my_processor|data_writeReg[16]~71_combout  & 
// (\my_processor|myalu|ShiftLeft0~4_combout )))) # (!\my_processor|data_writeReg[23]~69_combout  & (((\my_processor|data_writeReg[16]~71_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~4_combout ),
	.datab(\my_processor|data_writeReg[23]~69_combout ),
	.datac(\my_processor|data_writeReg[16]~71_combout ),
	.datad(\my_processor|myalu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~72 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[16]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~73 (
// Equation(s):
// \my_processor|data_writeReg[16]~73_combout  = (\my_regfile|Mux15~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_processor|data_readB[16]~63_combout )))) # (!\my_regfile|Mux15~20_combout  & 
// (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|data_readB[16]~63_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux15~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_readB[16]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~73 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[16]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~74 (
// Equation(s):
// \my_processor|data_writeReg[16]~74_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|data_writeReg[16]~73_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|data_writeReg[16]~73_combout  & 
// ((\my_processor|data_writeReg[16]~72_combout ))) # (!\my_processor|data_writeReg[16]~73_combout  & (\my_processor|myalu|Add1~32_combout ))))

	.dataa(\my_processor|myalu|Add1~32_combout ),
	.datab(\my_processor|data_writeReg[16]~72_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[16]~73_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~74 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[16]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~75 (
// Equation(s):
// \my_processor|data_writeReg[16]~75_combout  = (\my_processor|data_writeReg[23]~179_combout  & (((\my_processor|data_writeReg[23]~68_combout )))) # (!\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[23]~68_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[16]~74_combout )))))

	.dataa(\my_processor|data_writeReg[23]~179_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|data_writeReg[23]~68_combout ),
	.datad(\my_processor|data_writeReg[16]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~75 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[16]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux47~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~76 (
// Equation(s):
// \my_processor|data_writeReg[16]~76_combout  = (\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[16]~75_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [16]))) # (!\my_processor|data_writeReg[16]~75_combout  & 
// (\my_processor|myalu|Add0~32_combout )))) # (!\my_processor|data_writeReg[23]~179_combout  & (((\my_processor|data_writeReg[16]~75_combout ))))

	.dataa(\my_processor|myalu|Add0~32_combout ),
	.datab(\my_processor|data_writeReg[23]~179_combout ),
	.datac(\my_processor|data_writeReg[16]~75_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~76 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[16]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[16]~77 (
// Equation(s):
// \my_processor|data_writeReg[16]~77_combout  = (\my_processor|data_writeReg[16]~76_combout  & !\my_processor|data_writeReg[2]~32_combout )

	.dataa(\my_processor|data_writeReg[16]~76_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~77 .lut_mask = 16'h00AA;
defparam \my_processor|data_writeReg[16]~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][16] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[16]~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][16] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~0 (
// Equation(s):
// \my_regfile|Mux15~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][16]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~1 (
// Equation(s):
// \my_regfile|Mux15~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux15~0_combout  & ((\my_regfile|registers[29][16]~q ))) # (!\my_regfile|Mux15~0_combout  & (\my_regfile|registers[21][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux15~0_combout ))))

	.dataa(\my_regfile|registers[21][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux15~0_combout ),
	.datad(\my_regfile|registers[29][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~2 (
// Equation(s):
// \my_regfile|Mux15~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][16]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~3 (
// Equation(s):
// \my_regfile|Mux15~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux15~2_combout  & ((\my_regfile|registers[30][16]~q ))) # (!\my_regfile|Mux15~2_combout  & (\my_regfile|registers[26][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux15~2_combout ))))

	.dataa(\my_regfile|registers[26][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux15~2_combout ),
	.datad(\my_regfile|registers[30][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~4 (
// Equation(s):
// \my_regfile|Mux15~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][16]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~5 (
// Equation(s):
// \my_regfile|Mux15~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux15~4_combout  & ((\my_regfile|registers[28][16]~q ))) # (!\my_regfile|Mux15~4_combout  & (\my_regfile|registers[24][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux15~4_combout ))))

	.dataa(\my_regfile|registers[24][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux15~4_combout ),
	.datad(\my_regfile|registers[28][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~6 (
// Equation(s):
// \my_regfile|Mux15~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux15~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux15~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux15~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux15~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~7 (
// Equation(s):
// \my_regfile|Mux15~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][16]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~8 (
// Equation(s):
// \my_regfile|Mux15~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux15~7_combout  & ((\my_regfile|registers[31][16]~q ))) # (!\my_regfile|Mux15~7_combout  & (\my_regfile|registers[23][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux15~7_combout ))))

	.dataa(\my_regfile|registers[23][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux15~7_combout ),
	.datad(\my_regfile|registers[31][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~9 (
// Equation(s):
// \my_regfile|Mux15~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux15~6_combout  & ((\my_regfile|Mux15~8_combout ))) # (!\my_regfile|Mux15~6_combout  & (\my_regfile|Mux15~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux15~6_combout ))))

	.dataa(\my_regfile|Mux15~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux15~6_combout ),
	.datad(\my_regfile|Mux15~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~10 (
// Equation(s):
// \my_regfile|Mux15~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][16]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~11 (
// Equation(s):
// \my_regfile|Mux15~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux15~10_combout  & ((\my_regfile|registers[7][16]~q ))) # (!\my_regfile|Mux15~10_combout  & (\my_regfile|registers[6][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux15~10_combout ))))

	.dataa(\my_regfile|registers[6][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux15~10_combout ),
	.datad(\my_regfile|registers[7][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~12 (
// Equation(s):
// \my_regfile|Mux15~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][16]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~13 (
// Equation(s):
// \my_regfile|Mux15~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux15~12_combout  & ((\my_regfile|registers[11][16]~q ))) # (!\my_regfile|Mux15~12_combout  & (\my_regfile|registers[9][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux15~12_combout ))))

	.dataa(\my_regfile|registers[9][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux15~12_combout ),
	.datad(\my_regfile|registers[11][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~14 (
// Equation(s):
// \my_regfile|Mux15~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][16]~q ),
	.datac(\my_regfile|registers[1][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~15 (
// Equation(s):
// \my_regfile|Mux15~15_combout  = (\my_regfile|Mux15~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][16]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux15~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][16]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~16 (
// Equation(s):
// \my_regfile|Mux15~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux15~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux15~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux15~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux15~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~17 (
// Equation(s):
// \my_regfile|Mux15~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][16]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][16]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][16]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~18 (
// Equation(s):
// \my_regfile|Mux15~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux15~17_combout  & ((\my_regfile|registers[15][16]~q ))) # (!\my_regfile|Mux15~17_combout  & (\my_regfile|registers[14][16]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux15~17_combout ))))

	.dataa(\my_regfile|registers[14][16]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux15~17_combout ),
	.datad(\my_regfile|registers[15][16]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~19 (
// Equation(s):
// \my_regfile|Mux15~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux15~16_combout  & ((\my_regfile|Mux15~18_combout ))) # (!\my_regfile|Mux15~16_combout  & (\my_regfile|Mux15~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux15~16_combout ))))

	.dataa(\my_regfile|Mux15~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux15~16_combout ),
	.datad(\my_regfile|Mux15~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux15~20 (
// Equation(s):
// \my_regfile|Mux15~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux15~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux15~19_combout )))

	.dataa(\my_regfile|Mux15~9_combout ),
	.datab(\my_regfile|Mux15~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux15~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~97 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~97_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|myalu|ShiftLeft0~5_combout  & !\my_imem|altsyncram_component|auto_generated|q_a 
// [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|myalu|ShiftLeft0~5_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~97 .lut_mask = 16'h0010;
defparam \my_processor|myalu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~79 (
// Equation(s):
// \my_processor|data_writeReg[17]~79_combout  = (\my_processor|data_writeReg[23]~70_combout  & (((\my_processor|data_writeReg[23]~69_combout )))) # (!\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|data_writeReg[23]~69_combout  & 
// (\my_processor|myalu|ShiftLeft0~97_combout )) # (!\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|myalu|ShiftLeft0~76_combout )))))

	.dataa(\my_processor|data_writeReg[23]~70_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~97_combout ),
	.datac(\my_processor|data_writeReg[23]~69_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~79 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[17]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~40 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~37_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~39_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~37_combout ),
	.datab(\my_processor|myalu|ShiftRight0~39_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~40 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~45 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|myalu|ShiftRight0~42_combout ) # (\my_processor|myalu|ShiftRight0~44_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (\my_processor|myalu|ShiftRight0~40_combout ))

	.dataa(\my_processor|myalu|ShiftRight0~40_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|myalu|ShiftRight0~42_combout ),
	.datad(\my_processor|myalu|ShiftRight0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~45 .lut_mask = 16'hEEE2;
defparam \my_processor|myalu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~80 (
// Equation(s):
// \my_processor|data_writeReg[17]~80_combout  = (\my_processor|data_writeReg[23]~68_combout  & (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[23]~68_combout  & (((\my_processor|myalu|ShiftRight0~45_combout ) # 
// (!\my_processor|data_writeReg[17]~79_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_writeReg[23]~68_combout ),
	.datac(\my_processor|data_writeReg[17]~79_combout ),
	.datad(\my_processor|myalu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~80 .lut_mask = 16'hBB8B;
defparam \my_processor|data_writeReg[17]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~81 (
// Equation(s):
// \my_processor|data_writeReg[17]~81_combout  = (\my_processor|data_writeReg[23]~70_combout  & (\my_processor|data_writeReg[17]~80_combout  & ((\my_processor|myalu|ShiftLeft0~33_combout ) # (\my_processor|data_writeReg[17]~79_combout )))) # 
// (!\my_processor|data_writeReg[23]~70_combout  & (((\my_processor|data_writeReg[17]~79_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~33_combout ),
	.datab(\my_processor|data_writeReg[23]~70_combout ),
	.datac(\my_processor|data_writeReg[17]~79_combout ),
	.datad(\my_processor|data_writeReg[17]~80_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~81 .lut_mask = 16'hF830;
defparam \my_processor|data_writeReg[17]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~82 (
// Equation(s):
// \my_processor|data_writeReg[17]~82_combout  = (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|data_writeReg[17]~81_combout ))) # (!\my_processor|myalu|Selector31~13_combout  & (\my_processor|myalu|Add1~34_combout ))

	.dataa(\my_processor|myalu|Selector31~13_combout ),
	.datab(\my_processor|myalu|Add1~34_combout ),
	.datac(\my_processor|data_writeReg[17]~81_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~82 .lut_mask = 16'hE4E4;
defparam \my_processor|data_writeReg[17]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~83 (
// Equation(s):
// \my_processor|data_writeReg[17]~83_combout  = (\my_processor|data_writeReg[23]~179_combout ) # ((\my_processor|myalu|Selector31~12_combout  & (\my_processor|data_writeReg[17]~78_combout )) # (!\my_processor|myalu|Selector31~12_combout  & 
// ((\my_processor|data_writeReg[17]~82_combout ))))

	.dataa(\my_processor|data_writeReg[23]~179_combout ),
	.datab(\my_processor|myalu|Selector31~12_combout ),
	.datac(\my_processor|data_writeReg[17]~78_combout ),
	.datad(\my_processor|data_writeReg[17]~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~83 .lut_mask = 16'hFBEA;
defparam \my_processor|data_writeReg[17]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~34 (
// Equation(s):
// \my_processor|myalu|Add0~34_combout  = (\my_regfile|Mux14~20_combout  & ((\my_processor|data_readB[17]~62_combout  & (\my_processor|myalu|Add0~33  & VCC)) # (!\my_processor|data_readB[17]~62_combout  & (!\my_processor|myalu|Add0~33 )))) # 
// (!\my_regfile|Mux14~20_combout  & ((\my_processor|data_readB[17]~62_combout  & (!\my_processor|myalu|Add0~33 )) # (!\my_processor|data_readB[17]~62_combout  & ((\my_processor|myalu|Add0~33 ) # (GND)))))
// \my_processor|myalu|Add0~35  = CARRY((\my_regfile|Mux14~20_combout  & (!\my_processor|data_readB[17]~62_combout  & !\my_processor|myalu|Add0~33 )) # (!\my_regfile|Mux14~20_combout  & ((!\my_processor|myalu|Add0~33 ) # 
// (!\my_processor|data_readB[17]~62_combout ))))

	.dataa(\my_regfile|Mux14~20_combout ),
	.datab(\my_processor|data_readB[17]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~33 ),
	.combout(\my_processor|myalu|Add0~34_combout ),
	.cout(\my_processor|myalu|Add0~35 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~84 (
// Equation(s):
// \my_processor|data_writeReg[17]~84_combout  = (\my_processor|data_writeReg[23]~68_combout  & (((\my_processor|data_writeReg[23]~179_combout ) # (\my_processor|data_writeReg[17]~80_combout )))) # (!\my_processor|data_writeReg[23]~68_combout  & 
// ((\my_processor|myalu|Add0~34_combout ) # ((!\my_processor|data_writeReg[23]~179_combout ))))

	.dataa(\my_processor|data_writeReg[23]~68_combout ),
	.datab(\my_processor|myalu|Add0~34_combout ),
	.datac(\my_processor|data_writeReg[23]~179_combout ),
	.datad(\my_processor|data_writeReg[17]~80_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~84 .lut_mask = 16'hEFE5;
defparam \my_processor|data_writeReg[17]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~85 (
// Equation(s):
// \my_processor|data_writeReg[17]~85_combout  = (\my_processor|data_writeReg[17]~84_combout  & ((\my_processor|data_writeReg[23]~68_combout ) # (\my_processor|data_writeReg[17]~83_combout )))

	.dataa(\my_processor|data_writeReg[23]~68_combout ),
	.datab(\my_processor|data_writeReg[17]~83_combout ),
	.datac(\my_processor|data_writeReg[17]~84_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~85 .lut_mask = 16'hE0E0;
defparam \my_processor|data_writeReg[17]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~180 (
// Equation(s):
// \my_processor|data_writeReg[17]~180_combout  = ((\my_processor|control_signal|Rwd~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_processor|myalu|Selector31~17_combout ))) # (!\my_processor|data_writeReg[23]~68_combout )

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|myalu|Selector31~17_combout ),
	.datad(\my_processor|data_writeReg[23]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~180 .lut_mask = 16'h02FF;
defparam \my_processor|data_writeReg[17]~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[17]~86 (
// Equation(s):
// \my_processor|data_writeReg[17]~86_combout  = (!\my_processor|data_writeReg[2]~32_combout  & (\my_processor|data_writeReg[17]~85_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [17]) # (\my_processor|data_writeReg[17]~180_combout ))))

	.dataa(\my_processor|data_writeReg[2]~32_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|data_writeReg[17]~85_combout ),
	.datad(\my_processor|data_writeReg[17]~180_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~86 .lut_mask = 16'h5040;
defparam \my_processor|data_writeReg[17]~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][17] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[17]~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][17] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~0 (
// Equation(s):
// \my_regfile|Mux14~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][17]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~1 (
// Equation(s):
// \my_regfile|Mux14~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux14~0_combout  & ((\my_regfile|registers[29][17]~q ))) # (!\my_regfile|Mux14~0_combout  & (\my_regfile|registers[25][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux14~0_combout ))))

	.dataa(\my_regfile|registers[25][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux14~0_combout ),
	.datad(\my_regfile|registers[29][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~2 (
// Equation(s):
// \my_regfile|Mux14~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][17]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~3 (
// Equation(s):
// \my_regfile|Mux14~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux14~2_combout  & ((\my_regfile|registers[30][17]~q ))) # (!\my_regfile|Mux14~2_combout  & (\my_regfile|registers[22][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux14~2_combout ))))

	.dataa(\my_regfile|registers[22][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux14~2_combout ),
	.datad(\my_regfile|registers[30][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~4 (
// Equation(s):
// \my_regfile|Mux14~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][17]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~5 (
// Equation(s):
// \my_regfile|Mux14~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux14~4_combout  & ((\my_regfile|registers[28][17]~q ))) # (!\my_regfile|Mux14~4_combout  & (\my_regfile|registers[20][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux14~4_combout ))))

	.dataa(\my_regfile|registers[20][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux14~4_combout ),
	.datad(\my_regfile|registers[28][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~6 (
// Equation(s):
// \my_regfile|Mux14~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux14~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux14~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux14~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux14~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~7 (
// Equation(s):
// \my_regfile|Mux14~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][17]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~8 (
// Equation(s):
// \my_regfile|Mux14~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux14~7_combout  & ((\my_regfile|registers[31][17]~q ))) # (!\my_regfile|Mux14~7_combout  & (\my_regfile|registers[27][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux14~7_combout ))))

	.dataa(\my_regfile|registers[27][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux14~7_combout ),
	.datad(\my_regfile|registers[31][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~9 (
// Equation(s):
// \my_regfile|Mux14~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux14~6_combout  & ((\my_regfile|Mux14~8_combout ))) # (!\my_regfile|Mux14~6_combout  & (\my_regfile|Mux14~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux14~6_combout ))))

	.dataa(\my_regfile|Mux14~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux14~6_combout ),
	.datad(\my_regfile|Mux14~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~10 (
// Equation(s):
// \my_regfile|Mux14~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][17]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~11 (
// Equation(s):
// \my_regfile|Mux14~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux14~10_combout  & ((\my_regfile|registers[11][17]~q ))) # (!\my_regfile|Mux14~10_combout  & (\my_regfile|registers[9][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux14~10_combout ))))

	.dataa(\my_regfile|registers[9][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux14~10_combout ),
	.datad(\my_regfile|registers[11][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~12 (
// Equation(s):
// \my_regfile|Mux14~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][17]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~13 (
// Equation(s):
// \my_regfile|Mux14~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux14~12_combout  & ((\my_regfile|registers[7][17]~q ))) # (!\my_regfile|Mux14~12_combout  & (\my_regfile|registers[6][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux14~12_combout ))))

	.dataa(\my_regfile|registers[6][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux14~12_combout ),
	.datad(\my_regfile|registers[7][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~14 (
// Equation(s):
// \my_regfile|Mux14~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][17]~q ),
	.datac(\my_regfile|registers[1][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~15 (
// Equation(s):
// \my_regfile|Mux14~15_combout  = (\my_regfile|Mux14~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][17]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux14~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][17]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~16 (
// Equation(s):
// \my_regfile|Mux14~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux14~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux14~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux14~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux14~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~17 (
// Equation(s):
// \my_regfile|Mux14~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][17]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][17]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][17]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~18 (
// Equation(s):
// \my_regfile|Mux14~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux14~17_combout  & ((\my_regfile|registers[15][17]~q ))) # (!\my_regfile|Mux14~17_combout  & (\my_regfile|registers[14][17]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux14~17_combout ))))

	.dataa(\my_regfile|registers[14][17]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux14~17_combout ),
	.datad(\my_regfile|registers[15][17]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~19 (
// Equation(s):
// \my_regfile|Mux14~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux14~16_combout  & ((\my_regfile|Mux14~18_combout ))) # (!\my_regfile|Mux14~16_combout  & (\my_regfile|Mux14~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux14~16_combout ))))

	.dataa(\my_regfile|Mux14~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux14~16_combout ),
	.datad(\my_regfile|Mux14~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux14~20 (
// Equation(s):
// \my_regfile|Mux14~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux14~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux14~19_combout )))

	.dataa(\my_regfile|Mux14~9_combout ),
	.datab(\my_regfile|Mux14~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux14~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~98 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~98_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|myalu|ShiftLeft0~7_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|myalu|ShiftLeft0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~98 .lut_mask = 16'h1010;
defparam \my_processor|myalu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~87 (
// Equation(s):
// \my_processor|data_writeReg[18]~87_combout  = (\my_processor|data_writeReg[23]~69_combout  & (((\my_processor|data_writeReg[23]~70_combout )))) # (!\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|data_writeReg[23]~70_combout  & 
// (\my_processor|myalu|ShiftLeft0~37_combout )) # (!\my_processor|data_writeReg[23]~70_combout  & ((\my_processor|myalu|ShiftLeft0~78_combout )))))

	.dataa(\my_processor|data_writeReg[23]~69_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~37_combout ),
	.datac(\my_processor|data_writeReg[23]~70_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~87 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[18]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~88 (
// Equation(s):
// \my_processor|data_writeReg[18]~88_combout  = (\my_processor|data_writeReg[23]~69_combout  & ((\my_processor|data_writeReg[18]~87_combout  & ((\my_processor|myalu|ShiftRight0~55_combout ))) # (!\my_processor|data_writeReg[18]~87_combout  & 
// (\my_processor|myalu|ShiftLeft0~98_combout )))) # (!\my_processor|data_writeReg[23]~69_combout  & (((\my_processor|data_writeReg[18]~87_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~98_combout ),
	.datab(\my_processor|data_writeReg[23]~69_combout ),
	.datac(\my_processor|data_writeReg[18]~87_combout ),
	.datad(\my_processor|myalu|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~88 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[18]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~89 (
// Equation(s):
// \my_processor|data_writeReg[18]~89_combout  = (\my_regfile|Mux13~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_processor|data_readB[18]~61_combout )))) # (!\my_regfile|Mux13~20_combout  & 
// (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|data_readB[18]~61_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_readB[18]~61_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~89 .lut_mask = 16'hEC8C;
defparam \my_processor|data_writeReg[18]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~90 (
// Equation(s):
// \my_processor|data_writeReg[18]~90_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|data_writeReg[18]~89_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|data_writeReg[18]~89_combout  & 
// ((\my_processor|data_writeReg[18]~88_combout ))) # (!\my_processor|data_writeReg[18]~89_combout  & (\my_processor|myalu|Add1~36_combout ))))

	.dataa(\my_processor|myalu|Add1~36_combout ),
	.datab(\my_processor|data_writeReg[18]~88_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|data_writeReg[18]~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~90 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[18]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~91 (
// Equation(s):
// \my_processor|data_writeReg[18]~91_combout  = (\my_processor|data_writeReg[23]~179_combout  & (((\my_processor|data_writeReg[23]~68_combout )))) # (!\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[23]~68_combout  & 
// (\my_regfile|Mux0~20_combout )) # (!\my_processor|data_writeReg[23]~68_combout  & ((\my_processor|data_writeReg[18]~90_combout )))))

	.dataa(\my_processor|data_writeReg[23]~179_combout ),
	.datab(\my_regfile|Mux0~20_combout ),
	.datac(\my_processor|data_writeReg[23]~68_combout ),
	.datad(\my_processor|data_writeReg[18]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~91 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[18]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux45~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~92 (
// Equation(s):
// \my_processor|data_writeReg[18]~92_combout  = (\my_processor|data_writeReg[23]~179_combout  & ((\my_processor|data_writeReg[18]~91_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [18]))) # (!\my_processor|data_writeReg[18]~91_combout  & 
// (\my_processor|myalu|Add0~36_combout )))) # (!\my_processor|data_writeReg[23]~179_combout  & (((\my_processor|data_writeReg[18]~91_combout ))))

	.dataa(\my_processor|myalu|Add0~36_combout ),
	.datab(\my_processor|data_writeReg[23]~179_combout ),
	.datac(\my_processor|data_writeReg[18]~91_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~92 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[18]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[18]~93 (
// Equation(s):
// \my_processor|data_writeReg[18]~93_combout  = (\my_processor|data_writeReg[18]~92_combout  & !\my_processor|data_writeReg[2]~32_combout )

	.dataa(\my_processor|data_writeReg[18]~92_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~93 .lut_mask = 16'h00AA;
defparam \my_processor|data_writeReg[18]~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][18] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[18]~93_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][18] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~0 (
// Equation(s):
// \my_regfile|Mux13~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][18]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~1 (
// Equation(s):
// \my_regfile|Mux13~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux13~0_combout  & ((\my_regfile|registers[29][18]~q ))) # (!\my_regfile|Mux13~0_combout  & (\my_regfile|registers[21][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux13~0_combout ))))

	.dataa(\my_regfile|registers[21][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux13~0_combout ),
	.datad(\my_regfile|registers[29][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~2 (
// Equation(s):
// \my_regfile|Mux13~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][18]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~3 (
// Equation(s):
// \my_regfile|Mux13~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux13~2_combout  & ((\my_regfile|registers[30][18]~q ))) # (!\my_regfile|Mux13~2_combout  & (\my_regfile|registers[26][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux13~2_combout ))))

	.dataa(\my_regfile|registers[26][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux13~2_combout ),
	.datad(\my_regfile|registers[30][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~4 (
// Equation(s):
// \my_regfile|Mux13~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][18]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~5 (
// Equation(s):
// \my_regfile|Mux13~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux13~4_combout  & ((\my_regfile|registers[28][18]~q ))) # (!\my_regfile|Mux13~4_combout  & (\my_regfile|registers[24][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux13~4_combout ))))

	.dataa(\my_regfile|registers[24][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux13~4_combout ),
	.datad(\my_regfile|registers[28][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~6 (
// Equation(s):
// \my_regfile|Mux13~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux13~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux13~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux13~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux13~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~7 (
// Equation(s):
// \my_regfile|Mux13~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][18]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~8 (
// Equation(s):
// \my_regfile|Mux13~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux13~7_combout  & ((\my_regfile|registers[31][18]~q ))) # (!\my_regfile|Mux13~7_combout  & (\my_regfile|registers[23][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux13~7_combout ))))

	.dataa(\my_regfile|registers[23][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux13~7_combout ),
	.datad(\my_regfile|registers[31][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~9 (
// Equation(s):
// \my_regfile|Mux13~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux13~6_combout  & ((\my_regfile|Mux13~8_combout ))) # (!\my_regfile|Mux13~6_combout  & (\my_regfile|Mux13~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux13~6_combout ))))

	.dataa(\my_regfile|Mux13~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux13~6_combout ),
	.datad(\my_regfile|Mux13~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~10 (
// Equation(s):
// \my_regfile|Mux13~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][18]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~11 (
// Equation(s):
// \my_regfile|Mux13~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux13~10_combout  & ((\my_regfile|registers[7][18]~q ))) # (!\my_regfile|Mux13~10_combout  & (\my_regfile|registers[6][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux13~10_combout ))))

	.dataa(\my_regfile|registers[6][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux13~10_combout ),
	.datad(\my_regfile|registers[7][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~12 (
// Equation(s):
// \my_regfile|Mux13~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][18]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~13 (
// Equation(s):
// \my_regfile|Mux13~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux13~12_combout  & ((\my_regfile|registers[11][18]~q ))) # (!\my_regfile|Mux13~12_combout  & (\my_regfile|registers[9][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux13~12_combout ))))

	.dataa(\my_regfile|registers[9][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux13~12_combout ),
	.datad(\my_regfile|registers[11][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~14 (
// Equation(s):
// \my_regfile|Mux13~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][18]~q ),
	.datac(\my_regfile|registers[1][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~15 (
// Equation(s):
// \my_regfile|Mux13~15_combout  = (\my_regfile|Mux13~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][18]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux13~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][18]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~16 (
// Equation(s):
// \my_regfile|Mux13~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux13~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux13~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux13~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux13~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~17 (
// Equation(s):
// \my_regfile|Mux13~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][18]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][18]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][18]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~18 (
// Equation(s):
// \my_regfile|Mux13~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux13~17_combout  & ((\my_regfile|registers[15][18]~q ))) # (!\my_regfile|Mux13~17_combout  & (\my_regfile|registers[14][18]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux13~17_combout ))))

	.dataa(\my_regfile|registers[14][18]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux13~17_combout ),
	.datad(\my_regfile|registers[15][18]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~19 (
// Equation(s):
// \my_regfile|Mux13~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux13~16_combout  & ((\my_regfile|Mux13~18_combout ))) # (!\my_regfile|Mux13~16_combout  & (\my_regfile|Mux13~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux13~16_combout ))))

	.dataa(\my_regfile|Mux13~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux13~16_combout ),
	.datad(\my_regfile|Mux13~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux13~20 (
// Equation(s):
// \my_regfile|Mux13~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux13~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux13~19_combout )))

	.dataa(\my_regfile|Mux13~9_combout ),
	.datab(\my_regfile|Mux13~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux13~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~23 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux13~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux15~20_combout )))

	.dataa(\my_regfile|Mux13~20_combout ),
	.datab(\my_regfile|Mux15~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~23 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~72 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~59_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~23_combout ),
	.datab(\my_processor|myalu|ShiftRight0~59_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~72 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~61 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux18~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux20~20_combout )))

	.dataa(\my_regfile|Mux18~20_combout ),
	.datab(\my_regfile|Mux20~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~61 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~73 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~61_combout )))

	.dataa(\my_processor|myalu|ShiftRight0~7_combout ),
	.datab(\my_processor|myalu|ShiftRight0~61_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~73 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~74 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~72_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~73_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~72_combout ),
	.datab(\my_processor|myalu|ShiftRight0~73_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~74 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~42 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|myalu|ShiftLeft0~23_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|myalu|ShiftLeft0~41_combout ))

	.dataa(\my_processor|myalu|ShiftLeft0~41_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~23_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~42 .lut_mask = 16'h0ACA;
defparam \my_processor|myalu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~97 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_regfile|Mux0~20_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_regfile|Mux0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftRight0~65_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_regfile|Mux0~20_combout ),
	.datad(\my_processor|myalu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~97 .lut_mask = 16'hF1E0;
defparam \my_processor|myalu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector20~0 (
// Equation(s):
// \my_processor|myalu|Selector20~0_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~97_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~42_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~42_combout ),
	.datab(\my_processor|myalu|ShiftRight0~97_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector20~0 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector20~1 (
// Equation(s):
// \my_processor|myalu|Selector20~1_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|myalu|Selector20~0_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|myalu|Selector20~0_combout  & 
// ((\my_processor|myalu|ShiftRight0~69_combout ))) # (!\my_processor|myalu|Selector20~0_combout  & (\my_processor|myalu|ShiftRight0~74_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~74_combout ),
	.datab(\my_processor|myalu|ShiftRight0~69_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|myalu|Selector20~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector20~1 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector20~2 (
// Equation(s):
// \my_processor|myalu|Selector20~2_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|myalu|Selector20~1_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~22_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|myalu|Selector20~1_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~22_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector20~2 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector20~3 (
// Equation(s):
// \my_processor|myalu|Selector20~3_combout  = (\my_regfile|Mux20~20_combout  & ((\my_processor|myalu|Selector20~2_combout ) # ((\my_processor|data_readB[11]~43_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux20~20_combout  & 
// (\my_processor|myalu|Selector20~2_combout  & ((\my_processor|data_readB[11]~43_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_processor|data_readB[11]~43_combout ),
	.datac(\my_processor|myalu|Selector20~2_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector20~3 .lut_mask = 16'hE8F0;
defparam \my_processor|myalu|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector20~4 (
// Equation(s):
// \my_processor|myalu|Selector20~4_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~22_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector20~3_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~22_combout ))

	.dataa(\my_processor|myalu|Add0~22_combout ),
	.datab(\my_processor|myalu|Selector20~3_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector20~4 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux53~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[10]~41 (
// Equation(s):
// \my_processor|data_writeReg[10]~41_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [10])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector21~4_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|myalu|Selector21~4_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~41 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[10]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][10] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[10]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][10] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~0 (
// Equation(s):
// \my_regfile|Mux21~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][10]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~1 (
// Equation(s):
// \my_regfile|Mux21~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux21~0_combout  & ((\my_regfile|registers[29][10]~q ))) # (!\my_regfile|Mux21~0_combout  & (\my_regfile|registers[21][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux21~0_combout ))))

	.dataa(\my_regfile|registers[21][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux21~0_combout ),
	.datad(\my_regfile|registers[29][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~2 (
// Equation(s):
// \my_regfile|Mux21~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][10]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~3 (
// Equation(s):
// \my_regfile|Mux21~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux21~2_combout  & ((\my_regfile|registers[30][10]~q ))) # (!\my_regfile|Mux21~2_combout  & (\my_regfile|registers[26][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux21~2_combout ))))

	.dataa(\my_regfile|registers[26][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux21~2_combout ),
	.datad(\my_regfile|registers[30][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~4 (
// Equation(s):
// \my_regfile|Mux21~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][10]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~5 (
// Equation(s):
// \my_regfile|Mux21~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux21~4_combout  & ((\my_regfile|registers[28][10]~q ))) # (!\my_regfile|Mux21~4_combout  & (\my_regfile|registers[24][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux21~4_combout ))))

	.dataa(\my_regfile|registers[24][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux21~4_combout ),
	.datad(\my_regfile|registers[28][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~6 (
// Equation(s):
// \my_regfile|Mux21~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux21~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux21~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux21~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux21~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~7 (
// Equation(s):
// \my_regfile|Mux21~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][10]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~8 (
// Equation(s):
// \my_regfile|Mux21~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux21~7_combout  & ((\my_regfile|registers[31][10]~q ))) # (!\my_regfile|Mux21~7_combout  & (\my_regfile|registers[23][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux21~7_combout ))))

	.dataa(\my_regfile|registers[23][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux21~7_combout ),
	.datad(\my_regfile|registers[31][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~9 (
// Equation(s):
// \my_regfile|Mux21~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux21~6_combout  & ((\my_regfile|Mux21~8_combout ))) # (!\my_regfile|Mux21~6_combout  & (\my_regfile|Mux21~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux21~6_combout ))))

	.dataa(\my_regfile|Mux21~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux21~6_combout ),
	.datad(\my_regfile|Mux21~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~10 (
// Equation(s):
// \my_regfile|Mux21~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][10]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~11 (
// Equation(s):
// \my_regfile|Mux21~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux21~10_combout  & ((\my_regfile|registers[7][10]~q ))) # (!\my_regfile|Mux21~10_combout  & (\my_regfile|registers[6][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux21~10_combout ))))

	.dataa(\my_regfile|registers[6][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux21~10_combout ),
	.datad(\my_regfile|registers[7][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~12 (
// Equation(s):
// \my_regfile|Mux21~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][10]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~13 (
// Equation(s):
// \my_regfile|Mux21~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux21~12_combout  & ((\my_regfile|registers[11][10]~q ))) # (!\my_regfile|Mux21~12_combout  & (\my_regfile|registers[9][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux21~12_combout ))))

	.dataa(\my_regfile|registers[9][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux21~12_combout ),
	.datad(\my_regfile|registers[11][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~14 (
// Equation(s):
// \my_regfile|Mux21~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][10]~q ),
	.datac(\my_regfile|registers[1][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~15 (
// Equation(s):
// \my_regfile|Mux21~15_combout  = (\my_regfile|Mux21~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][10]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux21~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][10]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~16 (
// Equation(s):
// \my_regfile|Mux21~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux21~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux21~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux21~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux21~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~17 (
// Equation(s):
// \my_regfile|Mux21~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][10]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][10]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][10]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~18 (
// Equation(s):
// \my_regfile|Mux21~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux21~17_combout  & ((\my_regfile|registers[15][10]~q ))) # (!\my_regfile|Mux21~17_combout  & (\my_regfile|registers[14][10]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux21~17_combout ))))

	.dataa(\my_regfile|registers[14][10]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux21~17_combout ),
	.datad(\my_regfile|registers[15][10]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~19 (
// Equation(s):
// \my_regfile|Mux21~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux21~16_combout  & ((\my_regfile|Mux21~18_combout ))) # (!\my_regfile|Mux21~16_combout  & (\my_regfile|Mux21~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux21~16_combout ))))

	.dataa(\my_regfile|Mux21~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux21~16_combout ),
	.datad(\my_regfile|Mux21~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux21~20 (
// Equation(s):
// \my_regfile|Mux21~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux21~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux21~19_combout )))

	.dataa(\my_regfile|Mux21~9_combout ),
	.datab(\my_regfile|Mux21~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux21~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~33 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux19~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux21~20_combout )))

	.dataa(\my_regfile|Mux19~20_combout ),
	.datab(\my_regfile|Mux21~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~33 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~62 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~61_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~33_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~61_combout ),
	.datab(\my_processor|myalu|ShiftRight0~33_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~62 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~63 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~60_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~62_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~60_combout ),
	.datab(\my_processor|myalu|ShiftRight0~62_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~63 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~54 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~53_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~51_combout ),
	.datab(\my_processor|myalu|ShiftRight0~53_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~54 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector21~0 (
// Equation(s):
// \my_processor|myalu|Selector21~0_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~93_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~38_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~38_combout ),
	.datab(\my_processor|myalu|ShiftRight0~93_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector21~0 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector21~1 (
// Equation(s):
// \my_processor|myalu|Selector21~1_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|myalu|Selector21~0_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|myalu|Selector21~0_combout  & 
// ((\my_processor|myalu|ShiftRight0~54_combout ))) # (!\my_processor|myalu|Selector21~0_combout  & (\my_processor|myalu|ShiftRight0~63_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~63_combout ),
	.datab(\my_processor|myalu|ShiftRight0~54_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|myalu|Selector21~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector21~1 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector21~2 (
// Equation(s):
// \my_processor|myalu|Selector21~2_combout  = (\my_regfile|Mux53~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_regfile|Mux21~20_combout )))) # (!\my_regfile|Mux53~20_combout  & 
// (\my_processor|myalu|Selector31~13_combout  & ((\my_regfile|Mux21~20_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux53~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_regfile|Mux21~20_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector21~2 .lut_mask = 16'hEC8C;
defparam \my_processor|myalu|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector21~3 (
// Equation(s):
// \my_processor|myalu|Selector21~3_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector21~2_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector21~2_combout  & 
// ((\my_processor|myalu|Selector21~1_combout ))) # (!\my_processor|myalu|Selector21~2_combout  & (\my_processor|myalu|Add1~20_combout ))))

	.dataa(\my_processor|myalu|Add1~20_combout ),
	.datab(\my_processor|myalu|Selector21~1_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|myalu|Selector21~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector21~3 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector21~4 (
// Equation(s):
// \my_processor|myalu|Selector21~4_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~20_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector21~3_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~20_combout ))

	.dataa(\my_processor|control_signal|Rdst~0_combout ),
	.datab(\my_processor|myalu|Add0~20_combout ),
	.datac(\my_processor|myalu|Selector31~17_combout ),
	.datad(\my_processor|myalu|Selector21~3_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector21~4 .lut_mask = 16'hCEC4;
defparam \my_processor|myalu|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux54~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[9]~40 (
// Equation(s):
// \my_processor|data_writeReg[9]~40_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector22~4_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|myalu|Selector22~4_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~40 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][9] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][9] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~0 (
// Equation(s):
// \my_regfile|Mux22~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][9]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~1 (
// Equation(s):
// \my_regfile|Mux22~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux22~0_combout  & ((\my_regfile|registers[29][9]~q ))) # (!\my_regfile|Mux22~0_combout  & (\my_regfile|registers[25][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux22~0_combout ))))

	.dataa(\my_regfile|registers[25][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux22~0_combout ),
	.datad(\my_regfile|registers[29][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~2 (
// Equation(s):
// \my_regfile|Mux22~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][9]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~3 (
// Equation(s):
// \my_regfile|Mux22~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux22~2_combout  & ((\my_regfile|registers[30][9]~q ))) # (!\my_regfile|Mux22~2_combout  & (\my_regfile|registers[22][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux22~2_combout ))))

	.dataa(\my_regfile|registers[22][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux22~2_combout ),
	.datad(\my_regfile|registers[30][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~4 (
// Equation(s):
// \my_regfile|Mux22~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][9]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~5 (
// Equation(s):
// \my_regfile|Mux22~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux22~4_combout  & ((\my_regfile|registers[28][9]~q ))) # (!\my_regfile|Mux22~4_combout  & (\my_regfile|registers[20][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux22~4_combout ))))

	.dataa(\my_regfile|registers[20][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux22~4_combout ),
	.datad(\my_regfile|registers[28][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~6 (
// Equation(s):
// \my_regfile|Mux22~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux22~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux22~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux22~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux22~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~7 (
// Equation(s):
// \my_regfile|Mux22~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][9]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~8 (
// Equation(s):
// \my_regfile|Mux22~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux22~7_combout  & ((\my_regfile|registers[31][9]~q ))) # (!\my_regfile|Mux22~7_combout  & (\my_regfile|registers[27][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux22~7_combout ))))

	.dataa(\my_regfile|registers[27][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux22~7_combout ),
	.datad(\my_regfile|registers[31][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~9 (
// Equation(s):
// \my_regfile|Mux22~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux22~6_combout  & ((\my_regfile|Mux22~8_combout ))) # (!\my_regfile|Mux22~6_combout  & (\my_regfile|Mux22~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux22~6_combout ))))

	.dataa(\my_regfile|Mux22~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux22~6_combout ),
	.datad(\my_regfile|Mux22~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~10 (
// Equation(s):
// \my_regfile|Mux22~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][9]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~11 (
// Equation(s):
// \my_regfile|Mux22~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux22~10_combout  & ((\my_regfile|registers[11][9]~q ))) # (!\my_regfile|Mux22~10_combout  & (\my_regfile|registers[9][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux22~10_combout ))))

	.dataa(\my_regfile|registers[9][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux22~10_combout ),
	.datad(\my_regfile|registers[11][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~12 (
// Equation(s):
// \my_regfile|Mux22~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][9]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~13 (
// Equation(s):
// \my_regfile|Mux22~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux22~12_combout  & ((\my_regfile|registers[7][9]~q ))) # (!\my_regfile|Mux22~12_combout  & (\my_regfile|registers[6][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux22~12_combout ))))

	.dataa(\my_regfile|registers[6][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux22~12_combout ),
	.datad(\my_regfile|registers[7][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~14 (
// Equation(s):
// \my_regfile|Mux22~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][9]~q ),
	.datac(\my_regfile|registers[1][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~15 (
// Equation(s):
// \my_regfile|Mux22~15_combout  = (\my_regfile|Mux22~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][9]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux22~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][9]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~16 (
// Equation(s):
// \my_regfile|Mux22~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux22~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux22~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux22~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux22~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~17 (
// Equation(s):
// \my_regfile|Mux22~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][9]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][9]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][9]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~18 (
// Equation(s):
// \my_regfile|Mux22~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux22~17_combout  & ((\my_regfile|registers[15][9]~q ))) # (!\my_regfile|Mux22~17_combout  & (\my_regfile|registers[14][9]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux22~17_combout ))))

	.dataa(\my_regfile|registers[14][9]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux22~17_combout ),
	.datad(\my_regfile|registers[15][9]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~19 (
// Equation(s):
// \my_regfile|Mux22~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux22~16_combout  & ((\my_regfile|Mux22~18_combout ))) # (!\my_regfile|Mux22~16_combout  & (\my_regfile|Mux22~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux22~16_combout ))))

	.dataa(\my_regfile|Mux22~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux22~16_combout ),
	.datad(\my_regfile|Mux22~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux22~20 (
// Equation(s):
// \my_regfile|Mux22~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux22~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux22~19_combout )))

	.dataa(\my_regfile|Mux22~9_combout ),
	.datab(\my_regfile|Mux22~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux22~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~9 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux20~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux22~20_combout )))

	.dataa(\my_regfile|Mux20~20_combout ),
	.datab(\my_regfile|Mux22~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~9 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~34 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~9_combout )))

	.dataa(\my_processor|myalu|ShiftRight0~33_combout ),
	.datab(\my_processor|myalu|ShiftRight0~9_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~34 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~35 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~34_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~32_combout ),
	.datab(\my_processor|myalu|ShiftRight0~34_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~35 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector22~0 (
// Equation(s):
// \my_processor|myalu|Selector22~0_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~92_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~34_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~34_combout ),
	.datab(\my_processor|myalu|ShiftRight0~92_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector22~0 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector22~1 (
// Equation(s):
// \my_processor|myalu|Selector22~1_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|myalu|Selector22~0_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|myalu|Selector22~0_combout  & 
// ((\my_processor|myalu|ShiftRight0~40_combout ))) # (!\my_processor|myalu|Selector22~0_combout  & (\my_processor|myalu|ShiftRight0~35_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~35_combout ),
	.datab(\my_processor|myalu|ShiftRight0~40_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|myalu|Selector22~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector22~1 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector22~2 (
// Equation(s):
// \my_processor|myalu|Selector22~2_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|myalu|Selector22~1_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~18_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|myalu|Selector22~1_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~18_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector22~2 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector22~3 (
// Equation(s):
// \my_processor|myalu|Selector22~3_combout  = (\my_regfile|Mux22~20_combout  & ((\my_processor|myalu|Selector22~2_combout ) # ((\my_processor|data_readB[9]~41_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux22~20_combout  & 
// (\my_processor|myalu|Selector22~2_combout  & ((\my_processor|data_readB[9]~41_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_processor|data_readB[9]~41_combout ),
	.datac(\my_processor|myalu|Selector22~2_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector22~3 .lut_mask = 16'hE8F0;
defparam \my_processor|myalu|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector22~4 (
// Equation(s):
// \my_processor|myalu|Selector22~4_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~18_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector22~3_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~18_combout ))

	.dataa(\my_processor|myalu|Add0~18_combout ),
	.datab(\my_processor|myalu|Selector22~3_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector22~4 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux55~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[8]~39 (
// Equation(s):
// \my_processor|data_writeReg[8]~39_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector23~4_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|myalu|Selector23~4_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~39 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][8] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[8]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][8] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~0 (
// Equation(s):
// \my_regfile|Mux23~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~1 (
// Equation(s):
// \my_regfile|Mux23~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux23~0_combout  & ((\my_regfile|registers[29][8]~q ))) # (!\my_regfile|Mux23~0_combout  & (\my_regfile|registers[21][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux23~0_combout ))))

	.dataa(\my_regfile|registers[21][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux23~0_combout ),
	.datad(\my_regfile|registers[29][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~2 (
// Equation(s):
// \my_regfile|Mux23~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~3 (
// Equation(s):
// \my_regfile|Mux23~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux23~2_combout  & ((\my_regfile|registers[30][8]~q ))) # (!\my_regfile|Mux23~2_combout  & (\my_regfile|registers[26][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux23~2_combout ))))

	.dataa(\my_regfile|registers[26][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux23~2_combout ),
	.datad(\my_regfile|registers[30][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~4 (
// Equation(s):
// \my_regfile|Mux23~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~5 (
// Equation(s):
// \my_regfile|Mux23~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux23~4_combout  & ((\my_regfile|registers[28][8]~q ))) # (!\my_regfile|Mux23~4_combout  & (\my_regfile|registers[24][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux23~4_combout ))))

	.dataa(\my_regfile|registers[24][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux23~4_combout ),
	.datad(\my_regfile|registers[28][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~6 (
// Equation(s):
// \my_regfile|Mux23~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux23~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux23~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux23~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux23~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~7 (
// Equation(s):
// \my_regfile|Mux23~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~8 (
// Equation(s):
// \my_regfile|Mux23~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux23~7_combout  & ((\my_regfile|registers[31][8]~q ))) # (!\my_regfile|Mux23~7_combout  & (\my_regfile|registers[23][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux23~7_combout ))))

	.dataa(\my_regfile|registers[23][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux23~7_combout ),
	.datad(\my_regfile|registers[31][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~9 (
// Equation(s):
// \my_regfile|Mux23~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux23~6_combout  & ((\my_regfile|Mux23~8_combout ))) # (!\my_regfile|Mux23~6_combout  & (\my_regfile|Mux23~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux23~6_combout ))))

	.dataa(\my_regfile|Mux23~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux23~6_combout ),
	.datad(\my_regfile|Mux23~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~10 (
// Equation(s):
// \my_regfile|Mux23~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~11 (
// Equation(s):
// \my_regfile|Mux23~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux23~10_combout  & ((\my_regfile|registers[7][8]~q ))) # (!\my_regfile|Mux23~10_combout  & (\my_regfile|registers[6][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux23~10_combout ))))

	.dataa(\my_regfile|registers[6][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux23~10_combout ),
	.datad(\my_regfile|registers[7][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~12 (
// Equation(s):
// \my_regfile|Mux23~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~13 (
// Equation(s):
// \my_regfile|Mux23~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux23~12_combout  & ((\my_regfile|registers[11][8]~q ))) # (!\my_regfile|Mux23~12_combout  & (\my_regfile|registers[9][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux23~12_combout ))))

	.dataa(\my_regfile|registers[9][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux23~12_combout ),
	.datad(\my_regfile|registers[11][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~14 (
// Equation(s):
// \my_regfile|Mux23~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][8]~q ),
	.datac(\my_regfile|registers[1][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~15 (
// Equation(s):
// \my_regfile|Mux23~15_combout  = (\my_regfile|Mux23~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][8]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux23~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][8]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~16 (
// Equation(s):
// \my_regfile|Mux23~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux23~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux23~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux23~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux23~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~17 (
// Equation(s):
// \my_regfile|Mux23~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][8]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][8]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][8]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~18 (
// Equation(s):
// \my_regfile|Mux23~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux23~17_combout  & ((\my_regfile|registers[15][8]~q ))) # (!\my_regfile|Mux23~17_combout  & (\my_regfile|registers[14][8]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux23~17_combout ))))

	.dataa(\my_regfile|registers[14][8]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux23~17_combout ),
	.datad(\my_regfile|registers[15][8]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~19 (
// Equation(s):
// \my_regfile|Mux23~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux23~16_combout  & ((\my_regfile|Mux23~18_combout ))) # (!\my_regfile|Mux23~16_combout  & (\my_regfile|Mux23~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux23~16_combout ))))

	.dataa(\my_regfile|Mux23~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux23~16_combout ),
	.datad(\my_regfile|Mux23~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux23~20 (
// Equation(s):
// \my_regfile|Mux23~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux23~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux23~19_combout )))

	.dataa(\my_regfile|Mux23~9_combout ),
	.datab(\my_regfile|Mux23~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux23~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~10 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux21~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux23~20_combout )))

	.dataa(\my_regfile|Mux21~20_combout ),
	.datab(\my_regfile|Mux23~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~10 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~11 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~10_combout )))

	.dataa(\my_processor|myalu|ShiftRight0~9_combout ),
	.datab(\my_processor|myalu|ShiftRight0~10_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~11 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~12 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~11_combout )))

	.dataa(\my_processor|myalu|ShiftRight0~8_combout ),
	.datab(\my_processor|myalu|ShiftRight0~11_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~12 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector23~0 (
// Equation(s):
// \my_processor|myalu|Selector23~0_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~91_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~30_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~30_combout ),
	.datab(\my_processor|myalu|ShiftRight0~91_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector23~0 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector23~1 (
// Equation(s):
// \my_processor|myalu|Selector23~1_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|myalu|Selector23~0_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|myalu|Selector23~0_combout  & 
// ((\my_processor|myalu|ShiftRight0~25_combout ))) # (!\my_processor|myalu|Selector23~0_combout  & (\my_processor|myalu|ShiftRight0~12_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~12_combout ),
	.datab(\my_processor|myalu|ShiftRight0~25_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|myalu|Selector23~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector23~1 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector23~2 (
// Equation(s):
// \my_processor|myalu|Selector23~2_combout  = (\my_regfile|Mux55~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_regfile|Mux23~20_combout )))) # (!\my_regfile|Mux55~20_combout  & 
// (\my_processor|myalu|Selector31~13_combout  & ((\my_regfile|Mux23~20_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux55~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_regfile|Mux23~20_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector23~2 .lut_mask = 16'hEC8C;
defparam \my_processor|myalu|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector23~3 (
// Equation(s):
// \my_processor|myalu|Selector23~3_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector23~2_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector23~2_combout  & 
// ((\my_processor|myalu|Selector23~1_combout ))) # (!\my_processor|myalu|Selector23~2_combout  & (\my_processor|myalu|Add1~16_combout ))))

	.dataa(\my_processor|myalu|Add1~16_combout ),
	.datab(\my_processor|myalu|Selector23~1_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|myalu|Selector23~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector23~3 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector23~4 (
// Equation(s):
// \my_processor|myalu|Selector23~4_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~16_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector23~3_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~16_combout ))

	.dataa(\my_processor|control_signal|Rdst~0_combout ),
	.datab(\my_processor|myalu|Add0~16_combout ),
	.datac(\my_processor|myalu|Selector31~17_combout ),
	.datad(\my_processor|myalu|Selector23~3_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector23~4 .lut_mask = 16'hCEC4;
defparam \my_processor|myalu|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux56~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[7]~38 (
// Equation(s):
// \my_processor|data_writeReg[7]~38_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector24~7_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|myalu|Selector24~7_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~38 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][7] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[7]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][7] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~0 (
// Equation(s):
// \my_regfile|Mux24~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~1 (
// Equation(s):
// \my_regfile|Mux24~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux24~0_combout  & ((\my_regfile|registers[29][7]~q ))) # (!\my_regfile|Mux24~0_combout  & (\my_regfile|registers[25][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux24~0_combout ))))

	.dataa(\my_regfile|registers[25][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux24~0_combout ),
	.datad(\my_regfile|registers[29][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~2 (
// Equation(s):
// \my_regfile|Mux24~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~3 (
// Equation(s):
// \my_regfile|Mux24~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux24~2_combout  & ((\my_regfile|registers[30][7]~q ))) # (!\my_regfile|Mux24~2_combout  & (\my_regfile|registers[22][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux24~2_combout ))))

	.dataa(\my_regfile|registers[22][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux24~2_combout ),
	.datad(\my_regfile|registers[30][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~4 (
// Equation(s):
// \my_regfile|Mux24~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~5 (
// Equation(s):
// \my_regfile|Mux24~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux24~4_combout  & ((\my_regfile|registers[28][7]~q ))) # (!\my_regfile|Mux24~4_combout  & (\my_regfile|registers[20][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux24~4_combout ))))

	.dataa(\my_regfile|registers[20][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux24~4_combout ),
	.datad(\my_regfile|registers[28][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~6 (
// Equation(s):
// \my_regfile|Mux24~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux24~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux24~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux24~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux24~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~7 (
// Equation(s):
// \my_regfile|Mux24~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~8 (
// Equation(s):
// \my_regfile|Mux24~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux24~7_combout  & ((\my_regfile|registers[31][7]~q ))) # (!\my_regfile|Mux24~7_combout  & (\my_regfile|registers[27][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux24~7_combout ))))

	.dataa(\my_regfile|registers[27][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux24~7_combout ),
	.datad(\my_regfile|registers[31][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~9 (
// Equation(s):
// \my_regfile|Mux24~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux24~6_combout  & ((\my_regfile|Mux24~8_combout ))) # (!\my_regfile|Mux24~6_combout  & (\my_regfile|Mux24~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux24~6_combout ))))

	.dataa(\my_regfile|Mux24~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux24~6_combout ),
	.datad(\my_regfile|Mux24~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~10 (
// Equation(s):
// \my_regfile|Mux24~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~11 (
// Equation(s):
// \my_regfile|Mux24~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux24~10_combout  & ((\my_regfile|registers[11][7]~q ))) # (!\my_regfile|Mux24~10_combout  & (\my_regfile|registers[9][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux24~10_combout ))))

	.dataa(\my_regfile|registers[9][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux24~10_combout ),
	.datad(\my_regfile|registers[11][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~12 (
// Equation(s):
// \my_regfile|Mux24~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~13 (
// Equation(s):
// \my_regfile|Mux24~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux24~12_combout  & ((\my_regfile|registers[7][7]~q ))) # (!\my_regfile|Mux24~12_combout  & (\my_regfile|registers[6][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux24~12_combout ))))

	.dataa(\my_regfile|registers[6][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux24~12_combout ),
	.datad(\my_regfile|registers[7][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~14 (
// Equation(s):
// \my_regfile|Mux24~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][7]~q ),
	.datac(\my_regfile|registers[1][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~15 (
// Equation(s):
// \my_regfile|Mux24~15_combout  = (\my_regfile|Mux24~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][7]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux24~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][7]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~16 (
// Equation(s):
// \my_regfile|Mux24~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux24~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux24~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux24~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux24~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~17 (
// Equation(s):
// \my_regfile|Mux24~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][7]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][7]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][7]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~18 (
// Equation(s):
// \my_regfile|Mux24~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux24~17_combout  & ((\my_regfile|registers[15][7]~q ))) # (!\my_regfile|Mux24~17_combout  & (\my_regfile|registers[14][7]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux24~17_combout ))))

	.dataa(\my_regfile|registers[14][7]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux24~17_combout ),
	.datad(\my_regfile|registers[15][7]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~19 (
// Equation(s):
// \my_regfile|Mux24~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux24~16_combout  & ((\my_regfile|Mux24~18_combout ))) # (!\my_regfile|Mux24~16_combout  & (\my_regfile|Mux24~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux24~16_combout ))))

	.dataa(\my_regfile|Mux24~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux24~16_combout ),
	.datad(\my_regfile|Mux24~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux24~20 (
// Equation(s):
// \my_regfile|Mux24~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux24~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux24~19_combout )))

	.dataa(\my_regfile|Mux24~9_combout ),
	.datab(\my_regfile|Mux24~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux24~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~57 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux22~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_regfile|Mux24~20_combout )))

	.dataa(\my_regfile|Mux22~20_combout ),
	.datab(\my_regfile|Mux24~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~57 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~71 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|myalu|ShiftRight0~10_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|myalu|ShiftRight0~57_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~10_combout ),
	.datab(\my_processor|myalu|ShiftRight0~57_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~71 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector24~2 (
// Equation(s):
// \my_processor|myalu|Selector24~2_combout  = (\my_processor|myalu|Selector24~0_combout  & (((!\my_processor|myalu|Selector0~9_combout )))) # (!\my_processor|myalu|Selector24~0_combout  & ((\my_processor|myalu|Selector0~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~71_combout ))) # (!\my_processor|myalu|Selector0~9_combout  & (\my_processor|myalu|ShiftRight0~88_combout ))))

	.dataa(\my_processor|myalu|Selector24~0_combout ),
	.datab(\my_processor|myalu|ShiftRight0~88_combout ),
	.datac(\my_processor|myalu|Selector0~9_combout ),
	.datad(\my_processor|myalu|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector24~2 .lut_mask = 16'h5E0E;
defparam \my_processor|myalu|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector24~3 (
// Equation(s):
// \my_processor|myalu|Selector24~3_combout  = (\my_processor|myalu|Selector24~0_combout  & ((\my_processor|myalu|Selector24~2_combout  & ((\my_processor|myalu|ShiftRight0~90_combout ))) # (!\my_processor|myalu|Selector24~2_combout  & 
// (\my_processor|myalu|ShiftRight0~73_combout )))) # (!\my_processor|myalu|Selector24~0_combout  & (((\my_processor|myalu|Selector24~2_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~73_combout ),
	.datab(\my_processor|myalu|Selector24~0_combout ),
	.datac(\my_processor|myalu|Selector24~2_combout ),
	.datad(\my_processor|myalu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector24~3 .lut_mask = 16'hF838;
defparam \my_processor|myalu|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector24~1 (
// Equation(s):
// \my_processor|myalu|Selector24~1_combout  = (!\my_processor|myalu|Selector31~12_combout  & ((!\my_processor|myalu|Selector31~13_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector24~1 .lut_mask = 16'h003F;
defparam \my_processor|myalu|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector24~4 (
// Equation(s):
// \my_processor|myalu|Selector24~4_combout  = (\my_processor|myalu|Selector24~1_combout  & ((\my_processor|myalu|Selector31~13_combout  & (\my_processor|myalu|ShiftLeft0~26_combout )) # (!\my_processor|myalu|Selector31~13_combout  & 
// ((\my_processor|myalu|Add1~14_combout ))))) # (!\my_processor|myalu|Selector24~1_combout  & (((!\my_processor|myalu|Selector31~13_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~26_combout ),
	.datab(\my_processor|myalu|Add1~14_combout ),
	.datac(\my_processor|myalu|Selector24~1_combout ),
	.datad(\my_processor|myalu|Selector31~13_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector24~4 .lut_mask = 16'hA0CF;
defparam \my_processor|myalu|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector24~5 (
// Equation(s):
// \my_processor|myalu|Selector24~5_combout  = (\my_processor|myalu|Selector24~4_combout  & (((\my_regfile|Mux24~20_combout  & \my_processor|data_readB[7]~39_combout )) # (!\my_processor|myalu|Selector31~12_combout ))) # 
// (!\my_processor|myalu|Selector24~4_combout  & (\my_processor|myalu|Selector31~12_combout  & ((\my_regfile|Mux24~20_combout ) # (\my_processor|data_readB[7]~39_combout ))))

	.dataa(\my_regfile|Mux24~20_combout ),
	.datab(\my_processor|data_readB[7]~39_combout ),
	.datac(\my_processor|myalu|Selector24~4_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector24~5 .lut_mask = 16'h8EF0;
defparam \my_processor|myalu|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector24~6 (
// Equation(s):
// \my_processor|myalu|Selector24~6_combout  = (\my_processor|myalu|Selector28~2_combout  & (\my_processor|myalu|Selector24~3_combout )) # (!\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Selector24~5_combout )))

	.dataa(\my_processor|myalu|Selector24~3_combout ),
	.datab(\my_processor|myalu|Selector24~5_combout ),
	.datac(gnd),
	.datad(\my_processor|myalu|Selector28~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector24~6 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector24~7 (
// Equation(s):
// \my_processor|myalu|Selector24~7_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~14_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector24~6_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~14_combout ))

	.dataa(\my_processor|myalu|Add0~14_combout ),
	.datab(\my_processor|myalu|Selector24~6_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector24~7 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux57~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[6]~37 (
// Equation(s):
// \my_processor|data_writeReg[6]~37_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [6])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector25~5_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|myalu|Selector25~5_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~37 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][6] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[6]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][6] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~0 (
// Equation(s):
// \my_regfile|Mux25~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][6]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][6]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~1 (
// Equation(s):
// \my_regfile|Mux25~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux25~0_combout  & ((\my_regfile|registers[29][6]~q ))) # (!\my_regfile|Mux25~0_combout  & (\my_regfile|registers[21][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux25~0_combout ))))

	.dataa(\my_regfile|registers[21][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux25~0_combout ),
	.datad(\my_regfile|registers[29][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~2 (
// Equation(s):
// \my_regfile|Mux25~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][6]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][6]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~3 (
// Equation(s):
// \my_regfile|Mux25~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux25~2_combout  & ((\my_regfile|registers[30][6]~q ))) # (!\my_regfile|Mux25~2_combout  & (\my_regfile|registers[26][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux25~2_combout ))))

	.dataa(\my_regfile|registers[26][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux25~2_combout ),
	.datad(\my_regfile|registers[30][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~4 (
// Equation(s):
// \my_regfile|Mux25~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][6]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][6]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~5 (
// Equation(s):
// \my_regfile|Mux25~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux25~4_combout  & ((\my_regfile|registers[28][6]~q ))) # (!\my_regfile|Mux25~4_combout  & (\my_regfile|registers[24][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux25~4_combout ))))

	.dataa(\my_regfile|registers[24][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux25~4_combout ),
	.datad(\my_regfile|registers[28][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~6 (
// Equation(s):
// \my_regfile|Mux25~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux25~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux25~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux25~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux25~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~7 (
// Equation(s):
// \my_regfile|Mux25~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][6]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][6]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~8 (
// Equation(s):
// \my_regfile|Mux25~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux25~7_combout  & ((\my_regfile|registers[31][6]~q ))) # (!\my_regfile|Mux25~7_combout  & (\my_regfile|registers[23][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux25~7_combout ))))

	.dataa(\my_regfile|registers[23][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux25~7_combout ),
	.datad(\my_regfile|registers[31][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~9 (
// Equation(s):
// \my_regfile|Mux25~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux25~6_combout  & ((\my_regfile|Mux25~8_combout ))) # (!\my_regfile|Mux25~6_combout  & (\my_regfile|Mux25~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux25~6_combout ))))

	.dataa(\my_regfile|Mux25~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux25~6_combout ),
	.datad(\my_regfile|Mux25~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~10 (
// Equation(s):
// \my_regfile|Mux25~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][6]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][6]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~11 (
// Equation(s):
// \my_regfile|Mux25~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux25~10_combout  & ((\my_regfile|registers[7][6]~q ))) # (!\my_regfile|Mux25~10_combout  & (\my_regfile|registers[6][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux25~10_combout ))))

	.dataa(\my_regfile|registers[6][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux25~10_combout ),
	.datad(\my_regfile|registers[7][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~12 (
// Equation(s):
// \my_regfile|Mux25~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][6]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][6]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~13 (
// Equation(s):
// \my_regfile|Mux25~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux25~12_combout  & ((\my_regfile|registers[11][6]~q ))) # (!\my_regfile|Mux25~12_combout  & (\my_regfile|registers[9][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux25~12_combout ))))

	.dataa(\my_regfile|registers[9][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux25~12_combout ),
	.datad(\my_regfile|registers[11][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~14 (
// Equation(s):
// \my_regfile|Mux25~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][6]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][6]~q ),
	.datac(\my_regfile|registers[1][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~15 (
// Equation(s):
// \my_regfile|Mux25~15_combout  = (\my_regfile|Mux25~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][6]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux25~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][6]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~16 (
// Equation(s):
// \my_regfile|Mux25~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux25~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux25~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux25~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux25~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~17 (
// Equation(s):
// \my_regfile|Mux25~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][6]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][6]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][6]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~18 (
// Equation(s):
// \my_regfile|Mux25~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux25~17_combout  & ((\my_regfile|registers[15][6]~q ))) # (!\my_regfile|Mux25~17_combout  & (\my_regfile|registers[14][6]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux25~17_combout ))))

	.dataa(\my_regfile|registers[14][6]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux25~17_combout ),
	.datad(\my_regfile|registers[15][6]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~19 (
// Equation(s):
// \my_regfile|Mux25~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux25~16_combout  & ((\my_regfile|Mux25~18_combout ))) # (!\my_regfile|Mux25~16_combout  & (\my_regfile|Mux25~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux25~16_combout ))))

	.dataa(\my_regfile|Mux25~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux25~16_combout ),
	.datad(\my_regfile|Mux25~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux25~20 (
// Equation(s):
// \my_regfile|Mux25~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux25~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux25~19_combout )))

	.dataa(\my_regfile|Mux25~9_combout ),
	.datab(\my_regfile|Mux25~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux25~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~56 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~56_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux23~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux25~20_combout )))))

	.dataa(\my_regfile|Mux23~20_combout ),
	.datab(\my_regfile|Mux25~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~56 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~58 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~58_combout  = (\my_processor|myalu|ShiftRight0~56_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|myalu|ShiftRight0~57_combout ))

	.dataa(\my_processor|myalu|ShiftRight0~56_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|myalu|ShiftRight0~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~58 .lut_mask = 16'hEAEA;
defparam \my_processor|myalu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector25~0 (
// Equation(s):
// \my_processor|myalu|Selector25~0_combout  = (\my_processor|myalu|Selector0~9_combout  & ((\my_processor|myalu|Selector24~0_combout  & (\my_processor|myalu|ShiftRight0~62_combout )) # (!\my_processor|myalu|Selector24~0_combout  & 
// ((\my_processor|myalu|ShiftRight0~58_combout ))))) # (!\my_processor|myalu|Selector0~9_combout  & (((\my_processor|myalu|Selector24~0_combout ))))

	.dataa(\my_processor|myalu|Selector0~9_combout ),
	.datab(\my_processor|myalu|ShiftRight0~62_combout ),
	.datac(\my_processor|myalu|Selector24~0_combout ),
	.datad(\my_processor|myalu|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector25~0 .lut_mask = 16'hDAD0;
defparam \my_processor|myalu|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector25~1 (
// Equation(s):
// \my_processor|myalu|Selector25~1_combout  = (\my_processor|myalu|Selector0~9_combout  & (((\my_processor|myalu|Selector25~0_combout )))) # (!\my_processor|myalu|Selector0~9_combout  & ((\my_processor|myalu|Selector25~0_combout  & 
// ((\my_processor|myalu|ShiftRight0~87_combout ))) # (!\my_processor|myalu|Selector25~0_combout  & (\my_processor|myalu|ShiftRight0~84_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~84_combout ),
	.datab(\my_processor|myalu|Selector0~9_combout ),
	.datac(\my_processor|myalu|Selector25~0_combout ),
	.datad(\my_processor|myalu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector25~1 .lut_mask = 16'hF2C2;
defparam \my_processor|myalu|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector25~2 (
// Equation(s):
// \my_processor|myalu|Selector25~2_combout  = (\my_processor|myalu|Selector24~1_combout  & ((\my_processor|myalu|Selector31~13_combout  & (\my_processor|myalu|ShiftLeft0~22_combout )) # (!\my_processor|myalu|Selector31~13_combout  & 
// ((\my_processor|myalu|Add1~12_combout ))))) # (!\my_processor|myalu|Selector24~1_combout  & (((!\my_processor|myalu|Selector31~13_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~22_combout ),
	.datab(\my_processor|myalu|Add1~12_combout ),
	.datac(\my_processor|myalu|Selector24~1_combout ),
	.datad(\my_processor|myalu|Selector31~13_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector25~2 .lut_mask = 16'hA0CF;
defparam \my_processor|myalu|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector25~3 (
// Equation(s):
// \my_processor|myalu|Selector25~3_combout  = (\my_processor|myalu|Selector25~2_combout  & (((\my_regfile|Mux25~20_combout  & \my_processor|data_readB[6]~38_combout )) # (!\my_processor|myalu|Selector31~12_combout ))) # 
// (!\my_processor|myalu|Selector25~2_combout  & (\my_processor|myalu|Selector31~12_combout  & ((\my_regfile|Mux25~20_combout ) # (\my_processor|data_readB[6]~38_combout ))))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_processor|data_readB[6]~38_combout ),
	.datac(\my_processor|myalu|Selector25~2_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector25~3 .lut_mask = 16'h8EF0;
defparam \my_processor|myalu|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector25~4 (
// Equation(s):
// \my_processor|myalu|Selector25~4_combout  = (\my_processor|myalu|Selector28~2_combout  & (\my_processor|myalu|Selector25~1_combout )) # (!\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Selector25~3_combout )))

	.dataa(\my_processor|myalu|Selector25~1_combout ),
	.datab(\my_processor|myalu|Selector25~3_combout ),
	.datac(gnd),
	.datad(\my_processor|myalu|Selector28~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector25~4 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector25~5 (
// Equation(s):
// \my_processor|myalu|Selector25~5_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~12_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector25~4_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~12_combout ))

	.dataa(\my_processor|myalu|Add0~12_combout ),
	.datab(\my_processor|myalu|Selector25~4_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector25~5 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux58~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[5]~36 (
// Equation(s):
// \my_processor|data_writeReg[5]~36_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector26~5_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|myalu|Selector26~5_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~36 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][5] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][5] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~0 (
// Equation(s):
// \my_regfile|Mux26~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][5]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~1 (
// Equation(s):
// \my_regfile|Mux26~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux26~0_combout  & ((\my_regfile|registers[29][5]~q ))) # (!\my_regfile|Mux26~0_combout  & (\my_regfile|registers[25][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux26~0_combout ))))

	.dataa(\my_regfile|registers[25][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux26~0_combout ),
	.datad(\my_regfile|registers[29][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~2 (
// Equation(s):
// \my_regfile|Mux26~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][5]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~3 (
// Equation(s):
// \my_regfile|Mux26~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux26~2_combout  & ((\my_regfile|registers[30][5]~q ))) # (!\my_regfile|Mux26~2_combout  & (\my_regfile|registers[22][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux26~2_combout ))))

	.dataa(\my_regfile|registers[22][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux26~2_combout ),
	.datad(\my_regfile|registers[30][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~4 (
// Equation(s):
// \my_regfile|Mux26~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][5]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~5 (
// Equation(s):
// \my_regfile|Mux26~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux26~4_combout  & ((\my_regfile|registers[28][5]~q ))) # (!\my_regfile|Mux26~4_combout  & (\my_regfile|registers[20][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux26~4_combout ))))

	.dataa(\my_regfile|registers[20][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux26~4_combout ),
	.datad(\my_regfile|registers[28][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~6 (
// Equation(s):
// \my_regfile|Mux26~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux26~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux26~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux26~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux26~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~7 (
// Equation(s):
// \my_regfile|Mux26~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][5]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~8 (
// Equation(s):
// \my_regfile|Mux26~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux26~7_combout  & ((\my_regfile|registers[31][5]~q ))) # (!\my_regfile|Mux26~7_combout  & (\my_regfile|registers[27][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux26~7_combout ))))

	.dataa(\my_regfile|registers[27][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux26~7_combout ),
	.datad(\my_regfile|registers[31][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~9 (
// Equation(s):
// \my_regfile|Mux26~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux26~6_combout  & ((\my_regfile|Mux26~8_combout ))) # (!\my_regfile|Mux26~6_combout  & (\my_regfile|Mux26~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux26~6_combout ))))

	.dataa(\my_regfile|Mux26~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux26~6_combout ),
	.datad(\my_regfile|Mux26~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~10 (
// Equation(s):
// \my_regfile|Mux26~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][5]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~11 (
// Equation(s):
// \my_regfile|Mux26~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux26~10_combout  & ((\my_regfile|registers[11][5]~q ))) # (!\my_regfile|Mux26~10_combout  & (\my_regfile|registers[9][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux26~10_combout ))))

	.dataa(\my_regfile|registers[9][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux26~10_combout ),
	.datad(\my_regfile|registers[11][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~12 (
// Equation(s):
// \my_regfile|Mux26~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][5]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~13 (
// Equation(s):
// \my_regfile|Mux26~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux26~12_combout  & ((\my_regfile|registers[7][5]~q ))) # (!\my_regfile|Mux26~12_combout  & (\my_regfile|registers[6][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux26~12_combout ))))

	.dataa(\my_regfile|registers[6][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux26~12_combout ),
	.datad(\my_regfile|registers[7][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~14 (
// Equation(s):
// \my_regfile|Mux26~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][5]~q ),
	.datac(\my_regfile|registers[1][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~15 (
// Equation(s):
// \my_regfile|Mux26~15_combout  = (\my_regfile|Mux26~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][5]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux26~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][5]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~16 (
// Equation(s):
// \my_regfile|Mux26~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux26~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux26~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux26~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux26~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~17 (
// Equation(s):
// \my_regfile|Mux26~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][5]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][5]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][5]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~18 (
// Equation(s):
// \my_regfile|Mux26~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux26~17_combout  & ((\my_regfile|registers[15][5]~q ))) # (!\my_regfile|Mux26~17_combout  & (\my_regfile|registers[14][5]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux26~17_combout ))))

	.dataa(\my_regfile|registers[14][5]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux26~17_combout ),
	.datad(\my_regfile|registers[15][5]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~19 (
// Equation(s):
// \my_regfile|Mux26~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux26~16_combout  & ((\my_regfile|Mux26~18_combout ))) # (!\my_regfile|Mux26~16_combout  & (\my_regfile|Mux26~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux26~16_combout ))))

	.dataa(\my_regfile|Mux26~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux26~16_combout ),
	.datad(\my_regfile|Mux26~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux26~20 (
// Equation(s):
// \my_regfile|Mux26~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux26~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux26~19_combout )))

	.dataa(\my_regfile|Mux26~9_combout ),
	.datab(\my_regfile|Mux26~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux26~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~28 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux23~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux24~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux23~20_combout ),
	.datac(\my_regfile|Mux24~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~28 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~29 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux25~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux26~20_combout )))

	.dataa(\my_regfile|Mux25~20_combout ),
	.datab(\my_regfile|Mux26~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~29 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~30 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~30_combout  = (\my_processor|myalu|ShiftRight0~28_combout ) # ((\my_processor|myalu|ShiftRight0~29_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|myalu|ShiftRight0~28_combout ),
	.datab(\my_processor|myalu|ShiftRight0~29_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~30 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector26~0 (
// Equation(s):
// \my_processor|myalu|Selector26~0_combout  = (\my_processor|myalu|Selector24~0_combout  & (((!\my_processor|myalu|Selector0~9_combout )))) # (!\my_processor|myalu|Selector24~0_combout  & ((\my_processor|myalu|Selector0~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~30_combout ))) # (!\my_processor|myalu|Selector0~9_combout  & (\my_processor|myalu|ShiftRight0~79_combout ))))

	.dataa(\my_processor|myalu|Selector24~0_combout ),
	.datab(\my_processor|myalu|ShiftRight0~79_combout ),
	.datac(\my_processor|myalu|Selector0~9_combout ),
	.datad(\my_processor|myalu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector26~0 .lut_mask = 16'h5E0E;
defparam \my_processor|myalu|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector26~1 (
// Equation(s):
// \my_processor|myalu|Selector26~1_combout  = (\my_processor|myalu|Selector24~0_combout  & ((\my_processor|myalu|Selector26~0_combout  & ((\my_processor|myalu|ShiftRight0~83_combout ))) # (!\my_processor|myalu|Selector26~0_combout  & 
// (\my_processor|myalu|ShiftRight0~34_combout )))) # (!\my_processor|myalu|Selector24~0_combout  & (((\my_processor|myalu|Selector26~0_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~34_combout ),
	.datab(\my_processor|myalu|Selector24~0_combout ),
	.datac(\my_processor|myalu|Selector26~0_combout ),
	.datad(\my_processor|myalu|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector26~1 .lut_mask = 16'hF838;
defparam \my_processor|myalu|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector26~2 (
// Equation(s):
// \my_processor|myalu|Selector26~2_combout  = (\my_processor|myalu|Selector24~1_combout  & ((\my_processor|myalu|Selector31~13_combout  & (\my_processor|myalu|ShiftLeft0~19_combout )) # (!\my_processor|myalu|Selector31~13_combout  & 
// ((\my_processor|myalu|Add1~10_combout ))))) # (!\my_processor|myalu|Selector24~1_combout  & (((!\my_processor|myalu|Selector31~13_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~19_combout ),
	.datab(\my_processor|myalu|Add1~10_combout ),
	.datac(\my_processor|myalu|Selector24~1_combout ),
	.datad(\my_processor|myalu|Selector31~13_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector26~2 .lut_mask = 16'hA0CF;
defparam \my_processor|myalu|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector26~3 (
// Equation(s):
// \my_processor|myalu|Selector26~3_combout  = (\my_processor|myalu|Selector26~2_combout  & (((\my_regfile|Mux26~20_combout  & \my_processor|data_readB[5]~37_combout )) # (!\my_processor|myalu|Selector31~12_combout ))) # 
// (!\my_processor|myalu|Selector26~2_combout  & (\my_processor|myalu|Selector31~12_combout  & ((\my_regfile|Mux26~20_combout ) # (\my_processor|data_readB[5]~37_combout ))))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_processor|data_readB[5]~37_combout ),
	.datac(\my_processor|myalu|Selector26~2_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector26~3 .lut_mask = 16'h8EF0;
defparam \my_processor|myalu|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector26~4 (
// Equation(s):
// \my_processor|myalu|Selector26~4_combout  = (\my_processor|myalu|Selector28~2_combout  & (\my_processor|myalu|Selector26~1_combout )) # (!\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Selector26~3_combout )))

	.dataa(\my_processor|myalu|Selector26~1_combout ),
	.datab(\my_processor|myalu|Selector26~3_combout ),
	.datac(gnd),
	.datad(\my_processor|myalu|Selector28~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector26~4 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector26~5 (
// Equation(s):
// \my_processor|myalu|Selector26~5_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~10_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector26~4_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~10_combout ))

	.dataa(\my_processor|myalu|Add0~10_combout ),
	.datab(\my_processor|myalu|Selector26~4_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector26~5 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux59~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[4]~35 (
// Equation(s):
// \my_processor|data_writeReg[4]~35_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector27~5_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|myalu|Selector27~5_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~35 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][4] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[4]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][4] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~0 (
// Equation(s):
// \my_regfile|Mux27~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][4]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~1 (
// Equation(s):
// \my_regfile|Mux27~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux27~0_combout  & ((\my_regfile|registers[29][4]~q ))) # (!\my_regfile|Mux27~0_combout  & (\my_regfile|registers[21][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux27~0_combout ))))

	.dataa(\my_regfile|registers[21][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux27~0_combout ),
	.datad(\my_regfile|registers[29][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~2 (
// Equation(s):
// \my_regfile|Mux27~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][4]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~3 (
// Equation(s):
// \my_regfile|Mux27~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux27~2_combout  & ((\my_regfile|registers[30][4]~q ))) # (!\my_regfile|Mux27~2_combout  & (\my_regfile|registers[26][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux27~2_combout ))))

	.dataa(\my_regfile|registers[26][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux27~2_combout ),
	.datad(\my_regfile|registers[30][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~4 (
// Equation(s):
// \my_regfile|Mux27~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][4]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~5 (
// Equation(s):
// \my_regfile|Mux27~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux27~4_combout  & ((\my_regfile|registers[28][4]~q ))) # (!\my_regfile|Mux27~4_combout  & (\my_regfile|registers[24][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux27~4_combout ))))

	.dataa(\my_regfile|registers[24][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux27~4_combout ),
	.datad(\my_regfile|registers[28][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~6 (
// Equation(s):
// \my_regfile|Mux27~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux27~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux27~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux27~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux27~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~7 (
// Equation(s):
// \my_regfile|Mux27~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][4]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~8 (
// Equation(s):
// \my_regfile|Mux27~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux27~7_combout  & ((\my_regfile|registers[31][4]~q ))) # (!\my_regfile|Mux27~7_combout  & (\my_regfile|registers[23][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux27~7_combout ))))

	.dataa(\my_regfile|registers[23][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux27~7_combout ),
	.datad(\my_regfile|registers[31][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~9 (
// Equation(s):
// \my_regfile|Mux27~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux27~6_combout  & ((\my_regfile|Mux27~8_combout ))) # (!\my_regfile|Mux27~6_combout  & (\my_regfile|Mux27~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux27~6_combout ))))

	.dataa(\my_regfile|Mux27~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux27~6_combout ),
	.datad(\my_regfile|Mux27~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~10 (
// Equation(s):
// \my_regfile|Mux27~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][4]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~11 (
// Equation(s):
// \my_regfile|Mux27~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux27~10_combout  & ((\my_regfile|registers[7][4]~q ))) # (!\my_regfile|Mux27~10_combout  & (\my_regfile|registers[6][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux27~10_combout ))))

	.dataa(\my_regfile|registers[6][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux27~10_combout ),
	.datad(\my_regfile|registers[7][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~12 (
// Equation(s):
// \my_regfile|Mux27~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][4]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~13 (
// Equation(s):
// \my_regfile|Mux27~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux27~12_combout  & ((\my_regfile|registers[11][4]~q ))) # (!\my_regfile|Mux27~12_combout  & (\my_regfile|registers[9][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux27~12_combout ))))

	.dataa(\my_regfile|registers[9][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux27~12_combout ),
	.datad(\my_regfile|registers[11][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~14 (
// Equation(s):
// \my_regfile|Mux27~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][4]~q ),
	.datac(\my_regfile|registers[1][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~15 (
// Equation(s):
// \my_regfile|Mux27~15_combout  = (\my_regfile|Mux27~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][4]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux27~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][4]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~16 (
// Equation(s):
// \my_regfile|Mux27~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux27~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux27~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux27~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux27~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~17 (
// Equation(s):
// \my_regfile|Mux27~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][4]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][4]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][4]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~18 (
// Equation(s):
// \my_regfile|Mux27~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux27~17_combout  & ((\my_regfile|registers[15][4]~q ))) # (!\my_regfile|Mux27~17_combout  & (\my_regfile|registers[14][4]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux27~17_combout ))))

	.dataa(\my_regfile|registers[14][4]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux27~17_combout ),
	.datad(\my_regfile|registers[15][4]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~19 (
// Equation(s):
// \my_regfile|Mux27~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux27~16_combout  & ((\my_regfile|Mux27~18_combout ))) # (!\my_regfile|Mux27~16_combout  & (\my_regfile|Mux27~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux27~16_combout ))))

	.dataa(\my_regfile|Mux27~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux27~16_combout ),
	.datad(\my_regfile|Mux27~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux27~20 (
// Equation(s):
// \my_regfile|Mux27~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux27~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux27~19_combout )))

	.dataa(\my_regfile|Mux27~9_combout ),
	.datab(\my_regfile|Mux27~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux27~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~3 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux24~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux25~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux24~20_combout ),
	.datac(\my_regfile|Mux25~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~3 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~4 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux26~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux27~20_combout )))

	.dataa(\my_regfile|Mux26~20_combout ),
	.datab(\my_regfile|Mux27~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~4 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~5 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~5_combout  = (\my_processor|myalu|ShiftRight0~3_combout ) # ((\my_processor|myalu|ShiftRight0~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|myalu|ShiftRight0~3_combout ),
	.datab(\my_processor|myalu|ShiftRight0~4_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~5 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector27~0 (
// Equation(s):
// \my_processor|myalu|Selector27~0_combout  = (\my_processor|myalu|Selector0~9_combout  & ((\my_processor|myalu|Selector24~0_combout  & (\my_processor|myalu|ShiftRight0~11_combout )) # (!\my_processor|myalu|Selector24~0_combout  & 
// ((\my_processor|myalu|ShiftRight0~5_combout ))))) # (!\my_processor|myalu|Selector0~9_combout  & (((\my_processor|myalu|Selector24~0_combout ))))

	.dataa(\my_processor|myalu|Selector0~9_combout ),
	.datab(\my_processor|myalu|ShiftRight0~11_combout ),
	.datac(\my_processor|myalu|Selector24~0_combout ),
	.datad(\my_processor|myalu|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector27~0 .lut_mask = 16'hDAD0;
defparam \my_processor|myalu|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector27~1 (
// Equation(s):
// \my_processor|myalu|Selector27~1_combout  = (\my_processor|myalu|Selector0~9_combout  & (((\my_processor|myalu|Selector27~0_combout )))) # (!\my_processor|myalu|Selector0~9_combout  & ((\my_processor|myalu|Selector27~0_combout  & 
// ((\my_processor|myalu|ShiftRight0~78_combout ))) # (!\my_processor|myalu|Selector27~0_combout  & (\my_processor|myalu|ShiftRight0~75_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~75_combout ),
	.datab(\my_processor|myalu|Selector0~9_combout ),
	.datac(\my_processor|myalu|Selector27~0_combout ),
	.datad(\my_processor|myalu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector27~1 .lut_mask = 16'hF2C2;
defparam \my_processor|myalu|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector27~2 (
// Equation(s):
// \my_processor|myalu|Selector27~2_combout  = (\my_processor|myalu|Selector24~1_combout  & ((\my_processor|myalu|Selector31~13_combout  & (\my_processor|myalu|ShiftLeft0~15_combout )) # (!\my_processor|myalu|Selector31~13_combout  & 
// ((\my_processor|myalu|Add1~8_combout ))))) # (!\my_processor|myalu|Selector24~1_combout  & (((!\my_processor|myalu|Selector31~13_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~15_combout ),
	.datab(\my_processor|myalu|Add1~8_combout ),
	.datac(\my_processor|myalu|Selector24~1_combout ),
	.datad(\my_processor|myalu|Selector31~13_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector27~2 .lut_mask = 16'hA0CF;
defparam \my_processor|myalu|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector27~3 (
// Equation(s):
// \my_processor|myalu|Selector27~3_combout  = (\my_processor|myalu|Selector27~2_combout  & (((\my_regfile|Mux27~20_combout  & \my_processor|data_readB[4]~36_combout )) # (!\my_processor|myalu|Selector31~12_combout ))) # 
// (!\my_processor|myalu|Selector27~2_combout  & (\my_processor|myalu|Selector31~12_combout  & ((\my_regfile|Mux27~20_combout ) # (\my_processor|data_readB[4]~36_combout ))))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_processor|data_readB[4]~36_combout ),
	.datac(\my_processor|myalu|Selector27~2_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector27~3 .lut_mask = 16'h8EF0;
defparam \my_processor|myalu|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector27~4 (
// Equation(s):
// \my_processor|myalu|Selector27~4_combout  = (\my_processor|myalu|Selector28~2_combout  & (\my_processor|myalu|Selector27~1_combout )) # (!\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Selector27~3_combout )))

	.dataa(\my_processor|myalu|Selector27~1_combout ),
	.datab(\my_processor|myalu|Selector27~3_combout ),
	.datac(gnd),
	.datad(\my_processor|myalu|Selector28~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector27~4 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector27~5 (
// Equation(s):
// \my_processor|myalu|Selector27~5_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~8_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector27~4_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~8_combout ))

	.dataa(\my_processor|myalu|Add0~8_combout ),
	.datab(\my_processor|myalu|Selector27~4_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector27~5 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux60~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[3]~34 (
// Equation(s):
// \my_processor|data_writeReg[3]~34_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [3])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector28~12_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|myalu|Selector28~12_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~34 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][3] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][3] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~0 (
// Equation(s):
// \my_regfile|Mux28~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][3]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~1 (
// Equation(s):
// \my_regfile|Mux28~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux28~0_combout  & ((\my_regfile|registers[29][3]~q ))) # (!\my_regfile|Mux28~0_combout  & (\my_regfile|registers[25][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux28~0_combout ))))

	.dataa(\my_regfile|registers[25][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux28~0_combout ),
	.datad(\my_regfile|registers[29][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~2 (
// Equation(s):
// \my_regfile|Mux28~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][3]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~3 (
// Equation(s):
// \my_regfile|Mux28~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux28~2_combout  & ((\my_regfile|registers[30][3]~q ))) # (!\my_regfile|Mux28~2_combout  & (\my_regfile|registers[22][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux28~2_combout ))))

	.dataa(\my_regfile|registers[22][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux28~2_combout ),
	.datad(\my_regfile|registers[30][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~4 (
// Equation(s):
// \my_regfile|Mux28~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][3]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~5 (
// Equation(s):
// \my_regfile|Mux28~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux28~4_combout  & ((\my_regfile|registers[28][3]~q ))) # (!\my_regfile|Mux28~4_combout  & (\my_regfile|registers[20][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux28~4_combout ))))

	.dataa(\my_regfile|registers[20][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux28~4_combout ),
	.datad(\my_regfile|registers[28][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~6 (
// Equation(s):
// \my_regfile|Mux28~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux28~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux28~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux28~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux28~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~7 (
// Equation(s):
// \my_regfile|Mux28~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][3]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~8 (
// Equation(s):
// \my_regfile|Mux28~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux28~7_combout  & ((\my_regfile|registers[31][3]~q ))) # (!\my_regfile|Mux28~7_combout  & (\my_regfile|registers[27][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux28~7_combout ))))

	.dataa(\my_regfile|registers[27][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux28~7_combout ),
	.datad(\my_regfile|registers[31][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~9 (
// Equation(s):
// \my_regfile|Mux28~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux28~6_combout  & ((\my_regfile|Mux28~8_combout ))) # (!\my_regfile|Mux28~6_combout  & (\my_regfile|Mux28~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux28~6_combout ))))

	.dataa(\my_regfile|Mux28~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux28~6_combout ),
	.datad(\my_regfile|Mux28~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~10 (
// Equation(s):
// \my_regfile|Mux28~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][3]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~11 (
// Equation(s):
// \my_regfile|Mux28~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux28~10_combout  & ((\my_regfile|registers[11][3]~q ))) # (!\my_regfile|Mux28~10_combout  & (\my_regfile|registers[9][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux28~10_combout ))))

	.dataa(\my_regfile|registers[9][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux28~10_combout ),
	.datad(\my_regfile|registers[11][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~12 (
// Equation(s):
// \my_regfile|Mux28~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][3]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~13 (
// Equation(s):
// \my_regfile|Mux28~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux28~12_combout  & ((\my_regfile|registers[7][3]~q ))) # (!\my_regfile|Mux28~12_combout  & (\my_regfile|registers[6][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux28~12_combout ))))

	.dataa(\my_regfile|registers[6][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux28~12_combout ),
	.datad(\my_regfile|registers[7][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~14 (
// Equation(s):
// \my_regfile|Mux28~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][3]~q ),
	.datac(\my_regfile|registers[1][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~15 (
// Equation(s):
// \my_regfile|Mux28~15_combout  = (\my_regfile|Mux28~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][3]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux28~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][3]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~16 (
// Equation(s):
// \my_regfile|Mux28~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux28~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux28~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux28~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux28~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~17 (
// Equation(s):
// \my_regfile|Mux28~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][3]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][3]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][3]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~18 (
// Equation(s):
// \my_regfile|Mux28~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux28~17_combout  & ((\my_regfile|registers[15][3]~q ))) # (!\my_regfile|Mux28~17_combout  & (\my_regfile|registers[14][3]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux28~17_combout ))))

	.dataa(\my_regfile|registers[14][3]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux28~17_combout ),
	.datad(\my_regfile|registers[15][3]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~19 (
// Equation(s):
// \my_regfile|Mux28~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux28~16_combout  & ((\my_regfile|Mux28~18_combout ))) # (!\my_regfile|Mux28~16_combout  & (\my_regfile|Mux28~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux28~16_combout ))))

	.dataa(\my_regfile|Mux28~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux28~16_combout ),
	.datad(\my_regfile|Mux28~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux28~20 (
// Equation(s):
// \my_regfile|Mux28~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux28~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux28~19_combout )))

	.dataa(\my_regfile|Mux28~9_combout ),
	.datab(\my_regfile|Mux28~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux28~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~27 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux27~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux28~20_combout )))

	.dataa(\my_regfile|Mux27~20_combout ),
	.datab(\my_regfile|Mux28~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~27 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~7 (
// Equation(s):
// \my_processor|myalu|Selector28~7_combout  = (\my_processor|myalu|Selector28~0_combout  & (((\my_processor|myalu|Selector28~1_combout )))) # (!\my_processor|myalu|Selector28~0_combout  & ((\my_processor|myalu|Selector28~1_combout  & 
// (\my_processor|myalu|ShiftRight0~71_combout )) # (!\my_processor|myalu|Selector28~1_combout  & ((\my_processor|myalu|ShiftRight0~27_combout )))))

	.dataa(\my_processor|myalu|Selector28~0_combout ),
	.datab(\my_processor|myalu|ShiftRight0~71_combout ),
	.datac(\my_processor|myalu|Selector28~1_combout ),
	.datad(\my_processor|myalu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~7 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector28~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~8 (
// Equation(s):
// \my_processor|myalu|Selector28~8_combout  = (\my_processor|myalu|Selector28~0_combout  & ((\my_processor|myalu|Selector28~7_combout  & ((\my_processor|myalu|ShiftRight0~74_combout ))) # (!\my_processor|myalu|Selector28~7_combout  & 
// (\my_processor|myalu|ShiftRight0~29_combout )))) # (!\my_processor|myalu|Selector28~0_combout  & (((\my_processor|myalu|Selector28~7_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~29_combout ),
	.datab(\my_processor|myalu|Selector28~0_combout ),
	.datac(\my_processor|myalu|Selector28~7_combout ),
	.datad(\my_processor|myalu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~8 .lut_mask = 16'hF838;
defparam \my_processor|myalu|Selector28~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~3 (
// Equation(s):
// \my_processor|myalu|Selector28~3_combout  = (((!\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_processor|ALUop[0]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|control_signal|Rdst~0_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|ALUop[0]~0_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~3 .lut_mask = 16'h1FFF;
defparam \my_processor|myalu|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~9 (
// Equation(s):
// \my_processor|myalu|Selector28~9_combout  = (\my_processor|myalu|Selector28~3_combout  & ((\my_processor|myalu|Selector28~4_combout  & (\my_processor|myalu|ShiftLeft0~9_combout )) # (!\my_processor|myalu|Selector28~4_combout  & 
// ((\my_processor|myalu|Add1~6_combout ))))) # (!\my_processor|myalu|Selector28~3_combout  & (((!\my_processor|myalu|Selector28~4_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~9_combout ),
	.datab(\my_processor|myalu|Add1~6_combout ),
	.datac(\my_processor|myalu|Selector28~3_combout ),
	.datad(\my_processor|myalu|Selector28~4_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~9 .lut_mask = 16'hA0CF;
defparam \my_processor|myalu|Selector28~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~10 (
// Equation(s):
// \my_processor|myalu|Selector28~10_combout  = (\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Selector28~9_combout  & ((\my_processor|myalu|Selector28~8_combout ))) # (!\my_processor|myalu|Selector28~9_combout  & 
// (\my_processor|myalu|ShiftRight0~70_combout )))) # (!\my_processor|myalu|Selector28~2_combout  & (((\my_processor|myalu|Selector28~9_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~70_combout ),
	.datab(\my_processor|myalu|Selector28~8_combout ),
	.datac(\my_processor|myalu|Selector28~2_combout ),
	.datad(\my_processor|myalu|Selector28~9_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~10 .lut_mask = 16'hCFA0;
defparam \my_processor|myalu|Selector28~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~11 (
// Equation(s):
// \my_processor|myalu|Selector28~11_combout  = (\my_processor|myalu|Selector28~5_combout  & (((\my_processor|myalu|Selector28~6_combout )))) # (!\my_processor|myalu|Selector28~5_combout  & ((\my_processor|myalu|Selector28~6_combout  & 
// (\my_processor|myalu|Add0~6_combout )) # (!\my_processor|myalu|Selector28~6_combout  & ((\my_processor|myalu|Selector28~10_combout )))))

	.dataa(\my_processor|myalu|Selector28~5_combout ),
	.datab(\my_processor|myalu|Add0~6_combout ),
	.datac(\my_processor|myalu|Selector28~6_combout ),
	.datad(\my_processor|myalu|Selector28~10_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~11 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector28~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector28~12 (
// Equation(s):
// \my_processor|myalu|Selector28~12_combout  = (\my_regfile|Mux28~20_combout  & ((\my_processor|myalu|Selector28~11_combout ) # ((\my_processor|data_readB[3]~35_combout  & \my_processor|myalu|Selector28~5_combout )))) # (!\my_regfile|Mux28~20_combout  & 
// (\my_processor|myalu|Selector28~11_combout  & ((\my_processor|data_readB[3]~35_combout ) # (!\my_processor|myalu|Selector28~5_combout ))))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_processor|data_readB[3]~35_combout ),
	.datac(\my_processor|myalu|Selector28~11_combout ),
	.datad(\my_processor|myalu|Selector28~5_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector28~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector28~12 .lut_mask = 16'hE8F0;
defparam \my_processor|myalu|Selector28~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux36~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~55 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux7~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux6~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_regfile|Mux7~20_combout ),
	.datac(\my_regfile|Mux6~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~55 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~56 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux5~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux4~20_combout )))

	.dataa(\my_regfile|Mux5~20_combout ),
	.datab(\my_regfile|Mux4~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~56 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~57 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~57_combout  = (\my_processor|myalu|ShiftLeft0~55_combout ) # ((\my_processor|myalu|ShiftLeft0~56_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_processor|myalu|ShiftLeft0~55_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~56_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~57 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~150 (
// Equation(s):
// \my_processor|data_writeReg[27]~150_combout  = (\my_processor|myalu|Selector24~0_combout  & (((!\my_processor|myalu|Selector0~9_combout )))) # (!\my_processor|myalu|Selector24~0_combout  & ((\my_processor|myalu|Selector0~9_combout  & 
// ((\my_processor|myalu|ShiftLeft0~57_combout ))) # (!\my_processor|myalu|Selector0~9_combout  & (\my_processor|myalu|ShiftLeft0~79_combout ))))

	.dataa(\my_processor|myalu|Selector24~0_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~79_combout ),
	.datac(\my_processor|myalu|Selector0~9_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~150 .lut_mask = 16'h5E0E;
defparam \my_processor|data_writeReg[27]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~151 (
// Equation(s):
// \my_processor|data_writeReg[27]~151_combout  = (\my_processor|myalu|Selector24~0_combout  & ((\my_processor|data_writeReg[27]~150_combout  & ((\my_processor|myalu|ShiftLeft0~42_combout ))) # (!\my_processor|data_writeReg[27]~150_combout  & 
// (\my_processor|myalu|ShiftLeft0~54_combout )))) # (!\my_processor|myalu|Selector24~0_combout  & (((\my_processor|data_writeReg[27]~150_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~54_combout ),
	.datab(\my_processor|myalu|Selector24~0_combout ),
	.datac(\my_processor|data_writeReg[27]~150_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~151 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[27]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~152 (
// Equation(s):
// \my_processor|data_writeReg[27]~152_combout  = (\my_processor|myalu|Selector28~4_combout  & (((\my_processor|myalu|Selector28~2_combout )))) # (!\my_processor|myalu|Selector28~4_combout  & ((\my_processor|myalu|Selector28~2_combout  & 
// (\my_processor|myalu|ShiftRight0~97_combout )) # (!\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Add1~54_combout )))))

	.dataa(\my_processor|myalu|Selector28~4_combout ),
	.datab(\my_processor|myalu|ShiftRight0~97_combout ),
	.datac(\my_processor|myalu|Selector28~2_combout ),
	.datad(\my_processor|myalu|Add1~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~152 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[27]~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~153 (
// Equation(s):
// \my_processor|data_writeReg[27]~153_combout  = (\my_processor|myalu|Selector28~4_combout  & ((\my_processor|data_writeReg[27]~152_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[27]~152_combout  & 
// (\my_processor|data_writeReg[27]~151_combout )))) # (!\my_processor|myalu|Selector28~4_combout  & (((\my_processor|data_writeReg[27]~152_combout ))))

	.dataa(\my_processor|data_writeReg[27]~151_combout ),
	.datab(\my_processor|myalu|Selector28~4_combout ),
	.datac(\my_processor|data_writeReg[27]~152_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~153 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[27]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~154 (
// Equation(s):
// \my_processor|data_writeReg[27]~154_combout  = (\my_processor|myalu|Selector28~5_combout  & (((\my_processor|myalu|Selector28~6_combout )))) # (!\my_processor|myalu|Selector28~5_combout  & ((\my_processor|myalu|Selector28~6_combout  & 
// (\my_processor|myalu|Add0~54_combout )) # (!\my_processor|myalu|Selector28~6_combout  & ((\my_processor|data_writeReg[27]~153_combout )))))

	.dataa(\my_processor|myalu|Selector28~5_combout ),
	.datab(\my_processor|myalu|Add0~54_combout ),
	.datac(\my_processor|myalu|Selector28~6_combout ),
	.datad(\my_processor|data_writeReg[27]~153_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~154 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[27]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~155 (
// Equation(s):
// \my_processor|data_writeReg[27]~155_combout  = (\my_regfile|Mux4~20_combout  & ((\my_processor|data_writeReg[27]~154_combout ) # ((\my_processor|data_readB[27]~52_combout  & \my_processor|myalu|Selector28~5_combout )))) # (!\my_regfile|Mux4~20_combout  & 
// (\my_processor|data_writeReg[27]~154_combout  & ((\my_processor|data_readB[27]~52_combout ) # (!\my_processor|myalu|Selector28~5_combout ))))

	.dataa(\my_regfile|Mux4~20_combout ),
	.datab(\my_processor|data_readB[27]~52_combout ),
	.datac(\my_processor|data_writeReg[27]~154_combout ),
	.datad(\my_processor|myalu|Selector28~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~155 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[27]~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[27]~156 (
// Equation(s):
// \my_processor|data_writeReg[27]~156_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[27]~155_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|data_writeReg[27]~155_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~156 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[27]~156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][27] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[27]~156_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][27] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~0 (
// Equation(s):
// \my_regfile|Mux4~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][27]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~1 (
// Equation(s):
// \my_regfile|Mux4~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux4~0_combout  & ((\my_regfile|registers[29][27]~q ))) # (!\my_regfile|Mux4~0_combout  & (\my_regfile|registers[25][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux4~0_combout ))))

	.dataa(\my_regfile|registers[25][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux4~0_combout ),
	.datad(\my_regfile|registers[29][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~2 (
// Equation(s):
// \my_regfile|Mux4~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][27]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~3 (
// Equation(s):
// \my_regfile|Mux4~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux4~2_combout  & ((\my_regfile|registers[30][27]~q ))) # (!\my_regfile|Mux4~2_combout  & (\my_regfile|registers[22][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux4~2_combout ))))

	.dataa(\my_regfile|registers[22][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux4~2_combout ),
	.datad(\my_regfile|registers[30][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~4 (
// Equation(s):
// \my_regfile|Mux4~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][27]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~5 (
// Equation(s):
// \my_regfile|Mux4~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux4~4_combout  & ((\my_regfile|registers[28][27]~q ))) # (!\my_regfile|Mux4~4_combout  & (\my_regfile|registers[20][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux4~4_combout ))))

	.dataa(\my_regfile|registers[20][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux4~4_combout ),
	.datad(\my_regfile|registers[28][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~6 (
// Equation(s):
// \my_regfile|Mux4~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux4~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux4~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux4~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux4~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~7 (
// Equation(s):
// \my_regfile|Mux4~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][27]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~8 (
// Equation(s):
// \my_regfile|Mux4~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux4~7_combout  & ((\my_regfile|registers[31][27]~q ))) # (!\my_regfile|Mux4~7_combout  & (\my_regfile|registers[27][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux4~7_combout ))))

	.dataa(\my_regfile|registers[27][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux4~7_combout ),
	.datad(\my_regfile|registers[31][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~9 (
// Equation(s):
// \my_regfile|Mux4~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux4~6_combout  & ((\my_regfile|Mux4~8_combout ))) # (!\my_regfile|Mux4~6_combout  & (\my_regfile|Mux4~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux4~6_combout ))))

	.dataa(\my_regfile|Mux4~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux4~6_combout ),
	.datad(\my_regfile|Mux4~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~10 (
// Equation(s):
// \my_regfile|Mux4~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][27]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~11 (
// Equation(s):
// \my_regfile|Mux4~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux4~10_combout  & ((\my_regfile|registers[11][27]~q ))) # (!\my_regfile|Mux4~10_combout  & (\my_regfile|registers[9][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux4~10_combout ))))

	.dataa(\my_regfile|registers[9][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux4~10_combout ),
	.datad(\my_regfile|registers[11][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~12 (
// Equation(s):
// \my_regfile|Mux4~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][27]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~13 (
// Equation(s):
// \my_regfile|Mux4~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux4~12_combout  & ((\my_regfile|registers[7][27]~q ))) # (!\my_regfile|Mux4~12_combout  & (\my_regfile|registers[6][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux4~12_combout ))))

	.dataa(\my_regfile|registers[6][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux4~12_combout ),
	.datad(\my_regfile|registers[7][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~14 (
// Equation(s):
// \my_regfile|Mux4~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][27]~q ),
	.datac(\my_regfile|registers[1][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~15 (
// Equation(s):
// \my_regfile|Mux4~15_combout  = (\my_regfile|Mux4~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][27]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux4~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][27]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~16 (
// Equation(s):
// \my_regfile|Mux4~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux4~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux4~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux4~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux4~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~17 (
// Equation(s):
// \my_regfile|Mux4~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][27]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][27]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][27]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~18 (
// Equation(s):
// \my_regfile|Mux4~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux4~17_combout  & ((\my_regfile|registers[15][27]~q ))) # (!\my_regfile|Mux4~17_combout  & (\my_regfile|registers[14][27]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux4~17_combout ))))

	.dataa(\my_regfile|registers[14][27]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux4~17_combout ),
	.datad(\my_regfile|registers[15][27]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~19 (
// Equation(s):
// \my_regfile|Mux4~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux4~16_combout  & ((\my_regfile|Mux4~18_combout ))) # (!\my_regfile|Mux4~16_combout  & (\my_regfile|Mux4~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux4~16_combout ))))

	.dataa(\my_regfile|Mux4~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux4~16_combout ),
	.datad(\my_regfile|Mux4~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux4~20 (
// Equation(s):
// \my_regfile|Mux4~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux4~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux4~19_combout )))

	.dataa(\my_regfile|Mux4~9_combout ),
	.datab(\my_regfile|Mux4~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux4~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~47 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_regfile|Mux2~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// ((\my_regfile|Mux4~20_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_regfile|Mux2~20_combout ),
	.datac(\my_regfile|Mux4~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~47 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~48 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~48_combout  = (\my_processor|myalu|ShiftRight0~47_combout ) # ((\my_processor|myalu|ShiftRight0~41_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\my_processor|myalu|ShiftRight0~47_combout ),
	.datab(\my_processor|myalu|ShiftRight0~41_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~48 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~49 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftRight0~46_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftRight0~48_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~46_combout ),
	.datab(\my_processor|myalu|ShiftRight0~48_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~49 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~55 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|myalu|ShiftRight0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|ShiftRight0~54_combout 
// )))

	.dataa(\my_processor|myalu|ShiftRight0~49_combout ),
	.datab(\my_processor|myalu|ShiftRight0~54_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~55 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftRight0~2 (
// Equation(s):
// \my_processor|myalu|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux28~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux29~20_combout )))

	.dataa(\my_regfile|Mux28~20_combout ),
	.datab(\my_regfile|Mux29~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftRight0~2 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector29~2 (
// Equation(s):
// \my_processor|myalu|Selector29~2_combout  = (\my_processor|myalu|Selector28~0_combout  & (((\my_processor|myalu|Selector28~1_combout )))) # (!\my_processor|myalu|Selector28~0_combout  & ((\my_processor|myalu|Selector28~1_combout  & 
// (\my_processor|myalu|ShiftRight0~58_combout )) # (!\my_processor|myalu|Selector28~1_combout  & ((\my_processor|myalu|ShiftRight0~2_combout )))))

	.dataa(\my_processor|myalu|Selector28~0_combout ),
	.datab(\my_processor|myalu|ShiftRight0~58_combout ),
	.datac(\my_processor|myalu|Selector28~1_combout ),
	.datad(\my_processor|myalu|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector29~2 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector29~3 (
// Equation(s):
// \my_processor|myalu|Selector29~3_combout  = (\my_processor|myalu|Selector28~0_combout  & ((\my_processor|myalu|Selector29~2_combout  & ((\my_processor|myalu|ShiftRight0~63_combout ))) # (!\my_processor|myalu|Selector29~2_combout  & 
// (\my_processor|myalu|ShiftRight0~4_combout )))) # (!\my_processor|myalu|Selector28~0_combout  & (((\my_processor|myalu|Selector29~2_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~4_combout ),
	.datab(\my_processor|myalu|Selector28~0_combout ),
	.datac(\my_processor|myalu|Selector29~2_combout ),
	.datad(\my_processor|myalu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector29~3 .lut_mask = 16'hF838;
defparam \my_processor|myalu|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector29~4 (
// Equation(s):
// \my_processor|myalu|Selector29~4_combout  = (\my_processor|myalu|Selector28~3_combout  & ((\my_processor|myalu|Selector28~4_combout  & (\my_processor|myalu|ShiftLeft0~98_combout )) # (!\my_processor|myalu|Selector28~4_combout  & 
// ((\my_processor|myalu|Add1~4_combout ))))) # (!\my_processor|myalu|Selector28~3_combout  & (((!\my_processor|myalu|Selector28~4_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~98_combout ),
	.datab(\my_processor|myalu|Add1~4_combout ),
	.datac(\my_processor|myalu|Selector28~3_combout ),
	.datad(\my_processor|myalu|Selector28~4_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector29~4 .lut_mask = 16'hA0CF;
defparam \my_processor|myalu|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector29~5 (
// Equation(s):
// \my_processor|myalu|Selector29~5_combout  = (\my_processor|myalu|Selector28~2_combout  & ((\my_processor|myalu|Selector29~4_combout  & ((\my_processor|myalu|Selector29~3_combout ))) # (!\my_processor|myalu|Selector29~4_combout  & 
// (\my_processor|myalu|ShiftRight0~55_combout )))) # (!\my_processor|myalu|Selector28~2_combout  & (((\my_processor|myalu|Selector29~4_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~55_combout ),
	.datab(\my_processor|myalu|Selector29~3_combout ),
	.datac(\my_processor|myalu|Selector28~2_combout ),
	.datad(\my_processor|myalu|Selector29~4_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector29~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector29~5 .lut_mask = 16'hCFA0;
defparam \my_processor|myalu|Selector29~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector29~8 (
// Equation(s):
// \my_processor|myalu|Selector29~8_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux61~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux61~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector29~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector29~8 .lut_mask = 16'hFD20;
defparam \my_processor|myalu|Selector29~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector29~6 (
// Equation(s):
// \my_processor|myalu|Selector29~6_combout  = (\my_regfile|Mux29~20_combout  & ((\my_processor|myalu|Selector28~6_combout ) # ((\my_processor|myalu|Selector28~5_combout  & \my_processor|myalu|Selector29~8_combout )))) # (!\my_regfile|Mux29~20_combout  & 
// (\my_processor|myalu|Selector28~6_combout  & ((\my_processor|myalu|Selector29~8_combout ) # (!\my_processor|myalu|Selector28~5_combout ))))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|myalu|Selector28~6_combout ),
	.datac(\my_processor|myalu|Selector28~5_combout ),
	.datad(\my_processor|myalu|Selector29~8_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector29~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector29~6 .lut_mask = 16'hEC8C;
defparam \my_processor|myalu|Selector29~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector29~7 (
// Equation(s):
// \my_processor|myalu|Selector29~7_combout  = (\my_processor|myalu|Selector28~5_combout  & (((\my_processor|myalu|Selector29~6_combout )))) # (!\my_processor|myalu|Selector28~5_combout  & ((\my_processor|myalu|Selector29~6_combout  & 
// ((\my_processor|myalu|Add0~4_combout ))) # (!\my_processor|myalu|Selector29~6_combout  & (\my_processor|myalu|Selector29~5_combout ))))

	.dataa(\my_processor|myalu|Selector29~5_combout ),
	.datab(\my_processor|myalu|Add0~4_combout ),
	.datac(\my_processor|myalu|Selector28~5_combout ),
	.datad(\my_processor|myalu|Selector29~6_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector29~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector29~7 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector29~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux62~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~176 (
// Equation(s):
// \my_processor|data_writeReg[1]~176_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|control_signal|Rwd~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|control_signal|Rwd~0_combout  
// & ((\my_processor|myalu|Selector30~6_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|myalu|Selector30~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|control_signal|Rwd~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_processor|myalu|Selector30~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~176 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[1]~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|overflow (
// Equation(s):
// \my_processor|myalu|overflow~combout  = \my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|myalu|Selector32~0_combout ),
	.datad(\my_processor|myalu|Selector0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|overflow~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|overflow .lut_mask = 16'h0FF0;
defparam \my_processor|myalu|overflow .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[1]~31 (
// Equation(s):
// \my_processor|data_writeReg[1]~31_combout  = (\my_processor|r0~0_combout  & ((\my_processor|myalu|overflow~combout  & (\my_processor|data_writeReg[1]~30_combout )) # (!\my_processor|myalu|overflow~combout  & ((\my_processor|data_writeReg[1]~176_combout 
// )))))

	.dataa(\my_processor|r0~0_combout ),
	.datab(\my_processor|data_writeReg[1]~30_combout ),
	.datac(\my_processor|data_writeReg[1]~176_combout ),
	.datad(\my_processor|myalu|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~31 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][1] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][1] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~0 (
// Equation(s):
// \my_regfile|Mux30~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~1 (
// Equation(s):
// \my_regfile|Mux30~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux30~0_combout  & ((\my_regfile|registers[29][1]~q ))) # (!\my_regfile|Mux30~0_combout  & (\my_regfile|registers[25][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux30~0_combout ))))

	.dataa(\my_regfile|registers[25][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux30~0_combout ),
	.datad(\my_regfile|registers[29][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~2 (
// Equation(s):
// \my_regfile|Mux30~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~3 (
// Equation(s):
// \my_regfile|Mux30~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux30~2_combout  & ((\my_regfile|registers[30][1]~q ))) # (!\my_regfile|Mux30~2_combout  & (\my_regfile|registers[22][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux30~2_combout ))))

	.dataa(\my_regfile|registers[22][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux30~2_combout ),
	.datad(\my_regfile|registers[30][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~4 (
// Equation(s):
// \my_regfile|Mux30~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~5 (
// Equation(s):
// \my_regfile|Mux30~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux30~4_combout  & ((\my_regfile|registers[28][1]~q ))) # (!\my_regfile|Mux30~4_combout  & (\my_regfile|registers[20][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux30~4_combout ))))

	.dataa(\my_regfile|registers[20][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux30~4_combout ),
	.datad(\my_regfile|registers[28][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~6 (
// Equation(s):
// \my_regfile|Mux30~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux30~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux30~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux30~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux30~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~7 (
// Equation(s):
// \my_regfile|Mux30~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~8 (
// Equation(s):
// \my_regfile|Mux30~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux30~7_combout  & ((\my_regfile|registers[31][1]~q ))) # (!\my_regfile|Mux30~7_combout  & (\my_regfile|registers[27][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux30~7_combout ))))

	.dataa(\my_regfile|registers[27][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux30~7_combout ),
	.datad(\my_regfile|registers[31][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~9 (
// Equation(s):
// \my_regfile|Mux30~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux30~6_combout  & ((\my_regfile|Mux30~8_combout ))) # (!\my_regfile|Mux30~6_combout  & (\my_regfile|Mux30~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux30~6_combout ))))

	.dataa(\my_regfile|Mux30~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux30~6_combout ),
	.datad(\my_regfile|Mux30~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~10 (
// Equation(s):
// \my_regfile|Mux30~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~11 (
// Equation(s):
// \my_regfile|Mux30~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux30~10_combout  & ((\my_regfile|registers[11][1]~q ))) # (!\my_regfile|Mux30~10_combout  & (\my_regfile|registers[9][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux30~10_combout ))))

	.dataa(\my_regfile|registers[9][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux30~10_combout ),
	.datad(\my_regfile|registers[11][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~12 (
// Equation(s):
// \my_regfile|Mux30~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~13 (
// Equation(s):
// \my_regfile|Mux30~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux30~12_combout  & ((\my_regfile|registers[7][1]~q ))) # (!\my_regfile|Mux30~12_combout  & (\my_regfile|registers[6][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux30~12_combout ))))

	.dataa(\my_regfile|registers[6][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux30~12_combout ),
	.datad(\my_regfile|registers[7][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~14 (
// Equation(s):
// \my_regfile|Mux30~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][1]~q ),
	.datac(\my_regfile|registers[1][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~15 (
// Equation(s):
// \my_regfile|Mux30~15_combout  = (\my_regfile|Mux30~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][1]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux30~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][1]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~16 (
// Equation(s):
// \my_regfile|Mux30~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux30~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux30~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux30~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux30~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~17 (
// Equation(s):
// \my_regfile|Mux30~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][1]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][1]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][1]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~18 (
// Equation(s):
// \my_regfile|Mux30~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux30~17_combout  & ((\my_regfile|registers[15][1]~q ))) # (!\my_regfile|Mux30~17_combout  & (\my_regfile|registers[14][1]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux30~17_combout ))))

	.dataa(\my_regfile|registers[14][1]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux30~17_combout ),
	.datad(\my_regfile|registers[15][1]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~19 (
// Equation(s):
// \my_regfile|Mux30~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux30~16_combout  & ((\my_regfile|Mux30~18_combout ))) # (!\my_regfile|Mux30~16_combout  & (\my_regfile|Mux30~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux30~16_combout ))))

	.dataa(\my_regfile|Mux30~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux30~16_combout ),
	.datad(\my_regfile|Mux30~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux30~20 (
// Equation(s):
// \my_regfile|Mux30~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux30~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux30~19_combout )))

	.dataa(\my_regfile|Mux30~9_combout ),
	.datab(\my_regfile|Mux30~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux30~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~4 (
// Equation(s):
// \my_processor|myalu|Selector31~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~4 .lut_mask = 16'hAAEE;
defparam \my_processor|myalu|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector30~0 (
// Equation(s):
// \my_processor|myalu|Selector30~0_combout  = (\my_processor|myalu|Selector31~4_combout  & (((\my_processor|myalu|Selector31~5_combout )))) # (!\my_processor|myalu|Selector31~4_combout  & ((\my_processor|myalu|Selector31~5_combout  & 
// (\my_processor|myalu|ShiftRight0~27_combout )) # (!\my_processor|myalu|Selector31~5_combout  & ((\my_regfile|Mux30~20_combout )))))

	.dataa(\my_processor|myalu|Selector31~4_combout ),
	.datab(\my_processor|myalu|ShiftRight0~27_combout ),
	.datac(\my_processor|myalu|Selector31~5_combout ),
	.datad(\my_regfile|Mux30~20_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector30~0 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector30~1 (
// Equation(s):
// \my_processor|myalu|Selector30~1_combout  = (\my_processor|myalu|Selector31~4_combout  & ((\my_processor|myalu|Selector30~0_combout  & ((\my_processor|myalu|ShiftRight0~30_combout ))) # (!\my_processor|myalu|Selector30~0_combout  & 
// (\my_regfile|Mux29~20_combout )))) # (!\my_processor|myalu|Selector31~4_combout  & (((\my_processor|myalu|Selector30~0_combout ))))

	.dataa(\my_regfile|Mux29~20_combout ),
	.datab(\my_processor|myalu|Selector31~4_combout ),
	.datac(\my_processor|myalu|Selector30~0_combout ),
	.datad(\my_processor|myalu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector30~1 .lut_mask = 16'hF838;
defparam \my_processor|myalu|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector30~2 (
// Equation(s):
// \my_processor|myalu|Selector30~2_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~45_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~97_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~97_combout ),
	.datab(\my_processor|myalu|ShiftRight0~45_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector30~2 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector30~3 (
// Equation(s):
// \my_processor|myalu|Selector30~3_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|myalu|Selector30~2_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|myalu|Selector30~2_combout  & 
// ((\my_processor|myalu|ShiftRight0~35_combout ))) # (!\my_processor|myalu|Selector30~2_combout  & (\my_processor|myalu|Selector30~1_combout ))))

	.dataa(\my_processor|myalu|Selector30~1_combout ),
	.datab(\my_processor|myalu|ShiftRight0~35_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|myalu|Selector30~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector30~3 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector30~4 (
// Equation(s):
// \my_processor|myalu|Selector30~4_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|myalu|Selector30~3_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~2_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|myalu|Selector30~3_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector30~4 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector30~5 (
// Equation(s):
// \my_processor|myalu|Selector30~5_combout  = (\my_regfile|Mux30~20_combout  & ((\my_processor|myalu|Selector30~4_combout ) # ((\my_processor|data_readB[1]~33_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux30~20_combout  & 
// (\my_processor|myalu|Selector30~4_combout  & ((\my_processor|data_readB[1]~33_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux30~20_combout ),
	.datab(\my_processor|data_readB[1]~33_combout ),
	.datac(\my_processor|myalu|Selector30~4_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector30~5 .lut_mask = 16'hE8F0;
defparam \my_processor|myalu|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector30~6 (
// Equation(s):
// \my_processor|myalu|Selector30~6_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~2_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector30~5_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~2_combout ))

	.dataa(\my_processor|myalu|Add0~2_combout ),
	.datab(\my_processor|myalu|Selector30~5_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector30~6 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux34~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[29]~50 (
// Equation(s):
// \my_processor|data_readB[29]~50_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux34~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux34~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[29]~50 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~58 (
// Equation(s):
// \my_processor|myalu|Add0~58_combout  = (\my_regfile|Mux2~20_combout  & ((\my_processor|data_readB[29]~50_combout  & (\my_processor|myalu|Add0~57  & VCC)) # (!\my_processor|data_readB[29]~50_combout  & (!\my_processor|myalu|Add0~57 )))) # 
// (!\my_regfile|Mux2~20_combout  & ((\my_processor|data_readB[29]~50_combout  & (!\my_processor|myalu|Add0~57 )) # (!\my_processor|data_readB[29]~50_combout  & ((\my_processor|myalu|Add0~57 ) # (GND)))))
// \my_processor|myalu|Add0~59  = CARRY((\my_regfile|Mux2~20_combout  & (!\my_processor|data_readB[29]~50_combout  & !\my_processor|myalu|Add0~57 )) # (!\my_regfile|Mux2~20_combout  & ((!\my_processor|myalu|Add0~57 ) # 
// (!\my_processor|data_readB[29]~50_combout ))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_processor|data_readB[29]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~57 ),
	.combout(\my_processor|myalu|Add0~58_combout ),
	.cout(\my_processor|myalu|Add0~59 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|ShiftLeft0~58 (
// Equation(s):
// \my_processor|myalu|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux3~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_regfile|Mux2~20_combout )))

	.dataa(\my_regfile|Mux3~20_combout ),
	.datab(\my_regfile|Mux2~20_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|myalu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|ShiftLeft0~58 .lut_mask = 16'hAACC;
defparam \my_processor|myalu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~165 (
// Equation(s):
// \my_processor|data_writeReg[29]~165_combout  = (\my_processor|myalu|Selector28~0_combout  & (((\my_processor|myalu|Selector28~1_combout )))) # (!\my_processor|myalu|Selector28~0_combout  & ((\my_processor|myalu|Selector28~1_combout  & 
// (\my_processor|myalu|ShiftLeft0~92_combout )) # (!\my_processor|myalu|Selector28~1_combout  & ((\my_processor|myalu|ShiftLeft0~58_combout )))))

	.dataa(\my_processor|myalu|Selector28~0_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~92_combout ),
	.datac(\my_processor|myalu|Selector28~1_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~165 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[29]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~166 (
// Equation(s):
// \my_processor|data_writeReg[29]~166_combout  = (\my_processor|myalu|Selector28~0_combout  & ((\my_processor|data_writeReg[29]~165_combout  & ((\my_processor|myalu|ShiftLeft0~85_combout ))) # (!\my_processor|data_writeReg[29]~165_combout  & 
// (\my_processor|myalu|ShiftLeft0~56_combout )))) # (!\my_processor|myalu|Selector28~0_combout  & (((\my_processor|data_writeReg[29]~165_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~56_combout ),
	.datab(\my_processor|myalu|Selector28~0_combout ),
	.datac(\my_processor|data_writeReg[29]~165_combout ),
	.datad(\my_processor|myalu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~166 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[29]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~167 (
// Equation(s):
// \my_processor|data_writeReg[29]~167_combout  = (\my_processor|ALUop[0]~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|ALUop[0]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|myalu|ShiftLeft0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[29]~166_combout )))))

	.dataa(\my_processor|ALUop[0]~0_combout ),
	.datab(\my_processor|myalu|ShiftLeft0~66_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|data_writeReg[29]~166_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~167 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[29]~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~168 (
// Equation(s):
// \my_processor|data_writeReg[29]~168_combout  = (\my_processor|ALUop[0]~0_combout  & ((\my_processor|data_writeReg[29]~167_combout  & ((\my_regfile|Mux0~20_combout ))) # (!\my_processor|data_writeReg[29]~167_combout  & 
// (\my_processor|myalu|ShiftRight0~95_combout )))) # (!\my_processor|ALUop[0]~0_combout  & (((\my_processor|data_writeReg[29]~167_combout ))))

	.dataa(\my_processor|myalu|ShiftRight0~95_combout ),
	.datab(\my_processor|ALUop[0]~0_combout ),
	.datac(\my_processor|data_writeReg[29]~167_combout ),
	.datad(\my_regfile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~168 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[29]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~58 (
// Equation(s):
// \my_processor|myalu|Add1~58_combout  = (\my_regfile|Mux2~20_combout  & ((\my_processor|data_readB[29]~50_combout  & (!\my_processor|myalu|Add1~57 )) # (!\my_processor|data_readB[29]~50_combout  & (\my_processor|myalu|Add1~57  & VCC)))) # 
// (!\my_regfile|Mux2~20_combout  & ((\my_processor|data_readB[29]~50_combout  & ((\my_processor|myalu|Add1~57 ) # (GND))) # (!\my_processor|data_readB[29]~50_combout  & (!\my_processor|myalu|Add1~57 ))))
// \my_processor|myalu|Add1~59  = CARRY((\my_regfile|Mux2~20_combout  & (\my_processor|data_readB[29]~50_combout  & !\my_processor|myalu|Add1~57 )) # (!\my_regfile|Mux2~20_combout  & ((\my_processor|data_readB[29]~50_combout ) # (!\my_processor|myalu|Add1~57 
// ))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_processor|data_readB[29]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~57 ),
	.combout(\my_processor|myalu|Add1~58_combout ),
	.cout(\my_processor|myalu|Add1~59 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~58 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~169 (
// Equation(s):
// \my_processor|data_writeReg[29]~169_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~13_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~13_combout  & 
// (\my_processor|data_writeReg[29]~168_combout )) # (!\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Add1~58_combout )))))

	.dataa(\my_processor|myalu|Selector31~12_combout ),
	.datab(\my_processor|data_writeReg[29]~168_combout ),
	.datac(\my_processor|myalu|Selector31~13_combout ),
	.datad(\my_processor|myalu|Add1~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~169 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[29]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~170 (
// Equation(s):
// \my_processor|data_writeReg[29]~170_combout  = (\my_regfile|Mux2~20_combout  & ((\my_processor|data_writeReg[29]~169_combout ) # ((\my_processor|data_readB[29]~50_combout  & \my_processor|myalu|Selector31~12_combout )))) # (!\my_regfile|Mux2~20_combout  & 
// (\my_processor|data_writeReg[29]~169_combout  & ((\my_processor|data_readB[29]~50_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_processor|data_readB[29]~50_combout ),
	.datac(\my_processor|data_writeReg[29]~169_combout ),
	.datad(\my_processor|myalu|Selector31~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~170 .lut_mask = 16'hE8F0;
defparam \my_processor|data_writeReg[29]~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~171 (
// Equation(s):
// \my_processor|data_writeReg[29]~171_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~58_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|data_writeReg[29]~170_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~58_combout ))

	.dataa(\my_processor|myalu|Add0~58_combout ),
	.datab(\my_processor|data_writeReg[29]~170_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~171 .lut_mask = 16'hAACA;
defparam \my_processor|data_writeReg[29]~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[29]~172 (
// Equation(s):
// \my_processor|data_writeReg[29]~172_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [29])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|data_writeReg[29]~171_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_processor|data_writeReg[29]~171_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~172 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[29]~172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][29] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[29]~172_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][29] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~0 (
// Equation(s):
// \my_regfile|Mux2~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][29]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~1 (
// Equation(s):
// \my_regfile|Mux2~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux2~0_combout  & ((\my_regfile|registers[29][29]~q ))) # (!\my_regfile|Mux2~0_combout  & (\my_regfile|registers[25][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux2~0_combout ))))

	.dataa(\my_regfile|registers[25][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux2~0_combout ),
	.datad(\my_regfile|registers[29][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~2 (
// Equation(s):
// \my_regfile|Mux2~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][29]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~3 (
// Equation(s):
// \my_regfile|Mux2~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux2~2_combout  & ((\my_regfile|registers[30][29]~q ))) # (!\my_regfile|Mux2~2_combout  & (\my_regfile|registers[22][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux2~2_combout ))))

	.dataa(\my_regfile|registers[22][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux2~2_combout ),
	.datad(\my_regfile|registers[30][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~4 (
// Equation(s):
// \my_regfile|Mux2~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][29]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~5 (
// Equation(s):
// \my_regfile|Mux2~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux2~4_combout  & ((\my_regfile|registers[28][29]~q ))) # (!\my_regfile|Mux2~4_combout  & (\my_regfile|registers[20][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux2~4_combout ))))

	.dataa(\my_regfile|registers[20][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux2~4_combout ),
	.datad(\my_regfile|registers[28][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~6 (
// Equation(s):
// \my_regfile|Mux2~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux2~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux2~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux2~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux2~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~7 (
// Equation(s):
// \my_regfile|Mux2~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][29]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~8 (
// Equation(s):
// \my_regfile|Mux2~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux2~7_combout  & ((\my_regfile|registers[31][29]~q ))) # (!\my_regfile|Mux2~7_combout  & (\my_regfile|registers[27][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux2~7_combout ))))

	.dataa(\my_regfile|registers[27][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux2~7_combout ),
	.datad(\my_regfile|registers[31][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~9 (
// Equation(s):
// \my_regfile|Mux2~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux2~6_combout  & ((\my_regfile|Mux2~8_combout ))) # (!\my_regfile|Mux2~6_combout  & (\my_regfile|Mux2~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux2~6_combout ))))

	.dataa(\my_regfile|Mux2~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux2~6_combout ),
	.datad(\my_regfile|Mux2~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~10 (
// Equation(s):
// \my_regfile|Mux2~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][29]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~11 (
// Equation(s):
// \my_regfile|Mux2~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux2~10_combout  & ((\my_regfile|registers[11][29]~q ))) # (!\my_regfile|Mux2~10_combout  & (\my_regfile|registers[9][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux2~10_combout ))))

	.dataa(\my_regfile|registers[9][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux2~10_combout ),
	.datad(\my_regfile|registers[11][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~12 (
// Equation(s):
// \my_regfile|Mux2~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][29]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~13 (
// Equation(s):
// \my_regfile|Mux2~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux2~12_combout  & ((\my_regfile|registers[7][29]~q ))) # (!\my_regfile|Mux2~12_combout  & (\my_regfile|registers[6][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux2~12_combout ))))

	.dataa(\my_regfile|registers[6][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux2~12_combout ),
	.datad(\my_regfile|registers[7][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~14 (
// Equation(s):
// \my_regfile|Mux2~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][29]~q ),
	.datac(\my_regfile|registers[1][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~15 (
// Equation(s):
// \my_regfile|Mux2~15_combout  = (\my_regfile|Mux2~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][29]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux2~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][29]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~16 (
// Equation(s):
// \my_regfile|Mux2~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux2~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux2~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux2~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux2~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~17 (
// Equation(s):
// \my_regfile|Mux2~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][29]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][29]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][29]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~18 (
// Equation(s):
// \my_regfile|Mux2~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux2~17_combout  & ((\my_regfile|registers[15][29]~q ))) # (!\my_regfile|Mux2~17_combout  & (\my_regfile|registers[14][29]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux2~17_combout ))))

	.dataa(\my_regfile|registers[14][29]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux2~17_combout ),
	.datad(\my_regfile|registers[15][29]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~19 (
// Equation(s):
// \my_regfile|Mux2~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux2~16_combout  & ((\my_regfile|Mux2~18_combout ))) # (!\my_regfile|Mux2~16_combout  & (\my_regfile|Mux2~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux2~16_combout ))))

	.dataa(\my_regfile|Mux2~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux2~16_combout ),
	.datad(\my_regfile|Mux2~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux2~20 (
// Equation(s):
// \my_regfile|Mux2~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux2~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux2~19_combout )))

	.dataa(\my_regfile|Mux2~9_combout ),
	.datab(\my_regfile|Mux2~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux2~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~2 (
// Equation(s):
// \my_processor|myalu|Selector1~2_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_regfile|Mux2~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_regfile|Mux1~20_combout )))))

	.dataa(\my_regfile|Mux2~20_combout ),
	.datab(\my_regfile|Mux1~20_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~2 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~3 (
// Equation(s):
// \my_processor|myalu|Selector1~3_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|Selector1~2_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|myalu|ShiftLeft0~96_combout ))))

	.dataa(\my_processor|myalu|Selector1~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|myalu|ShiftLeft0~96_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~3 .lut_mask = 16'h00EA;
defparam \my_processor|myalu|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~4 (
// Equation(s):
// \my_processor|myalu|Selector1~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|myalu|Selector1~3_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|myalu|ShiftLeft0~95_combout ))))

	.dataa(\my_processor|myalu|Selector1~3_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|myalu|ShiftLeft0~95_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~4 .lut_mask = 16'h00EA;
defparam \my_processor|myalu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~5 (
// Equation(s):
// \my_processor|myalu|Selector1~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|myalu|Selector1~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|myalu|ShiftLeft0~87_combout ))))

	.dataa(\my_processor|myalu|Selector1~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|myalu|ShiftLeft0~87_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~5 .lut_mask = 16'h00EA;
defparam \my_processor|myalu|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~6 (
// Equation(s):
// \my_processor|myalu|Selector1~6_combout  = (!\my_processor|ALUop[0]~0_combout  & ((\my_processor|myalu|Selector1~5_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|myalu|ShiftLeft0~70_combout ))))

	.dataa(\my_processor|myalu|Selector1~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|myalu|ShiftLeft0~70_combout ),
	.datad(\my_processor|ALUop[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~6 .lut_mask = 16'h00EA;
defparam \my_processor|myalu|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ALUop[1]~1 (
// Equation(s):
// \my_processor|ALUop[1]~1_combout  = (\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3] & !\my_imem|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|ALUop[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUop[1]~1 .lut_mask = 16'h0088;
defparam \my_processor|ALUop[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeBack[30]~0 (
// Equation(s):
// \my_processor|data_writeBack[30]~0_combout  = (\my_processor|myalu|Selector0~11_combout  & (!\my_processor|ALUop[1]~1_combout  & ((\my_processor|myalu|Selector1~1_combout ) # (\my_processor|myalu|Selector1~6_combout ))))

	.dataa(\my_processor|myalu|Selector0~11_combout ),
	.datab(\my_processor|myalu|Selector1~1_combout ),
	.datac(\my_processor|myalu|Selector1~6_combout ),
	.datad(\my_processor|ALUop[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeBack[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeBack[30]~0 .lut_mask = 16'h00A8;
defparam \my_processor|data_writeBack[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~0 (
// Equation(s):
// \my_regfile|Mux33~0_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[25][30]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[17][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[25][30]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[17][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~1 (
// Equation(s):
// \my_regfile|Mux33~1_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux33~0_combout  & ((\my_regfile|registers[29][30]~q ))) # (!\my_regfile|Mux33~0_combout  & (\my_regfile|registers[21][30]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux33~0_combout ))))

	.dataa(\my_regfile|registers[21][30]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux33~0_combout ),
	.datad(\my_regfile|registers[29][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[26][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[22][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~2 (
// Equation(s):
// \my_regfile|Mux33~2_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[22][30]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[18][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[22][30]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[18][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~3 (
// Equation(s):
// \my_regfile|Mux33~3_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux33~2_combout  & ((\my_regfile|registers[30][30]~q ))) # (!\my_regfile|Mux33~2_combout  & (\my_regfile|registers[26][30]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux33~2_combout ))))

	.dataa(\my_regfile|registers[26][30]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux33~2_combout ),
	.datad(\my_regfile|registers[30][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[24][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[20][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~4 (
// Equation(s):
// \my_regfile|Mux33~4_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[20][30]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[16][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[20][30]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[16][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~5 (
// Equation(s):
// \my_regfile|Mux33~5_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux33~4_combout  & ((\my_regfile|registers[28][30]~q ))) # (!\my_regfile|Mux33~4_combout  & (\my_regfile|registers[24][30]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux33~4_combout ))))

	.dataa(\my_regfile|registers[24][30]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux33~4_combout ),
	.datad(\my_regfile|registers[28][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~6 (
// Equation(s):
// \my_regfile|Mux33~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux33~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux33~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux33~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux33~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[23][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[27][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~7 (
// Equation(s):
// \my_regfile|Mux33~7_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[27][30]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[19][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[27][30]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[19][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~8 (
// Equation(s):
// \my_regfile|Mux33~8_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux33~7_combout  & ((\my_regfile|registers[31][30]~q ))) # (!\my_regfile|Mux33~7_combout  & (\my_regfile|registers[23][30]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux33~7_combout ))))

	.dataa(\my_regfile|registers[23][30]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux33~7_combout ),
	.datad(\my_regfile|registers[31][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~9 (
// Equation(s):
// \my_regfile|Mux33~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux33~6_combout  & ((\my_regfile|Mux33~8_combout ))) # (!\my_regfile|Mux33~6_combout  & (\my_regfile|Mux33~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux33~6_combout ))))

	.dataa(\my_regfile|Mux33~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux33~6_combout ),
	.datad(\my_regfile|Mux33~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~10 (
// Equation(s):
// \my_regfile|Mux33~10_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][30]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][30]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~11 (
// Equation(s):
// \my_regfile|Mux33~11_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux33~10_combout  & ((\my_regfile|registers[7][30]~q ))) # (!\my_regfile|Mux33~10_combout  & (\my_regfile|registers[6][30]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux33~10_combout ))))

	.dataa(\my_regfile|registers[6][30]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux33~10_combout ),
	.datad(\my_regfile|registers[7][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~12 (
// Equation(s):
// \my_regfile|Mux33~12_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][30]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][30]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~13 (
// Equation(s):
// \my_regfile|Mux33~13_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux33~12_combout  & ((\my_regfile|registers[11][30]~q ))) # (!\my_regfile|Mux33~12_combout  & (\my_regfile|registers[9][30]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux33~12_combout ))))

	.dataa(\my_regfile|registers[9][30]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux33~12_combout ),
	.datad(\my_regfile|registers[11][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~14 (
// Equation(s):
// \my_regfile|Mux33~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][30]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][30]~q ),
	.datac(\my_regfile|registers[1][30]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~15 (
// Equation(s):
// \my_regfile|Mux33~15_combout  = (\my_regfile|Mux33~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][30]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux33~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][30]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~16 (
// Equation(s):
// \my_regfile|Mux33~16_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|Mux33~13_combout )) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux33~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|Mux33~13_combout ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|Mux33~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][30] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~17 (
// Equation(s):
// \my_regfile|Mux33~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][30]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][30]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][30]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~18 (
// Equation(s):
// \my_regfile|Mux33~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux33~17_combout  & ((\my_regfile|registers[15][30]~q ))) # (!\my_regfile|Mux33~17_combout  & (\my_regfile|registers[14][30]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux33~17_combout ))))

	.dataa(\my_regfile|registers[14][30]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux33~17_combout ),
	.datad(\my_regfile|registers[15][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~19 (
// Equation(s):
// \my_regfile|Mux33~19_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux33~16_combout  & ((\my_regfile|Mux33~18_combout ))) # (!\my_regfile|Mux33~16_combout  & (\my_regfile|Mux33~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux33~16_combout ))))

	.dataa(\my_regfile|Mux33~11_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux33~16_combout ),
	.datad(\my_regfile|Mux33~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux33~20 (
// Equation(s):
// \my_regfile|Mux33~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux33~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux33~19_combout )))

	.dataa(\my_regfile|Mux33~9_combout ),
	.datab(\my_regfile|Mux33~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux33~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux33~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_readB[30]~49 (
// Equation(s):
// \my_processor|data_readB[30]~49_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux33~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux33~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_readB[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_readB[30]~49 .lut_mask = 16'hFD20;
defparam \my_processor|data_readB[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~60 (
// Equation(s):
// \my_processor|myalu|Add0~60_combout  = ((\my_regfile|Mux1~20_combout  $ (\my_processor|data_readB[30]~49_combout  $ (!\my_processor|myalu|Add0~59 )))) # (GND)
// \my_processor|myalu|Add0~61  = CARRY((\my_regfile|Mux1~20_combout  & ((\my_processor|data_readB[30]~49_combout ) # (!\my_processor|myalu|Add0~59 ))) # (!\my_regfile|Mux1~20_combout  & (\my_processor|data_readB[30]~49_combout  & 
// !\my_processor|myalu|Add0~59 )))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_processor|data_readB[30]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~59 ),
	.combout(\my_processor|myalu|Add0~60_combout ),
	.cout(\my_processor|myalu|Add0~61 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|myalu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeBack[30]~1 (
// Equation(s):
// \my_processor|data_writeBack[30]~1_combout  = (\my_processor|control_signal|Rdst~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [3] & \my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|myalu|Selector31~16_combout 
// )))

	.dataa(\my_processor|control_signal|Rdst~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|myalu|Selector31~16_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeBack[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeBack[30]~1 .lut_mask = 16'h80AA;
defparam \my_processor|data_writeBack[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeBack[30]~2 (
// Equation(s):
// \my_processor|data_writeBack[30]~2_combout  = (\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [30])) # (!\my_processor|control_signal|Rwd~combout  & (((\my_processor|myalu|Add0~60_combout  & 
// \my_processor|data_writeBack[30]~1_combout ))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|myalu|Add0~60_combout ),
	.datac(\my_processor|data_writeBack[30]~1_combout ),
	.datad(\my_processor|control_signal|Rwd~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeBack[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeBack[30]~2 .lut_mask = 16'hAAC0;
defparam \my_processor|data_writeBack[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~60 (
// Equation(s):
// \my_processor|myalu|Add1~60_combout  = ((\my_regfile|Mux1~20_combout  $ (\my_processor|data_readB[30]~49_combout  $ (\my_processor|myalu|Add1~59 )))) # (GND)
// \my_processor|myalu|Add1~61  = CARRY((\my_regfile|Mux1~20_combout  & ((!\my_processor|myalu|Add1~59 ) # (!\my_processor|data_readB[30]~49_combout ))) # (!\my_regfile|Mux1~20_combout  & (!\my_processor|data_readB[30]~49_combout  & 
// !\my_processor|myalu|Add1~59 )))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_processor|data_readB[30]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~59 ),
	.combout(\my_processor|myalu|Add1~60_combout ),
	.cout(\my_processor|myalu|Add1~61 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~60 .lut_mask = 16'h962B;
defparam \my_processor|myalu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~7 (
// Equation(s):
// \my_processor|myalu|Selector1~7_combout  = (\my_processor|ALUop[1]~1_combout  & (((\my_processor|ALUop[0]~0_combout )))) # (!\my_processor|ALUop[1]~1_combout  & ((\my_processor|ALUop[0]~0_combout  & (\my_processor|myalu|Add1~60_combout )) # 
// (!\my_processor|ALUop[0]~0_combout  & ((\my_processor|myalu|Add0~60_combout )))))

	.dataa(\my_processor|ALUop[1]~1_combout ),
	.datab(\my_processor|myalu|Add1~60_combout ),
	.datac(\my_processor|ALUop[0]~0_combout ),
	.datad(\my_processor|myalu|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~7 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector1~8 (
// Equation(s):
// \my_processor|myalu|Selector1~8_combout  = (\my_regfile|Mux1~20_combout  & ((\my_processor|myalu|Selector1~7_combout ) # ((\my_processor|data_readB[30]~49_combout  & \my_processor|ALUop[1]~1_combout )))) # (!\my_regfile|Mux1~20_combout  & 
// (\my_processor|myalu|Selector1~7_combout  & ((\my_processor|data_readB[30]~49_combout ) # (!\my_processor|ALUop[1]~1_combout ))))

	.dataa(\my_regfile|Mux1~20_combout ),
	.datab(\my_processor|data_readB[30]~49_combout ),
	.datac(\my_processor|myalu|Selector1~7_combout ),
	.datad(\my_processor|ALUop[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector1~8 .lut_mask = 16'hE8F0;
defparam \my_processor|myalu|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeBack[30]~3 (
// Equation(s):
// \my_processor|data_writeBack[30]~3_combout  = ((\my_processor|myalu|Selector31~16_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a [4]))) # (!\my_processor|control_signal|Rwd~0_combout 
// )

	.dataa(\my_processor|myalu|Selector31~16_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|control_signal|Rwd~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeBack[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeBack[30]~3 .lut_mask = 16'h02FF;
defparam \my_processor|data_writeBack[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeBack[30]~4 (
// Equation(s):
// \my_processor|data_writeBack[30]~4_combout  = (\my_processor|data_writeBack[30]~0_combout ) # ((\my_processor|data_writeBack[30]~2_combout ) # ((\my_processor|myalu|Selector1~8_combout  & \my_processor|data_writeBack[30]~3_combout )))

	.dataa(\my_processor|data_writeBack[30]~0_combout ),
	.datab(\my_processor|data_writeBack[30]~2_combout ),
	.datac(\my_processor|myalu|Selector1~8_combout ),
	.datad(\my_processor|data_writeBack[30]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeBack[30]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeBack[30]~4 .lut_mask = 16'hFEEE;
defparam \my_processor|data_writeBack[30]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[30]~173 (
// Equation(s):
// \my_processor|data_writeReg[30]~173_combout  = (\my_processor|data_writeBack[30]~4_combout  & (!\my_processor|myalu|overflow~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [22]) # (!\my_processor|data_writeReg[30]~28_combout ))))

	.dataa(\my_processor|data_writeBack[30]~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|data_writeReg[30]~28_combout ),
	.datad(\my_processor|myalu|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~173 .lut_mask = 16'h008A;
defparam \my_processor|data_writeReg[30]~173 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][30] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[30]~173_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][30] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~0 (
// Equation(s):
// \my_regfile|Mux1~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][30]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~1 (
// Equation(s):
// \my_regfile|Mux1~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux1~0_combout  & ((\my_regfile|registers[29][30]~q ))) # (!\my_regfile|Mux1~0_combout  & (\my_regfile|registers[21][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux1~0_combout ))))

	.dataa(\my_regfile|registers[21][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux1~0_combout ),
	.datad(\my_regfile|registers[29][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~2 (
// Equation(s):
// \my_regfile|Mux1~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[22][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[18][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][30]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[18][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~3 (
// Equation(s):
// \my_regfile|Mux1~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux1~2_combout  & ((\my_regfile|registers[30][30]~q ))) # (!\my_regfile|Mux1~2_combout  & (\my_regfile|registers[26][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux1~2_combout ))))

	.dataa(\my_regfile|registers[26][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux1~2_combout ),
	.datad(\my_regfile|registers[30][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~4 (
// Equation(s):
// \my_regfile|Mux1~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][30]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~5 (
// Equation(s):
// \my_regfile|Mux1~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux1~4_combout  & ((\my_regfile|registers[28][30]~q ))) # (!\my_regfile|Mux1~4_combout  & (\my_regfile|registers[24][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux1~4_combout ))))

	.dataa(\my_regfile|registers[24][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux1~4_combout ),
	.datad(\my_regfile|registers[28][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~6 (
// Equation(s):
// \my_regfile|Mux1~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux1~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux1~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux1~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux1~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~7 (
// Equation(s):
// \my_regfile|Mux1~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][30]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~8 (
// Equation(s):
// \my_regfile|Mux1~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux1~7_combout  & ((\my_regfile|registers[31][30]~q ))) # (!\my_regfile|Mux1~7_combout  & (\my_regfile|registers[23][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux1~7_combout ))))

	.dataa(\my_regfile|registers[23][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux1~7_combout ),
	.datad(\my_regfile|registers[31][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~9 (
// Equation(s):
// \my_regfile|Mux1~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux1~6_combout  & ((\my_regfile|Mux1~8_combout ))) # (!\my_regfile|Mux1~6_combout  & (\my_regfile|Mux1~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux1~6_combout ))))

	.dataa(\my_regfile|Mux1~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux1~6_combout ),
	.datad(\my_regfile|Mux1~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~10 (
// Equation(s):
// \my_regfile|Mux1~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][30]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~11 (
// Equation(s):
// \my_regfile|Mux1~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux1~10_combout  & ((\my_regfile|registers[7][30]~q ))) # (!\my_regfile|Mux1~10_combout  & (\my_regfile|registers[6][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux1~10_combout ))))

	.dataa(\my_regfile|registers[6][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux1~10_combout ),
	.datad(\my_regfile|registers[7][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~12 (
// Equation(s):
// \my_regfile|Mux1~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][30]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~13 (
// Equation(s):
// \my_regfile|Mux1~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux1~12_combout  & ((\my_regfile|registers[11][30]~q ))) # (!\my_regfile|Mux1~12_combout  & (\my_regfile|registers[9][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux1~12_combout ))))

	.dataa(\my_regfile|registers[9][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux1~12_combout ),
	.datad(\my_regfile|registers[11][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~14 (
// Equation(s):
// \my_regfile|Mux1~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][30]~q ),
	.datac(\my_regfile|registers[1][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~15 (
// Equation(s):
// \my_regfile|Mux1~15_combout  = (\my_regfile|Mux1~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][30]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux1~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][30]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~16 (
// Equation(s):
// \my_regfile|Mux1~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux1~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux1~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux1~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux1~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~17 (
// Equation(s):
// \my_regfile|Mux1~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][30]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][30]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][30]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~18 (
// Equation(s):
// \my_regfile|Mux1~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux1~17_combout  & ((\my_regfile|registers[15][30]~q ))) # (!\my_regfile|Mux1~17_combout  & (\my_regfile|registers[14][30]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux1~17_combout ))))

	.dataa(\my_regfile|registers[14][30]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux1~17_combout ),
	.datad(\my_regfile|registers[15][30]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~19 (
// Equation(s):
// \my_regfile|Mux1~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux1~16_combout  & ((\my_regfile|Mux1~18_combout ))) # (!\my_regfile|Mux1~16_combout  & (\my_regfile|Mux1~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux1~16_combout ))))

	.dataa(\my_regfile|Mux1~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux1~16_combout ),
	.datad(\my_regfile|Mux1~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux1~20 (
// Equation(s):
// \my_regfile|Mux1~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux1~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux1~19_combout )))

	.dataa(\my_regfile|Mux1~9_combout ),
	.datab(\my_regfile|Mux1~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux1~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~62 (
// Equation(s):
// \my_processor|myalu|Add0~62_combout  = (\my_regfile|Mux0~20_combout  & ((\my_processor|data_readB[31]~48_combout  & (\my_processor|myalu|Add0~61  & VCC)) # (!\my_processor|data_readB[31]~48_combout  & (!\my_processor|myalu|Add0~61 )))) # 
// (!\my_regfile|Mux0~20_combout  & ((\my_processor|data_readB[31]~48_combout  & (!\my_processor|myalu|Add0~61 )) # (!\my_processor|data_readB[31]~48_combout  & ((\my_processor|myalu|Add0~61 ) # (GND)))))
// \my_processor|myalu|Add0~63  = CARRY((\my_regfile|Mux0~20_combout  & (!\my_processor|data_readB[31]~48_combout  & !\my_processor|myalu|Add0~61 )) # (!\my_regfile|Mux0~20_combout  & ((!\my_processor|myalu|Add0~61 ) # 
// (!\my_processor|data_readB[31]~48_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_readB[31]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add0~61 ),
	.combout(\my_processor|myalu|Add0~62_combout ),
	.cout(\my_processor|myalu|Add0~63 ));
// synopsys translate_off
defparam \my_processor|myalu|Add0~62 .lut_mask = 16'h9617;
defparam \my_processor|myalu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~12 (
// Equation(s):
// \my_processor|myalu|Selector0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~51_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|ShiftLeft0~54_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|myalu|ShiftLeft0~51_combout ),
	.datac(\my_processor|myalu|ShiftLeft0~54_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~12 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~13 (
// Equation(s):
// \my_processor|myalu|Selector0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|myalu|ShiftLeft0~58_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_regfile|Mux1~20_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~58_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_regfile|Mux1~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~13 .lut_mask = 16'hAAC0;
defparam \my_processor|myalu|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~14 (
// Equation(s):
// \my_processor|myalu|Selector0~14_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|myalu|ShiftLeft0~57_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|myalu|Selector0~13_combout )))))

	.dataa(\my_processor|myalu|ShiftLeft0~57_combout ),
	.datab(\my_processor|myalu|Selector0~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~14 .lut_mask = 16'h00AC;
defparam \my_processor|myalu|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~15 (
// Equation(s):
// \my_processor|myalu|Selector0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|myalu|ShiftLeft0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|myalu|Selector0~12_combout ) # 
// (\my_processor|myalu|Selector0~14_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~48_combout ),
	.datab(\my_processor|myalu|Selector0~12_combout ),
	.datac(\my_processor|myalu|Selector0~14_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~15 .lut_mask = 16'hAAFC;
defparam \my_processor|myalu|Selector0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~21 (
// Equation(s):
// \my_processor|myalu|Selector0~21_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|myalu|Selector0~9_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|myalu|Selector0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~21 .lut_mask = 16'h0100;
defparam \my_processor|myalu|Selector0~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~16 (
// Equation(s):
// \my_processor|myalu|Selector0~16_combout  = (\my_processor|ALUop[0]~0_combout  & (\my_regfile|Mux0~20_combout )) # (!\my_processor|ALUop[0]~0_combout  & ((\my_processor|myalu|Selector0~15_combout ) # ((\my_regfile|Mux0~20_combout  & 
// \my_processor|myalu|Selector0~21_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|myalu|Selector0~15_combout ),
	.datac(\my_processor|myalu|Selector0~21_combout ),
	.datad(\my_processor|ALUop[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~16 .lut_mask = 16'hAAEC;
defparam \my_processor|myalu|Selector0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~17 (
// Equation(s):
// \my_processor|myalu|Selector0~17_combout  = (\my_processor|myalu|Selector0~11_combout  & ((\my_processor|ALUop[1]~1_combout  & (\my_processor|myalu|Add0~62_combout )) # (!\my_processor|ALUop[1]~1_combout  & ((\my_processor|myalu|Selector0~16_combout )))))

	.dataa(\my_processor|myalu|Selector0~11_combout ),
	.datab(\my_processor|myalu|Add0~62_combout ),
	.datac(\my_processor|myalu|Selector0~16_combout ),
	.datad(\my_processor|ALUop[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~17 .lut_mask = 16'h88A0;
defparam \my_processor|myalu|Selector0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~22 (
// Equation(s):
// \my_processor|myalu|Selector0~22_combout  = (\my_processor|control_signal|Rwd~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_processor|myalu|Add0~62_combout  & !\my_processor|myalu|Selector31~16_combout )))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|myalu|Add0~62_combout ),
	.datad(\my_processor|myalu|Selector31~16_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~22 .lut_mask = 16'h0020;
defparam \my_processor|myalu|Selector0~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~10 (
// Equation(s):
// \my_processor|myalu|Selector0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30]) # (((\my_processor|myalu|Selector31~16_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|control_signal|Rwd~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|myalu|Selector31~16_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|control_signal|Rwd~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~10 .lut_mask = 16'hAEFF;
defparam \my_processor|myalu|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~62 (
// Equation(s):
// \my_processor|myalu|Add1~62_combout  = (\my_regfile|Mux0~20_combout  & ((\my_processor|data_readB[31]~48_combout  & (!\my_processor|myalu|Add1~61 )) # (!\my_processor|data_readB[31]~48_combout  & (\my_processor|myalu|Add1~61  & VCC)))) # 
// (!\my_regfile|Mux0~20_combout  & ((\my_processor|data_readB[31]~48_combout  & ((\my_processor|myalu|Add1~61 ) # (GND))) # (!\my_processor|data_readB[31]~48_combout  & (!\my_processor|myalu|Add1~61 ))))
// \my_processor|myalu|Add1~63  = CARRY((\my_regfile|Mux0~20_combout  & (\my_processor|data_readB[31]~48_combout  & !\my_processor|myalu|Add1~61 )) # (!\my_regfile|Mux0~20_combout  & ((\my_processor|data_readB[31]~48_combout ) # (!\my_processor|myalu|Add1~61 
// ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_readB[31]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|myalu|Add1~61 ),
	.combout(\my_processor|myalu|Add1~62_combout ),
	.cout(\my_processor|myalu|Add1~63 ));
// synopsys translate_off
defparam \my_processor|myalu|Add1~62 .lut_mask = 16'h694D;
defparam \my_processor|myalu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~18 (
// Equation(s):
// \my_processor|myalu|Selector0~18_combout  = (\my_regfile|Mux0~20_combout  & ((\my_processor|ALUop[0]~0_combout ) # ((\my_processor|data_readB[31]~48_combout  & \my_processor|ALUop[1]~1_combout )))) # (!\my_regfile|Mux0~20_combout  & 
// (\my_processor|ALUop[0]~0_combout  & ((\my_processor|data_readB[31]~48_combout ) # (!\my_processor|ALUop[1]~1_combout ))))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_readB[31]~48_combout ),
	.datac(\my_processor|ALUop[0]~0_combout ),
	.datad(\my_processor|ALUop[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~18 .lut_mask = 16'hE8F0;
defparam \my_processor|myalu|Selector0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~19 (
// Equation(s):
// \my_processor|myalu|Selector0~19_combout  = (\my_processor|ALUop[1]~1_combout  & (((\my_processor|myalu|Selector0~18_combout )))) # (!\my_processor|ALUop[1]~1_combout  & ((\my_processor|myalu|Selector0~18_combout  & (\my_processor|myalu|Add1~62_combout )) 
// # (!\my_processor|myalu|Selector0~18_combout  & ((\my_processor|myalu|Add0~62_combout )))))

	.dataa(\my_processor|ALUop[1]~1_combout ),
	.datab(\my_processor|myalu|Add1~62_combout ),
	.datac(\my_processor|myalu|Add0~62_combout ),
	.datad(\my_processor|myalu|Selector0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~19 .lut_mask = 16'hEE50;
defparam \my_processor|myalu|Selector0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector0~20 (
// Equation(s):
// \my_processor|myalu|Selector0~20_combout  = (\my_processor|myalu|Selector0~17_combout ) # ((\my_processor|myalu|Selector0~22_combout ) # ((\my_processor|myalu|Selector0~10_combout  & \my_processor|myalu|Selector0~19_combout )))

	.dataa(\my_processor|myalu|Selector0~17_combout ),
	.datab(\my_processor|myalu|Selector0~22_combout ),
	.datac(\my_processor|myalu|Selector0~10_combout ),
	.datad(\my_processor|myalu|Selector0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector0~20 .lut_mask = 16'hFEEE;
defparam \my_processor|myalu|Selector0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Decoder0~4 (
// Equation(s):
// \my_regfile|Decoder0~4_combout  = (\my_regfile|Decoder0~2_combout  & (\my_regfile|Decoder0~3_combout  & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout ))))

	.dataa(\my_processor|myalu|Selector32~0_combout ),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_regfile|Decoder0~2_combout ),
	.datad(\my_regfile|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Decoder0~4 .lut_mask = 16'h9000;
defparam \my_regfile|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[17][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[17][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[17][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~0 (
// Equation(s):
// \my_regfile|Mux32~0_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[21][31]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[17][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[21][31]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[17][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[29][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[29][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[29][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~1 (
// Equation(s):
// \my_regfile|Mux32~1_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux32~0_combout  & ((\my_regfile|registers[29][31]~q ))) # (!\my_regfile|Mux32~0_combout  & (\my_regfile|registers[25][31]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux32~0_combout ))))

	.dataa(\my_regfile|registers[25][31]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux32~0_combout ),
	.datad(\my_regfile|registers[29][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[22][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[22][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[22][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[26][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[26][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[26][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[18][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[18][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[18][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~2 (
// Equation(s):
// \my_regfile|Mux32~2_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[26][31]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[18][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[26][31]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[18][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[30][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[30][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[30][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~3 (
// Equation(s):
// \my_regfile|Mux32~3_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux32~2_combout  & ((\my_regfile|registers[30][31]~q ))) # (!\my_regfile|Mux32~2_combout  & (\my_regfile|registers[22][31]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux32~2_combout ))))

	.dataa(\my_regfile|registers[22][31]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux32~2_combout ),
	.datad(\my_regfile|registers[30][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[20][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[20][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[20][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[24][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[24][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[24][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[16][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[16][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[16][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~4 (
// Equation(s):
// \my_regfile|Mux32~4_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_processor|ctrl_readRegB[3]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_processor|ctrl_readRegB[3]~1_combout  & (\my_regfile|registers[24][31]~q )) 
// # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|registers[16][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datab(\my_regfile|registers[24][31]~q ),
	.datac(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datad(\my_regfile|registers[16][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[28][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[28][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[28][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~5 (
// Equation(s):
// \my_regfile|Mux32~5_combout  = (\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux32~4_combout  & ((\my_regfile|registers[28][31]~q ))) # (!\my_regfile|Mux32~4_combout  & (\my_regfile|registers[20][31]~q )))) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & (((\my_regfile|Mux32~4_combout ))))

	.dataa(\my_regfile|registers[20][31]~q ),
	.datab(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datac(\my_regfile|Mux32~4_combout ),
	.datad(\my_regfile|registers[28][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~6 (
// Equation(s):
// \my_regfile|Mux32~6_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|Mux32~3_combout )) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux32~5_combout )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|Mux32~3_combout ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|Mux32~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[27][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[27][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[27][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[23][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[23][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[23][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[19][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[19][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[19][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~7 (
// Equation(s):
// \my_regfile|Mux32~7_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|registers[23][31]~q )) 
// # (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|registers[19][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|registers[23][31]~q ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|registers[19][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[31][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[31][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[31][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~8 (
// Equation(s):
// \my_regfile|Mux32~8_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux32~7_combout  & ((\my_regfile|registers[31][31]~q ))) # (!\my_regfile|Mux32~7_combout  & (\my_regfile|registers[27][31]~q )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux32~7_combout ))))

	.dataa(\my_regfile|registers[27][31]~q ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux32~7_combout ),
	.datad(\my_regfile|registers[31][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~9 (
// Equation(s):
// \my_regfile|Mux32~9_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux32~6_combout  & ((\my_regfile|Mux32~8_combout ))) # (!\my_regfile|Mux32~6_combout  & (\my_regfile|Mux32~1_combout )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux32~6_combout ))))

	.dataa(\my_regfile|Mux32~1_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux32~6_combout ),
	.datad(\my_regfile|Mux32~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[9][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[9][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[9][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[10][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[10][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[10][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[8][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[8][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[8][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~10 (
// Equation(s):
// \my_regfile|Mux32~10_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_processor|ctrl_readRegB[1]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[10][31]~q )) 
// # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[8][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[10][31]~q ),
	.datac(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datad(\my_regfile|registers[8][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[11][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[11][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[11][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~11 (
// Equation(s):
// \my_regfile|Mux32~11_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|Mux32~10_combout  & ((\my_regfile|registers[11][31]~q ))) # (!\my_regfile|Mux32~10_combout  & (\my_regfile|registers[9][31]~q )))) # 
// (!\my_processor|ctrl_readRegB[0]~2_combout  & (((\my_regfile|Mux32~10_combout ))))

	.dataa(\my_regfile|registers[9][31]~q ),
	.datab(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datac(\my_regfile|Mux32~10_combout ),
	.datad(\my_regfile|registers[11][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[6][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[6][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[6][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[5][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[5][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[5][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[4][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[4][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[4][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~12 (
// Equation(s):
// \my_regfile|Mux32~12_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[5][31]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[4][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[5][31]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[4][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[7][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[7][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[7][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~13 (
// Equation(s):
// \my_regfile|Mux32~13_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux32~12_combout  & ((\my_regfile|registers[7][31]~q ))) # (!\my_regfile|Mux32~12_combout  & (\my_regfile|registers[6][31]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux32~12_combout ))))

	.dataa(\my_regfile|registers[6][31]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux32~12_combout ),
	.datad(\my_regfile|registers[7][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[3][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[3][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[3][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[1][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[1][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[1][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~14 (
// Equation(s):
// \my_regfile|Mux32~14_combout  = (\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[3][31]~q )) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|registers[1][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datab(\my_regfile|registers[3][31]~q ),
	.datac(\my_regfile|registers[1][31]~q ),
	.datad(\my_processor|ctrl_readRegB[1]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[2][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[2][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[2][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~15 (
// Equation(s):
// \my_regfile|Mux32~15_combout  = (\my_regfile|Mux32~14_combout ) # ((\my_processor|ctrl_readRegB[1]~3_combout  & (\my_regfile|registers[2][31]~q  & !\my_processor|ctrl_readRegB[0]~2_combout )))

	.dataa(\my_regfile|Mux32~14_combout ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|registers[2][31]~q ),
	.datad(\my_processor|ctrl_readRegB[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~16 (
// Equation(s):
// \my_regfile|Mux32~16_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_processor|ctrl_readRegB[2]~0_combout )))) # (!\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_processor|ctrl_readRegB[2]~0_combout  & (\my_regfile|Mux32~13_combout )) # 
// (!\my_processor|ctrl_readRegB[2]~0_combout  & ((\my_regfile|Mux32~15_combout )))))

	.dataa(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datab(\my_regfile|Mux32~13_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~0_combout ),
	.datad(\my_regfile|Mux32~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[14][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[14][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[14][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[13][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[13][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[13][31] .power_up = "low";
// synopsys translate_on

dffeas \my_regfile|registers[12][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~82_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[12][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[12][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~17 (
// Equation(s):
// \my_regfile|Mux32~17_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_processor|ctrl_readRegB[0]~2_combout )))) # (!\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_processor|ctrl_readRegB[0]~2_combout  & (\my_regfile|registers[13][31]~q )) 
// # (!\my_processor|ctrl_readRegB[0]~2_combout  & ((\my_regfile|registers[12][31]~q )))))

	.dataa(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datab(\my_regfile|registers[13][31]~q ),
	.datac(\my_processor|ctrl_readRegB[0]~2_combout ),
	.datad(\my_regfile|registers[12][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[15][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[15][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[15][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~18 (
// Equation(s):
// \my_regfile|Mux32~18_combout  = (\my_processor|ctrl_readRegB[1]~3_combout  & ((\my_regfile|Mux32~17_combout  & ((\my_regfile|registers[15][31]~q ))) # (!\my_regfile|Mux32~17_combout  & (\my_regfile|registers[14][31]~q )))) # 
// (!\my_processor|ctrl_readRegB[1]~3_combout  & (((\my_regfile|Mux32~17_combout ))))

	.dataa(\my_regfile|registers[14][31]~q ),
	.datab(\my_processor|ctrl_readRegB[1]~3_combout ),
	.datac(\my_regfile|Mux32~17_combout ),
	.datad(\my_regfile|registers[15][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~19 (
// Equation(s):
// \my_regfile|Mux32~19_combout  = (\my_processor|ctrl_readRegB[3]~1_combout  & ((\my_regfile|Mux32~16_combout  & ((\my_regfile|Mux32~18_combout ))) # (!\my_regfile|Mux32~16_combout  & (\my_regfile|Mux32~11_combout )))) # 
// (!\my_processor|ctrl_readRegB[3]~1_combout  & (((\my_regfile|Mux32~16_combout ))))

	.dataa(\my_regfile|Mux32~11_combout ),
	.datab(\my_processor|ctrl_readRegB[3]~1_combout ),
	.datac(\my_regfile|Mux32~16_combout ),
	.datad(\my_regfile|Mux32~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux32~20 (
// Equation(s):
// \my_regfile|Mux32~20_combout  = (\my_processor|ctrl_readRegB[4]~4_combout  & (\my_regfile|Mux32~9_combout )) # (!\my_processor|ctrl_readRegB[4]~4_combout  & ((\my_regfile|Mux32~19_combout )))

	.dataa(\my_regfile|Mux32~9_combout ),
	.datab(\my_regfile|Mux32~19_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegB[4]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux32~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux32~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[31]~174 (
// Equation(s):
// \my_processor|data_writeReg[31]~174_combout  = (!\my_processor|data_writeReg[2]~32_combout  & ((\my_processor|control_signal|Rwd~combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [31])) # (!\my_processor|control_signal|Rwd~combout  & 
// ((\my_processor|myalu|Selector0~20_combout )))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_processor|myalu|Selector0~20_combout ),
	.datac(\my_processor|control_signal|Rwd~combout ),
	.datad(\my_processor|data_writeReg[2]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~174 .lut_mask = 16'h00AC;
defparam \my_processor|data_writeReg[31]~174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[25][31] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[31]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[25][31] .is_wysiwyg = "true";
defparam \my_regfile|registers[25][31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~0 (
// Equation(s):
// \my_regfile|Mux0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[21][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[17][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[21][31]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[17][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~1 (
// Equation(s):
// \my_regfile|Mux0~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux0~0_combout  & ((\my_regfile|registers[29][31]~q ))) # (!\my_regfile|Mux0~0_combout  & (\my_regfile|registers[25][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux0~0_combout ))))

	.dataa(\my_regfile|registers[25][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux0~0_combout ),
	.datad(\my_regfile|registers[29][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~2 (
// Equation(s):
// \my_regfile|Mux0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[26][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[18][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[26][31]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[18][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~2 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~3 (
// Equation(s):
// \my_regfile|Mux0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux0~2_combout  & ((\my_regfile|registers[30][31]~q ))) # (!\my_regfile|Mux0~2_combout  & (\my_regfile|registers[22][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux0~2_combout ))))

	.dataa(\my_regfile|registers[22][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux0~2_combout ),
	.datad(\my_regfile|registers[30][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~3 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~4 (
// Equation(s):
// \my_regfile|Mux0~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[24][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[16][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[24][31]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[16][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~5 (
// Equation(s):
// \my_regfile|Mux0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux0~4_combout  & ((\my_regfile|registers[28][31]~q ))) # (!\my_regfile|Mux0~4_combout  & (\my_regfile|registers[20][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux0~4_combout ))))

	.dataa(\my_regfile|registers[20][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux0~4_combout ),
	.datad(\my_regfile|registers[28][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~6 (
// Equation(s):
// \my_regfile|Mux0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux0~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux0~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux0~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux0~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~7 (
// Equation(s):
// \my_regfile|Mux0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[23][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[19][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[23][31]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[19][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~8 (
// Equation(s):
// \my_regfile|Mux0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux0~7_combout  & ((\my_regfile|registers[31][31]~q ))) # (!\my_regfile|Mux0~7_combout  & (\my_regfile|registers[27][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux0~7_combout ))))

	.dataa(\my_regfile|registers[27][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux0~7_combout ),
	.datad(\my_regfile|registers[31][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~9 (
// Equation(s):
// \my_regfile|Mux0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux0~6_combout  & ((\my_regfile|Mux0~8_combout ))) # (!\my_regfile|Mux0~6_combout  & (\my_regfile|Mux0~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux0~6_combout ))))

	.dataa(\my_regfile|Mux0~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux0~6_combout ),
	.datad(\my_regfile|Mux0~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~10 (
// Equation(s):
// \my_regfile|Mux0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][31]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~11 (
// Equation(s):
// \my_regfile|Mux0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux0~10_combout  & ((\my_regfile|registers[11][31]~q ))) # (!\my_regfile|Mux0~10_combout  & (\my_regfile|registers[9][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux0~10_combout ))))

	.dataa(\my_regfile|registers[9][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux0~10_combout ),
	.datad(\my_regfile|registers[11][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~12 (
// Equation(s):
// \my_regfile|Mux0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][31]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~13 (
// Equation(s):
// \my_regfile|Mux0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux0~12_combout  & ((\my_regfile|registers[7][31]~q ))) # (!\my_regfile|Mux0~12_combout  & (\my_regfile|registers[6][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux0~12_combout ))))

	.dataa(\my_regfile|registers[6][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux0~12_combout ),
	.datad(\my_regfile|registers[7][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~14 (
// Equation(s):
// \my_regfile|Mux0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][31]~q ),
	.datac(\my_regfile|registers[1][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~15 (
// Equation(s):
// \my_regfile|Mux0~15_combout  = (\my_regfile|Mux0~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][31]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux0~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][31]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~16 (
// Equation(s):
// \my_regfile|Mux0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|Mux0~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux0~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|Mux0~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|Mux0~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~17 (
// Equation(s):
// \my_regfile|Mux0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][31]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][31]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][31]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~18 (
// Equation(s):
// \my_regfile|Mux0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux0~17_combout  & ((\my_regfile|registers[15][31]~q ))) # (!\my_regfile|Mux0~17_combout  & (\my_regfile|registers[14][31]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux0~17_combout ))))

	.dataa(\my_regfile|registers[14][31]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux0~17_combout ),
	.datad(\my_regfile|registers[15][31]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~19 (
// Equation(s):
// \my_regfile|Mux0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux0~16_combout  & ((\my_regfile|Mux0~18_combout ))) # (!\my_regfile|Mux0~16_combout  & (\my_regfile|Mux0~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux0~16_combout ))))

	.dataa(\my_regfile|Mux0~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux0~16_combout ),
	.datad(\my_regfile|Mux0~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux0~20 (
// Equation(s):
// \my_regfile|Mux0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux0~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux0~19_combout )))

	.dataa(\my_regfile|Mux0~9_combout ),
	.datab(\my_regfile|Mux0~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux0~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add1~64 (
// Equation(s):
// \my_processor|myalu|Add1~64_combout  = \my_regfile|Mux0~20_combout  $ (\my_processor|data_readB[31]~48_combout  $ (\my_processor|myalu|Add1~63 ))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_readB[31]~48_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|myalu|Add1~63 ),
	.combout(\my_processor|myalu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Add1~64 .lut_mask = 16'h9696;
defparam \my_processor|myalu|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Add0~64 (
// Equation(s):
// \my_processor|myalu|Add0~64_combout  = \my_regfile|Mux0~20_combout  $ (\my_processor|data_readB[31]~48_combout  $ (!\my_processor|myalu|Add0~63 ))

	.dataa(\my_regfile|Mux0~20_combout ),
	.datab(\my_processor|data_readB[31]~48_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_processor|myalu|Add0~63 ),
	.combout(\my_processor|myalu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Add0~64 .lut_mask = 16'h6969;
defparam \my_processor|myalu|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Decoder0~0 (
// Equation(s):
// \my_processor|myalu|Decoder0~0_combout  = (\my_processor|control_signal|Rwd~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a 
// [3])))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|myalu|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Decoder0~0 .lut_mask = 16'h0008;
defparam \my_processor|myalu|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector32~0 (
// Equation(s):
// \my_processor|myalu|Selector32~0_combout  = (\my_processor|myalu|Selector0~10_combout  & ((\my_processor|myalu|Decoder0~0_combout  & (\my_processor|myalu|Add1~64_combout )) # (!\my_processor|myalu|Decoder0~0_combout  & 
// ((\my_processor|myalu|Add0~64_combout ))))) # (!\my_processor|myalu|Selector0~10_combout  & (((\my_processor|myalu|Add0~64_combout ))))

	.dataa(\my_processor|myalu|Add1~64_combout ),
	.datab(\my_processor|myalu|Add0~64_combout ),
	.datac(\my_processor|myalu|Selector0~10_combout ),
	.datad(\my_processor|myalu|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector32~0 .lut_mask = 16'hACCC;
defparam \my_processor|myalu|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|r0~0 (
// Equation(s):
// \my_processor|r0~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22]) # ((\my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout )) # (!\my_processor|data_writeReg[30]~28_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|myalu|Selector32~0_combout ),
	.datac(\my_processor|myalu|Selector0~20_combout ),
	.datad(\my_processor|data_writeReg[30]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|r0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|r0~0 .lut_mask = 16'hBEFF;
defparam \my_processor|r0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|control_signal|DMwe~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_regfile|Mux63~20_combout }),
	.portaaddr({\my_processor|myalu|Selector20~4_combout ,\my_processor|myalu|Selector21~4_combout ,\my_processor|myalu|Selector22~4_combout ,\my_processor|myalu|Selector23~4_combout ,\my_processor|myalu|Selector24~7_combout ,\my_processor|myalu|Selector25~5_combout ,
\my_processor|myalu|Selector26~5_combout ,\my_processor|myalu|Selector27~5_combout ,\my_processor|myalu|Selector28~12_combout ,\my_processor|myalu|Selector29~7_combout ,\my_processor|myalu|Selector30~6_combout ,\my_processor|myalu|Selector31~18_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "dmem.mif";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_1eh1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~175 (
// Equation(s):
// \my_processor|data_writeReg[0]~175_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_processor|control_signal|Rwd~0_combout  & (\my_dmem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|control_signal|Rwd~0_combout  
// & ((\my_processor|myalu|Selector31~18_combout ))))) # (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (((\my_processor|myalu|Selector31~18_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datab(\my_processor|control_signal|Rwd~0_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_processor|myalu|Selector31~18_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~175 .lut_mask = 16'hF780;
defparam \my_processor|data_writeReg[0]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|data_writeReg[0]~29 (
// Equation(s):
// \my_processor|data_writeReg[0]~29_combout  = (\my_processor|r0~0_combout  & ((\my_processor|myalu|overflow~combout  & (\my_processor|control_signal|Rdst~0_combout )) # (!\my_processor|myalu|overflow~combout  & ((\my_processor|data_writeReg[0]~175_combout 
// )))))

	.dataa(\my_processor|r0~0_combout ),
	.datab(\my_processor|control_signal|Rdst~0_combout ),
	.datac(\my_processor|data_writeReg[0]~175_combout ),
	.datad(\my_processor|myalu|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~29 .lut_mask = 16'h88A0;
defparam \my_processor|data_writeReg[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \my_regfile|registers[21][0] (
	.clk(!\myclk1|clk_track~q ),
	.d(\my_processor|data_writeReg[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|registers[21][0] .is_wysiwyg = "true";
defparam \my_regfile|registers[21][0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~0 (
// Equation(s):
// \my_regfile|Mux31~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[25][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[17][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[25][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[17][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~0 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~1 (
// Equation(s):
// \my_regfile|Mux31~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux31~0_combout  & ((\my_regfile|registers[29][0]~q ))) # (!\my_regfile|Mux31~0_combout  & (\my_regfile|registers[21][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux31~0_combout ))))

	.dataa(\my_regfile|registers[21][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux31~0_combout ),
	.datad(\my_regfile|registers[29][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~1 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~2 (
// Equation(s):
// \my_regfile|Mux31~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|registers[30][0]~q ) # (!\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// (\my_regfile|registers[26][0]~q  & ((\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_regfile|registers[26][0]~q ),
	.datab(\my_regfile|registers[30][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~2 .lut_mask = 16'hCAF0;
defparam \my_regfile|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~3 (
// Equation(s):
// \my_regfile|Mux31~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux31~2_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux31~2_combout  & (\my_regfile|registers[22][0]~q )) # 
// (!\my_regfile|Mux31~2_combout  & ((\my_regfile|registers[18][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[22][0]~q ),
	.datac(\my_regfile|registers[18][0]~q ),
	.datad(\my_regfile|Mux31~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~3 .lut_mask = 16'hEE50;
defparam \my_regfile|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~4 (
// Equation(s):
// \my_regfile|Mux31~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_imem|altsyncram_component|auto_generated|q_a [19])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_regfile|registers[20][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|registers[16][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|registers[20][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_regfile|registers[16][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~4 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~5 (
// Equation(s):
// \my_regfile|Mux31~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux31~4_combout  & ((\my_regfile|registers[28][0]~q ))) # (!\my_regfile|Mux31~4_combout  & (\my_regfile|registers[24][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20] & (((\my_regfile|Mux31~4_combout ))))

	.dataa(\my_regfile|registers[24][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_regfile|Mux31~4_combout ),
	.datad(\my_regfile|registers[28][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~5 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~6 (
// Equation(s):
// \my_regfile|Mux31~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|Mux31~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux31~5_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|Mux31~3_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|Mux31~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~6 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~7 (
// Equation(s):
// \my_regfile|Mux31~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|registers[27][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|registers[19][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|registers[27][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|registers[19][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~7 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~8 (
// Equation(s):
// \my_regfile|Mux31~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux31~7_combout  & ((\my_regfile|registers[31][0]~q ))) # (!\my_regfile|Mux31~7_combout  & (\my_regfile|registers[23][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux31~7_combout ))))

	.dataa(\my_regfile|registers[23][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux31~7_combout ),
	.datad(\my_regfile|registers[31][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~8 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~9 (
// Equation(s):
// \my_regfile|Mux31~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux31~6_combout  & ((\my_regfile|Mux31~8_combout ))) # (!\my_regfile|Mux31~6_combout  & (\my_regfile|Mux31~1_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux31~6_combout ))))

	.dataa(\my_regfile|Mux31~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux31~6_combout ),
	.datad(\my_regfile|Mux31~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~9 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~10 (
// Equation(s):
// \my_regfile|Mux31~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[5][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[4][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[5][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[4][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~10 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~11 (
// Equation(s):
// \my_regfile|Mux31~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux31~10_combout  & ((\my_regfile|registers[7][0]~q ))) # (!\my_regfile|Mux31~10_combout  & (\my_regfile|registers[6][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux31~10_combout ))))

	.dataa(\my_regfile|registers[6][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux31~10_combout ),
	.datad(\my_regfile|registers[7][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~11 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~12 (
// Equation(s):
// \my_regfile|Mux31~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_imem|altsyncram_component|auto_generated|q_a [18])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[10][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|registers[8][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[10][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_regfile|registers[8][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~12 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~13 (
// Equation(s):
// \my_regfile|Mux31~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|Mux31~12_combout  & ((\my_regfile|registers[11][0]~q ))) # (!\my_regfile|Mux31~12_combout  & (\my_regfile|registers[9][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [17] & (((\my_regfile|Mux31~12_combout ))))

	.dataa(\my_regfile|registers[9][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_regfile|Mux31~12_combout ),
	.datad(\my_regfile|registers[11][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~13 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~14 (
// Equation(s):
// \my_regfile|Mux31~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[3][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_regfile|registers[1][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_regfile|registers[3][0]~q ),
	.datac(\my_regfile|registers[1][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~14 .lut_mask = 16'h88A0;
defparam \my_regfile|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~15 (
// Equation(s):
// \my_regfile|Mux31~15_combout  = (\my_regfile|Mux31~14_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [18] & (\my_regfile|registers[2][0]~q  & !\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_regfile|Mux31~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|registers[2][0]~q ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~15 .lut_mask = 16'hAAEA;
defparam \my_regfile|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~16 (
// Equation(s):
// \my_regfile|Mux31~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_imem|altsyncram_component|auto_generated|q_a [20])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [19] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (\my_regfile|Mux31~13_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [20] & ((\my_regfile|Mux31~15_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_regfile|Mux31~13_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_regfile|Mux31~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~16 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~17 (
// Equation(s):
// \my_regfile|Mux31~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_imem|altsyncram_component|auto_generated|q_a [17])))) # (!\my_imem|altsyncram_component|auto_generated|q_a [18] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [17] & (\my_regfile|registers[13][0]~q )) # (!\my_imem|altsyncram_component|auto_generated|q_a [17] & ((\my_regfile|registers[12][0]~q )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_regfile|registers[13][0]~q ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\my_regfile|registers[12][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~17 .lut_mask = 16'hE5E0;
defparam \my_regfile|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~18 (
// Equation(s):
// \my_regfile|Mux31~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18] & ((\my_regfile|Mux31~17_combout  & ((\my_regfile|registers[15][0]~q ))) # (!\my_regfile|Mux31~17_combout  & (\my_regfile|registers[14][0]~q )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18] & (((\my_regfile|Mux31~17_combout ))))

	.dataa(\my_regfile|registers[14][0]~q ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_regfile|Mux31~17_combout ),
	.datad(\my_regfile|registers[15][0]~q ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~18 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~19 (
// Equation(s):
// \my_regfile|Mux31~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [19] & ((\my_regfile|Mux31~16_combout  & ((\my_regfile|Mux31~18_combout ))) # (!\my_regfile|Mux31~16_combout  & (\my_regfile|Mux31~11_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (((\my_regfile|Mux31~16_combout ))))

	.dataa(\my_regfile|Mux31~11_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_regfile|Mux31~16_combout ),
	.datad(\my_regfile|Mux31~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~19 .lut_mask = 16'hF838;
defparam \my_regfile|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_regfile|Mux31~20 (
// Equation(s):
// \my_regfile|Mux31~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [21] & (\my_regfile|Mux31~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [21] & ((\my_regfile|Mux31~19_combout )))

	.dataa(\my_regfile|Mux31~9_combout ),
	.datab(\my_regfile|Mux31~19_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_regfile|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|Mux31~20 .lut_mask = 16'hAACC;
defparam \my_regfile|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~6 (
// Equation(s):
// \my_processor|myalu|Selector31~6_combout  = (\my_processor|myalu|Selector31~4_combout  & (((\my_processor|myalu|Selector31~5_combout )))) # (!\my_processor|myalu|Selector31~4_combout  & ((\my_processor|myalu|Selector31~5_combout  & 
// (\my_processor|myalu|ShiftRight0~2_combout )) # (!\my_processor|myalu|Selector31~5_combout  & ((\my_regfile|Mux31~20_combout )))))

	.dataa(\my_processor|myalu|Selector31~4_combout ),
	.datab(\my_processor|myalu|ShiftRight0~2_combout ),
	.datac(\my_processor|myalu|Selector31~5_combout ),
	.datad(\my_regfile|Mux31~20_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~6 .lut_mask = 16'hE5E0;
defparam \my_processor|myalu|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~7 (
// Equation(s):
// \my_processor|myalu|Selector31~7_combout  = (\my_processor|myalu|Selector31~4_combout  & ((\my_processor|myalu|Selector31~6_combout  & ((\my_processor|myalu|ShiftRight0~5_combout ))) # (!\my_processor|myalu|Selector31~6_combout  & 
// (\my_regfile|Mux30~20_combout )))) # (!\my_processor|myalu|Selector31~4_combout  & (((\my_processor|myalu|Selector31~6_combout ))))

	.dataa(\my_regfile|Mux30~20_combout ),
	.datab(\my_processor|myalu|Selector31~4_combout ),
	.datac(\my_processor|myalu|Selector31~6_combout ),
	.datad(\my_processor|myalu|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~7 .lut_mask = 16'hF838;
defparam \my_processor|myalu|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~10 (
// Equation(s):
// \my_processor|myalu|Selector31~10_combout  = (\my_processor|myalu|Selector31~19_combout  & (((\my_processor|myalu|Selector31~9_combout )))) # (!\my_processor|myalu|Selector31~19_combout  & ((\my_processor|myalu|Selector31~9_combout  & 
// ((\my_processor|myalu|ShiftRight0~26_combout ))) # (!\my_processor|myalu|Selector31~9_combout  & (\my_processor|myalu|ShiftLeft0~4_combout ))))

	.dataa(\my_processor|myalu|ShiftLeft0~4_combout ),
	.datab(\my_processor|myalu|ShiftRight0~26_combout ),
	.datac(\my_processor|myalu|Selector31~19_combout ),
	.datad(\my_processor|myalu|Selector31~9_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~10 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~11 (
// Equation(s):
// \my_processor|myalu|Selector31~11_combout  = (\my_processor|myalu|Selector31~8_combout  & (((\my_processor|myalu|Selector31~10_combout )))) # (!\my_processor|myalu|Selector31~8_combout  & ((\my_processor|myalu|Selector31~10_combout  & 
// ((\my_processor|myalu|ShiftRight0~12_combout ))) # (!\my_processor|myalu|Selector31~10_combout  & (\my_processor|myalu|Selector31~7_combout ))))

	.dataa(\my_processor|myalu|Selector31~7_combout ),
	.datab(\my_processor|myalu|ShiftRight0~12_combout ),
	.datac(\my_processor|myalu|Selector31~8_combout ),
	.datad(\my_processor|myalu|Selector31~10_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~11 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector31~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~20 (
// Equation(s):
// \my_processor|myalu|Selector31~20_combout  = (\my_processor|control_signal|Rwd~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [30] & ((\my_imem|altsyncram_component|auto_generated|q_a [0]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_regfile|Mux63~20_combout )))) # (!\my_processor|control_signal|Rwd~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\my_processor|control_signal|Rwd~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_regfile|Mux63~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~20 .lut_mask = 16'hFD20;
defparam \my_processor|myalu|Selector31~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~14 (
// Equation(s):
// \my_processor|myalu|Selector31~14_combout  = (\my_regfile|Mux31~20_combout  & ((\my_processor|myalu|Selector31~13_combout ) # ((\my_processor|myalu|Selector31~12_combout  & \my_processor|myalu|Selector31~20_combout )))) # (!\my_regfile|Mux31~20_combout  & 
// (\my_processor|myalu|Selector31~13_combout  & ((\my_processor|myalu|Selector31~20_combout ) # (!\my_processor|myalu|Selector31~12_combout ))))

	.dataa(\my_regfile|Mux31~20_combout ),
	.datab(\my_processor|myalu|Selector31~13_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|myalu|Selector31~20_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~14 .lut_mask = 16'hEC8C;
defparam \my_processor|myalu|Selector31~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~15 (
// Equation(s):
// \my_processor|myalu|Selector31~15_combout  = (\my_processor|myalu|Selector31~12_combout  & (((\my_processor|myalu|Selector31~14_combout )))) # (!\my_processor|myalu|Selector31~12_combout  & ((\my_processor|myalu|Selector31~14_combout  & 
// ((\my_processor|myalu|Selector31~11_combout ))) # (!\my_processor|myalu|Selector31~14_combout  & (\my_processor|myalu|Add1~0_combout ))))

	.dataa(\my_processor|myalu|Add1~0_combout ),
	.datab(\my_processor|myalu|Selector31~11_combout ),
	.datac(\my_processor|myalu|Selector31~12_combout ),
	.datad(\my_processor|myalu|Selector31~14_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~15 .lut_mask = 16'hFC0A;
defparam \my_processor|myalu|Selector31~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|myalu|Selector31~18 (
// Equation(s):
// \my_processor|myalu|Selector31~18_combout  = (\my_processor|control_signal|Rdst~0_combout  & ((\my_processor|myalu|Selector31~17_combout  & (\my_processor|myalu|Add0~0_combout )) # (!\my_processor|myalu|Selector31~17_combout  & 
// ((\my_processor|myalu|Selector31~15_combout ))))) # (!\my_processor|control_signal|Rdst~0_combout  & (\my_processor|myalu|Add0~0_combout ))

	.dataa(\my_processor|myalu|Add0~0_combout ),
	.datab(\my_processor|myalu|Selector31~15_combout ),
	.datac(\my_processor|control_signal|Rdst~0_combout ),
	.datad(\my_processor|myalu|Selector31~17_combout ),
	.cin(gnd),
	.combout(\my_processor|myalu|Selector31~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|myalu|Selector31~18 .lut_mask = 16'hAACA;
defparam \my_processor|myalu|Selector31~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~0 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22] & (\my_processor|myalu|Selector32~0_combout  $ (!\my_processor|myalu|Selector0~20_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_processor|myalu|Selector32~0_combout ),
	.datac(\my_processor|myalu|Selector0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~0 .lut_mask = 16'h8282;
defparam \my_processor|ctrl_writeReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~1 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~1_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23]) # (\my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\my_processor|myalu|Selector32~0_combout ),
	.datad(\my_processor|myalu|Selector0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~1 .lut_mask = 16'hAFFA;
defparam \my_processor|ctrl_writeReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[2]~2 (
// Equation(s):
// \my_processor|ctrl_writeReg[2]~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24]) # (\my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(\my_processor|myalu|Selector32~0_combout ),
	.datad(\my_processor|myalu|Selector0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[2]~2 .lut_mask = 16'hAFFA;
defparam \my_processor|ctrl_writeReg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25]) # (\my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_processor|myalu|Selector32~0_combout ),
	.datad(\my_processor|myalu|Selector0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~3 .lut_mask = 16'hAFFA;
defparam \my_processor|ctrl_writeReg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~4 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [26]) # (\my_processor|myalu|Selector32~0_combout  $ (\my_processor|myalu|Selector0~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_processor|myalu|Selector32~0_combout ),
	.datad(\my_processor|myalu|Selector0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~4 .lut_mask = 16'hAFFA;
defparam \my_processor|ctrl_writeReg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign q_dmem[0] = \q_dmem[0]~output_o ;

assign q_dmem[1] = \q_dmem[1]~output_o ;

assign q_dmem[2] = \q_dmem[2]~output_o ;

assign q_dmem[3] = \q_dmem[3]~output_o ;

assign q_dmem[4] = \q_dmem[4]~output_o ;

assign q_dmem[5] = \q_dmem[5]~output_o ;

assign q_dmem[6] = \q_dmem[6]~output_o ;

assign q_dmem[7] = \q_dmem[7]~output_o ;

assign q_dmem[8] = \q_dmem[8]~output_o ;

assign q_dmem[9] = \q_dmem[9]~output_o ;

assign q_dmem[10] = \q_dmem[10]~output_o ;

assign q_dmem[11] = \q_dmem[11]~output_o ;

assign q_dmem[12] = \q_dmem[12]~output_o ;

assign q_dmem[13] = \q_dmem[13]~output_o ;

assign q_dmem[14] = \q_dmem[14]~output_o ;

assign q_dmem[15] = \q_dmem[15]~output_o ;

assign q_dmem[16] = \q_dmem[16]~output_o ;

assign q_dmem[17] = \q_dmem[17]~output_o ;

assign q_dmem[18] = \q_dmem[18]~output_o ;

assign q_dmem[19] = \q_dmem[19]~output_o ;

assign q_dmem[20] = \q_dmem[20]~output_o ;

assign q_dmem[21] = \q_dmem[21]~output_o ;

assign q_dmem[22] = \q_dmem[22]~output_o ;

assign q_dmem[23] = \q_dmem[23]~output_o ;

assign q_dmem[24] = \q_dmem[24]~output_o ;

assign q_dmem[25] = \q_dmem[25]~output_o ;

assign q_dmem[26] = \q_dmem[26]~output_o ;

assign q_dmem[27] = \q_dmem[27]~output_o ;

assign q_dmem[28] = \q_dmem[28]~output_o ;

assign q_dmem[29] = \q_dmem[29]~output_o ;

assign q_dmem[30] = \q_dmem[30]~output_o ;

assign q_dmem[31] = \q_dmem[31]~output_o ;

assign q_imem[0] = \q_imem[0]~output_o ;

assign q_imem[1] = \q_imem[1]~output_o ;

assign q_imem[2] = \q_imem[2]~output_o ;

assign q_imem[3] = \q_imem[3]~output_o ;

assign q_imem[4] = \q_imem[4]~output_o ;

assign q_imem[5] = \q_imem[5]~output_o ;

assign q_imem[6] = \q_imem[6]~output_o ;

assign q_imem[7] = \q_imem[7]~output_o ;

assign q_imem[8] = \q_imem[8]~output_o ;

assign q_imem[9] = \q_imem[9]~output_o ;

assign q_imem[10] = \q_imem[10]~output_o ;

assign q_imem[11] = \q_imem[11]~output_o ;

assign q_imem[12] = \q_imem[12]~output_o ;

assign q_imem[13] = \q_imem[13]~output_o ;

assign q_imem[14] = \q_imem[14]~output_o ;

assign q_imem[15] = \q_imem[15]~output_o ;

assign q_imem[16] = \q_imem[16]~output_o ;

assign q_imem[17] = \q_imem[17]~output_o ;

assign q_imem[18] = \q_imem[18]~output_o ;

assign q_imem[19] = \q_imem[19]~output_o ;

assign q_imem[20] = \q_imem[20]~output_o ;

assign q_imem[21] = \q_imem[21]~output_o ;

assign q_imem[22] = \q_imem[22]~output_o ;

assign q_imem[23] = \q_imem[23]~output_o ;

assign q_imem[24] = \q_imem[24]~output_o ;

assign q_imem[25] = \q_imem[25]~output_o ;

assign q_imem[26] = \q_imem[26]~output_o ;

assign q_imem[27] = \q_imem[27]~output_o ;

assign q_imem[28] = \q_imem[28]~output_o ;

assign q_imem[29] = \q_imem[29]~output_o ;

assign q_imem[30] = \q_imem[30]~output_o ;

assign q_imem[31] = \q_imem[31]~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

assign data_readRegA[0] = \data_readRegA[0]~output_o ;

assign data_readRegA[1] = \data_readRegA[1]~output_o ;

assign data_readRegA[2] = \data_readRegA[2]~output_o ;

assign data_readRegA[3] = \data_readRegA[3]~output_o ;

assign data_readRegA[4] = \data_readRegA[4]~output_o ;

assign data_readRegA[5] = \data_readRegA[5]~output_o ;

assign data_readRegA[6] = \data_readRegA[6]~output_o ;

assign data_readRegA[7] = \data_readRegA[7]~output_o ;

assign data_readRegA[8] = \data_readRegA[8]~output_o ;

assign data_readRegA[9] = \data_readRegA[9]~output_o ;

assign data_readRegA[10] = \data_readRegA[10]~output_o ;

assign data_readRegA[11] = \data_readRegA[11]~output_o ;

assign data_readRegA[12] = \data_readRegA[12]~output_o ;

assign data_readRegA[13] = \data_readRegA[13]~output_o ;

assign data_readRegA[14] = \data_readRegA[14]~output_o ;

assign data_readRegA[15] = \data_readRegA[15]~output_o ;

assign data_readRegA[16] = \data_readRegA[16]~output_o ;

assign data_readRegA[17] = \data_readRegA[17]~output_o ;

assign data_readRegA[18] = \data_readRegA[18]~output_o ;

assign data_readRegA[19] = \data_readRegA[19]~output_o ;

assign data_readRegA[20] = \data_readRegA[20]~output_o ;

assign data_readRegA[21] = \data_readRegA[21]~output_o ;

assign data_readRegA[22] = \data_readRegA[22]~output_o ;

assign data_readRegA[23] = \data_readRegA[23]~output_o ;

assign data_readRegA[24] = \data_readRegA[24]~output_o ;

assign data_readRegA[25] = \data_readRegA[25]~output_o ;

assign data_readRegA[26] = \data_readRegA[26]~output_o ;

assign data_readRegA[27] = \data_readRegA[27]~output_o ;

assign data_readRegA[28] = \data_readRegA[28]~output_o ;

assign data_readRegA[29] = \data_readRegA[29]~output_o ;

assign data_readRegA[30] = \data_readRegA[30]~output_o ;

assign data_readRegA[31] = \data_readRegA[31]~output_o ;

assign data_readRegB[0] = \data_readRegB[0]~output_o ;

assign data_readRegB[1] = \data_readRegB[1]~output_o ;

assign data_readRegB[2] = \data_readRegB[2]~output_o ;

assign data_readRegB[3] = \data_readRegB[3]~output_o ;

assign data_readRegB[4] = \data_readRegB[4]~output_o ;

assign data_readRegB[5] = \data_readRegB[5]~output_o ;

assign data_readRegB[6] = \data_readRegB[6]~output_o ;

assign data_readRegB[7] = \data_readRegB[7]~output_o ;

assign data_readRegB[8] = \data_readRegB[8]~output_o ;

assign data_readRegB[9] = \data_readRegB[9]~output_o ;

assign data_readRegB[10] = \data_readRegB[10]~output_o ;

assign data_readRegB[11] = \data_readRegB[11]~output_o ;

assign data_readRegB[12] = \data_readRegB[12]~output_o ;

assign data_readRegB[13] = \data_readRegB[13]~output_o ;

assign data_readRegB[14] = \data_readRegB[14]~output_o ;

assign data_readRegB[15] = \data_readRegB[15]~output_o ;

assign data_readRegB[16] = \data_readRegB[16]~output_o ;

assign data_readRegB[17] = \data_readRegB[17]~output_o ;

assign data_readRegB[18] = \data_readRegB[18]~output_o ;

assign data_readRegB[19] = \data_readRegB[19]~output_o ;

assign data_readRegB[20] = \data_readRegB[20]~output_o ;

assign data_readRegB[21] = \data_readRegB[21]~output_o ;

assign data_readRegB[22] = \data_readRegB[22]~output_o ;

assign data_readRegB[23] = \data_readRegB[23]~output_o ;

assign data_readRegB[24] = \data_readRegB[24]~output_o ;

assign data_readRegB[25] = \data_readRegB[25]~output_o ;

assign data_readRegB[26] = \data_readRegB[26]~output_o ;

assign data_readRegB[27] = \data_readRegB[27]~output_o ;

assign data_readRegB[28] = \data_readRegB[28]~output_o ;

assign data_readRegB[29] = \data_readRegB[29]~output_o ;

assign data_readRegB[30] = \data_readRegB[30]~output_o ;

assign data_readRegB[31] = \data_readRegB[31]~output_o ;

endmodule
