Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 18 14:51:18 2024
| Host         : LAPTOP-P3519Q3B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.849        0.000                      0                   19        0.200        0.000                      0                   19        4.650        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.849        0.000                      0                   19        0.200        0.000                      0                   19        4.650        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.858ns (74.678%)  route 0.291ns (25.322%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/m0/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/m0/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.607 r  disp_inst/m0/div_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    disp_inst/m0/div_res_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.773 r  disp_inst/m0/div_res_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.773    disp_inst/m0/div_res_reg[16]_i_1_n_6
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.482    14.257    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[17]/C
                         clock pessimism              0.351    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.049    14.622    disp_inst/m0/div_res_reg[17]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.805ns (73.454%)  route 0.291ns (26.546%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/m0/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/m0/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.720 r  disp_inst/m0/div_res_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.720    disp_inst/m0/div_res_reg[12]_i_1_n_6
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.480    14.255    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[13]/C
                         clock pessimism              0.351    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.049    14.620    disp_inst/m0/div_res_reg[13]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  8.900    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.803ns (73.405%)  route 0.291ns (26.595%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/m0/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/m0/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.607 r  disp_inst/m0/div_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    disp_inst/m0/div_res_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.718 r  disp_inst/m0/div_res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.718    disp_inst/m0/div_res_reg[16]_i_1_n_7
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.482    14.257    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[16]/C
                         clock pessimism              0.351    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.049    14.622    disp_inst/m0/div_res_reg[16]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.803ns (73.405%)  route 0.291ns (26.595%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/m0/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/m0/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.607 r  disp_inst/m0/div_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    disp_inst/m0/div_res_reg[12]_i_1_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.718 r  disp_inst/m0/div_res_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.718    disp_inst/m0/div_res_reg[16]_i_1_n_5
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.482    14.257    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
                         clock pessimism              0.351    14.608    
                         clock uncertainty           -0.035    14.573    
    SLICE_X17Y29         FDRE (Setup_fdre_C_D)        0.049    14.622    disp_inst/m0/div_res_reg[18]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.788ns (73.035%)  route 0.291ns (26.965%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/m0/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/m0/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.703 r  disp_inst/m0/div_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.703    disp_inst/m0/div_res_reg[12]_i_1_n_4
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.480    14.255    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[15]/C
                         clock pessimism              0.351    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.049    14.620    disp_inst/m0/div_res_reg[15]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.752ns (72.105%)  route 0.291ns (27.895%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.667 r  disp_inst/m0/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.667    disp_inst/m0/div_res_reg[8]_i_1_n_6
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.479    14.254    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[9]/C
                         clock pessimism              0.351    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.049    14.619    disp_inst/m0/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.750ns (72.051%)  route 0.291ns (27.949%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/m0/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/m0/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.665 r  disp_inst/m0/div_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.665    disp_inst/m0/div_res_reg[12]_i_1_n_7
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.480    14.255    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[12]/C
                         clock pessimism              0.351    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.049    14.620    disp_inst/m0/div_res_reg[12]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.955ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.750ns (72.051%)  route 0.291ns (27.949%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.554 r  disp_inst/m0/div_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.554    disp_inst/m0/div_res_reg[8]_i_1_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.665 r  disp_inst/m0/div_res_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.665    disp_inst/m0/div_res_reg[12]_i_1_n_5
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.480    14.255    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[14]/C
                         clock pessimism              0.351    14.606    
                         clock uncertainty           -0.035    14.571    
    SLICE_X17Y28         FDRE (Setup_fdre_C_D)        0.049    14.620    disp_inst/m0/div_res_reg[14]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  8.955    

Slack (MET) :             8.969ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.735ns (71.642%)  route 0.291ns (28.358%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.501 r  disp_inst/m0/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    disp_inst/m0/div_res_reg[4]_i_1_n_0
    SLICE_X17Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.650 r  disp_inst/m0/div_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.650    disp_inst/m0/div_res_reg[8]_i_1_n_4
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.479    14.254    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[11]/C
                         clock pessimism              0.351    14.605    
                         clock uncertainty           -0.035    14.570    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.049    14.619    disp_inst/m0/div_res_reg[11]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  8.969    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 disp_inst/m0/div_res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.699ns (70.611%)  route 0.291ns (29.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.624ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     4.624    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.223     4.847 r  disp_inst/m0/div_res_reg[1]/Q
                         net (fo=1, routed)           0.291     5.138    disp_inst/m0/div_res_reg_n_0_[1]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.448 r  disp_inst/m0/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.448    disp_inst/m0/div_res_reg[0]_i_1_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.614 r  disp_inst/m0/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.614    disp_inst/m0/div_res_reg[4]_i_1_n_6
    SLICE_X17Y26         FDRE                                         r  disp_inst/m0/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.478    14.253    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/m0/div_res_reg[5]/C
                         clock pessimism              0.351    14.604    
                         clock uncertainty           -0.035    14.569    
    SLICE_X17Y26         FDRE (Setup_fdre_C_D)        0.049    14.618    disp_inst/m0/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  9.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  disp_inst/m0/div_res_reg[11]/Q
                         net (fo=1, routed)           0.094     2.113    disp_inst/m0/div_res_reg_n_0_[11]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.190 r  disp_inst/m0/div_res_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.190    disp_inst/m0/div_res_reg[8]_i_1_n_4
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[11]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    disp_inst/m0/div_res_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  disp_inst/m0/div_res_reg[15]/Q
                         net (fo=1, routed)           0.094     2.114    disp_inst/m0/div_res_reg_n_0_[15]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.191 r  disp_inst/m0/div_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.191    disp_inst/m0/div_res_reg[12]_i_1_n_4
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[15]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    disp_inst/m0/div_res_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.672     1.918    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  disp_inst/m0/div_res_reg[3]/Q
                         net (fo=1, routed)           0.094     2.111    disp_inst/m0/div_res_reg_n_0_[3]
    SLICE_X17Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.188 r  disp_inst/m0/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.188    disp_inst/m0/div_res_reg[0]_i_1_n_4
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.909     2.394    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y25         FDRE                                         r  disp_inst/m0/div_res_reg[3]/C
                         clock pessimism             -0.476     1.918    
    SLICE_X17Y25         FDRE (Hold_fdre_C_D)         0.071     1.989    disp_inst/m0/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.673     1.919    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/m0/div_res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  disp_inst/m0/div_res_reg[7]/Q
                         net (fo=1, routed)           0.094     2.112    disp_inst/m0/div_res_reg_n_0_[7]
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.189 r  disp_inst/m0/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.189    disp_inst/m0/div_res_reg[4]_i_1_n_4
    SLICE_X17Y26         FDRE                                         r  disp_inst/m0/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.395    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/m0/div_res_reg[7]/C
                         clock pessimism             -0.476     1.919    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.071     1.990    disp_inst/m0/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  disp_inst/m0/div_res_reg[12]/Q
                         net (fo=1, routed)           0.094     2.114    disp_inst/m0/div_res_reg_n_0_[12]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.197 r  disp_inst/m0/div_res_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.197    disp_inst/m0/div_res_reg[12]_i_1_n_7
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[12]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    disp_inst/m0/div_res_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[16]/Q
                         net (fo=1, routed)           0.094     2.115    disp_inst/m0/div_res_reg_n_0_[16]
    SLICE_X17Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.198 r  disp_inst/m0/div_res_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.198    disp_inst/m0/div_res_reg[16]_i_1_n_7
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.914     2.399    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[16]/C
                         clock pessimism             -0.477     1.922    
    SLICE_X17Y29         FDRE (Hold_fdre_C_D)         0.071     1.993    disp_inst/m0/div_res_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.673     1.919    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/m0/div_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDRE (Prop_fdre_C_Q)         0.100     2.019 r  disp_inst/m0/div_res_reg[4]/Q
                         net (fo=1, routed)           0.094     2.112    disp_inst/m0/div_res_reg_n_0_[4]
    SLICE_X17Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.195 r  disp_inst/m0/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.195    disp_inst/m0/div_res_reg[4]_i_1_n_7
    SLICE_X17Y26         FDRE                                         r  disp_inst/m0/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.910     2.395    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y26         FDRE                                         r  disp_inst/m0/div_res_reg[4]/C
                         clock pessimism             -0.476     1.919    
    SLICE_X17Y26         FDRE (Hold_fdre_C_D)         0.071     1.990    disp_inst/m0/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  disp_inst/m0/div_res_reg[8]/Q
                         net (fo=1, routed)           0.094     2.113    disp_inst/m0/div_res_reg_n_0_[8]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.196 r  disp_inst/m0/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.196    disp_inst/m0/div_res_reg[8]_i_1_n_7
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[8]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    disp_inst/m0/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.179ns (63.489%)  route 0.103ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.674     1.920    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.100     2.020 r  disp_inst/m0/div_res_reg[10]/Q
                         net (fo=1, routed)           0.103     2.123    disp_inst/m0/div_res_reg_n_0_[10]
    SLICE_X17Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.202 r  disp_inst/m0/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.202    disp_inst/m0/div_res_reg[8]_i_1_n_5
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.912     2.397    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  disp_inst/m0/div_res_reg[10]/C
                         clock pessimism             -0.477     1.920    
    SLICE_X17Y27         FDRE (Hold_fdre_C_D)         0.071     1.991    disp_inst/m0/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 disp_inst/m0/div_res_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_inst/m0/div_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.179ns (63.489%)  route 0.103ns (36.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.675     1.921    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  disp_inst/m0/div_res_reg[14]/Q
                         net (fo=1, routed)           0.103     2.124    disp_inst/m0/div_res_reg_n_0_[14]
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.203 r  disp_inst/m0/div_res_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.203    disp_inst/m0/div_res_reg[12]_i_1_n_5
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.913     2.398    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y28         FDRE                                         r  disp_inst/m0/div_res_reg[14]/C
                         clock pessimism             -0.477     1.921    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.071     1.992    disp_inst/m0/div_res_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y25   disp_inst/m0/div_res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y27   disp_inst/m0/div_res_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y27   disp_inst/m0/div_res_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   disp_inst/m0/div_res_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   disp_inst/m0/div_res_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   disp_inst/m0/div_res_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y28   disp_inst/m0/div_res_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y29   disp_inst/m0/div_res_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y29   disp_inst/m0/div_res_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   disp_inst/m0/div_res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   disp_inst/m0/div_res_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/m0/div_res_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/m0/div_res_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/m0/div_res_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/m0/div_res_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/m0/div_res_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/m0/div_res_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/m0/div_res_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/m0/div_res_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   disp_inst/m0/div_res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y25   disp_inst/m0/div_res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/m0/div_res_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/m0/div_res_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/m0/div_res_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y27   disp_inst/m0/div_res_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/m0/div_res_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/m0/div_res_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/m0/div_res_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y28   disp_inst/m0/div_res_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.022ns  (logic 4.217ns (42.077%)  route 5.805ns (57.923%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.694    disp_inst/m0/SW_IBUF[0]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.043     1.737 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.672     5.409    create_inst/s_logisimNet1
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.055     5.464 r  create_inst/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.210     6.673    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.349    10.022 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.022    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.215ns (42.404%)  route 5.725ns (57.596%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.694    disp_inst/m0/SW_IBUF[0]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.043     1.737 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.677     5.414    create_inst/s_logisimNet1
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.052     5.466 r  create_inst/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.124     6.590    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.350     9.939 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.939    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.938ns  (logic 4.144ns (41.702%)  route 5.794ns (58.298%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.694    disp_inst/m0/SW_IBUF[0]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.043     1.737 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.677     5.414    create_inst/s_logisimNet1
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.457 r  create_inst/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.193     6.650    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288     9.938 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.938    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.887ns  (logic 4.220ns (42.681%)  route 5.667ns (57.319%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.694    disp_inst/m0/SW_IBUF[0]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.043     1.737 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.474     5.211    create_inst/s_logisimNet1
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.049     5.260 r  create_inst/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.269     6.529    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.358     9.887 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.887    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.868ns  (logic 4.139ns (41.945%)  route 5.729ns (58.055%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.694    disp_inst/m0/SW_IBUF[0]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.043     1.737 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.672     5.409    create_inst/s_logisimNet1
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.043     5.452 r  create_inst/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.133     6.585    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283     9.868 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.868    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.614ns  (logic 4.135ns (43.013%)  route 5.479ns (56.987%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.694    disp_inst/m0/SW_IBUF[0]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.043     1.737 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.422     5.159    create_inst/s_logisimNet1
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.043     5.202 r  create_inst/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.133     6.335    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279     9.614 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.614    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 4.139ns (43.196%)  route 5.442ns (56.804%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.694    disp_inst/m0/SW_IBUF[0]
    SLICE_X109Y67        LUT6 (Prop_lut6_I1_O)        0.043     1.737 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.474     5.211    create_inst/s_logisimNet1
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.043     5.254 r  create_inst/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.044     6.298    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282     9.581 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.581    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.160ns  (logic 4.070ns (49.875%)  route 4.090ns (50.125%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 f  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.767     0.767 f  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.870     1.637    disp_inst/m0/SW_IBUF[5]
    SLICE_X109Y62        LUT6 (Prop_lut6_I4_O)        0.043     1.680 r  disp_inst/m0/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.221     4.900    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         3.260     8.160 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.160    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.812ns  (logic 0.338ns (41.624%)  route 0.474ns (58.376%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  create_inst/num_reg[5]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  create_inst/num_reg[5]/Q
                         net (fo=4, routed)           0.474     0.678    create_inst/num[5]
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.134     0.812 r  create_inst/num[5]_i_1/O
                         net (fo=1, routed)           0.000     0.812    create_inst/C[1]
    SLICE_X1Y20          FDRE                                         r  create_inst/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.712ns  (logic 0.338ns (47.459%)  route 0.374ns (52.541%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  create_inst/num_reg[13]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  create_inst/num_reg[13]/Q
                         net (fo=4, routed)           0.374     0.578    create_inst/num[13]
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.134     0.712 r  create_inst/num[13]_i_1/O
                         net (fo=1, routed)           0.000     0.712    create_inst/A[1]
    SLICE_X0Y21          FDRE                                         r  create_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 create_inst/num_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.155ns (59.994%)  route 0.103ns (40.006%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  create_inst/num_reg[13]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  create_inst/num_reg[13]/Q
                         net (fo=4, routed)           0.103     0.194    create_inst/num[13]
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.064     0.258 r  create_inst/num[14]_i_1/O
                         net (fo=1, routed)           0.000     0.258    create_inst/A[2]
    SLICE_X0Y21          FDRE                                         r  create_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.157ns (60.301%)  route 0.103ns (39.699%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  create_inst/num_reg[13]/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.091     0.091 r  create_inst/num_reg[13]/Q
                         net (fo=4, routed)           0.103     0.194    create_inst/num[13]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.066     0.260 r  create_inst/num[15]_i_1/O
                         net (fo=1, routed)           0.000     0.260    create_inst/A[3]
    SLICE_X0Y21          FDRE                                         r  create_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.046%)  route 0.138ns (51.954%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  create_inst/num_reg[10]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  create_inst/num_reg[10]/Q
                         net (fo=3, routed)           0.138     0.238    create_inst/num[10]
    SLICE_X1Y21          LUT3 (Prop_lut3_I2_O)        0.028     0.266 r  create_inst/num[10]_i_1/O
                         net (fo=1, routed)           0.000     0.266    create_inst/B[2]
    SLICE_X1Y21          FDRE                                         r  create_inst/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.968%)  route 0.139ns (52.032%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  create_inst/num_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  create_inst/num_reg[2]/Q
                         net (fo=3, routed)           0.139     0.239    create_inst/num[2]
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.028     0.267 r  create_inst/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.267    create_inst/D[2]
    SLICE_X0Y20          FDRE                                         r  create_inst/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.129ns (48.240%)  route 0.138ns (51.760%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  create_inst/num_reg[10]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  create_inst/num_reg[10]/Q
                         net (fo=3, routed)           0.138     0.238    create_inst/num[10]
    SLICE_X1Y21          LUT4 (Prop_lut4_I2_O)        0.029     0.267 r  create_inst/num[11]_i_1/O
                         net (fo=1, routed)           0.000     0.267    create_inst/B[3]
    SLICE_X1Y21          FDRE                                         r  create_inst/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.130ns (48.355%)  route 0.139ns (51.645%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  create_inst/num_reg[2]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  create_inst/num_reg[2]/Q
                         net (fo=3, routed)           0.139     0.239    create_inst/num[2]
    SLICE_X0Y20          LUT4 (Prop_lut4_I2_O)        0.030     0.269 r  create_inst/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.269    create_inst/D[3]
    SLICE_X0Y20          FDRE                                         r  create_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.387%)  route 0.148ns (53.613%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  create_inst/num_reg[4]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 f  create_inst/num_reg[4]/Q
                         net (fo=5, routed)           0.148     0.248    create_inst/num[4]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.028     0.276 r  create_inst/num[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    create_inst/C[0]
    SLICE_X1Y20          FDRE                                         r  create_inst/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.129ns (46.580%)  route 0.148ns (53.420%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  create_inst/num_reg[4]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  create_inst/num_reg[4]/Q
                         net (fo=5, routed)           0.148     0.248    create_inst/num[4]
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.029     0.277 r  create_inst/num[5]_i_1/O
                         net (fo=1, routed)           0.000     0.277    create_inst/C[1]
    SLICE_X1Y20          FDRE                                         r  create_inst/num_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.053%)  route 0.150ns (53.947%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  create_inst/num_reg[4]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  create_inst/num_reg[4]/Q
                         net (fo=5, routed)           0.150     0.250    create_inst/num[4]
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.028     0.278 r  create_inst/num[6]_i_1/O
                         net (fo=1, routed)           0.000     0.278    create_inst/C[2]
    SLICE_X1Y20          FDRE                                         r  create_inst/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 create_inst/num_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            create_inst/num_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.130ns (46.438%)  route 0.150ns (53.562%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  create_inst/num_reg[4]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  create_inst/num_reg[4]/Q
                         net (fo=5, routed)           0.150     0.250    create_inst/num[4]
    SLICE_X1Y20          LUT4 (Prop_lut4_I1_O)        0.030     0.280 r  create_inst/num[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    create_inst/C[3]
    SLICE_X1Y20          FDRE                                         r  create_inst/num_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.842ns  (logic 3.670ns (30.992%)  route 8.172ns (69.008%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          3.291     8.144    disp_inst/m0/S[1]
    SLICE_X109Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.672    11.858    create_inst/s_logisimNet1
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.055    11.913 r  create_inst/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.210    13.123    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.349    16.472 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.472    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.759ns  (logic 3.668ns (31.190%)  route 8.091ns (68.810%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          3.291     8.144    disp_inst/m0/S[1]
    SLICE_X109Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.677    11.863    create_inst/s_logisimNet1
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.052    11.915 r  create_inst/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.124    13.040    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.350    16.389 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.389    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.757ns  (logic 3.597ns (30.595%)  route 8.160ns (69.405%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          3.291     8.144    disp_inst/m0/S[1]
    SLICE_X109Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.677    11.863    create_inst/s_logisimNet1
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.043    11.906 r  create_inst/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.193    13.099    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    16.388 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.388    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.707ns  (logic 3.673ns (31.374%)  route 8.034ns (68.626%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          3.291     8.144    disp_inst/m0/S[1]
    SLICE_X109Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.474    11.661    create_inst/s_logisimNet1
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.049    11.710 r  create_inst/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.269    12.979    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.358    16.337 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.337    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 3.592ns (30.734%)  route 8.095ns (69.266%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          3.291     8.144    disp_inst/m0/S[1]
    SLICE_X109Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.672    11.858    create_inst/s_logisimNet1
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.043    11.901 r  create_inst/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.133    13.034    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    16.317 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.317    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.433ns  (logic 3.588ns (31.383%)  route 7.845ns (68.617%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          3.291     8.144    disp_inst/m0/S[1]
    SLICE_X109Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.422    11.609    create_inst/s_logisimNet1
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.043    11.652 r  create_inst/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.133    12.785    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    16.064 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.064    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.400ns  (logic 3.591ns (31.503%)  route 7.809ns (68.497%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          3.291     8.144    disp_inst/m0/S[1]
    SLICE_X109Y67        LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  disp_inst/m0/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           3.474    11.661    create_inst/s_logisimNet1
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.043    11.704 r  create_inst/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.044    12.748    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    16.031 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.031    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 3.526ns (36.152%)  route 6.228ns (63.848%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[17]/Q
                         net (fo=11, routed)          3.007     7.861    disp_inst/m0/S[0]
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.043     7.904 r  disp_inst/m0/SEGMENT_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.221    11.124    SEGMENT_OBUF[7]
    AA22                 OBUF (Prop_obuf_I_O)         3.260    14.384 r  SEGMENT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.384    SEGMENT[7]
    AA22                                                              r  SEGMENT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 3.641ns (60.552%)  route 2.372ns (39.448%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          1.155     6.008    disp_inst/m0/S[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.049     6.057 r  disp_inst/m0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.217     7.274    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.369    10.643 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.643    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 3.639ns (61.432%)  route 2.285ns (38.568%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.615     4.630    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.223     4.853 f  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          1.150     6.003    disp_inst/m0/S[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.054     6.057 r  disp_inst/m0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.135     7.192    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.362    10.554 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.554    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.496ns (62.196%)  route 0.909ns (37.804%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 f  disp_inst/m0/div_res_reg[17]/Q
                         net (fo=11, routed)          0.591     2.613    disp_inst/m0/S[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.028     2.641 r  disp_inst/m0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.959    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.327 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.327    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.543ns (62.729%)  route 0.917ns (37.271%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[17]/Q
                         net (fo=11, routed)          0.454     2.475    create_inst/s_logisimBus23[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I3_O)        0.028     2.503 r  create_inst/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.140     2.644    create_inst/disp_inst/s_logisimBus14[1]
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.028     2.672 r  create_inst/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.323     2.995    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         1.387     4.382 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.382    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.546ns (62.316%)  route 0.935ns (37.684%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          0.426     2.447    create_inst/s_logisimBus23[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.028     2.475 r  create_inst/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.232     2.708    create_inst/disp_inst/s_logisimBus14[2]
    SLICE_X0Y21          LUT5 (Prop_lut5_I3_O)        0.028     2.736 r  create_inst/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.277     3.013    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.390     4.403 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.403    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.547ns (62.257%)  route 0.938ns (37.743%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          0.426     2.447    create_inst/s_logisimBus23[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.028     2.475 r  create_inst/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.193     2.668    create_inst/disp_inst/s_logisimBus14[2]
    SLICE_X0Y20          LUT5 (Prop_lut5_I1_O)        0.028     2.696 r  create_inst/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.319     3.016    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     4.406 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.406    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.498ns (60.264%)  route 0.988ns (39.736%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[17]/Q
                         net (fo=11, routed)          0.653     2.675    disp_inst/m0/S[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.028     2.703 r  disp_inst/m0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     3.037    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     4.407 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.407    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.564ns (62.630%)  route 0.933ns (37.370%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          0.426     2.447    create_inst/s_logisimBus23[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.028     2.475 r  create_inst/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.189     2.665    create_inst/disp_inst/s_logisimBus14[2]
    SLICE_X0Y20          LUT5 (Prop_lut5_I2_O)        0.030     2.695 r  create_inst/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.318     3.013    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.406     4.419 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.419    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.555ns (61.904%)  route 0.957ns (38.096%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[17]/Q
                         net (fo=11, routed)          0.591     2.613    disp_inst/m0/S[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.030     2.643 r  disp_inst/m0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.366     3.009    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.433 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.433    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.550ns (61.318%)  route 0.978ns (38.682%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 f  disp_inst/m0/div_res_reg[17]/Q
                         net (fo=11, routed)          0.653     2.675    disp_inst/m0/S[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.033     2.708 r  disp_inst/m0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.325     3.033    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.417     4.450 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.450    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.552ns (61.323%)  route 0.979ns (38.677%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          0.426     2.447    create_inst/s_logisimBus23[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.028     2.475 r  create_inst/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.189     2.665    create_inst/disp_inst/s_logisimBus14[2]
    SLICE_X0Y20          LUT5 (Prop_lut5_I4_O)        0.028     2.693 r  create_inst/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.364     3.057    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.396     4.453 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.453    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_inst/m0/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.565ns (61.488%)  route 0.980ns (38.512%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.676     1.922    disp_inst/m0/clk_IBUF_BUFG
    SLICE_X17Y29         FDRE                                         r  disp_inst/m0/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDRE (Prop_fdre_C_Q)         0.100     2.022 r  disp_inst/m0/div_res_reg[18]/Q
                         net (fo=11, routed)          0.426     2.447    create_inst/s_logisimBus23[1]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.028     2.475 r  create_inst/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.193     2.668    create_inst/disp_inst/s_logisimBus14[2]
    SLICE_X0Y20          LUT5 (Prop_lut5_I2_O)        0.033     2.701 r  create_inst/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.362     3.063    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         1.404     4.467 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.467    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------





