# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" \
"../../../../../../../../vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/run_head_group/hls/impl/verilog/run_head_group.v" \
"../../../../../../../../vitis_simulations/Scheduler_FSM/Scheduler_FSM_head_helpers/Head_Helpers/run_head_group/hls/impl/verilog/run_head_group_sparsemux_7_2_1_1_1.v" \

sv xil_defaultlib  --include "../../../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" \
"../../../../../../../../SV_testbenches/run_head_group_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
