#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 28 11:29:17 2026
# Process ID: 20780
# Current directory: D:/Vivado/projects/tju_mips/CPU/Mcpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10520 D:\Vivado\projects\tju_mips\CPU\Mcpu\MiniMIPS_Lite.xpr
# Log file: D:/Vivado/projects/tju_mips/CPU/Mcpu/vivado.log
# Journal file: D:/Vivado/projects/tju_mips/CPU/Mcpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_MiniMIPS32_Lite_FullSyS.tcl
close_sim
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MiniMIPS32_Lite_FullSyS [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
set_property -dict [list CONFIG.coefficient_file {D:/Vivado/projects/inst_rom.coe}] [get_ips inst_rom]
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci]
launch_runs -jobs 10 inst_rom_synth_1
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/Vivado/projects/data_ram_02.coe} CONFIG.default_data {}] [get_ips data_ram]
generate_target all [get_files  D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/data_ram.xci]
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
launch_runs -jobs 10 data_ram_synth_1
export_simulation -of_objects [get_files D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files -ipstatic_source_dir D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/modelsim} {questa=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/questa} {riviera=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/riviera} {activehdl=D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_MiniMIPS32_Lite_FullSyS.tcl
add_bp {D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv} 21
remove_bps -file {D:/Vivado/projects/tju_mips/CPU/Mcpu/MiniMIPS_Lite.srcs/sim_1/new/tb_MiniMIPS32_Lite_FullSyS.sv} -line 21
close_sim
launch_simulation
source tb_MiniMIPS32_Lite_FullSyS.tcl
close_sim
