# RISC-V Pipelined Processor
A 32-bit, 5-stage piplelined RISC-V processor written in SystemVerilog. The CPU also implements hazard detection and correction features.

## Architecture
<img width="703" alt="Image" src="https://github.com/user-attachments/assets/4fd39063-504b-45a4-a3f8-2d2c92a4e764" />

## Acknowledgement
- Digital Design and Computer Architecture: RISC-V Edition
Sarah L. Harris and David Harris
