(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : skassona.brd                                  )
(    Software Version : 24.1P001                                      )
(    Date/Time        : Fri Oct 18 16:33:38 2024                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:\Users\tubbadu\Documents\OrCAD\ORCAD_LABORATORIES\workspace\projects\skassona\allegro'
Design Directory:            'C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/PCB'
Old design name:             'C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/PCB/skassona.brd'
New design name:             'C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/PCB/skassona.brd'

CmdLine: netrev -i C:\Users\tubbadu\Documents\OrCAD\ORCAD_LABORATORIES\workspace\projects\skassona\allegro -y 1 -q netrev_constraint_report.xml C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/PCB/#Taaaadj08864.tmp

------ Preparing to read pst files ------

Starting to read C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/allegro/pstchip.dat 
   Finished reading C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/allegro/pstchip.dat (00:00:00.02)
Starting to read C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/allegro/pstxprt.dat 
   Finished reading C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/allegro/pstxprt.dat (00:00:00.00)
Starting to read C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/allegro/pstxnet.dat 
   Finished reading C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/projects/skassona/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


#1   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'THT_CAPACITOR' used by RefDes D1 for device 'LED_THT_CAPACITOR_BACK-LIGHTS' not found. 
The symbol either does not exist in the library path (PSMPATH) or is an old symbol from a previous release.  

Set the correct library path if not set or use dbdoctor to migrate old s

#2   WARNING(SPMHNI-192): Device/Symbol check warning detected. [help]

WARNING(SPMHNI-194): Symbol 'THT_CAPACITOR' used by RefDes D2 for device 'LED_THT_CAPACITOR_FRONT-LIGHTS' not found. 
The symbol either does not exist in the library path (PSMPATH) or is an old symbol from a previous release.  

Set the correct library path if not set or use dbdoctor to migrate old 

------ Library Paths ------
MODULEPATH =  . 
           c:/cadence/orcadx_24.1/share/local/pcb/modules 

PSMPATH =  C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/libraries/footprints 
           . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/OrCADX_24.1/share/local/pcb/symbols 
           C:/Cadence/OrCADX_24.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/OrCADX_24.1/share/pcb/allegrolib/symbols 
           C:/Users/tubbadu/AppData/Roaming/SPB_Data/cdssetup/OrCAD_Capture/24.1.0/downloaded_parts/allegropcb 

PADPATH =  C:/Users/tubbadu/Documents/OrCAD/ORCAD_LABORATORIES/workspace/libraries/footprints 
           . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/OrCADX_24.1/share/local/pcb/padstacks 
           C:/Cadence/OrCADX_24.1/share/pcb/pcb_lib/symbols 
           C:/Cadence/OrCADX_24.1/share/pcb/allegrolib/symbols 
           C:/Users/tubbadu/AppData/Roaming/SPB_Data/cdssetup/OrCAD_Capture/24.1.0/downloaded_parts/allegropcb 


------ Summary Statistics ------


netrev run on Oct 18 16:33:38 2024
   DESIGN NAME : 'SKASSONA'
   PACKAGING ON Sep  4 2024 20:54:11

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
  2 warnings detected

cpu time      0:00:34
elapsed time  0:00:00

