<profile>

<section name = "Vitis HLS Report for 'upsamp6'" level="0">
<item name = "Date">Tue Feb 27 15:11:31 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">decode_11</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.075 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12548, 12548, 0.125 ms, 0.125 ms, 12548, 12548, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- UHeight_UWidth">12546, 12546, 19, 16, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 345, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 499, -</column>
<column name="Register">-, -, 379, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="upsam_buf6_V_U">upsamp6_upsam_buf6_V_RdEe, 2, 0, 0, 0, 224, 32, 1, 7168</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln108_1_fu_501_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln108_fu_475_p2">+, 0, 0, 17, 10, 1</column>
<column name="cona_col_1_fu_539_p2">+, 0, 0, 12, 5, 1</column>
<column name="grp_fu_349_p2">+, 0, 0, 12, 5, 4</column>
<column name="grp_fu_354_p2">+, 0, 0, 13, 6, 5</column>
<column name="grp_fu_359_p2">+, 0, 0, 13, 6, 6</column>
<column name="grp_fu_364_p2">+, 0, 0, 14, 7, 6</column>
<column name="grp_fu_369_p2">+, 0, 0, 14, 7, 7</column>
<column name="grp_fu_374_p2">+, 0, 0, 14, 7, 7</column>
<column name="grp_fu_379_p2">+, 0, 0, 13, 6, 6</column>
<column name="grp_fu_384_p2">+, 0, 0, 15, 8, 7</column>
<column name="grp_fu_389_p2">+, 0, 0, 15, 8, 8</column>
<column name="grp_fu_394_p2">+, 0, 0, 15, 8, 8</column>
<column name="grp_fu_399_p2">+, 0, 0, 15, 8, 8</column>
<column name="grp_fu_404_p2">+, 0, 0, 15, 8, 8</column>
<column name="grp_fu_409_p2">+, 0, 0, 14, 7, 7</column>
<column name="grp_fu_414_p2">+, 0, 0, 14, 7, 7</column>
<column name="ap_block_pp0_stage10_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1516">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_801">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op109_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op115_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln108_fu_469_p2">icmp, 0, 0, 11, 10, 9</column>
<column name="icmp_ln109_fu_487_p2">icmp, 0, 0, 9, 5, 4</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage10_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage11_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage12_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_pp0_stage13_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_pp0_stage14_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp0_stage15_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage6_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage7_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage8_iter0">or, 0, 0, 2, 1, 1</column>
<column name="empty_44_fu_533_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln108_1_fu_507_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln108_fu_493_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_cona_col_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_cona_row_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 10, 20</column>
<column name="cona_col_fu_84">9, 2, 5, 10</column>
<column name="cona_row_fu_88">9, 2, 5, 10</column>
<column name="conv6_out14_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_354_p0">14, 3, 6, 18</column>
<column name="grp_fu_364_p0">14, 3, 7, 21</column>
<column name="grp_fu_384_p0">14, 3, 8, 24</column>
<column name="grp_fu_389_p0">14, 3, 8, 24</column>
<column name="indvar_flatten_fu_92">9, 2, 10, 20</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="reg_434">9, 2, 32, 64</column>
<column name="reg_445">9, 2, 32, 64</column>
<column name="upsam_buf6_V_address0">81, 17, 8, 136</column>
<column name="upsam_buf6_V_address1">81, 17, 8, 136</column>
<column name="upsamp6_out15_blk_n">9, 2, 1, 2</column>
<column name="upsamp6_out15_din">65, 12, 32, 384</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cona_col_fu_84">5, 0, 5, 0</column>
<column name="cona_row_fu_88">5, 0, 5, 0</column>
<column name="div15_i_udiv_cast2_reg_883">4, 0, 8, 4</column>
<column name="div15_i_udiv_cast7_reg_827">4, 0, 6, 2</column>
<column name="div15_i_udiv_cast8_reg_844">4, 0, 7, 3</column>
<column name="div15_i_udiv_reg_806">4, 0, 4, 0</column>
<column name="empty_44_reg_818">1, 0, 1, 0</column>
<column name="empty_44_reg_818_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln108_reg_802">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_92">10, 0, 10, 0</column>
<column name="reg_419">32, 0, 32, 0</column>
<column name="reg_424">32, 0, 32, 0</column>
<column name="reg_429">32, 0, 32, 0</column>
<column name="reg_434">32, 0, 32, 0</column>
<column name="reg_440">32, 0, 32, 0</column>
<column name="reg_445">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="upsam_buf_V_load_10_reg_907">32, 0, 32, 0</column>
<column name="upsam_buf_V_load_12_reg_922">32, 0, 32, 0</column>
<column name="upsam_buf_V_load_14_reg_937">32, 0, 32, 0</column>
<column name="upsam_buf_V_load_8_reg_892">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, upsamp6, return value</column>
<column name="conv6_out14_dout">in, 32, ap_fifo, conv6_out14, pointer</column>
<column name="conv6_out14_num_data_valid">in, 2, ap_fifo, conv6_out14, pointer</column>
<column name="conv6_out14_fifo_cap">in, 2, ap_fifo, conv6_out14, pointer</column>
<column name="conv6_out14_empty_n">in, 1, ap_fifo, conv6_out14, pointer</column>
<column name="conv6_out14_read">out, 1, ap_fifo, conv6_out14, pointer</column>
<column name="upsamp6_out15_din">out, 32, ap_fifo, upsamp6_out15, pointer</column>
<column name="upsamp6_out15_num_data_valid">in, 2, ap_fifo, upsamp6_out15, pointer</column>
<column name="upsamp6_out15_fifo_cap">in, 2, ap_fifo, upsamp6_out15, pointer</column>
<column name="upsamp6_out15_full_n">in, 1, ap_fifo, upsamp6_out15, pointer</column>
<column name="upsamp6_out15_write">out, 1, ap_fifo, upsamp6_out15, pointer</column>
</table>
</item>
</section>
</profile>
