
BME_280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a63c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  0800a700  0800a700  0001a700  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac1c  0800ac1c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac1c  0800ac1c  0001ac1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac24  0800ac24  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac24  0800ac24  0001ac24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac28  0800ac28  0001ac28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800ac2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000053c  200001dc  0800ae08  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000718  0800ae08  00020718  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100e9  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a7  00000000  00000000  000302ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00032398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd8  00000000  00000000  00033248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016371  00000000  00000000  00034020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fc03  00000000  00000000  0004a391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089048  00000000  00000000  00059f94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2fdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000472c  00000000  00000000  000e302c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a6e4 	.word	0x0800a6e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	0800a6e4 	.word	0x0800a6e4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f827 	bl	8001490 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff77 	bl	8001340 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f819 	bl	8001490 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f80f 	bl	8001490 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff9f 	bl	80013c4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff95 	bl	80013c4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	; (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	; (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f834 	bl	8000544 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			; (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4647      	mov	r7, r8
 80004ee:	b580      	push	{r7, lr}
 80004f0:	0007      	movs	r7, r0
 80004f2:	4699      	mov	r9, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	469c      	mov	ip, r3
 80004f8:	0413      	lsls	r3, r2, #16
 80004fa:	0c1b      	lsrs	r3, r3, #16
 80004fc:	001d      	movs	r5, r3
 80004fe:	000e      	movs	r6, r1
 8000500:	4661      	mov	r1, ip
 8000502:	0400      	lsls	r0, r0, #16
 8000504:	0c14      	lsrs	r4, r2, #16
 8000506:	0c00      	lsrs	r0, r0, #16
 8000508:	4345      	muls	r5, r0
 800050a:	434b      	muls	r3, r1
 800050c:	4360      	muls	r0, r4
 800050e:	4361      	muls	r1, r4
 8000510:	18c0      	adds	r0, r0, r3
 8000512:	0c2c      	lsrs	r4, r5, #16
 8000514:	1820      	adds	r0, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	4283      	cmp	r3, r0
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	; 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4372      	muls	r2, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	4463      	add	r3, ip
 800052e:	042d      	lsls	r5, r5, #16
 8000530:	0c2d      	lsrs	r5, r5, #16
 8000532:	18c9      	adds	r1, r1, r3
 8000534:	0400      	lsls	r0, r0, #16
 8000536:	1940      	adds	r0, r0, r5
 8000538:	1889      	adds	r1, r1, r2
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)

08000544 <__udivmoddi4>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	4645      	mov	r5, r8
 800054c:	46de      	mov	lr, fp
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0004      	movs	r4, r0
 8000552:	000d      	movs	r5, r1
 8000554:	4692      	mov	sl, r2
 8000556:	4699      	mov	r9, r3
 8000558:	b083      	sub	sp, #12
 800055a:	428b      	cmp	r3, r1
 800055c:	d830      	bhi.n	80005c0 <__udivmoddi4+0x7c>
 800055e:	d02d      	beq.n	80005bc <__udivmoddi4+0x78>
 8000560:	4649      	mov	r1, r9
 8000562:	4650      	mov	r0, sl
 8000564:	f001 febe 	bl	80022e4 <__clzdi2>
 8000568:	0029      	movs	r1, r5
 800056a:	0006      	movs	r6, r0
 800056c:	0020      	movs	r0, r4
 800056e:	f001 feb9 	bl	80022e4 <__clzdi2>
 8000572:	1a33      	subs	r3, r6, r0
 8000574:	4698      	mov	r8, r3
 8000576:	3b20      	subs	r3, #32
 8000578:	469b      	mov	fp, r3
 800057a:	d433      	bmi.n	80005e4 <__udivmoddi4+0xa0>
 800057c:	465a      	mov	r2, fp
 800057e:	4653      	mov	r3, sl
 8000580:	4093      	lsls	r3, r2
 8000582:	4642      	mov	r2, r8
 8000584:	001f      	movs	r7, r3
 8000586:	4653      	mov	r3, sl
 8000588:	4093      	lsls	r3, r2
 800058a:	001e      	movs	r6, r3
 800058c:	42af      	cmp	r7, r5
 800058e:	d83a      	bhi.n	8000606 <__udivmoddi4+0xc2>
 8000590:	42af      	cmp	r7, r5
 8000592:	d100      	bne.n	8000596 <__udivmoddi4+0x52>
 8000594:	e078      	b.n	8000688 <__udivmoddi4+0x144>
 8000596:	465b      	mov	r3, fp
 8000598:	1ba4      	subs	r4, r4, r6
 800059a:	41bd      	sbcs	r5, r7
 800059c:	2b00      	cmp	r3, #0
 800059e:	da00      	bge.n	80005a2 <__udivmoddi4+0x5e>
 80005a0:	e075      	b.n	800068e <__udivmoddi4+0x14a>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	465a      	mov	r2, fp
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	4642      	mov	r2, r8
 80005b6:	4093      	lsls	r3, r2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	e028      	b.n	800060e <__udivmoddi4+0xca>
 80005bc:	4282      	cmp	r2, r0
 80005be:	d9cf      	bls.n	8000560 <__udivmoddi4+0x1c>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2300      	movs	r3, #0
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <__udivmoddi4+0x8e>
 80005ce:	601c      	str	r4, [r3, #0]
 80005d0:	605d      	str	r5, [r3, #4]
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	b003      	add	sp, #12
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	46bb      	mov	fp, r7
 80005dc:	46b2      	mov	sl, r6
 80005de:	46a9      	mov	r9, r5
 80005e0:	46a0      	mov	r8, r4
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	4642      	mov	r2, r8
 80005e6:	2320      	movs	r3, #32
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	4652      	mov	r2, sl
 80005ec:	40da      	lsrs	r2, r3
 80005ee:	4641      	mov	r1, r8
 80005f0:	0013      	movs	r3, r2
 80005f2:	464a      	mov	r2, r9
 80005f4:	408a      	lsls	r2, r1
 80005f6:	0017      	movs	r7, r2
 80005f8:	4642      	mov	r2, r8
 80005fa:	431f      	orrs	r7, r3
 80005fc:	4653      	mov	r3, sl
 80005fe:	4093      	lsls	r3, r2
 8000600:	001e      	movs	r6, r3
 8000602:	42af      	cmp	r7, r5
 8000604:	d9c4      	bls.n	8000590 <__udivmoddi4+0x4c>
 8000606:	2200      	movs	r2, #0
 8000608:	2300      	movs	r3, #0
 800060a:	9200      	str	r2, [sp, #0]
 800060c:	9301      	str	r3, [sp, #4]
 800060e:	4643      	mov	r3, r8
 8000610:	2b00      	cmp	r3, #0
 8000612:	d0d9      	beq.n	80005c8 <__udivmoddi4+0x84>
 8000614:	07fb      	lsls	r3, r7, #31
 8000616:	0872      	lsrs	r2, r6, #1
 8000618:	431a      	orrs	r2, r3
 800061a:	4646      	mov	r6, r8
 800061c:	087b      	lsrs	r3, r7, #1
 800061e:	e00e      	b.n	800063e <__udivmoddi4+0xfa>
 8000620:	42ab      	cmp	r3, r5
 8000622:	d101      	bne.n	8000628 <__udivmoddi4+0xe4>
 8000624:	42a2      	cmp	r2, r4
 8000626:	d80c      	bhi.n	8000642 <__udivmoddi4+0xfe>
 8000628:	1aa4      	subs	r4, r4, r2
 800062a:	419d      	sbcs	r5, r3
 800062c:	2001      	movs	r0, #1
 800062e:	1924      	adds	r4, r4, r4
 8000630:	416d      	adcs	r5, r5
 8000632:	2100      	movs	r1, #0
 8000634:	3e01      	subs	r6, #1
 8000636:	1824      	adds	r4, r4, r0
 8000638:	414d      	adcs	r5, r1
 800063a:	2e00      	cmp	r6, #0
 800063c:	d006      	beq.n	800064c <__udivmoddi4+0x108>
 800063e:	42ab      	cmp	r3, r5
 8000640:	d9ee      	bls.n	8000620 <__udivmoddi4+0xdc>
 8000642:	3e01      	subs	r6, #1
 8000644:	1924      	adds	r4, r4, r4
 8000646:	416d      	adcs	r5, r5
 8000648:	2e00      	cmp	r6, #0
 800064a:	d1f8      	bne.n	800063e <__udivmoddi4+0xfa>
 800064c:	9800      	ldr	r0, [sp, #0]
 800064e:	9901      	ldr	r1, [sp, #4]
 8000650:	465b      	mov	r3, fp
 8000652:	1900      	adds	r0, r0, r4
 8000654:	4169      	adcs	r1, r5
 8000656:	2b00      	cmp	r3, #0
 8000658:	db24      	blt.n	80006a4 <__udivmoddi4+0x160>
 800065a:	002b      	movs	r3, r5
 800065c:	465a      	mov	r2, fp
 800065e:	4644      	mov	r4, r8
 8000660:	40d3      	lsrs	r3, r2
 8000662:	002a      	movs	r2, r5
 8000664:	40e2      	lsrs	r2, r4
 8000666:	001c      	movs	r4, r3
 8000668:	465b      	mov	r3, fp
 800066a:	0015      	movs	r5, r2
 800066c:	2b00      	cmp	r3, #0
 800066e:	db2a      	blt.n	80006c6 <__udivmoddi4+0x182>
 8000670:	0026      	movs	r6, r4
 8000672:	409e      	lsls	r6, r3
 8000674:	0033      	movs	r3, r6
 8000676:	0026      	movs	r6, r4
 8000678:	4647      	mov	r7, r8
 800067a:	40be      	lsls	r6, r7
 800067c:	0032      	movs	r2, r6
 800067e:	1a80      	subs	r0, r0, r2
 8000680:	4199      	sbcs	r1, r3
 8000682:	9000      	str	r0, [sp, #0]
 8000684:	9101      	str	r1, [sp, #4]
 8000686:	e79f      	b.n	80005c8 <__udivmoddi4+0x84>
 8000688:	42a3      	cmp	r3, r4
 800068a:	d8bc      	bhi.n	8000606 <__udivmoddi4+0xc2>
 800068c:	e783      	b.n	8000596 <__udivmoddi4+0x52>
 800068e:	4642      	mov	r2, r8
 8000690:	2320      	movs	r3, #32
 8000692:	2100      	movs	r1, #0
 8000694:	1a9b      	subs	r3, r3, r2
 8000696:	2200      	movs	r2, #0
 8000698:	9100      	str	r1, [sp, #0]
 800069a:	9201      	str	r2, [sp, #4]
 800069c:	2201      	movs	r2, #1
 800069e:	40da      	lsrs	r2, r3
 80006a0:	9201      	str	r2, [sp, #4]
 80006a2:	e786      	b.n	80005b2 <__udivmoddi4+0x6e>
 80006a4:	4642      	mov	r2, r8
 80006a6:	2320      	movs	r3, #32
 80006a8:	1a9b      	subs	r3, r3, r2
 80006aa:	002a      	movs	r2, r5
 80006ac:	4646      	mov	r6, r8
 80006ae:	409a      	lsls	r2, r3
 80006b0:	0023      	movs	r3, r4
 80006b2:	40f3      	lsrs	r3, r6
 80006b4:	4644      	mov	r4, r8
 80006b6:	4313      	orrs	r3, r2
 80006b8:	002a      	movs	r2, r5
 80006ba:	40e2      	lsrs	r2, r4
 80006bc:	001c      	movs	r4, r3
 80006be:	465b      	mov	r3, fp
 80006c0:	0015      	movs	r5, r2
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	dad4      	bge.n	8000670 <__udivmoddi4+0x12c>
 80006c6:	4642      	mov	r2, r8
 80006c8:	002f      	movs	r7, r5
 80006ca:	2320      	movs	r3, #32
 80006cc:	0026      	movs	r6, r4
 80006ce:	4097      	lsls	r7, r2
 80006d0:	1a9b      	subs	r3, r3, r2
 80006d2:	40de      	lsrs	r6, r3
 80006d4:	003b      	movs	r3, r7
 80006d6:	4333      	orrs	r3, r6
 80006d8:	e7cd      	b.n	8000676 <__udivmoddi4+0x132>
 80006da:	46c0      	nop			; (mov r8, r8)

080006dc <__aeabi_dadd>:
 80006dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006de:	464f      	mov	r7, r9
 80006e0:	4646      	mov	r6, r8
 80006e2:	46d6      	mov	lr, sl
 80006e4:	000d      	movs	r5, r1
 80006e6:	0004      	movs	r4, r0
 80006e8:	b5c0      	push	{r6, r7, lr}
 80006ea:	001f      	movs	r7, r3
 80006ec:	0011      	movs	r1, r2
 80006ee:	0328      	lsls	r0, r5, #12
 80006f0:	0f62      	lsrs	r2, r4, #29
 80006f2:	0a40      	lsrs	r0, r0, #9
 80006f4:	4310      	orrs	r0, r2
 80006f6:	007a      	lsls	r2, r7, #1
 80006f8:	0d52      	lsrs	r2, r2, #21
 80006fa:	00e3      	lsls	r3, r4, #3
 80006fc:	033c      	lsls	r4, r7, #12
 80006fe:	4691      	mov	r9, r2
 8000700:	0a64      	lsrs	r4, r4, #9
 8000702:	0ffa      	lsrs	r2, r7, #31
 8000704:	0f4f      	lsrs	r7, r1, #29
 8000706:	006e      	lsls	r6, r5, #1
 8000708:	4327      	orrs	r7, r4
 800070a:	4692      	mov	sl, r2
 800070c:	46b8      	mov	r8, r7
 800070e:	0d76      	lsrs	r6, r6, #21
 8000710:	0fed      	lsrs	r5, r5, #31
 8000712:	00c9      	lsls	r1, r1, #3
 8000714:	4295      	cmp	r5, r2
 8000716:	d100      	bne.n	800071a <__aeabi_dadd+0x3e>
 8000718:	e099      	b.n	800084e <__aeabi_dadd+0x172>
 800071a:	464c      	mov	r4, r9
 800071c:	1b34      	subs	r4, r6, r4
 800071e:	46a4      	mov	ip, r4
 8000720:	2c00      	cmp	r4, #0
 8000722:	dc00      	bgt.n	8000726 <__aeabi_dadd+0x4a>
 8000724:	e07c      	b.n	8000820 <__aeabi_dadd+0x144>
 8000726:	464a      	mov	r2, r9
 8000728:	2a00      	cmp	r2, #0
 800072a:	d100      	bne.n	800072e <__aeabi_dadd+0x52>
 800072c:	e0b8      	b.n	80008a0 <__aeabi_dadd+0x1c4>
 800072e:	4ac5      	ldr	r2, [pc, #788]	; (8000a44 <__aeabi_dadd+0x368>)
 8000730:	4296      	cmp	r6, r2
 8000732:	d100      	bne.n	8000736 <__aeabi_dadd+0x5a>
 8000734:	e11c      	b.n	8000970 <__aeabi_dadd+0x294>
 8000736:	2280      	movs	r2, #128	; 0x80
 8000738:	003c      	movs	r4, r7
 800073a:	0412      	lsls	r2, r2, #16
 800073c:	4314      	orrs	r4, r2
 800073e:	46a0      	mov	r8, r4
 8000740:	4662      	mov	r2, ip
 8000742:	2a38      	cmp	r2, #56	; 0x38
 8000744:	dd00      	ble.n	8000748 <__aeabi_dadd+0x6c>
 8000746:	e161      	b.n	8000a0c <__aeabi_dadd+0x330>
 8000748:	2a1f      	cmp	r2, #31
 800074a:	dd00      	ble.n	800074e <__aeabi_dadd+0x72>
 800074c:	e1cc      	b.n	8000ae8 <__aeabi_dadd+0x40c>
 800074e:	4664      	mov	r4, ip
 8000750:	2220      	movs	r2, #32
 8000752:	1b12      	subs	r2, r2, r4
 8000754:	4644      	mov	r4, r8
 8000756:	4094      	lsls	r4, r2
 8000758:	000f      	movs	r7, r1
 800075a:	46a1      	mov	r9, r4
 800075c:	4664      	mov	r4, ip
 800075e:	4091      	lsls	r1, r2
 8000760:	40e7      	lsrs	r7, r4
 8000762:	464c      	mov	r4, r9
 8000764:	1e4a      	subs	r2, r1, #1
 8000766:	4191      	sbcs	r1, r2
 8000768:	433c      	orrs	r4, r7
 800076a:	4642      	mov	r2, r8
 800076c:	4321      	orrs	r1, r4
 800076e:	4664      	mov	r4, ip
 8000770:	40e2      	lsrs	r2, r4
 8000772:	1a80      	subs	r0, r0, r2
 8000774:	1a5c      	subs	r4, r3, r1
 8000776:	42a3      	cmp	r3, r4
 8000778:	419b      	sbcs	r3, r3
 800077a:	425f      	negs	r7, r3
 800077c:	1bc7      	subs	r7, r0, r7
 800077e:	023b      	lsls	r3, r7, #8
 8000780:	d400      	bmi.n	8000784 <__aeabi_dadd+0xa8>
 8000782:	e0d0      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000784:	027f      	lsls	r7, r7, #9
 8000786:	0a7f      	lsrs	r7, r7, #9
 8000788:	2f00      	cmp	r7, #0
 800078a:	d100      	bne.n	800078e <__aeabi_dadd+0xb2>
 800078c:	e0ff      	b.n	800098e <__aeabi_dadd+0x2b2>
 800078e:	0038      	movs	r0, r7
 8000790:	f001 fd8a 	bl	80022a8 <__clzsi2>
 8000794:	0001      	movs	r1, r0
 8000796:	3908      	subs	r1, #8
 8000798:	2320      	movs	r3, #32
 800079a:	0022      	movs	r2, r4
 800079c:	1a5b      	subs	r3, r3, r1
 800079e:	408f      	lsls	r7, r1
 80007a0:	40da      	lsrs	r2, r3
 80007a2:	408c      	lsls	r4, r1
 80007a4:	4317      	orrs	r7, r2
 80007a6:	42b1      	cmp	r1, r6
 80007a8:	da00      	bge.n	80007ac <__aeabi_dadd+0xd0>
 80007aa:	e0ff      	b.n	80009ac <__aeabi_dadd+0x2d0>
 80007ac:	1b89      	subs	r1, r1, r6
 80007ae:	1c4b      	adds	r3, r1, #1
 80007b0:	2b1f      	cmp	r3, #31
 80007b2:	dd00      	ble.n	80007b6 <__aeabi_dadd+0xda>
 80007b4:	e0a8      	b.n	8000908 <__aeabi_dadd+0x22c>
 80007b6:	2220      	movs	r2, #32
 80007b8:	0039      	movs	r1, r7
 80007ba:	1ad2      	subs	r2, r2, r3
 80007bc:	0020      	movs	r0, r4
 80007be:	4094      	lsls	r4, r2
 80007c0:	4091      	lsls	r1, r2
 80007c2:	40d8      	lsrs	r0, r3
 80007c4:	1e62      	subs	r2, r4, #1
 80007c6:	4194      	sbcs	r4, r2
 80007c8:	40df      	lsrs	r7, r3
 80007ca:	2600      	movs	r6, #0
 80007cc:	4301      	orrs	r1, r0
 80007ce:	430c      	orrs	r4, r1
 80007d0:	0763      	lsls	r3, r4, #29
 80007d2:	d009      	beq.n	80007e8 <__aeabi_dadd+0x10c>
 80007d4:	230f      	movs	r3, #15
 80007d6:	4023      	ands	r3, r4
 80007d8:	2b04      	cmp	r3, #4
 80007da:	d005      	beq.n	80007e8 <__aeabi_dadd+0x10c>
 80007dc:	1d23      	adds	r3, r4, #4
 80007de:	42a3      	cmp	r3, r4
 80007e0:	41a4      	sbcs	r4, r4
 80007e2:	4264      	negs	r4, r4
 80007e4:	193f      	adds	r7, r7, r4
 80007e6:	001c      	movs	r4, r3
 80007e8:	023b      	lsls	r3, r7, #8
 80007ea:	d400      	bmi.n	80007ee <__aeabi_dadd+0x112>
 80007ec:	e09e      	b.n	800092c <__aeabi_dadd+0x250>
 80007ee:	4b95      	ldr	r3, [pc, #596]	; (8000a44 <__aeabi_dadd+0x368>)
 80007f0:	3601      	adds	r6, #1
 80007f2:	429e      	cmp	r6, r3
 80007f4:	d100      	bne.n	80007f8 <__aeabi_dadd+0x11c>
 80007f6:	e0b7      	b.n	8000968 <__aeabi_dadd+0x28c>
 80007f8:	4a93      	ldr	r2, [pc, #588]	; (8000a48 <__aeabi_dadd+0x36c>)
 80007fa:	08e4      	lsrs	r4, r4, #3
 80007fc:	4017      	ands	r7, r2
 80007fe:	077b      	lsls	r3, r7, #29
 8000800:	0571      	lsls	r1, r6, #21
 8000802:	027f      	lsls	r7, r7, #9
 8000804:	4323      	orrs	r3, r4
 8000806:	0b3f      	lsrs	r7, r7, #12
 8000808:	0d4a      	lsrs	r2, r1, #21
 800080a:	0512      	lsls	r2, r2, #20
 800080c:	433a      	orrs	r2, r7
 800080e:	07ed      	lsls	r5, r5, #31
 8000810:	432a      	orrs	r2, r5
 8000812:	0018      	movs	r0, r3
 8000814:	0011      	movs	r1, r2
 8000816:	bce0      	pop	{r5, r6, r7}
 8000818:	46ba      	mov	sl, r7
 800081a:	46b1      	mov	r9, r6
 800081c:	46a8      	mov	r8, r5
 800081e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000820:	2c00      	cmp	r4, #0
 8000822:	d04b      	beq.n	80008bc <__aeabi_dadd+0x1e0>
 8000824:	464c      	mov	r4, r9
 8000826:	1ba4      	subs	r4, r4, r6
 8000828:	46a4      	mov	ip, r4
 800082a:	2e00      	cmp	r6, #0
 800082c:	d000      	beq.n	8000830 <__aeabi_dadd+0x154>
 800082e:	e123      	b.n	8000a78 <__aeabi_dadd+0x39c>
 8000830:	0004      	movs	r4, r0
 8000832:	431c      	orrs	r4, r3
 8000834:	d100      	bne.n	8000838 <__aeabi_dadd+0x15c>
 8000836:	e1af      	b.n	8000b98 <__aeabi_dadd+0x4bc>
 8000838:	4662      	mov	r2, ip
 800083a:	1e54      	subs	r4, r2, #1
 800083c:	2a01      	cmp	r2, #1
 800083e:	d100      	bne.n	8000842 <__aeabi_dadd+0x166>
 8000840:	e215      	b.n	8000c6e <__aeabi_dadd+0x592>
 8000842:	4d80      	ldr	r5, [pc, #512]	; (8000a44 <__aeabi_dadd+0x368>)
 8000844:	45ac      	cmp	ip, r5
 8000846:	d100      	bne.n	800084a <__aeabi_dadd+0x16e>
 8000848:	e1c8      	b.n	8000bdc <__aeabi_dadd+0x500>
 800084a:	46a4      	mov	ip, r4
 800084c:	e11b      	b.n	8000a86 <__aeabi_dadd+0x3aa>
 800084e:	464a      	mov	r2, r9
 8000850:	1ab2      	subs	r2, r6, r2
 8000852:	4694      	mov	ip, r2
 8000854:	2a00      	cmp	r2, #0
 8000856:	dc00      	bgt.n	800085a <__aeabi_dadd+0x17e>
 8000858:	e0ac      	b.n	80009b4 <__aeabi_dadd+0x2d8>
 800085a:	464a      	mov	r2, r9
 800085c:	2a00      	cmp	r2, #0
 800085e:	d043      	beq.n	80008e8 <__aeabi_dadd+0x20c>
 8000860:	4a78      	ldr	r2, [pc, #480]	; (8000a44 <__aeabi_dadd+0x368>)
 8000862:	4296      	cmp	r6, r2
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0x18c>
 8000866:	e1af      	b.n	8000bc8 <__aeabi_dadd+0x4ec>
 8000868:	2280      	movs	r2, #128	; 0x80
 800086a:	003c      	movs	r4, r7
 800086c:	0412      	lsls	r2, r2, #16
 800086e:	4314      	orrs	r4, r2
 8000870:	46a0      	mov	r8, r4
 8000872:	4662      	mov	r2, ip
 8000874:	2a38      	cmp	r2, #56	; 0x38
 8000876:	dc67      	bgt.n	8000948 <__aeabi_dadd+0x26c>
 8000878:	2a1f      	cmp	r2, #31
 800087a:	dc00      	bgt.n	800087e <__aeabi_dadd+0x1a2>
 800087c:	e15f      	b.n	8000b3e <__aeabi_dadd+0x462>
 800087e:	4647      	mov	r7, r8
 8000880:	3a20      	subs	r2, #32
 8000882:	40d7      	lsrs	r7, r2
 8000884:	4662      	mov	r2, ip
 8000886:	2a20      	cmp	r2, #32
 8000888:	d005      	beq.n	8000896 <__aeabi_dadd+0x1ba>
 800088a:	4664      	mov	r4, ip
 800088c:	2240      	movs	r2, #64	; 0x40
 800088e:	1b12      	subs	r2, r2, r4
 8000890:	4644      	mov	r4, r8
 8000892:	4094      	lsls	r4, r2
 8000894:	4321      	orrs	r1, r4
 8000896:	1e4a      	subs	r2, r1, #1
 8000898:	4191      	sbcs	r1, r2
 800089a:	000c      	movs	r4, r1
 800089c:	433c      	orrs	r4, r7
 800089e:	e057      	b.n	8000950 <__aeabi_dadd+0x274>
 80008a0:	003a      	movs	r2, r7
 80008a2:	430a      	orrs	r2, r1
 80008a4:	d100      	bne.n	80008a8 <__aeabi_dadd+0x1cc>
 80008a6:	e105      	b.n	8000ab4 <__aeabi_dadd+0x3d8>
 80008a8:	0022      	movs	r2, r4
 80008aa:	3a01      	subs	r2, #1
 80008ac:	2c01      	cmp	r4, #1
 80008ae:	d100      	bne.n	80008b2 <__aeabi_dadd+0x1d6>
 80008b0:	e182      	b.n	8000bb8 <__aeabi_dadd+0x4dc>
 80008b2:	4c64      	ldr	r4, [pc, #400]	; (8000a44 <__aeabi_dadd+0x368>)
 80008b4:	45a4      	cmp	ip, r4
 80008b6:	d05b      	beq.n	8000970 <__aeabi_dadd+0x294>
 80008b8:	4694      	mov	ip, r2
 80008ba:	e741      	b.n	8000740 <__aeabi_dadd+0x64>
 80008bc:	4c63      	ldr	r4, [pc, #396]	; (8000a4c <__aeabi_dadd+0x370>)
 80008be:	1c77      	adds	r7, r6, #1
 80008c0:	4227      	tst	r7, r4
 80008c2:	d000      	beq.n	80008c6 <__aeabi_dadd+0x1ea>
 80008c4:	e0c4      	b.n	8000a50 <__aeabi_dadd+0x374>
 80008c6:	0004      	movs	r4, r0
 80008c8:	431c      	orrs	r4, r3
 80008ca:	2e00      	cmp	r6, #0
 80008cc:	d000      	beq.n	80008d0 <__aeabi_dadd+0x1f4>
 80008ce:	e169      	b.n	8000ba4 <__aeabi_dadd+0x4c8>
 80008d0:	2c00      	cmp	r4, #0
 80008d2:	d100      	bne.n	80008d6 <__aeabi_dadd+0x1fa>
 80008d4:	e1bf      	b.n	8000c56 <__aeabi_dadd+0x57a>
 80008d6:	4644      	mov	r4, r8
 80008d8:	430c      	orrs	r4, r1
 80008da:	d000      	beq.n	80008de <__aeabi_dadd+0x202>
 80008dc:	e1d0      	b.n	8000c80 <__aeabi_dadd+0x5a4>
 80008de:	0742      	lsls	r2, r0, #29
 80008e0:	08db      	lsrs	r3, r3, #3
 80008e2:	4313      	orrs	r3, r2
 80008e4:	08c0      	lsrs	r0, r0, #3
 80008e6:	e029      	b.n	800093c <__aeabi_dadd+0x260>
 80008e8:	003a      	movs	r2, r7
 80008ea:	430a      	orrs	r2, r1
 80008ec:	d100      	bne.n	80008f0 <__aeabi_dadd+0x214>
 80008ee:	e170      	b.n	8000bd2 <__aeabi_dadd+0x4f6>
 80008f0:	4662      	mov	r2, ip
 80008f2:	4664      	mov	r4, ip
 80008f4:	3a01      	subs	r2, #1
 80008f6:	2c01      	cmp	r4, #1
 80008f8:	d100      	bne.n	80008fc <__aeabi_dadd+0x220>
 80008fa:	e0e0      	b.n	8000abe <__aeabi_dadd+0x3e2>
 80008fc:	4c51      	ldr	r4, [pc, #324]	; (8000a44 <__aeabi_dadd+0x368>)
 80008fe:	45a4      	cmp	ip, r4
 8000900:	d100      	bne.n	8000904 <__aeabi_dadd+0x228>
 8000902:	e161      	b.n	8000bc8 <__aeabi_dadd+0x4ec>
 8000904:	4694      	mov	ip, r2
 8000906:	e7b4      	b.n	8000872 <__aeabi_dadd+0x196>
 8000908:	003a      	movs	r2, r7
 800090a:	391f      	subs	r1, #31
 800090c:	40ca      	lsrs	r2, r1
 800090e:	0011      	movs	r1, r2
 8000910:	2b20      	cmp	r3, #32
 8000912:	d003      	beq.n	800091c <__aeabi_dadd+0x240>
 8000914:	2240      	movs	r2, #64	; 0x40
 8000916:	1ad3      	subs	r3, r2, r3
 8000918:	409f      	lsls	r7, r3
 800091a:	433c      	orrs	r4, r7
 800091c:	1e63      	subs	r3, r4, #1
 800091e:	419c      	sbcs	r4, r3
 8000920:	2700      	movs	r7, #0
 8000922:	2600      	movs	r6, #0
 8000924:	430c      	orrs	r4, r1
 8000926:	0763      	lsls	r3, r4, #29
 8000928:	d000      	beq.n	800092c <__aeabi_dadd+0x250>
 800092a:	e753      	b.n	80007d4 <__aeabi_dadd+0xf8>
 800092c:	46b4      	mov	ip, r6
 800092e:	08e4      	lsrs	r4, r4, #3
 8000930:	077b      	lsls	r3, r7, #29
 8000932:	4323      	orrs	r3, r4
 8000934:	08f8      	lsrs	r0, r7, #3
 8000936:	4a43      	ldr	r2, [pc, #268]	; (8000a44 <__aeabi_dadd+0x368>)
 8000938:	4594      	cmp	ip, r2
 800093a:	d01d      	beq.n	8000978 <__aeabi_dadd+0x29c>
 800093c:	4662      	mov	r2, ip
 800093e:	0307      	lsls	r7, r0, #12
 8000940:	0552      	lsls	r2, r2, #21
 8000942:	0b3f      	lsrs	r7, r7, #12
 8000944:	0d52      	lsrs	r2, r2, #21
 8000946:	e760      	b.n	800080a <__aeabi_dadd+0x12e>
 8000948:	4644      	mov	r4, r8
 800094a:	430c      	orrs	r4, r1
 800094c:	1e62      	subs	r2, r4, #1
 800094e:	4194      	sbcs	r4, r2
 8000950:	18e4      	adds	r4, r4, r3
 8000952:	429c      	cmp	r4, r3
 8000954:	419b      	sbcs	r3, r3
 8000956:	425f      	negs	r7, r3
 8000958:	183f      	adds	r7, r7, r0
 800095a:	023b      	lsls	r3, r7, #8
 800095c:	d5e3      	bpl.n	8000926 <__aeabi_dadd+0x24a>
 800095e:	4b39      	ldr	r3, [pc, #228]	; (8000a44 <__aeabi_dadd+0x368>)
 8000960:	3601      	adds	r6, #1
 8000962:	429e      	cmp	r6, r3
 8000964:	d000      	beq.n	8000968 <__aeabi_dadd+0x28c>
 8000966:	e0b5      	b.n	8000ad4 <__aeabi_dadd+0x3f8>
 8000968:	0032      	movs	r2, r6
 800096a:	2700      	movs	r7, #0
 800096c:	2300      	movs	r3, #0
 800096e:	e74c      	b.n	800080a <__aeabi_dadd+0x12e>
 8000970:	0742      	lsls	r2, r0, #29
 8000972:	08db      	lsrs	r3, r3, #3
 8000974:	4313      	orrs	r3, r2
 8000976:	08c0      	lsrs	r0, r0, #3
 8000978:	001a      	movs	r2, r3
 800097a:	4302      	orrs	r2, r0
 800097c:	d100      	bne.n	8000980 <__aeabi_dadd+0x2a4>
 800097e:	e1e1      	b.n	8000d44 <__aeabi_dadd+0x668>
 8000980:	2780      	movs	r7, #128	; 0x80
 8000982:	033f      	lsls	r7, r7, #12
 8000984:	4307      	orrs	r7, r0
 8000986:	033f      	lsls	r7, r7, #12
 8000988:	4a2e      	ldr	r2, [pc, #184]	; (8000a44 <__aeabi_dadd+0x368>)
 800098a:	0b3f      	lsrs	r7, r7, #12
 800098c:	e73d      	b.n	800080a <__aeabi_dadd+0x12e>
 800098e:	0020      	movs	r0, r4
 8000990:	f001 fc8a 	bl	80022a8 <__clzsi2>
 8000994:	0001      	movs	r1, r0
 8000996:	3118      	adds	r1, #24
 8000998:	291f      	cmp	r1, #31
 800099a:	dc00      	bgt.n	800099e <__aeabi_dadd+0x2c2>
 800099c:	e6fc      	b.n	8000798 <__aeabi_dadd+0xbc>
 800099e:	3808      	subs	r0, #8
 80009a0:	4084      	lsls	r4, r0
 80009a2:	0027      	movs	r7, r4
 80009a4:	2400      	movs	r4, #0
 80009a6:	42b1      	cmp	r1, r6
 80009a8:	db00      	blt.n	80009ac <__aeabi_dadd+0x2d0>
 80009aa:	e6ff      	b.n	80007ac <__aeabi_dadd+0xd0>
 80009ac:	4a26      	ldr	r2, [pc, #152]	; (8000a48 <__aeabi_dadd+0x36c>)
 80009ae:	1a76      	subs	r6, r6, r1
 80009b0:	4017      	ands	r7, r2
 80009b2:	e70d      	b.n	80007d0 <__aeabi_dadd+0xf4>
 80009b4:	2a00      	cmp	r2, #0
 80009b6:	d02f      	beq.n	8000a18 <__aeabi_dadd+0x33c>
 80009b8:	464a      	mov	r2, r9
 80009ba:	1b92      	subs	r2, r2, r6
 80009bc:	4694      	mov	ip, r2
 80009be:	2e00      	cmp	r6, #0
 80009c0:	d100      	bne.n	80009c4 <__aeabi_dadd+0x2e8>
 80009c2:	e0ad      	b.n	8000b20 <__aeabi_dadd+0x444>
 80009c4:	4a1f      	ldr	r2, [pc, #124]	; (8000a44 <__aeabi_dadd+0x368>)
 80009c6:	4591      	cmp	r9, r2
 80009c8:	d100      	bne.n	80009cc <__aeabi_dadd+0x2f0>
 80009ca:	e10f      	b.n	8000bec <__aeabi_dadd+0x510>
 80009cc:	2280      	movs	r2, #128	; 0x80
 80009ce:	0412      	lsls	r2, r2, #16
 80009d0:	4310      	orrs	r0, r2
 80009d2:	4662      	mov	r2, ip
 80009d4:	2a38      	cmp	r2, #56	; 0x38
 80009d6:	dd00      	ble.n	80009da <__aeabi_dadd+0x2fe>
 80009d8:	e10f      	b.n	8000bfa <__aeabi_dadd+0x51e>
 80009da:	2a1f      	cmp	r2, #31
 80009dc:	dd00      	ble.n	80009e0 <__aeabi_dadd+0x304>
 80009de:	e180      	b.n	8000ce2 <__aeabi_dadd+0x606>
 80009e0:	4664      	mov	r4, ip
 80009e2:	2220      	movs	r2, #32
 80009e4:	001e      	movs	r6, r3
 80009e6:	1b12      	subs	r2, r2, r4
 80009e8:	4667      	mov	r7, ip
 80009ea:	0004      	movs	r4, r0
 80009ec:	4093      	lsls	r3, r2
 80009ee:	4094      	lsls	r4, r2
 80009f0:	40fe      	lsrs	r6, r7
 80009f2:	1e5a      	subs	r2, r3, #1
 80009f4:	4193      	sbcs	r3, r2
 80009f6:	40f8      	lsrs	r0, r7
 80009f8:	4334      	orrs	r4, r6
 80009fa:	431c      	orrs	r4, r3
 80009fc:	4480      	add	r8, r0
 80009fe:	1864      	adds	r4, r4, r1
 8000a00:	428c      	cmp	r4, r1
 8000a02:	41bf      	sbcs	r7, r7
 8000a04:	427f      	negs	r7, r7
 8000a06:	464e      	mov	r6, r9
 8000a08:	4447      	add	r7, r8
 8000a0a:	e7a6      	b.n	800095a <__aeabi_dadd+0x27e>
 8000a0c:	4642      	mov	r2, r8
 8000a0e:	430a      	orrs	r2, r1
 8000a10:	0011      	movs	r1, r2
 8000a12:	1e4a      	subs	r2, r1, #1
 8000a14:	4191      	sbcs	r1, r2
 8000a16:	e6ad      	b.n	8000774 <__aeabi_dadd+0x98>
 8000a18:	4c0c      	ldr	r4, [pc, #48]	; (8000a4c <__aeabi_dadd+0x370>)
 8000a1a:	1c72      	adds	r2, r6, #1
 8000a1c:	4222      	tst	r2, r4
 8000a1e:	d000      	beq.n	8000a22 <__aeabi_dadd+0x346>
 8000a20:	e0a1      	b.n	8000b66 <__aeabi_dadd+0x48a>
 8000a22:	0002      	movs	r2, r0
 8000a24:	431a      	orrs	r2, r3
 8000a26:	2e00      	cmp	r6, #0
 8000a28:	d000      	beq.n	8000a2c <__aeabi_dadd+0x350>
 8000a2a:	e0fa      	b.n	8000c22 <__aeabi_dadd+0x546>
 8000a2c:	2a00      	cmp	r2, #0
 8000a2e:	d100      	bne.n	8000a32 <__aeabi_dadd+0x356>
 8000a30:	e145      	b.n	8000cbe <__aeabi_dadd+0x5e2>
 8000a32:	003a      	movs	r2, r7
 8000a34:	430a      	orrs	r2, r1
 8000a36:	d000      	beq.n	8000a3a <__aeabi_dadd+0x35e>
 8000a38:	e146      	b.n	8000cc8 <__aeabi_dadd+0x5ec>
 8000a3a:	0742      	lsls	r2, r0, #29
 8000a3c:	08db      	lsrs	r3, r3, #3
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	08c0      	lsrs	r0, r0, #3
 8000a42:	e77b      	b.n	800093c <__aeabi_dadd+0x260>
 8000a44:	000007ff 	.word	0x000007ff
 8000a48:	ff7fffff 	.word	0xff7fffff
 8000a4c:	000007fe 	.word	0x000007fe
 8000a50:	4647      	mov	r7, r8
 8000a52:	1a5c      	subs	r4, r3, r1
 8000a54:	1bc2      	subs	r2, r0, r7
 8000a56:	42a3      	cmp	r3, r4
 8000a58:	41bf      	sbcs	r7, r7
 8000a5a:	427f      	negs	r7, r7
 8000a5c:	46b9      	mov	r9, r7
 8000a5e:	0017      	movs	r7, r2
 8000a60:	464a      	mov	r2, r9
 8000a62:	1abf      	subs	r7, r7, r2
 8000a64:	023a      	lsls	r2, r7, #8
 8000a66:	d500      	bpl.n	8000a6a <__aeabi_dadd+0x38e>
 8000a68:	e08d      	b.n	8000b86 <__aeabi_dadd+0x4aa>
 8000a6a:	0023      	movs	r3, r4
 8000a6c:	433b      	orrs	r3, r7
 8000a6e:	d000      	beq.n	8000a72 <__aeabi_dadd+0x396>
 8000a70:	e68a      	b.n	8000788 <__aeabi_dadd+0xac>
 8000a72:	2000      	movs	r0, #0
 8000a74:	2500      	movs	r5, #0
 8000a76:	e761      	b.n	800093c <__aeabi_dadd+0x260>
 8000a78:	4cb4      	ldr	r4, [pc, #720]	; (8000d4c <__aeabi_dadd+0x670>)
 8000a7a:	45a1      	cmp	r9, r4
 8000a7c:	d100      	bne.n	8000a80 <__aeabi_dadd+0x3a4>
 8000a7e:	e0ad      	b.n	8000bdc <__aeabi_dadd+0x500>
 8000a80:	2480      	movs	r4, #128	; 0x80
 8000a82:	0424      	lsls	r4, r4, #16
 8000a84:	4320      	orrs	r0, r4
 8000a86:	4664      	mov	r4, ip
 8000a88:	2c38      	cmp	r4, #56	; 0x38
 8000a8a:	dc3d      	bgt.n	8000b08 <__aeabi_dadd+0x42c>
 8000a8c:	4662      	mov	r2, ip
 8000a8e:	2c1f      	cmp	r4, #31
 8000a90:	dd00      	ble.n	8000a94 <__aeabi_dadd+0x3b8>
 8000a92:	e0b7      	b.n	8000c04 <__aeabi_dadd+0x528>
 8000a94:	2520      	movs	r5, #32
 8000a96:	001e      	movs	r6, r3
 8000a98:	1b2d      	subs	r5, r5, r4
 8000a9a:	0004      	movs	r4, r0
 8000a9c:	40ab      	lsls	r3, r5
 8000a9e:	40ac      	lsls	r4, r5
 8000aa0:	40d6      	lsrs	r6, r2
 8000aa2:	40d0      	lsrs	r0, r2
 8000aa4:	4642      	mov	r2, r8
 8000aa6:	1e5d      	subs	r5, r3, #1
 8000aa8:	41ab      	sbcs	r3, r5
 8000aaa:	4334      	orrs	r4, r6
 8000aac:	1a12      	subs	r2, r2, r0
 8000aae:	4690      	mov	r8, r2
 8000ab0:	4323      	orrs	r3, r4
 8000ab2:	e02c      	b.n	8000b0e <__aeabi_dadd+0x432>
 8000ab4:	0742      	lsls	r2, r0, #29
 8000ab6:	08db      	lsrs	r3, r3, #3
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	08c0      	lsrs	r0, r0, #3
 8000abc:	e73b      	b.n	8000936 <__aeabi_dadd+0x25a>
 8000abe:	185c      	adds	r4, r3, r1
 8000ac0:	429c      	cmp	r4, r3
 8000ac2:	419b      	sbcs	r3, r3
 8000ac4:	4440      	add	r0, r8
 8000ac6:	425b      	negs	r3, r3
 8000ac8:	18c7      	adds	r7, r0, r3
 8000aca:	2601      	movs	r6, #1
 8000acc:	023b      	lsls	r3, r7, #8
 8000ace:	d400      	bmi.n	8000ad2 <__aeabi_dadd+0x3f6>
 8000ad0:	e729      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000ad2:	2602      	movs	r6, #2
 8000ad4:	4a9e      	ldr	r2, [pc, #632]	; (8000d50 <__aeabi_dadd+0x674>)
 8000ad6:	0863      	lsrs	r3, r4, #1
 8000ad8:	4017      	ands	r7, r2
 8000ada:	2201      	movs	r2, #1
 8000adc:	4014      	ands	r4, r2
 8000ade:	431c      	orrs	r4, r3
 8000ae0:	07fb      	lsls	r3, r7, #31
 8000ae2:	431c      	orrs	r4, r3
 8000ae4:	087f      	lsrs	r7, r7, #1
 8000ae6:	e673      	b.n	80007d0 <__aeabi_dadd+0xf4>
 8000ae8:	4644      	mov	r4, r8
 8000aea:	3a20      	subs	r2, #32
 8000aec:	40d4      	lsrs	r4, r2
 8000aee:	4662      	mov	r2, ip
 8000af0:	2a20      	cmp	r2, #32
 8000af2:	d005      	beq.n	8000b00 <__aeabi_dadd+0x424>
 8000af4:	4667      	mov	r7, ip
 8000af6:	2240      	movs	r2, #64	; 0x40
 8000af8:	1bd2      	subs	r2, r2, r7
 8000afa:	4647      	mov	r7, r8
 8000afc:	4097      	lsls	r7, r2
 8000afe:	4339      	orrs	r1, r7
 8000b00:	1e4a      	subs	r2, r1, #1
 8000b02:	4191      	sbcs	r1, r2
 8000b04:	4321      	orrs	r1, r4
 8000b06:	e635      	b.n	8000774 <__aeabi_dadd+0x98>
 8000b08:	4303      	orrs	r3, r0
 8000b0a:	1e58      	subs	r0, r3, #1
 8000b0c:	4183      	sbcs	r3, r0
 8000b0e:	1acc      	subs	r4, r1, r3
 8000b10:	42a1      	cmp	r1, r4
 8000b12:	41bf      	sbcs	r7, r7
 8000b14:	4643      	mov	r3, r8
 8000b16:	427f      	negs	r7, r7
 8000b18:	4655      	mov	r5, sl
 8000b1a:	464e      	mov	r6, r9
 8000b1c:	1bdf      	subs	r7, r3, r7
 8000b1e:	e62e      	b.n	800077e <__aeabi_dadd+0xa2>
 8000b20:	0002      	movs	r2, r0
 8000b22:	431a      	orrs	r2, r3
 8000b24:	d100      	bne.n	8000b28 <__aeabi_dadd+0x44c>
 8000b26:	e0bd      	b.n	8000ca4 <__aeabi_dadd+0x5c8>
 8000b28:	4662      	mov	r2, ip
 8000b2a:	4664      	mov	r4, ip
 8000b2c:	3a01      	subs	r2, #1
 8000b2e:	2c01      	cmp	r4, #1
 8000b30:	d100      	bne.n	8000b34 <__aeabi_dadd+0x458>
 8000b32:	e0e5      	b.n	8000d00 <__aeabi_dadd+0x624>
 8000b34:	4c85      	ldr	r4, [pc, #532]	; (8000d4c <__aeabi_dadd+0x670>)
 8000b36:	45a4      	cmp	ip, r4
 8000b38:	d058      	beq.n	8000bec <__aeabi_dadd+0x510>
 8000b3a:	4694      	mov	ip, r2
 8000b3c:	e749      	b.n	80009d2 <__aeabi_dadd+0x2f6>
 8000b3e:	4664      	mov	r4, ip
 8000b40:	2220      	movs	r2, #32
 8000b42:	1b12      	subs	r2, r2, r4
 8000b44:	4644      	mov	r4, r8
 8000b46:	4094      	lsls	r4, r2
 8000b48:	000f      	movs	r7, r1
 8000b4a:	46a1      	mov	r9, r4
 8000b4c:	4664      	mov	r4, ip
 8000b4e:	4091      	lsls	r1, r2
 8000b50:	40e7      	lsrs	r7, r4
 8000b52:	464c      	mov	r4, r9
 8000b54:	1e4a      	subs	r2, r1, #1
 8000b56:	4191      	sbcs	r1, r2
 8000b58:	433c      	orrs	r4, r7
 8000b5a:	4642      	mov	r2, r8
 8000b5c:	430c      	orrs	r4, r1
 8000b5e:	4661      	mov	r1, ip
 8000b60:	40ca      	lsrs	r2, r1
 8000b62:	1880      	adds	r0, r0, r2
 8000b64:	e6f4      	b.n	8000950 <__aeabi_dadd+0x274>
 8000b66:	4c79      	ldr	r4, [pc, #484]	; (8000d4c <__aeabi_dadd+0x670>)
 8000b68:	42a2      	cmp	r2, r4
 8000b6a:	d100      	bne.n	8000b6e <__aeabi_dadd+0x492>
 8000b6c:	e6fd      	b.n	800096a <__aeabi_dadd+0x28e>
 8000b6e:	1859      	adds	r1, r3, r1
 8000b70:	4299      	cmp	r1, r3
 8000b72:	419b      	sbcs	r3, r3
 8000b74:	4440      	add	r0, r8
 8000b76:	425f      	negs	r7, r3
 8000b78:	19c7      	adds	r7, r0, r7
 8000b7a:	07fc      	lsls	r4, r7, #31
 8000b7c:	0849      	lsrs	r1, r1, #1
 8000b7e:	0016      	movs	r6, r2
 8000b80:	430c      	orrs	r4, r1
 8000b82:	087f      	lsrs	r7, r7, #1
 8000b84:	e6cf      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000b86:	1acc      	subs	r4, r1, r3
 8000b88:	42a1      	cmp	r1, r4
 8000b8a:	41bf      	sbcs	r7, r7
 8000b8c:	4643      	mov	r3, r8
 8000b8e:	427f      	negs	r7, r7
 8000b90:	1a18      	subs	r0, r3, r0
 8000b92:	4655      	mov	r5, sl
 8000b94:	1bc7      	subs	r7, r0, r7
 8000b96:	e5f7      	b.n	8000788 <__aeabi_dadd+0xac>
 8000b98:	08c9      	lsrs	r1, r1, #3
 8000b9a:	077b      	lsls	r3, r7, #29
 8000b9c:	4655      	mov	r5, sl
 8000b9e:	430b      	orrs	r3, r1
 8000ba0:	08f8      	lsrs	r0, r7, #3
 8000ba2:	e6c8      	b.n	8000936 <__aeabi_dadd+0x25a>
 8000ba4:	2c00      	cmp	r4, #0
 8000ba6:	d000      	beq.n	8000baa <__aeabi_dadd+0x4ce>
 8000ba8:	e081      	b.n	8000cae <__aeabi_dadd+0x5d2>
 8000baa:	4643      	mov	r3, r8
 8000bac:	430b      	orrs	r3, r1
 8000bae:	d115      	bne.n	8000bdc <__aeabi_dadd+0x500>
 8000bb0:	2080      	movs	r0, #128	; 0x80
 8000bb2:	2500      	movs	r5, #0
 8000bb4:	0300      	lsls	r0, r0, #12
 8000bb6:	e6e3      	b.n	8000980 <__aeabi_dadd+0x2a4>
 8000bb8:	1a5c      	subs	r4, r3, r1
 8000bba:	42a3      	cmp	r3, r4
 8000bbc:	419b      	sbcs	r3, r3
 8000bbe:	1bc7      	subs	r7, r0, r7
 8000bc0:	425b      	negs	r3, r3
 8000bc2:	2601      	movs	r6, #1
 8000bc4:	1aff      	subs	r7, r7, r3
 8000bc6:	e5da      	b.n	800077e <__aeabi_dadd+0xa2>
 8000bc8:	0742      	lsls	r2, r0, #29
 8000bca:	08db      	lsrs	r3, r3, #3
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	08c0      	lsrs	r0, r0, #3
 8000bd0:	e6d2      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000bd2:	0742      	lsls	r2, r0, #29
 8000bd4:	08db      	lsrs	r3, r3, #3
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	08c0      	lsrs	r0, r0, #3
 8000bda:	e6ac      	b.n	8000936 <__aeabi_dadd+0x25a>
 8000bdc:	4643      	mov	r3, r8
 8000bde:	4642      	mov	r2, r8
 8000be0:	08c9      	lsrs	r1, r1, #3
 8000be2:	075b      	lsls	r3, r3, #29
 8000be4:	4655      	mov	r5, sl
 8000be6:	430b      	orrs	r3, r1
 8000be8:	08d0      	lsrs	r0, r2, #3
 8000bea:	e6c5      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000bec:	4643      	mov	r3, r8
 8000bee:	4642      	mov	r2, r8
 8000bf0:	075b      	lsls	r3, r3, #29
 8000bf2:	08c9      	lsrs	r1, r1, #3
 8000bf4:	430b      	orrs	r3, r1
 8000bf6:	08d0      	lsrs	r0, r2, #3
 8000bf8:	e6be      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000bfa:	4303      	orrs	r3, r0
 8000bfc:	001c      	movs	r4, r3
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	e6fc      	b.n	80009fe <__aeabi_dadd+0x322>
 8000c04:	0002      	movs	r2, r0
 8000c06:	3c20      	subs	r4, #32
 8000c08:	40e2      	lsrs	r2, r4
 8000c0a:	0014      	movs	r4, r2
 8000c0c:	4662      	mov	r2, ip
 8000c0e:	2a20      	cmp	r2, #32
 8000c10:	d003      	beq.n	8000c1a <__aeabi_dadd+0x53e>
 8000c12:	2540      	movs	r5, #64	; 0x40
 8000c14:	1aad      	subs	r5, r5, r2
 8000c16:	40a8      	lsls	r0, r5
 8000c18:	4303      	orrs	r3, r0
 8000c1a:	1e58      	subs	r0, r3, #1
 8000c1c:	4183      	sbcs	r3, r0
 8000c1e:	4323      	orrs	r3, r4
 8000c20:	e775      	b.n	8000b0e <__aeabi_dadd+0x432>
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d0e2      	beq.n	8000bec <__aeabi_dadd+0x510>
 8000c26:	003a      	movs	r2, r7
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	d0cd      	beq.n	8000bc8 <__aeabi_dadd+0x4ec>
 8000c2c:	0742      	lsls	r2, r0, #29
 8000c2e:	08db      	lsrs	r3, r3, #3
 8000c30:	4313      	orrs	r3, r2
 8000c32:	2280      	movs	r2, #128	; 0x80
 8000c34:	08c0      	lsrs	r0, r0, #3
 8000c36:	0312      	lsls	r2, r2, #12
 8000c38:	4210      	tst	r0, r2
 8000c3a:	d006      	beq.n	8000c4a <__aeabi_dadd+0x56e>
 8000c3c:	08fc      	lsrs	r4, r7, #3
 8000c3e:	4214      	tst	r4, r2
 8000c40:	d103      	bne.n	8000c4a <__aeabi_dadd+0x56e>
 8000c42:	0020      	movs	r0, r4
 8000c44:	08cb      	lsrs	r3, r1, #3
 8000c46:	077a      	lsls	r2, r7, #29
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	0f5a      	lsrs	r2, r3, #29
 8000c4c:	00db      	lsls	r3, r3, #3
 8000c4e:	0752      	lsls	r2, r2, #29
 8000c50:	08db      	lsrs	r3, r3, #3
 8000c52:	4313      	orrs	r3, r2
 8000c54:	e690      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000c56:	4643      	mov	r3, r8
 8000c58:	430b      	orrs	r3, r1
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x582>
 8000c5c:	e709      	b.n	8000a72 <__aeabi_dadd+0x396>
 8000c5e:	4643      	mov	r3, r8
 8000c60:	4642      	mov	r2, r8
 8000c62:	08c9      	lsrs	r1, r1, #3
 8000c64:	075b      	lsls	r3, r3, #29
 8000c66:	4655      	mov	r5, sl
 8000c68:	430b      	orrs	r3, r1
 8000c6a:	08d0      	lsrs	r0, r2, #3
 8000c6c:	e666      	b.n	800093c <__aeabi_dadd+0x260>
 8000c6e:	1acc      	subs	r4, r1, r3
 8000c70:	42a1      	cmp	r1, r4
 8000c72:	4189      	sbcs	r1, r1
 8000c74:	1a3f      	subs	r7, r7, r0
 8000c76:	4249      	negs	r1, r1
 8000c78:	4655      	mov	r5, sl
 8000c7a:	2601      	movs	r6, #1
 8000c7c:	1a7f      	subs	r7, r7, r1
 8000c7e:	e57e      	b.n	800077e <__aeabi_dadd+0xa2>
 8000c80:	4642      	mov	r2, r8
 8000c82:	1a5c      	subs	r4, r3, r1
 8000c84:	1a87      	subs	r7, r0, r2
 8000c86:	42a3      	cmp	r3, r4
 8000c88:	4192      	sbcs	r2, r2
 8000c8a:	4252      	negs	r2, r2
 8000c8c:	1abf      	subs	r7, r7, r2
 8000c8e:	023a      	lsls	r2, r7, #8
 8000c90:	d53d      	bpl.n	8000d0e <__aeabi_dadd+0x632>
 8000c92:	1acc      	subs	r4, r1, r3
 8000c94:	42a1      	cmp	r1, r4
 8000c96:	4189      	sbcs	r1, r1
 8000c98:	4643      	mov	r3, r8
 8000c9a:	4249      	negs	r1, r1
 8000c9c:	1a1f      	subs	r7, r3, r0
 8000c9e:	4655      	mov	r5, sl
 8000ca0:	1a7f      	subs	r7, r7, r1
 8000ca2:	e595      	b.n	80007d0 <__aeabi_dadd+0xf4>
 8000ca4:	077b      	lsls	r3, r7, #29
 8000ca6:	08c9      	lsrs	r1, r1, #3
 8000ca8:	430b      	orrs	r3, r1
 8000caa:	08f8      	lsrs	r0, r7, #3
 8000cac:	e643      	b.n	8000936 <__aeabi_dadd+0x25a>
 8000cae:	4644      	mov	r4, r8
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	430c      	orrs	r4, r1
 8000cb4:	d130      	bne.n	8000d18 <__aeabi_dadd+0x63c>
 8000cb6:	0742      	lsls	r2, r0, #29
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	08c0      	lsrs	r0, r0, #3
 8000cbc:	e65c      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000cbe:	077b      	lsls	r3, r7, #29
 8000cc0:	08c9      	lsrs	r1, r1, #3
 8000cc2:	430b      	orrs	r3, r1
 8000cc4:	08f8      	lsrs	r0, r7, #3
 8000cc6:	e639      	b.n	800093c <__aeabi_dadd+0x260>
 8000cc8:	185c      	adds	r4, r3, r1
 8000cca:	429c      	cmp	r4, r3
 8000ccc:	419b      	sbcs	r3, r3
 8000cce:	4440      	add	r0, r8
 8000cd0:	425b      	negs	r3, r3
 8000cd2:	18c7      	adds	r7, r0, r3
 8000cd4:	023b      	lsls	r3, r7, #8
 8000cd6:	d400      	bmi.n	8000cda <__aeabi_dadd+0x5fe>
 8000cd8:	e625      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000cda:	4b1d      	ldr	r3, [pc, #116]	; (8000d50 <__aeabi_dadd+0x674>)
 8000cdc:	2601      	movs	r6, #1
 8000cde:	401f      	ands	r7, r3
 8000ce0:	e621      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000ce2:	0004      	movs	r4, r0
 8000ce4:	3a20      	subs	r2, #32
 8000ce6:	40d4      	lsrs	r4, r2
 8000ce8:	4662      	mov	r2, ip
 8000cea:	2a20      	cmp	r2, #32
 8000cec:	d004      	beq.n	8000cf8 <__aeabi_dadd+0x61c>
 8000cee:	2240      	movs	r2, #64	; 0x40
 8000cf0:	4666      	mov	r6, ip
 8000cf2:	1b92      	subs	r2, r2, r6
 8000cf4:	4090      	lsls	r0, r2
 8000cf6:	4303      	orrs	r3, r0
 8000cf8:	1e5a      	subs	r2, r3, #1
 8000cfa:	4193      	sbcs	r3, r2
 8000cfc:	431c      	orrs	r4, r3
 8000cfe:	e67e      	b.n	80009fe <__aeabi_dadd+0x322>
 8000d00:	185c      	adds	r4, r3, r1
 8000d02:	428c      	cmp	r4, r1
 8000d04:	4189      	sbcs	r1, r1
 8000d06:	4440      	add	r0, r8
 8000d08:	4249      	negs	r1, r1
 8000d0a:	1847      	adds	r7, r0, r1
 8000d0c:	e6dd      	b.n	8000aca <__aeabi_dadd+0x3ee>
 8000d0e:	0023      	movs	r3, r4
 8000d10:	433b      	orrs	r3, r7
 8000d12:	d100      	bne.n	8000d16 <__aeabi_dadd+0x63a>
 8000d14:	e6ad      	b.n	8000a72 <__aeabi_dadd+0x396>
 8000d16:	e606      	b.n	8000926 <__aeabi_dadd+0x24a>
 8000d18:	0744      	lsls	r4, r0, #29
 8000d1a:	4323      	orrs	r3, r4
 8000d1c:	2480      	movs	r4, #128	; 0x80
 8000d1e:	08c0      	lsrs	r0, r0, #3
 8000d20:	0324      	lsls	r4, r4, #12
 8000d22:	4220      	tst	r0, r4
 8000d24:	d008      	beq.n	8000d38 <__aeabi_dadd+0x65c>
 8000d26:	4642      	mov	r2, r8
 8000d28:	08d6      	lsrs	r6, r2, #3
 8000d2a:	4226      	tst	r6, r4
 8000d2c:	d104      	bne.n	8000d38 <__aeabi_dadd+0x65c>
 8000d2e:	4655      	mov	r5, sl
 8000d30:	0030      	movs	r0, r6
 8000d32:	08cb      	lsrs	r3, r1, #3
 8000d34:	0751      	lsls	r1, r2, #29
 8000d36:	430b      	orrs	r3, r1
 8000d38:	0f5a      	lsrs	r2, r3, #29
 8000d3a:	00db      	lsls	r3, r3, #3
 8000d3c:	08db      	lsrs	r3, r3, #3
 8000d3e:	0752      	lsls	r2, r2, #29
 8000d40:	4313      	orrs	r3, r2
 8000d42:	e619      	b.n	8000978 <__aeabi_dadd+0x29c>
 8000d44:	2300      	movs	r3, #0
 8000d46:	4a01      	ldr	r2, [pc, #4]	; (8000d4c <__aeabi_dadd+0x670>)
 8000d48:	001f      	movs	r7, r3
 8000d4a:	e55e      	b.n	800080a <__aeabi_dadd+0x12e>
 8000d4c:	000007ff 	.word	0x000007ff
 8000d50:	ff7fffff 	.word	0xff7fffff

08000d54 <__aeabi_ddiv>:
 8000d54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d56:	4657      	mov	r7, sl
 8000d58:	464e      	mov	r6, r9
 8000d5a:	4645      	mov	r5, r8
 8000d5c:	46de      	mov	lr, fp
 8000d5e:	b5e0      	push	{r5, r6, r7, lr}
 8000d60:	4681      	mov	r9, r0
 8000d62:	0005      	movs	r5, r0
 8000d64:	030c      	lsls	r4, r1, #12
 8000d66:	0048      	lsls	r0, r1, #1
 8000d68:	4692      	mov	sl, r2
 8000d6a:	001f      	movs	r7, r3
 8000d6c:	b085      	sub	sp, #20
 8000d6e:	0b24      	lsrs	r4, r4, #12
 8000d70:	0d40      	lsrs	r0, r0, #21
 8000d72:	0fce      	lsrs	r6, r1, #31
 8000d74:	2800      	cmp	r0, #0
 8000d76:	d100      	bne.n	8000d7a <__aeabi_ddiv+0x26>
 8000d78:	e156      	b.n	8001028 <__aeabi_ddiv+0x2d4>
 8000d7a:	4bd4      	ldr	r3, [pc, #848]	; (80010cc <__aeabi_ddiv+0x378>)
 8000d7c:	4298      	cmp	r0, r3
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_ddiv+0x2e>
 8000d80:	e172      	b.n	8001068 <__aeabi_ddiv+0x314>
 8000d82:	0f6b      	lsrs	r3, r5, #29
 8000d84:	00e4      	lsls	r4, r4, #3
 8000d86:	431c      	orrs	r4, r3
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	041b      	lsls	r3, r3, #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	4698      	mov	r8, r3
 8000d90:	4bcf      	ldr	r3, [pc, #828]	; (80010d0 <__aeabi_ddiv+0x37c>)
 8000d92:	00ed      	lsls	r5, r5, #3
 8000d94:	469b      	mov	fp, r3
 8000d96:	2300      	movs	r3, #0
 8000d98:	4699      	mov	r9, r3
 8000d9a:	4483      	add	fp, r0
 8000d9c:	9300      	str	r3, [sp, #0]
 8000d9e:	033c      	lsls	r4, r7, #12
 8000da0:	007b      	lsls	r3, r7, #1
 8000da2:	4650      	mov	r0, sl
 8000da4:	0b24      	lsrs	r4, r4, #12
 8000da6:	0d5b      	lsrs	r3, r3, #21
 8000da8:	0fff      	lsrs	r7, r7, #31
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d100      	bne.n	8000db0 <__aeabi_ddiv+0x5c>
 8000dae:	e11f      	b.n	8000ff0 <__aeabi_ddiv+0x29c>
 8000db0:	4ac6      	ldr	r2, [pc, #792]	; (80010cc <__aeabi_ddiv+0x378>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x64>
 8000db6:	e162      	b.n	800107e <__aeabi_ddiv+0x32a>
 8000db8:	49c5      	ldr	r1, [pc, #788]	; (80010d0 <__aeabi_ddiv+0x37c>)
 8000dba:	0f42      	lsrs	r2, r0, #29
 8000dbc:	468c      	mov	ip, r1
 8000dbe:	00e4      	lsls	r4, r4, #3
 8000dc0:	4659      	mov	r1, fp
 8000dc2:	4314      	orrs	r4, r2
 8000dc4:	2280      	movs	r2, #128	; 0x80
 8000dc6:	4463      	add	r3, ip
 8000dc8:	0412      	lsls	r2, r2, #16
 8000dca:	1acb      	subs	r3, r1, r3
 8000dcc:	4314      	orrs	r4, r2
 8000dce:	469b      	mov	fp, r3
 8000dd0:	00c2      	lsls	r2, r0, #3
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	0033      	movs	r3, r6
 8000dd6:	407b      	eors	r3, r7
 8000dd8:	469a      	mov	sl, r3
 8000dda:	464b      	mov	r3, r9
 8000ddc:	2b0f      	cmp	r3, #15
 8000dde:	d827      	bhi.n	8000e30 <__aeabi_ddiv+0xdc>
 8000de0:	49bc      	ldr	r1, [pc, #752]	; (80010d4 <__aeabi_ddiv+0x380>)
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	58cb      	ldr	r3, [r1, r3]
 8000de6:	469f      	mov	pc, r3
 8000de8:	46b2      	mov	sl, r6
 8000dea:	9b00      	ldr	r3, [sp, #0]
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d016      	beq.n	8000e1e <__aeabi_ddiv+0xca>
 8000df0:	2b03      	cmp	r3, #3
 8000df2:	d100      	bne.n	8000df6 <__aeabi_ddiv+0xa2>
 8000df4:	e28e      	b.n	8001314 <__aeabi_ddiv+0x5c0>
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d000      	beq.n	8000dfc <__aeabi_ddiv+0xa8>
 8000dfa:	e0d9      	b.n	8000fb0 <__aeabi_ddiv+0x25c>
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	2400      	movs	r4, #0
 8000e00:	2500      	movs	r5, #0
 8000e02:	4652      	mov	r2, sl
 8000e04:	051b      	lsls	r3, r3, #20
 8000e06:	4323      	orrs	r3, r4
 8000e08:	07d2      	lsls	r2, r2, #31
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	0028      	movs	r0, r5
 8000e0e:	0019      	movs	r1, r3
 8000e10:	b005      	add	sp, #20
 8000e12:	bcf0      	pop	{r4, r5, r6, r7}
 8000e14:	46bb      	mov	fp, r7
 8000e16:	46b2      	mov	sl, r6
 8000e18:	46a9      	mov	r9, r5
 8000e1a:	46a0      	mov	r8, r4
 8000e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e1e:	2400      	movs	r4, #0
 8000e20:	2500      	movs	r5, #0
 8000e22:	4baa      	ldr	r3, [pc, #680]	; (80010cc <__aeabi_ddiv+0x378>)
 8000e24:	e7ed      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8000e26:	46ba      	mov	sl, r7
 8000e28:	46a0      	mov	r8, r4
 8000e2a:	0015      	movs	r5, r2
 8000e2c:	9000      	str	r0, [sp, #0]
 8000e2e:	e7dc      	b.n	8000dea <__aeabi_ddiv+0x96>
 8000e30:	4544      	cmp	r4, r8
 8000e32:	d200      	bcs.n	8000e36 <__aeabi_ddiv+0xe2>
 8000e34:	e1c7      	b.n	80011c6 <__aeabi_ddiv+0x472>
 8000e36:	d100      	bne.n	8000e3a <__aeabi_ddiv+0xe6>
 8000e38:	e1c2      	b.n	80011c0 <__aeabi_ddiv+0x46c>
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	425b      	negs	r3, r3
 8000e3e:	469c      	mov	ip, r3
 8000e40:	002e      	movs	r6, r5
 8000e42:	4640      	mov	r0, r8
 8000e44:	2500      	movs	r5, #0
 8000e46:	44e3      	add	fp, ip
 8000e48:	0223      	lsls	r3, r4, #8
 8000e4a:	0e14      	lsrs	r4, r2, #24
 8000e4c:	431c      	orrs	r4, r3
 8000e4e:	0c1b      	lsrs	r3, r3, #16
 8000e50:	4699      	mov	r9, r3
 8000e52:	0423      	lsls	r3, r4, #16
 8000e54:	0c1f      	lsrs	r7, r3, #16
 8000e56:	0212      	lsls	r2, r2, #8
 8000e58:	4649      	mov	r1, r9
 8000e5a:	9200      	str	r2, [sp, #0]
 8000e5c:	9701      	str	r7, [sp, #4]
 8000e5e:	f7ff f9f5 	bl	800024c <__aeabi_uidivmod>
 8000e62:	0002      	movs	r2, r0
 8000e64:	437a      	muls	r2, r7
 8000e66:	040b      	lsls	r3, r1, #16
 8000e68:	0c31      	lsrs	r1, r6, #16
 8000e6a:	4680      	mov	r8, r0
 8000e6c:	4319      	orrs	r1, r3
 8000e6e:	428a      	cmp	r2, r1
 8000e70:	d907      	bls.n	8000e82 <__aeabi_ddiv+0x12e>
 8000e72:	2301      	movs	r3, #1
 8000e74:	425b      	negs	r3, r3
 8000e76:	469c      	mov	ip, r3
 8000e78:	1909      	adds	r1, r1, r4
 8000e7a:	44e0      	add	r8, ip
 8000e7c:	428c      	cmp	r4, r1
 8000e7e:	d800      	bhi.n	8000e82 <__aeabi_ddiv+0x12e>
 8000e80:	e207      	b.n	8001292 <__aeabi_ddiv+0x53e>
 8000e82:	1a88      	subs	r0, r1, r2
 8000e84:	4649      	mov	r1, r9
 8000e86:	f7ff f9e1 	bl	800024c <__aeabi_uidivmod>
 8000e8a:	0409      	lsls	r1, r1, #16
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	0431      	lsls	r1, r6, #16
 8000e90:	4666      	mov	r6, ip
 8000e92:	9a01      	ldr	r2, [sp, #4]
 8000e94:	0c09      	lsrs	r1, r1, #16
 8000e96:	4342      	muls	r2, r0
 8000e98:	0003      	movs	r3, r0
 8000e9a:	4331      	orrs	r1, r6
 8000e9c:	428a      	cmp	r2, r1
 8000e9e:	d904      	bls.n	8000eaa <__aeabi_ddiv+0x156>
 8000ea0:	1909      	adds	r1, r1, r4
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	428c      	cmp	r4, r1
 8000ea6:	d800      	bhi.n	8000eaa <__aeabi_ddiv+0x156>
 8000ea8:	e1ed      	b.n	8001286 <__aeabi_ddiv+0x532>
 8000eaa:	1a88      	subs	r0, r1, r2
 8000eac:	4642      	mov	r2, r8
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	431a      	orrs	r2, r3
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4641      	mov	r1, r8
 8000eb6:	9b00      	ldr	r3, [sp, #0]
 8000eb8:	040e      	lsls	r6, r1, #16
 8000eba:	0c1b      	lsrs	r3, r3, #16
 8000ebc:	001f      	movs	r7, r3
 8000ebe:	9302      	str	r3, [sp, #8]
 8000ec0:	9b00      	ldr	r3, [sp, #0]
 8000ec2:	0c36      	lsrs	r6, r6, #16
 8000ec4:	041b      	lsls	r3, r3, #16
 8000ec6:	0c19      	lsrs	r1, r3, #16
 8000ec8:	000b      	movs	r3, r1
 8000eca:	4373      	muls	r3, r6
 8000ecc:	0c12      	lsrs	r2, r2, #16
 8000ece:	437e      	muls	r6, r7
 8000ed0:	9103      	str	r1, [sp, #12]
 8000ed2:	4351      	muls	r1, r2
 8000ed4:	437a      	muls	r2, r7
 8000ed6:	0c1f      	lsrs	r7, r3, #16
 8000ed8:	46bc      	mov	ip, r7
 8000eda:	1876      	adds	r6, r6, r1
 8000edc:	4466      	add	r6, ip
 8000ede:	42b1      	cmp	r1, r6
 8000ee0:	d903      	bls.n	8000eea <__aeabi_ddiv+0x196>
 8000ee2:	2180      	movs	r1, #128	; 0x80
 8000ee4:	0249      	lsls	r1, r1, #9
 8000ee6:	468c      	mov	ip, r1
 8000ee8:	4462      	add	r2, ip
 8000eea:	0c31      	lsrs	r1, r6, #16
 8000eec:	188a      	adds	r2, r1, r2
 8000eee:	0431      	lsls	r1, r6, #16
 8000ef0:	041e      	lsls	r6, r3, #16
 8000ef2:	0c36      	lsrs	r6, r6, #16
 8000ef4:	198e      	adds	r6, r1, r6
 8000ef6:	4290      	cmp	r0, r2
 8000ef8:	d302      	bcc.n	8000f00 <__aeabi_ddiv+0x1ac>
 8000efa:	d112      	bne.n	8000f22 <__aeabi_ddiv+0x1ce>
 8000efc:	42b5      	cmp	r5, r6
 8000efe:	d210      	bcs.n	8000f22 <__aeabi_ddiv+0x1ce>
 8000f00:	4643      	mov	r3, r8
 8000f02:	1e59      	subs	r1, r3, #1
 8000f04:	9b00      	ldr	r3, [sp, #0]
 8000f06:	469c      	mov	ip, r3
 8000f08:	4465      	add	r5, ip
 8000f0a:	001f      	movs	r7, r3
 8000f0c:	429d      	cmp	r5, r3
 8000f0e:	419b      	sbcs	r3, r3
 8000f10:	425b      	negs	r3, r3
 8000f12:	191b      	adds	r3, r3, r4
 8000f14:	18c0      	adds	r0, r0, r3
 8000f16:	4284      	cmp	r4, r0
 8000f18:	d200      	bcs.n	8000f1c <__aeabi_ddiv+0x1c8>
 8000f1a:	e1a0      	b.n	800125e <__aeabi_ddiv+0x50a>
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_ddiv+0x1cc>
 8000f1e:	e19b      	b.n	8001258 <__aeabi_ddiv+0x504>
 8000f20:	4688      	mov	r8, r1
 8000f22:	1bae      	subs	r6, r5, r6
 8000f24:	42b5      	cmp	r5, r6
 8000f26:	41ad      	sbcs	r5, r5
 8000f28:	1a80      	subs	r0, r0, r2
 8000f2a:	426d      	negs	r5, r5
 8000f2c:	1b40      	subs	r0, r0, r5
 8000f2e:	4284      	cmp	r4, r0
 8000f30:	d100      	bne.n	8000f34 <__aeabi_ddiv+0x1e0>
 8000f32:	e1d5      	b.n	80012e0 <__aeabi_ddiv+0x58c>
 8000f34:	4649      	mov	r1, r9
 8000f36:	f7ff f989 	bl	800024c <__aeabi_uidivmod>
 8000f3a:	9a01      	ldr	r2, [sp, #4]
 8000f3c:	040b      	lsls	r3, r1, #16
 8000f3e:	4342      	muls	r2, r0
 8000f40:	0c31      	lsrs	r1, r6, #16
 8000f42:	0005      	movs	r5, r0
 8000f44:	4319      	orrs	r1, r3
 8000f46:	428a      	cmp	r2, r1
 8000f48:	d900      	bls.n	8000f4c <__aeabi_ddiv+0x1f8>
 8000f4a:	e16c      	b.n	8001226 <__aeabi_ddiv+0x4d2>
 8000f4c:	1a88      	subs	r0, r1, r2
 8000f4e:	4649      	mov	r1, r9
 8000f50:	f7ff f97c 	bl	800024c <__aeabi_uidivmod>
 8000f54:	9a01      	ldr	r2, [sp, #4]
 8000f56:	0436      	lsls	r6, r6, #16
 8000f58:	4342      	muls	r2, r0
 8000f5a:	0409      	lsls	r1, r1, #16
 8000f5c:	0c36      	lsrs	r6, r6, #16
 8000f5e:	0003      	movs	r3, r0
 8000f60:	430e      	orrs	r6, r1
 8000f62:	42b2      	cmp	r2, r6
 8000f64:	d900      	bls.n	8000f68 <__aeabi_ddiv+0x214>
 8000f66:	e153      	b.n	8001210 <__aeabi_ddiv+0x4bc>
 8000f68:	9803      	ldr	r0, [sp, #12]
 8000f6a:	1ab6      	subs	r6, r6, r2
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	042d      	lsls	r5, r5, #16
 8000f70:	431d      	orrs	r5, r3
 8000f72:	9f02      	ldr	r7, [sp, #8]
 8000f74:	042b      	lsls	r3, r5, #16
 8000f76:	0c1b      	lsrs	r3, r3, #16
 8000f78:	435a      	muls	r2, r3
 8000f7a:	437b      	muls	r3, r7
 8000f7c:	469c      	mov	ip, r3
 8000f7e:	0c29      	lsrs	r1, r5, #16
 8000f80:	4348      	muls	r0, r1
 8000f82:	0c13      	lsrs	r3, r2, #16
 8000f84:	4484      	add	ip, r0
 8000f86:	4463      	add	r3, ip
 8000f88:	4379      	muls	r1, r7
 8000f8a:	4298      	cmp	r0, r3
 8000f8c:	d903      	bls.n	8000f96 <__aeabi_ddiv+0x242>
 8000f8e:	2080      	movs	r0, #128	; 0x80
 8000f90:	0240      	lsls	r0, r0, #9
 8000f92:	4684      	mov	ip, r0
 8000f94:	4461      	add	r1, ip
 8000f96:	0c18      	lsrs	r0, r3, #16
 8000f98:	0412      	lsls	r2, r2, #16
 8000f9a:	041b      	lsls	r3, r3, #16
 8000f9c:	0c12      	lsrs	r2, r2, #16
 8000f9e:	1841      	adds	r1, r0, r1
 8000fa0:	189b      	adds	r3, r3, r2
 8000fa2:	428e      	cmp	r6, r1
 8000fa4:	d200      	bcs.n	8000fa8 <__aeabi_ddiv+0x254>
 8000fa6:	e0ff      	b.n	80011a8 <__aeabi_ddiv+0x454>
 8000fa8:	d100      	bne.n	8000fac <__aeabi_ddiv+0x258>
 8000faa:	e0fa      	b.n	80011a2 <__aeabi_ddiv+0x44e>
 8000fac:	2301      	movs	r3, #1
 8000fae:	431d      	orrs	r5, r3
 8000fb0:	4a49      	ldr	r2, [pc, #292]	; (80010d8 <__aeabi_ddiv+0x384>)
 8000fb2:	445a      	add	r2, fp
 8000fb4:	2a00      	cmp	r2, #0
 8000fb6:	dc00      	bgt.n	8000fba <__aeabi_ddiv+0x266>
 8000fb8:	e0aa      	b.n	8001110 <__aeabi_ddiv+0x3bc>
 8000fba:	076b      	lsls	r3, r5, #29
 8000fbc:	d000      	beq.n	8000fc0 <__aeabi_ddiv+0x26c>
 8000fbe:	e13d      	b.n	800123c <__aeabi_ddiv+0x4e8>
 8000fc0:	08ed      	lsrs	r5, r5, #3
 8000fc2:	4643      	mov	r3, r8
 8000fc4:	01db      	lsls	r3, r3, #7
 8000fc6:	d506      	bpl.n	8000fd6 <__aeabi_ddiv+0x282>
 8000fc8:	4642      	mov	r2, r8
 8000fca:	4b44      	ldr	r3, [pc, #272]	; (80010dc <__aeabi_ddiv+0x388>)
 8000fcc:	401a      	ands	r2, r3
 8000fce:	4690      	mov	r8, r2
 8000fd0:	2280      	movs	r2, #128	; 0x80
 8000fd2:	00d2      	lsls	r2, r2, #3
 8000fd4:	445a      	add	r2, fp
 8000fd6:	4b42      	ldr	r3, [pc, #264]	; (80010e0 <__aeabi_ddiv+0x38c>)
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	dd00      	ble.n	8000fde <__aeabi_ddiv+0x28a>
 8000fdc:	e71f      	b.n	8000e1e <__aeabi_ddiv+0xca>
 8000fde:	4643      	mov	r3, r8
 8000fe0:	075b      	lsls	r3, r3, #29
 8000fe2:	431d      	orrs	r5, r3
 8000fe4:	4643      	mov	r3, r8
 8000fe6:	0552      	lsls	r2, r2, #21
 8000fe8:	025c      	lsls	r4, r3, #9
 8000fea:	0b24      	lsrs	r4, r4, #12
 8000fec:	0d53      	lsrs	r3, r2, #21
 8000fee:	e708      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8000ff0:	4652      	mov	r2, sl
 8000ff2:	4322      	orrs	r2, r4
 8000ff4:	d100      	bne.n	8000ff8 <__aeabi_ddiv+0x2a4>
 8000ff6:	e07b      	b.n	80010f0 <__aeabi_ddiv+0x39c>
 8000ff8:	2c00      	cmp	r4, #0
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_ddiv+0x2aa>
 8000ffc:	e0fa      	b.n	80011f4 <__aeabi_ddiv+0x4a0>
 8000ffe:	0020      	movs	r0, r4
 8001000:	f001 f952 	bl	80022a8 <__clzsi2>
 8001004:	0002      	movs	r2, r0
 8001006:	3a0b      	subs	r2, #11
 8001008:	231d      	movs	r3, #29
 800100a:	0001      	movs	r1, r0
 800100c:	1a9b      	subs	r3, r3, r2
 800100e:	4652      	mov	r2, sl
 8001010:	3908      	subs	r1, #8
 8001012:	40da      	lsrs	r2, r3
 8001014:	408c      	lsls	r4, r1
 8001016:	4314      	orrs	r4, r2
 8001018:	4652      	mov	r2, sl
 800101a:	408a      	lsls	r2, r1
 800101c:	4b31      	ldr	r3, [pc, #196]	; (80010e4 <__aeabi_ddiv+0x390>)
 800101e:	4458      	add	r0, fp
 8001020:	469b      	mov	fp, r3
 8001022:	4483      	add	fp, r0
 8001024:	2000      	movs	r0, #0
 8001026:	e6d5      	b.n	8000dd4 <__aeabi_ddiv+0x80>
 8001028:	464b      	mov	r3, r9
 800102a:	4323      	orrs	r3, r4
 800102c:	4698      	mov	r8, r3
 800102e:	d044      	beq.n	80010ba <__aeabi_ddiv+0x366>
 8001030:	2c00      	cmp	r4, #0
 8001032:	d100      	bne.n	8001036 <__aeabi_ddiv+0x2e2>
 8001034:	e0ce      	b.n	80011d4 <__aeabi_ddiv+0x480>
 8001036:	0020      	movs	r0, r4
 8001038:	f001 f936 	bl	80022a8 <__clzsi2>
 800103c:	0001      	movs	r1, r0
 800103e:	0002      	movs	r2, r0
 8001040:	390b      	subs	r1, #11
 8001042:	231d      	movs	r3, #29
 8001044:	1a5b      	subs	r3, r3, r1
 8001046:	4649      	mov	r1, r9
 8001048:	0010      	movs	r0, r2
 800104a:	40d9      	lsrs	r1, r3
 800104c:	3808      	subs	r0, #8
 800104e:	4084      	lsls	r4, r0
 8001050:	000b      	movs	r3, r1
 8001052:	464d      	mov	r5, r9
 8001054:	4323      	orrs	r3, r4
 8001056:	4698      	mov	r8, r3
 8001058:	4085      	lsls	r5, r0
 800105a:	4823      	ldr	r0, [pc, #140]	; (80010e8 <__aeabi_ddiv+0x394>)
 800105c:	1a83      	subs	r3, r0, r2
 800105e:	469b      	mov	fp, r3
 8001060:	2300      	movs	r3, #0
 8001062:	4699      	mov	r9, r3
 8001064:	9300      	str	r3, [sp, #0]
 8001066:	e69a      	b.n	8000d9e <__aeabi_ddiv+0x4a>
 8001068:	464b      	mov	r3, r9
 800106a:	4323      	orrs	r3, r4
 800106c:	4698      	mov	r8, r3
 800106e:	d11d      	bne.n	80010ac <__aeabi_ddiv+0x358>
 8001070:	2308      	movs	r3, #8
 8001072:	4699      	mov	r9, r3
 8001074:	3b06      	subs	r3, #6
 8001076:	2500      	movs	r5, #0
 8001078:	4683      	mov	fp, r0
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	e68f      	b.n	8000d9e <__aeabi_ddiv+0x4a>
 800107e:	4652      	mov	r2, sl
 8001080:	4322      	orrs	r2, r4
 8001082:	d109      	bne.n	8001098 <__aeabi_ddiv+0x344>
 8001084:	2302      	movs	r3, #2
 8001086:	4649      	mov	r1, r9
 8001088:	4319      	orrs	r1, r3
 800108a:	4b18      	ldr	r3, [pc, #96]	; (80010ec <__aeabi_ddiv+0x398>)
 800108c:	4689      	mov	r9, r1
 800108e:	469c      	mov	ip, r3
 8001090:	2400      	movs	r4, #0
 8001092:	2002      	movs	r0, #2
 8001094:	44e3      	add	fp, ip
 8001096:	e69d      	b.n	8000dd4 <__aeabi_ddiv+0x80>
 8001098:	2303      	movs	r3, #3
 800109a:	464a      	mov	r2, r9
 800109c:	431a      	orrs	r2, r3
 800109e:	4b13      	ldr	r3, [pc, #76]	; (80010ec <__aeabi_ddiv+0x398>)
 80010a0:	4691      	mov	r9, r2
 80010a2:	469c      	mov	ip, r3
 80010a4:	4652      	mov	r2, sl
 80010a6:	2003      	movs	r0, #3
 80010a8:	44e3      	add	fp, ip
 80010aa:	e693      	b.n	8000dd4 <__aeabi_ddiv+0x80>
 80010ac:	230c      	movs	r3, #12
 80010ae:	4699      	mov	r9, r3
 80010b0:	3b09      	subs	r3, #9
 80010b2:	46a0      	mov	r8, r4
 80010b4:	4683      	mov	fp, r0
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	e671      	b.n	8000d9e <__aeabi_ddiv+0x4a>
 80010ba:	2304      	movs	r3, #4
 80010bc:	4699      	mov	r9, r3
 80010be:	2300      	movs	r3, #0
 80010c0:	469b      	mov	fp, r3
 80010c2:	3301      	adds	r3, #1
 80010c4:	2500      	movs	r5, #0
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	e669      	b.n	8000d9e <__aeabi_ddiv+0x4a>
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	000007ff 	.word	0x000007ff
 80010d0:	fffffc01 	.word	0xfffffc01
 80010d4:	0800a758 	.word	0x0800a758
 80010d8:	000003ff 	.word	0x000003ff
 80010dc:	feffffff 	.word	0xfeffffff
 80010e0:	000007fe 	.word	0x000007fe
 80010e4:	000003f3 	.word	0x000003f3
 80010e8:	fffffc0d 	.word	0xfffffc0d
 80010ec:	fffff801 	.word	0xfffff801
 80010f0:	4649      	mov	r1, r9
 80010f2:	2301      	movs	r3, #1
 80010f4:	4319      	orrs	r1, r3
 80010f6:	4689      	mov	r9, r1
 80010f8:	2400      	movs	r4, #0
 80010fa:	2001      	movs	r0, #1
 80010fc:	e66a      	b.n	8000dd4 <__aeabi_ddiv+0x80>
 80010fe:	2300      	movs	r3, #0
 8001100:	2480      	movs	r4, #128	; 0x80
 8001102:	469a      	mov	sl, r3
 8001104:	2500      	movs	r5, #0
 8001106:	4b8a      	ldr	r3, [pc, #552]	; (8001330 <__aeabi_ddiv+0x5dc>)
 8001108:	0324      	lsls	r4, r4, #12
 800110a:	e67a      	b.n	8000e02 <__aeabi_ddiv+0xae>
 800110c:	2501      	movs	r5, #1
 800110e:	426d      	negs	r5, r5
 8001110:	2301      	movs	r3, #1
 8001112:	1a9b      	subs	r3, r3, r2
 8001114:	2b38      	cmp	r3, #56	; 0x38
 8001116:	dd00      	ble.n	800111a <__aeabi_ddiv+0x3c6>
 8001118:	e670      	b.n	8000dfc <__aeabi_ddiv+0xa8>
 800111a:	2b1f      	cmp	r3, #31
 800111c:	dc00      	bgt.n	8001120 <__aeabi_ddiv+0x3cc>
 800111e:	e0bf      	b.n	80012a0 <__aeabi_ddiv+0x54c>
 8001120:	211f      	movs	r1, #31
 8001122:	4249      	negs	r1, r1
 8001124:	1a8a      	subs	r2, r1, r2
 8001126:	4641      	mov	r1, r8
 8001128:	40d1      	lsrs	r1, r2
 800112a:	000a      	movs	r2, r1
 800112c:	2b20      	cmp	r3, #32
 800112e:	d004      	beq.n	800113a <__aeabi_ddiv+0x3e6>
 8001130:	4641      	mov	r1, r8
 8001132:	4b80      	ldr	r3, [pc, #512]	; (8001334 <__aeabi_ddiv+0x5e0>)
 8001134:	445b      	add	r3, fp
 8001136:	4099      	lsls	r1, r3
 8001138:	430d      	orrs	r5, r1
 800113a:	1e6b      	subs	r3, r5, #1
 800113c:	419d      	sbcs	r5, r3
 800113e:	2307      	movs	r3, #7
 8001140:	432a      	orrs	r2, r5
 8001142:	001d      	movs	r5, r3
 8001144:	2400      	movs	r4, #0
 8001146:	4015      	ands	r5, r2
 8001148:	4213      	tst	r3, r2
 800114a:	d100      	bne.n	800114e <__aeabi_ddiv+0x3fa>
 800114c:	e0d4      	b.n	80012f8 <__aeabi_ddiv+0x5a4>
 800114e:	210f      	movs	r1, #15
 8001150:	2300      	movs	r3, #0
 8001152:	4011      	ands	r1, r2
 8001154:	2904      	cmp	r1, #4
 8001156:	d100      	bne.n	800115a <__aeabi_ddiv+0x406>
 8001158:	e0cb      	b.n	80012f2 <__aeabi_ddiv+0x59e>
 800115a:	1d11      	adds	r1, r2, #4
 800115c:	4291      	cmp	r1, r2
 800115e:	4192      	sbcs	r2, r2
 8001160:	4252      	negs	r2, r2
 8001162:	189b      	adds	r3, r3, r2
 8001164:	000a      	movs	r2, r1
 8001166:	0219      	lsls	r1, r3, #8
 8001168:	d400      	bmi.n	800116c <__aeabi_ddiv+0x418>
 800116a:	e0c2      	b.n	80012f2 <__aeabi_ddiv+0x59e>
 800116c:	2301      	movs	r3, #1
 800116e:	2400      	movs	r4, #0
 8001170:	2500      	movs	r5, #0
 8001172:	e646      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	4641      	mov	r1, r8
 8001178:	031b      	lsls	r3, r3, #12
 800117a:	4219      	tst	r1, r3
 800117c:	d008      	beq.n	8001190 <__aeabi_ddiv+0x43c>
 800117e:	421c      	tst	r4, r3
 8001180:	d106      	bne.n	8001190 <__aeabi_ddiv+0x43c>
 8001182:	431c      	orrs	r4, r3
 8001184:	0324      	lsls	r4, r4, #12
 8001186:	46ba      	mov	sl, r7
 8001188:	0015      	movs	r5, r2
 800118a:	4b69      	ldr	r3, [pc, #420]	; (8001330 <__aeabi_ddiv+0x5dc>)
 800118c:	0b24      	lsrs	r4, r4, #12
 800118e:	e638      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8001190:	2480      	movs	r4, #128	; 0x80
 8001192:	4643      	mov	r3, r8
 8001194:	0324      	lsls	r4, r4, #12
 8001196:	431c      	orrs	r4, r3
 8001198:	0324      	lsls	r4, r4, #12
 800119a:	46b2      	mov	sl, r6
 800119c:	4b64      	ldr	r3, [pc, #400]	; (8001330 <__aeabi_ddiv+0x5dc>)
 800119e:	0b24      	lsrs	r4, r4, #12
 80011a0:	e62f      	b.n	8000e02 <__aeabi_ddiv+0xae>
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d100      	bne.n	80011a8 <__aeabi_ddiv+0x454>
 80011a6:	e703      	b.n	8000fb0 <__aeabi_ddiv+0x25c>
 80011a8:	19a6      	adds	r6, r4, r6
 80011aa:	1e68      	subs	r0, r5, #1
 80011ac:	42a6      	cmp	r6, r4
 80011ae:	d200      	bcs.n	80011b2 <__aeabi_ddiv+0x45e>
 80011b0:	e08d      	b.n	80012ce <__aeabi_ddiv+0x57a>
 80011b2:	428e      	cmp	r6, r1
 80011b4:	d200      	bcs.n	80011b8 <__aeabi_ddiv+0x464>
 80011b6:	e0a3      	b.n	8001300 <__aeabi_ddiv+0x5ac>
 80011b8:	d100      	bne.n	80011bc <__aeabi_ddiv+0x468>
 80011ba:	e0b3      	b.n	8001324 <__aeabi_ddiv+0x5d0>
 80011bc:	0005      	movs	r5, r0
 80011be:	e6f5      	b.n	8000fac <__aeabi_ddiv+0x258>
 80011c0:	42aa      	cmp	r2, r5
 80011c2:	d900      	bls.n	80011c6 <__aeabi_ddiv+0x472>
 80011c4:	e639      	b.n	8000e3a <__aeabi_ddiv+0xe6>
 80011c6:	4643      	mov	r3, r8
 80011c8:	07de      	lsls	r6, r3, #31
 80011ca:	0858      	lsrs	r0, r3, #1
 80011cc:	086b      	lsrs	r3, r5, #1
 80011ce:	431e      	orrs	r6, r3
 80011d0:	07ed      	lsls	r5, r5, #31
 80011d2:	e639      	b.n	8000e48 <__aeabi_ddiv+0xf4>
 80011d4:	4648      	mov	r0, r9
 80011d6:	f001 f867 	bl	80022a8 <__clzsi2>
 80011da:	0001      	movs	r1, r0
 80011dc:	0002      	movs	r2, r0
 80011de:	3115      	adds	r1, #21
 80011e0:	3220      	adds	r2, #32
 80011e2:	291c      	cmp	r1, #28
 80011e4:	dc00      	bgt.n	80011e8 <__aeabi_ddiv+0x494>
 80011e6:	e72c      	b.n	8001042 <__aeabi_ddiv+0x2ee>
 80011e8:	464b      	mov	r3, r9
 80011ea:	3808      	subs	r0, #8
 80011ec:	4083      	lsls	r3, r0
 80011ee:	2500      	movs	r5, #0
 80011f0:	4698      	mov	r8, r3
 80011f2:	e732      	b.n	800105a <__aeabi_ddiv+0x306>
 80011f4:	f001 f858 	bl	80022a8 <__clzsi2>
 80011f8:	0003      	movs	r3, r0
 80011fa:	001a      	movs	r2, r3
 80011fc:	3215      	adds	r2, #21
 80011fe:	3020      	adds	r0, #32
 8001200:	2a1c      	cmp	r2, #28
 8001202:	dc00      	bgt.n	8001206 <__aeabi_ddiv+0x4b2>
 8001204:	e700      	b.n	8001008 <__aeabi_ddiv+0x2b4>
 8001206:	4654      	mov	r4, sl
 8001208:	3b08      	subs	r3, #8
 800120a:	2200      	movs	r2, #0
 800120c:	409c      	lsls	r4, r3
 800120e:	e705      	b.n	800101c <__aeabi_ddiv+0x2c8>
 8001210:	1936      	adds	r6, r6, r4
 8001212:	3b01      	subs	r3, #1
 8001214:	42b4      	cmp	r4, r6
 8001216:	d900      	bls.n	800121a <__aeabi_ddiv+0x4c6>
 8001218:	e6a6      	b.n	8000f68 <__aeabi_ddiv+0x214>
 800121a:	42b2      	cmp	r2, r6
 800121c:	d800      	bhi.n	8001220 <__aeabi_ddiv+0x4cc>
 800121e:	e6a3      	b.n	8000f68 <__aeabi_ddiv+0x214>
 8001220:	1e83      	subs	r3, r0, #2
 8001222:	1936      	adds	r6, r6, r4
 8001224:	e6a0      	b.n	8000f68 <__aeabi_ddiv+0x214>
 8001226:	1909      	adds	r1, r1, r4
 8001228:	3d01      	subs	r5, #1
 800122a:	428c      	cmp	r4, r1
 800122c:	d900      	bls.n	8001230 <__aeabi_ddiv+0x4dc>
 800122e:	e68d      	b.n	8000f4c <__aeabi_ddiv+0x1f8>
 8001230:	428a      	cmp	r2, r1
 8001232:	d800      	bhi.n	8001236 <__aeabi_ddiv+0x4e2>
 8001234:	e68a      	b.n	8000f4c <__aeabi_ddiv+0x1f8>
 8001236:	1e85      	subs	r5, r0, #2
 8001238:	1909      	adds	r1, r1, r4
 800123a:	e687      	b.n	8000f4c <__aeabi_ddiv+0x1f8>
 800123c:	230f      	movs	r3, #15
 800123e:	402b      	ands	r3, r5
 8001240:	2b04      	cmp	r3, #4
 8001242:	d100      	bne.n	8001246 <__aeabi_ddiv+0x4f2>
 8001244:	e6bc      	b.n	8000fc0 <__aeabi_ddiv+0x26c>
 8001246:	2305      	movs	r3, #5
 8001248:	425b      	negs	r3, r3
 800124a:	42ab      	cmp	r3, r5
 800124c:	419b      	sbcs	r3, r3
 800124e:	3504      	adds	r5, #4
 8001250:	425b      	negs	r3, r3
 8001252:	08ed      	lsrs	r5, r5, #3
 8001254:	4498      	add	r8, r3
 8001256:	e6b4      	b.n	8000fc2 <__aeabi_ddiv+0x26e>
 8001258:	42af      	cmp	r7, r5
 800125a:	d900      	bls.n	800125e <__aeabi_ddiv+0x50a>
 800125c:	e660      	b.n	8000f20 <__aeabi_ddiv+0x1cc>
 800125e:	4282      	cmp	r2, r0
 8001260:	d804      	bhi.n	800126c <__aeabi_ddiv+0x518>
 8001262:	d000      	beq.n	8001266 <__aeabi_ddiv+0x512>
 8001264:	e65c      	b.n	8000f20 <__aeabi_ddiv+0x1cc>
 8001266:	42ae      	cmp	r6, r5
 8001268:	d800      	bhi.n	800126c <__aeabi_ddiv+0x518>
 800126a:	e659      	b.n	8000f20 <__aeabi_ddiv+0x1cc>
 800126c:	2302      	movs	r3, #2
 800126e:	425b      	negs	r3, r3
 8001270:	469c      	mov	ip, r3
 8001272:	9b00      	ldr	r3, [sp, #0]
 8001274:	44e0      	add	r8, ip
 8001276:	469c      	mov	ip, r3
 8001278:	4465      	add	r5, ip
 800127a:	429d      	cmp	r5, r3
 800127c:	419b      	sbcs	r3, r3
 800127e:	425b      	negs	r3, r3
 8001280:	191b      	adds	r3, r3, r4
 8001282:	18c0      	adds	r0, r0, r3
 8001284:	e64d      	b.n	8000f22 <__aeabi_ddiv+0x1ce>
 8001286:	428a      	cmp	r2, r1
 8001288:	d800      	bhi.n	800128c <__aeabi_ddiv+0x538>
 800128a:	e60e      	b.n	8000eaa <__aeabi_ddiv+0x156>
 800128c:	1e83      	subs	r3, r0, #2
 800128e:	1909      	adds	r1, r1, r4
 8001290:	e60b      	b.n	8000eaa <__aeabi_ddiv+0x156>
 8001292:	428a      	cmp	r2, r1
 8001294:	d800      	bhi.n	8001298 <__aeabi_ddiv+0x544>
 8001296:	e5f4      	b.n	8000e82 <__aeabi_ddiv+0x12e>
 8001298:	1e83      	subs	r3, r0, #2
 800129a:	4698      	mov	r8, r3
 800129c:	1909      	adds	r1, r1, r4
 800129e:	e5f0      	b.n	8000e82 <__aeabi_ddiv+0x12e>
 80012a0:	4925      	ldr	r1, [pc, #148]	; (8001338 <__aeabi_ddiv+0x5e4>)
 80012a2:	0028      	movs	r0, r5
 80012a4:	4459      	add	r1, fp
 80012a6:	408d      	lsls	r5, r1
 80012a8:	4642      	mov	r2, r8
 80012aa:	408a      	lsls	r2, r1
 80012ac:	1e69      	subs	r1, r5, #1
 80012ae:	418d      	sbcs	r5, r1
 80012b0:	4641      	mov	r1, r8
 80012b2:	40d8      	lsrs	r0, r3
 80012b4:	40d9      	lsrs	r1, r3
 80012b6:	4302      	orrs	r2, r0
 80012b8:	432a      	orrs	r2, r5
 80012ba:	000b      	movs	r3, r1
 80012bc:	0751      	lsls	r1, r2, #29
 80012be:	d100      	bne.n	80012c2 <__aeabi_ddiv+0x56e>
 80012c0:	e751      	b.n	8001166 <__aeabi_ddiv+0x412>
 80012c2:	210f      	movs	r1, #15
 80012c4:	4011      	ands	r1, r2
 80012c6:	2904      	cmp	r1, #4
 80012c8:	d000      	beq.n	80012cc <__aeabi_ddiv+0x578>
 80012ca:	e746      	b.n	800115a <__aeabi_ddiv+0x406>
 80012cc:	e74b      	b.n	8001166 <__aeabi_ddiv+0x412>
 80012ce:	0005      	movs	r5, r0
 80012d0:	428e      	cmp	r6, r1
 80012d2:	d000      	beq.n	80012d6 <__aeabi_ddiv+0x582>
 80012d4:	e66a      	b.n	8000fac <__aeabi_ddiv+0x258>
 80012d6:	9a00      	ldr	r2, [sp, #0]
 80012d8:	4293      	cmp	r3, r2
 80012da:	d000      	beq.n	80012de <__aeabi_ddiv+0x58a>
 80012dc:	e666      	b.n	8000fac <__aeabi_ddiv+0x258>
 80012de:	e667      	b.n	8000fb0 <__aeabi_ddiv+0x25c>
 80012e0:	4a16      	ldr	r2, [pc, #88]	; (800133c <__aeabi_ddiv+0x5e8>)
 80012e2:	445a      	add	r2, fp
 80012e4:	2a00      	cmp	r2, #0
 80012e6:	dc00      	bgt.n	80012ea <__aeabi_ddiv+0x596>
 80012e8:	e710      	b.n	800110c <__aeabi_ddiv+0x3b8>
 80012ea:	2301      	movs	r3, #1
 80012ec:	2500      	movs	r5, #0
 80012ee:	4498      	add	r8, r3
 80012f0:	e667      	b.n	8000fc2 <__aeabi_ddiv+0x26e>
 80012f2:	075d      	lsls	r5, r3, #29
 80012f4:	025b      	lsls	r3, r3, #9
 80012f6:	0b1c      	lsrs	r4, r3, #12
 80012f8:	08d2      	lsrs	r2, r2, #3
 80012fa:	2300      	movs	r3, #0
 80012fc:	4315      	orrs	r5, r2
 80012fe:	e580      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8001300:	9800      	ldr	r0, [sp, #0]
 8001302:	3d02      	subs	r5, #2
 8001304:	0042      	lsls	r2, r0, #1
 8001306:	4282      	cmp	r2, r0
 8001308:	41bf      	sbcs	r7, r7
 800130a:	427f      	negs	r7, r7
 800130c:	193c      	adds	r4, r7, r4
 800130e:	1936      	adds	r6, r6, r4
 8001310:	9200      	str	r2, [sp, #0]
 8001312:	e7dd      	b.n	80012d0 <__aeabi_ddiv+0x57c>
 8001314:	2480      	movs	r4, #128	; 0x80
 8001316:	4643      	mov	r3, r8
 8001318:	0324      	lsls	r4, r4, #12
 800131a:	431c      	orrs	r4, r3
 800131c:	0324      	lsls	r4, r4, #12
 800131e:	4b04      	ldr	r3, [pc, #16]	; (8001330 <__aeabi_ddiv+0x5dc>)
 8001320:	0b24      	lsrs	r4, r4, #12
 8001322:	e56e      	b.n	8000e02 <__aeabi_ddiv+0xae>
 8001324:	9a00      	ldr	r2, [sp, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d3ea      	bcc.n	8001300 <__aeabi_ddiv+0x5ac>
 800132a:	0005      	movs	r5, r0
 800132c:	e7d3      	b.n	80012d6 <__aeabi_ddiv+0x582>
 800132e:	46c0      	nop			; (mov r8, r8)
 8001330:	000007ff 	.word	0x000007ff
 8001334:	0000043e 	.word	0x0000043e
 8001338:	0000041e 	.word	0x0000041e
 800133c:	000003ff 	.word	0x000003ff

08001340 <__eqdf2>:
 8001340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001342:	464e      	mov	r6, r9
 8001344:	4645      	mov	r5, r8
 8001346:	46de      	mov	lr, fp
 8001348:	4657      	mov	r7, sl
 800134a:	4690      	mov	r8, r2
 800134c:	b5e0      	push	{r5, r6, r7, lr}
 800134e:	0017      	movs	r7, r2
 8001350:	031a      	lsls	r2, r3, #12
 8001352:	0b12      	lsrs	r2, r2, #12
 8001354:	0005      	movs	r5, r0
 8001356:	4684      	mov	ip, r0
 8001358:	4819      	ldr	r0, [pc, #100]	; (80013c0 <__eqdf2+0x80>)
 800135a:	030e      	lsls	r6, r1, #12
 800135c:	004c      	lsls	r4, r1, #1
 800135e:	4691      	mov	r9, r2
 8001360:	005a      	lsls	r2, r3, #1
 8001362:	0fdb      	lsrs	r3, r3, #31
 8001364:	469b      	mov	fp, r3
 8001366:	0b36      	lsrs	r6, r6, #12
 8001368:	0d64      	lsrs	r4, r4, #21
 800136a:	0fc9      	lsrs	r1, r1, #31
 800136c:	0d52      	lsrs	r2, r2, #21
 800136e:	4284      	cmp	r4, r0
 8001370:	d019      	beq.n	80013a6 <__eqdf2+0x66>
 8001372:	4282      	cmp	r2, r0
 8001374:	d010      	beq.n	8001398 <__eqdf2+0x58>
 8001376:	2001      	movs	r0, #1
 8001378:	4294      	cmp	r4, r2
 800137a:	d10e      	bne.n	800139a <__eqdf2+0x5a>
 800137c:	454e      	cmp	r6, r9
 800137e:	d10c      	bne.n	800139a <__eqdf2+0x5a>
 8001380:	2001      	movs	r0, #1
 8001382:	45c4      	cmp	ip, r8
 8001384:	d109      	bne.n	800139a <__eqdf2+0x5a>
 8001386:	4559      	cmp	r1, fp
 8001388:	d017      	beq.n	80013ba <__eqdf2+0x7a>
 800138a:	2c00      	cmp	r4, #0
 800138c:	d105      	bne.n	800139a <__eqdf2+0x5a>
 800138e:	0030      	movs	r0, r6
 8001390:	4328      	orrs	r0, r5
 8001392:	1e43      	subs	r3, r0, #1
 8001394:	4198      	sbcs	r0, r3
 8001396:	e000      	b.n	800139a <__eqdf2+0x5a>
 8001398:	2001      	movs	r0, #1
 800139a:	bcf0      	pop	{r4, r5, r6, r7}
 800139c:	46bb      	mov	fp, r7
 800139e:	46b2      	mov	sl, r6
 80013a0:	46a9      	mov	r9, r5
 80013a2:	46a0      	mov	r8, r4
 80013a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013a6:	0033      	movs	r3, r6
 80013a8:	2001      	movs	r0, #1
 80013aa:	432b      	orrs	r3, r5
 80013ac:	d1f5      	bne.n	800139a <__eqdf2+0x5a>
 80013ae:	42a2      	cmp	r2, r4
 80013b0:	d1f3      	bne.n	800139a <__eqdf2+0x5a>
 80013b2:	464b      	mov	r3, r9
 80013b4:	433b      	orrs	r3, r7
 80013b6:	d1f0      	bne.n	800139a <__eqdf2+0x5a>
 80013b8:	e7e2      	b.n	8001380 <__eqdf2+0x40>
 80013ba:	2000      	movs	r0, #0
 80013bc:	e7ed      	b.n	800139a <__eqdf2+0x5a>
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	000007ff 	.word	0x000007ff

080013c4 <__gedf2>:
 80013c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013c6:	4647      	mov	r7, r8
 80013c8:	46ce      	mov	lr, r9
 80013ca:	0004      	movs	r4, r0
 80013cc:	0018      	movs	r0, r3
 80013ce:	0016      	movs	r6, r2
 80013d0:	031b      	lsls	r3, r3, #12
 80013d2:	0b1b      	lsrs	r3, r3, #12
 80013d4:	4d2d      	ldr	r5, [pc, #180]	; (800148c <__gedf2+0xc8>)
 80013d6:	004a      	lsls	r2, r1, #1
 80013d8:	4699      	mov	r9, r3
 80013da:	b580      	push	{r7, lr}
 80013dc:	0043      	lsls	r3, r0, #1
 80013de:	030f      	lsls	r7, r1, #12
 80013e0:	46a4      	mov	ip, r4
 80013e2:	46b0      	mov	r8, r6
 80013e4:	0b3f      	lsrs	r7, r7, #12
 80013e6:	0d52      	lsrs	r2, r2, #21
 80013e8:	0fc9      	lsrs	r1, r1, #31
 80013ea:	0d5b      	lsrs	r3, r3, #21
 80013ec:	0fc0      	lsrs	r0, r0, #31
 80013ee:	42aa      	cmp	r2, r5
 80013f0:	d021      	beq.n	8001436 <__gedf2+0x72>
 80013f2:	42ab      	cmp	r3, r5
 80013f4:	d013      	beq.n	800141e <__gedf2+0x5a>
 80013f6:	2a00      	cmp	r2, #0
 80013f8:	d122      	bne.n	8001440 <__gedf2+0x7c>
 80013fa:	433c      	orrs	r4, r7
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d102      	bne.n	8001406 <__gedf2+0x42>
 8001400:	464d      	mov	r5, r9
 8001402:	432e      	orrs	r6, r5
 8001404:	d022      	beq.n	800144c <__gedf2+0x88>
 8001406:	2c00      	cmp	r4, #0
 8001408:	d010      	beq.n	800142c <__gedf2+0x68>
 800140a:	4281      	cmp	r1, r0
 800140c:	d022      	beq.n	8001454 <__gedf2+0x90>
 800140e:	2002      	movs	r0, #2
 8001410:	3901      	subs	r1, #1
 8001412:	4008      	ands	r0, r1
 8001414:	3801      	subs	r0, #1
 8001416:	bcc0      	pop	{r6, r7}
 8001418:	46b9      	mov	r9, r7
 800141a:	46b0      	mov	r8, r6
 800141c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800141e:	464d      	mov	r5, r9
 8001420:	432e      	orrs	r6, r5
 8001422:	d129      	bne.n	8001478 <__gedf2+0xb4>
 8001424:	2a00      	cmp	r2, #0
 8001426:	d1f0      	bne.n	800140a <__gedf2+0x46>
 8001428:	433c      	orrs	r4, r7
 800142a:	d1ee      	bne.n	800140a <__gedf2+0x46>
 800142c:	2800      	cmp	r0, #0
 800142e:	d1f2      	bne.n	8001416 <__gedf2+0x52>
 8001430:	2001      	movs	r0, #1
 8001432:	4240      	negs	r0, r0
 8001434:	e7ef      	b.n	8001416 <__gedf2+0x52>
 8001436:	003d      	movs	r5, r7
 8001438:	4325      	orrs	r5, r4
 800143a:	d11d      	bne.n	8001478 <__gedf2+0xb4>
 800143c:	4293      	cmp	r3, r2
 800143e:	d0ee      	beq.n	800141e <__gedf2+0x5a>
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1e2      	bne.n	800140a <__gedf2+0x46>
 8001444:	464c      	mov	r4, r9
 8001446:	4326      	orrs	r6, r4
 8001448:	d1df      	bne.n	800140a <__gedf2+0x46>
 800144a:	e7e0      	b.n	800140e <__gedf2+0x4a>
 800144c:	2000      	movs	r0, #0
 800144e:	2c00      	cmp	r4, #0
 8001450:	d0e1      	beq.n	8001416 <__gedf2+0x52>
 8001452:	e7dc      	b.n	800140e <__gedf2+0x4a>
 8001454:	429a      	cmp	r2, r3
 8001456:	dc0a      	bgt.n	800146e <__gedf2+0xaa>
 8001458:	dbe8      	blt.n	800142c <__gedf2+0x68>
 800145a:	454f      	cmp	r7, r9
 800145c:	d8d7      	bhi.n	800140e <__gedf2+0x4a>
 800145e:	d00e      	beq.n	800147e <__gedf2+0xba>
 8001460:	2000      	movs	r0, #0
 8001462:	454f      	cmp	r7, r9
 8001464:	d2d7      	bcs.n	8001416 <__gedf2+0x52>
 8001466:	2900      	cmp	r1, #0
 8001468:	d0e2      	beq.n	8001430 <__gedf2+0x6c>
 800146a:	0008      	movs	r0, r1
 800146c:	e7d3      	b.n	8001416 <__gedf2+0x52>
 800146e:	4243      	negs	r3, r0
 8001470:	4158      	adcs	r0, r3
 8001472:	0040      	lsls	r0, r0, #1
 8001474:	3801      	subs	r0, #1
 8001476:	e7ce      	b.n	8001416 <__gedf2+0x52>
 8001478:	2002      	movs	r0, #2
 800147a:	4240      	negs	r0, r0
 800147c:	e7cb      	b.n	8001416 <__gedf2+0x52>
 800147e:	45c4      	cmp	ip, r8
 8001480:	d8c5      	bhi.n	800140e <__gedf2+0x4a>
 8001482:	2000      	movs	r0, #0
 8001484:	45c4      	cmp	ip, r8
 8001486:	d2c6      	bcs.n	8001416 <__gedf2+0x52>
 8001488:	e7ed      	b.n	8001466 <__gedf2+0xa2>
 800148a:	46c0      	nop			; (mov r8, r8)
 800148c:	000007ff 	.word	0x000007ff

08001490 <__ledf2>:
 8001490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001492:	4647      	mov	r7, r8
 8001494:	46ce      	mov	lr, r9
 8001496:	0004      	movs	r4, r0
 8001498:	0018      	movs	r0, r3
 800149a:	0016      	movs	r6, r2
 800149c:	031b      	lsls	r3, r3, #12
 800149e:	0b1b      	lsrs	r3, r3, #12
 80014a0:	4d2c      	ldr	r5, [pc, #176]	; (8001554 <__ledf2+0xc4>)
 80014a2:	004a      	lsls	r2, r1, #1
 80014a4:	4699      	mov	r9, r3
 80014a6:	b580      	push	{r7, lr}
 80014a8:	0043      	lsls	r3, r0, #1
 80014aa:	030f      	lsls	r7, r1, #12
 80014ac:	46a4      	mov	ip, r4
 80014ae:	46b0      	mov	r8, r6
 80014b0:	0b3f      	lsrs	r7, r7, #12
 80014b2:	0d52      	lsrs	r2, r2, #21
 80014b4:	0fc9      	lsrs	r1, r1, #31
 80014b6:	0d5b      	lsrs	r3, r3, #21
 80014b8:	0fc0      	lsrs	r0, r0, #31
 80014ba:	42aa      	cmp	r2, r5
 80014bc:	d00d      	beq.n	80014da <__ledf2+0x4a>
 80014be:	42ab      	cmp	r3, r5
 80014c0:	d010      	beq.n	80014e4 <__ledf2+0x54>
 80014c2:	2a00      	cmp	r2, #0
 80014c4:	d127      	bne.n	8001516 <__ledf2+0x86>
 80014c6:	433c      	orrs	r4, r7
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d111      	bne.n	80014f0 <__ledf2+0x60>
 80014cc:	464d      	mov	r5, r9
 80014ce:	432e      	orrs	r6, r5
 80014d0:	d10e      	bne.n	80014f0 <__ledf2+0x60>
 80014d2:	2000      	movs	r0, #0
 80014d4:	2c00      	cmp	r4, #0
 80014d6:	d015      	beq.n	8001504 <__ledf2+0x74>
 80014d8:	e00e      	b.n	80014f8 <__ledf2+0x68>
 80014da:	003d      	movs	r5, r7
 80014dc:	4325      	orrs	r5, r4
 80014de:	d110      	bne.n	8001502 <__ledf2+0x72>
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d118      	bne.n	8001516 <__ledf2+0x86>
 80014e4:	464d      	mov	r5, r9
 80014e6:	432e      	orrs	r6, r5
 80014e8:	d10b      	bne.n	8001502 <__ledf2+0x72>
 80014ea:	2a00      	cmp	r2, #0
 80014ec:	d102      	bne.n	80014f4 <__ledf2+0x64>
 80014ee:	433c      	orrs	r4, r7
 80014f0:	2c00      	cmp	r4, #0
 80014f2:	d00b      	beq.n	800150c <__ledf2+0x7c>
 80014f4:	4281      	cmp	r1, r0
 80014f6:	d014      	beq.n	8001522 <__ledf2+0x92>
 80014f8:	2002      	movs	r0, #2
 80014fa:	3901      	subs	r1, #1
 80014fc:	4008      	ands	r0, r1
 80014fe:	3801      	subs	r0, #1
 8001500:	e000      	b.n	8001504 <__ledf2+0x74>
 8001502:	2002      	movs	r0, #2
 8001504:	bcc0      	pop	{r6, r7}
 8001506:	46b9      	mov	r9, r7
 8001508:	46b0      	mov	r8, r6
 800150a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800150c:	2800      	cmp	r0, #0
 800150e:	d1f9      	bne.n	8001504 <__ledf2+0x74>
 8001510:	2001      	movs	r0, #1
 8001512:	4240      	negs	r0, r0
 8001514:	e7f6      	b.n	8001504 <__ledf2+0x74>
 8001516:	2b00      	cmp	r3, #0
 8001518:	d1ec      	bne.n	80014f4 <__ledf2+0x64>
 800151a:	464c      	mov	r4, r9
 800151c:	4326      	orrs	r6, r4
 800151e:	d1e9      	bne.n	80014f4 <__ledf2+0x64>
 8001520:	e7ea      	b.n	80014f8 <__ledf2+0x68>
 8001522:	429a      	cmp	r2, r3
 8001524:	dd04      	ble.n	8001530 <__ledf2+0xa0>
 8001526:	4243      	negs	r3, r0
 8001528:	4158      	adcs	r0, r3
 800152a:	0040      	lsls	r0, r0, #1
 800152c:	3801      	subs	r0, #1
 800152e:	e7e9      	b.n	8001504 <__ledf2+0x74>
 8001530:	429a      	cmp	r2, r3
 8001532:	dbeb      	blt.n	800150c <__ledf2+0x7c>
 8001534:	454f      	cmp	r7, r9
 8001536:	d8df      	bhi.n	80014f8 <__ledf2+0x68>
 8001538:	d006      	beq.n	8001548 <__ledf2+0xb8>
 800153a:	2000      	movs	r0, #0
 800153c:	454f      	cmp	r7, r9
 800153e:	d2e1      	bcs.n	8001504 <__ledf2+0x74>
 8001540:	2900      	cmp	r1, #0
 8001542:	d0e5      	beq.n	8001510 <__ledf2+0x80>
 8001544:	0008      	movs	r0, r1
 8001546:	e7dd      	b.n	8001504 <__ledf2+0x74>
 8001548:	45c4      	cmp	ip, r8
 800154a:	d8d5      	bhi.n	80014f8 <__ledf2+0x68>
 800154c:	2000      	movs	r0, #0
 800154e:	45c4      	cmp	ip, r8
 8001550:	d2d8      	bcs.n	8001504 <__ledf2+0x74>
 8001552:	e7f5      	b.n	8001540 <__ledf2+0xb0>
 8001554:	000007ff 	.word	0x000007ff

08001558 <__aeabi_dmul>:
 8001558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800155a:	4657      	mov	r7, sl
 800155c:	464e      	mov	r6, r9
 800155e:	4645      	mov	r5, r8
 8001560:	46de      	mov	lr, fp
 8001562:	b5e0      	push	{r5, r6, r7, lr}
 8001564:	4698      	mov	r8, r3
 8001566:	030c      	lsls	r4, r1, #12
 8001568:	004b      	lsls	r3, r1, #1
 800156a:	0006      	movs	r6, r0
 800156c:	4692      	mov	sl, r2
 800156e:	b087      	sub	sp, #28
 8001570:	0b24      	lsrs	r4, r4, #12
 8001572:	0d5b      	lsrs	r3, r3, #21
 8001574:	0fcf      	lsrs	r7, r1, #31
 8001576:	2b00      	cmp	r3, #0
 8001578:	d100      	bne.n	800157c <__aeabi_dmul+0x24>
 800157a:	e15c      	b.n	8001836 <__aeabi_dmul+0x2de>
 800157c:	4ad9      	ldr	r2, [pc, #868]	; (80018e4 <__aeabi_dmul+0x38c>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d100      	bne.n	8001584 <__aeabi_dmul+0x2c>
 8001582:	e175      	b.n	8001870 <__aeabi_dmul+0x318>
 8001584:	0f42      	lsrs	r2, r0, #29
 8001586:	00e4      	lsls	r4, r4, #3
 8001588:	4314      	orrs	r4, r2
 800158a:	2280      	movs	r2, #128	; 0x80
 800158c:	0412      	lsls	r2, r2, #16
 800158e:	4314      	orrs	r4, r2
 8001590:	4ad5      	ldr	r2, [pc, #852]	; (80018e8 <__aeabi_dmul+0x390>)
 8001592:	00c5      	lsls	r5, r0, #3
 8001594:	4694      	mov	ip, r2
 8001596:	4463      	add	r3, ip
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2300      	movs	r3, #0
 800159c:	4699      	mov	r9, r3
 800159e:	469b      	mov	fp, r3
 80015a0:	4643      	mov	r3, r8
 80015a2:	4642      	mov	r2, r8
 80015a4:	031e      	lsls	r6, r3, #12
 80015a6:	0fd2      	lsrs	r2, r2, #31
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	4650      	mov	r0, sl
 80015ac:	4690      	mov	r8, r2
 80015ae:	0b36      	lsrs	r6, r6, #12
 80015b0:	0d5b      	lsrs	r3, r3, #21
 80015b2:	d100      	bne.n	80015b6 <__aeabi_dmul+0x5e>
 80015b4:	e120      	b.n	80017f8 <__aeabi_dmul+0x2a0>
 80015b6:	4acb      	ldr	r2, [pc, #812]	; (80018e4 <__aeabi_dmul+0x38c>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d100      	bne.n	80015be <__aeabi_dmul+0x66>
 80015bc:	e162      	b.n	8001884 <__aeabi_dmul+0x32c>
 80015be:	49ca      	ldr	r1, [pc, #808]	; (80018e8 <__aeabi_dmul+0x390>)
 80015c0:	0f42      	lsrs	r2, r0, #29
 80015c2:	468c      	mov	ip, r1
 80015c4:	9900      	ldr	r1, [sp, #0]
 80015c6:	4463      	add	r3, ip
 80015c8:	00f6      	lsls	r6, r6, #3
 80015ca:	468c      	mov	ip, r1
 80015cc:	4316      	orrs	r6, r2
 80015ce:	2280      	movs	r2, #128	; 0x80
 80015d0:	449c      	add	ip, r3
 80015d2:	0412      	lsls	r2, r2, #16
 80015d4:	4663      	mov	r3, ip
 80015d6:	4316      	orrs	r6, r2
 80015d8:	00c2      	lsls	r2, r0, #3
 80015da:	2000      	movs	r0, #0
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	9900      	ldr	r1, [sp, #0]
 80015e0:	4643      	mov	r3, r8
 80015e2:	3101      	adds	r1, #1
 80015e4:	468c      	mov	ip, r1
 80015e6:	4649      	mov	r1, r9
 80015e8:	407b      	eors	r3, r7
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	290f      	cmp	r1, #15
 80015ee:	d826      	bhi.n	800163e <__aeabi_dmul+0xe6>
 80015f0:	4bbe      	ldr	r3, [pc, #760]	; (80018ec <__aeabi_dmul+0x394>)
 80015f2:	0089      	lsls	r1, r1, #2
 80015f4:	5859      	ldr	r1, [r3, r1]
 80015f6:	468f      	mov	pc, r1
 80015f8:	4643      	mov	r3, r8
 80015fa:	9301      	str	r3, [sp, #4]
 80015fc:	0034      	movs	r4, r6
 80015fe:	0015      	movs	r5, r2
 8001600:	4683      	mov	fp, r0
 8001602:	465b      	mov	r3, fp
 8001604:	2b02      	cmp	r3, #2
 8001606:	d016      	beq.n	8001636 <__aeabi_dmul+0xde>
 8001608:	2b03      	cmp	r3, #3
 800160a:	d100      	bne.n	800160e <__aeabi_dmul+0xb6>
 800160c:	e203      	b.n	8001a16 <__aeabi_dmul+0x4be>
 800160e:	2b01      	cmp	r3, #1
 8001610:	d000      	beq.n	8001614 <__aeabi_dmul+0xbc>
 8001612:	e0cd      	b.n	80017b0 <__aeabi_dmul+0x258>
 8001614:	2200      	movs	r2, #0
 8001616:	2400      	movs	r4, #0
 8001618:	2500      	movs	r5, #0
 800161a:	9b01      	ldr	r3, [sp, #4]
 800161c:	0512      	lsls	r2, r2, #20
 800161e:	4322      	orrs	r2, r4
 8001620:	07db      	lsls	r3, r3, #31
 8001622:	431a      	orrs	r2, r3
 8001624:	0028      	movs	r0, r5
 8001626:	0011      	movs	r1, r2
 8001628:	b007      	add	sp, #28
 800162a:	bcf0      	pop	{r4, r5, r6, r7}
 800162c:	46bb      	mov	fp, r7
 800162e:	46b2      	mov	sl, r6
 8001630:	46a9      	mov	r9, r5
 8001632:	46a0      	mov	r8, r4
 8001634:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001636:	2400      	movs	r4, #0
 8001638:	2500      	movs	r5, #0
 800163a:	4aaa      	ldr	r2, [pc, #680]	; (80018e4 <__aeabi_dmul+0x38c>)
 800163c:	e7ed      	b.n	800161a <__aeabi_dmul+0xc2>
 800163e:	0c28      	lsrs	r0, r5, #16
 8001640:	042d      	lsls	r5, r5, #16
 8001642:	0c2d      	lsrs	r5, r5, #16
 8001644:	002b      	movs	r3, r5
 8001646:	0c11      	lsrs	r1, r2, #16
 8001648:	0412      	lsls	r2, r2, #16
 800164a:	0c12      	lsrs	r2, r2, #16
 800164c:	4353      	muls	r3, r2
 800164e:	4698      	mov	r8, r3
 8001650:	0013      	movs	r3, r2
 8001652:	002f      	movs	r7, r5
 8001654:	4343      	muls	r3, r0
 8001656:	4699      	mov	r9, r3
 8001658:	434f      	muls	r7, r1
 800165a:	444f      	add	r7, r9
 800165c:	46bb      	mov	fp, r7
 800165e:	4647      	mov	r7, r8
 8001660:	000b      	movs	r3, r1
 8001662:	0c3f      	lsrs	r7, r7, #16
 8001664:	46ba      	mov	sl, r7
 8001666:	4343      	muls	r3, r0
 8001668:	44da      	add	sl, fp
 800166a:	9302      	str	r3, [sp, #8]
 800166c:	45d1      	cmp	r9, sl
 800166e:	d904      	bls.n	800167a <__aeabi_dmul+0x122>
 8001670:	2780      	movs	r7, #128	; 0x80
 8001672:	027f      	lsls	r7, r7, #9
 8001674:	46b9      	mov	r9, r7
 8001676:	444b      	add	r3, r9
 8001678:	9302      	str	r3, [sp, #8]
 800167a:	4653      	mov	r3, sl
 800167c:	0c1b      	lsrs	r3, r3, #16
 800167e:	469b      	mov	fp, r3
 8001680:	4653      	mov	r3, sl
 8001682:	041f      	lsls	r7, r3, #16
 8001684:	4643      	mov	r3, r8
 8001686:	041b      	lsls	r3, r3, #16
 8001688:	0c1b      	lsrs	r3, r3, #16
 800168a:	4698      	mov	r8, r3
 800168c:	003b      	movs	r3, r7
 800168e:	4443      	add	r3, r8
 8001690:	9304      	str	r3, [sp, #16]
 8001692:	0c33      	lsrs	r3, r6, #16
 8001694:	0436      	lsls	r6, r6, #16
 8001696:	0c36      	lsrs	r6, r6, #16
 8001698:	4698      	mov	r8, r3
 800169a:	0033      	movs	r3, r6
 800169c:	4343      	muls	r3, r0
 800169e:	4699      	mov	r9, r3
 80016a0:	4643      	mov	r3, r8
 80016a2:	4343      	muls	r3, r0
 80016a4:	002f      	movs	r7, r5
 80016a6:	469a      	mov	sl, r3
 80016a8:	4643      	mov	r3, r8
 80016aa:	4377      	muls	r7, r6
 80016ac:	435d      	muls	r5, r3
 80016ae:	0c38      	lsrs	r0, r7, #16
 80016b0:	444d      	add	r5, r9
 80016b2:	1945      	adds	r5, r0, r5
 80016b4:	45a9      	cmp	r9, r5
 80016b6:	d903      	bls.n	80016c0 <__aeabi_dmul+0x168>
 80016b8:	2380      	movs	r3, #128	; 0x80
 80016ba:	025b      	lsls	r3, r3, #9
 80016bc:	4699      	mov	r9, r3
 80016be:	44ca      	add	sl, r9
 80016c0:	043f      	lsls	r7, r7, #16
 80016c2:	0c28      	lsrs	r0, r5, #16
 80016c4:	0c3f      	lsrs	r7, r7, #16
 80016c6:	042d      	lsls	r5, r5, #16
 80016c8:	19ed      	adds	r5, r5, r7
 80016ca:	0c27      	lsrs	r7, r4, #16
 80016cc:	0424      	lsls	r4, r4, #16
 80016ce:	0c24      	lsrs	r4, r4, #16
 80016d0:	0003      	movs	r3, r0
 80016d2:	0020      	movs	r0, r4
 80016d4:	4350      	muls	r0, r2
 80016d6:	437a      	muls	r2, r7
 80016d8:	4691      	mov	r9, r2
 80016da:	003a      	movs	r2, r7
 80016dc:	4453      	add	r3, sl
 80016de:	9305      	str	r3, [sp, #20]
 80016e0:	0c03      	lsrs	r3, r0, #16
 80016e2:	469a      	mov	sl, r3
 80016e4:	434a      	muls	r2, r1
 80016e6:	4361      	muls	r1, r4
 80016e8:	4449      	add	r1, r9
 80016ea:	4451      	add	r1, sl
 80016ec:	44ab      	add	fp, r5
 80016ee:	4589      	cmp	r9, r1
 80016f0:	d903      	bls.n	80016fa <__aeabi_dmul+0x1a2>
 80016f2:	2380      	movs	r3, #128	; 0x80
 80016f4:	025b      	lsls	r3, r3, #9
 80016f6:	4699      	mov	r9, r3
 80016f8:	444a      	add	r2, r9
 80016fa:	0400      	lsls	r0, r0, #16
 80016fc:	0c0b      	lsrs	r3, r1, #16
 80016fe:	0c00      	lsrs	r0, r0, #16
 8001700:	0409      	lsls	r1, r1, #16
 8001702:	1809      	adds	r1, r1, r0
 8001704:	0020      	movs	r0, r4
 8001706:	4699      	mov	r9, r3
 8001708:	4643      	mov	r3, r8
 800170a:	4370      	muls	r0, r6
 800170c:	435c      	muls	r4, r3
 800170e:	437e      	muls	r6, r7
 8001710:	435f      	muls	r7, r3
 8001712:	0c03      	lsrs	r3, r0, #16
 8001714:	4698      	mov	r8, r3
 8001716:	19a4      	adds	r4, r4, r6
 8001718:	4444      	add	r4, r8
 800171a:	444a      	add	r2, r9
 800171c:	9703      	str	r7, [sp, #12]
 800171e:	42a6      	cmp	r6, r4
 8001720:	d904      	bls.n	800172c <__aeabi_dmul+0x1d4>
 8001722:	2380      	movs	r3, #128	; 0x80
 8001724:	025b      	lsls	r3, r3, #9
 8001726:	4698      	mov	r8, r3
 8001728:	4447      	add	r7, r8
 800172a:	9703      	str	r7, [sp, #12]
 800172c:	0423      	lsls	r3, r4, #16
 800172e:	9e02      	ldr	r6, [sp, #8]
 8001730:	469a      	mov	sl, r3
 8001732:	9b05      	ldr	r3, [sp, #20]
 8001734:	445e      	add	r6, fp
 8001736:	4698      	mov	r8, r3
 8001738:	42ae      	cmp	r6, r5
 800173a:	41ad      	sbcs	r5, r5
 800173c:	1876      	adds	r6, r6, r1
 800173e:	428e      	cmp	r6, r1
 8001740:	4189      	sbcs	r1, r1
 8001742:	0400      	lsls	r0, r0, #16
 8001744:	0c00      	lsrs	r0, r0, #16
 8001746:	4450      	add	r0, sl
 8001748:	4440      	add	r0, r8
 800174a:	426d      	negs	r5, r5
 800174c:	1947      	adds	r7, r0, r5
 800174e:	46b8      	mov	r8, r7
 8001750:	4693      	mov	fp, r2
 8001752:	4249      	negs	r1, r1
 8001754:	4689      	mov	r9, r1
 8001756:	44c3      	add	fp, r8
 8001758:	44d9      	add	r9, fp
 800175a:	4298      	cmp	r0, r3
 800175c:	4180      	sbcs	r0, r0
 800175e:	45a8      	cmp	r8, r5
 8001760:	41ad      	sbcs	r5, r5
 8001762:	4593      	cmp	fp, r2
 8001764:	4192      	sbcs	r2, r2
 8001766:	4589      	cmp	r9, r1
 8001768:	4189      	sbcs	r1, r1
 800176a:	426d      	negs	r5, r5
 800176c:	4240      	negs	r0, r0
 800176e:	4328      	orrs	r0, r5
 8001770:	0c24      	lsrs	r4, r4, #16
 8001772:	4252      	negs	r2, r2
 8001774:	4249      	negs	r1, r1
 8001776:	430a      	orrs	r2, r1
 8001778:	9b03      	ldr	r3, [sp, #12]
 800177a:	1900      	adds	r0, r0, r4
 800177c:	1880      	adds	r0, r0, r2
 800177e:	18c7      	adds	r7, r0, r3
 8001780:	464b      	mov	r3, r9
 8001782:	0ddc      	lsrs	r4, r3, #23
 8001784:	9b04      	ldr	r3, [sp, #16]
 8001786:	0275      	lsls	r5, r6, #9
 8001788:	431d      	orrs	r5, r3
 800178a:	1e6a      	subs	r2, r5, #1
 800178c:	4195      	sbcs	r5, r2
 800178e:	464b      	mov	r3, r9
 8001790:	0df6      	lsrs	r6, r6, #23
 8001792:	027f      	lsls	r7, r7, #9
 8001794:	4335      	orrs	r5, r6
 8001796:	025a      	lsls	r2, r3, #9
 8001798:	433c      	orrs	r4, r7
 800179a:	4315      	orrs	r5, r2
 800179c:	01fb      	lsls	r3, r7, #7
 800179e:	d400      	bmi.n	80017a2 <__aeabi_dmul+0x24a>
 80017a0:	e11c      	b.n	80019dc <__aeabi_dmul+0x484>
 80017a2:	2101      	movs	r1, #1
 80017a4:	086a      	lsrs	r2, r5, #1
 80017a6:	400d      	ands	r5, r1
 80017a8:	4315      	orrs	r5, r2
 80017aa:	07e2      	lsls	r2, r4, #31
 80017ac:	4315      	orrs	r5, r2
 80017ae:	0864      	lsrs	r4, r4, #1
 80017b0:	494f      	ldr	r1, [pc, #316]	; (80018f0 <__aeabi_dmul+0x398>)
 80017b2:	4461      	add	r1, ip
 80017b4:	2900      	cmp	r1, #0
 80017b6:	dc00      	bgt.n	80017ba <__aeabi_dmul+0x262>
 80017b8:	e0b0      	b.n	800191c <__aeabi_dmul+0x3c4>
 80017ba:	076b      	lsls	r3, r5, #29
 80017bc:	d009      	beq.n	80017d2 <__aeabi_dmul+0x27a>
 80017be:	220f      	movs	r2, #15
 80017c0:	402a      	ands	r2, r5
 80017c2:	2a04      	cmp	r2, #4
 80017c4:	d005      	beq.n	80017d2 <__aeabi_dmul+0x27a>
 80017c6:	1d2a      	adds	r2, r5, #4
 80017c8:	42aa      	cmp	r2, r5
 80017ca:	41ad      	sbcs	r5, r5
 80017cc:	426d      	negs	r5, r5
 80017ce:	1964      	adds	r4, r4, r5
 80017d0:	0015      	movs	r5, r2
 80017d2:	01e3      	lsls	r3, r4, #7
 80017d4:	d504      	bpl.n	80017e0 <__aeabi_dmul+0x288>
 80017d6:	2180      	movs	r1, #128	; 0x80
 80017d8:	4a46      	ldr	r2, [pc, #280]	; (80018f4 <__aeabi_dmul+0x39c>)
 80017da:	00c9      	lsls	r1, r1, #3
 80017dc:	4014      	ands	r4, r2
 80017de:	4461      	add	r1, ip
 80017e0:	4a45      	ldr	r2, [pc, #276]	; (80018f8 <__aeabi_dmul+0x3a0>)
 80017e2:	4291      	cmp	r1, r2
 80017e4:	dd00      	ble.n	80017e8 <__aeabi_dmul+0x290>
 80017e6:	e726      	b.n	8001636 <__aeabi_dmul+0xde>
 80017e8:	0762      	lsls	r2, r4, #29
 80017ea:	08ed      	lsrs	r5, r5, #3
 80017ec:	0264      	lsls	r4, r4, #9
 80017ee:	0549      	lsls	r1, r1, #21
 80017f0:	4315      	orrs	r5, r2
 80017f2:	0b24      	lsrs	r4, r4, #12
 80017f4:	0d4a      	lsrs	r2, r1, #21
 80017f6:	e710      	b.n	800161a <__aeabi_dmul+0xc2>
 80017f8:	4652      	mov	r2, sl
 80017fa:	4332      	orrs	r2, r6
 80017fc:	d100      	bne.n	8001800 <__aeabi_dmul+0x2a8>
 80017fe:	e07f      	b.n	8001900 <__aeabi_dmul+0x3a8>
 8001800:	2e00      	cmp	r6, #0
 8001802:	d100      	bne.n	8001806 <__aeabi_dmul+0x2ae>
 8001804:	e0dc      	b.n	80019c0 <__aeabi_dmul+0x468>
 8001806:	0030      	movs	r0, r6
 8001808:	f000 fd4e 	bl	80022a8 <__clzsi2>
 800180c:	0002      	movs	r2, r0
 800180e:	3a0b      	subs	r2, #11
 8001810:	231d      	movs	r3, #29
 8001812:	0001      	movs	r1, r0
 8001814:	1a9b      	subs	r3, r3, r2
 8001816:	4652      	mov	r2, sl
 8001818:	3908      	subs	r1, #8
 800181a:	40da      	lsrs	r2, r3
 800181c:	408e      	lsls	r6, r1
 800181e:	4316      	orrs	r6, r2
 8001820:	4652      	mov	r2, sl
 8001822:	408a      	lsls	r2, r1
 8001824:	9b00      	ldr	r3, [sp, #0]
 8001826:	4935      	ldr	r1, [pc, #212]	; (80018fc <__aeabi_dmul+0x3a4>)
 8001828:	1a18      	subs	r0, r3, r0
 800182a:	0003      	movs	r3, r0
 800182c:	468c      	mov	ip, r1
 800182e:	4463      	add	r3, ip
 8001830:	2000      	movs	r0, #0
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	e6d3      	b.n	80015de <__aeabi_dmul+0x86>
 8001836:	0025      	movs	r5, r4
 8001838:	4305      	orrs	r5, r0
 800183a:	d04a      	beq.n	80018d2 <__aeabi_dmul+0x37a>
 800183c:	2c00      	cmp	r4, #0
 800183e:	d100      	bne.n	8001842 <__aeabi_dmul+0x2ea>
 8001840:	e0b0      	b.n	80019a4 <__aeabi_dmul+0x44c>
 8001842:	0020      	movs	r0, r4
 8001844:	f000 fd30 	bl	80022a8 <__clzsi2>
 8001848:	0001      	movs	r1, r0
 800184a:	0002      	movs	r2, r0
 800184c:	390b      	subs	r1, #11
 800184e:	231d      	movs	r3, #29
 8001850:	0010      	movs	r0, r2
 8001852:	1a5b      	subs	r3, r3, r1
 8001854:	0031      	movs	r1, r6
 8001856:	0035      	movs	r5, r6
 8001858:	3808      	subs	r0, #8
 800185a:	4084      	lsls	r4, r0
 800185c:	40d9      	lsrs	r1, r3
 800185e:	4085      	lsls	r5, r0
 8001860:	430c      	orrs	r4, r1
 8001862:	4826      	ldr	r0, [pc, #152]	; (80018fc <__aeabi_dmul+0x3a4>)
 8001864:	1a83      	subs	r3, r0, r2
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	2300      	movs	r3, #0
 800186a:	4699      	mov	r9, r3
 800186c:	469b      	mov	fp, r3
 800186e:	e697      	b.n	80015a0 <__aeabi_dmul+0x48>
 8001870:	0005      	movs	r5, r0
 8001872:	4325      	orrs	r5, r4
 8001874:	d126      	bne.n	80018c4 <__aeabi_dmul+0x36c>
 8001876:	2208      	movs	r2, #8
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	2302      	movs	r3, #2
 800187c:	2400      	movs	r4, #0
 800187e:	4691      	mov	r9, r2
 8001880:	469b      	mov	fp, r3
 8001882:	e68d      	b.n	80015a0 <__aeabi_dmul+0x48>
 8001884:	4652      	mov	r2, sl
 8001886:	9b00      	ldr	r3, [sp, #0]
 8001888:	4332      	orrs	r2, r6
 800188a:	d110      	bne.n	80018ae <__aeabi_dmul+0x356>
 800188c:	4915      	ldr	r1, [pc, #84]	; (80018e4 <__aeabi_dmul+0x38c>)
 800188e:	2600      	movs	r6, #0
 8001890:	468c      	mov	ip, r1
 8001892:	4463      	add	r3, ip
 8001894:	4649      	mov	r1, r9
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	2302      	movs	r3, #2
 800189a:	4319      	orrs	r1, r3
 800189c:	4689      	mov	r9, r1
 800189e:	2002      	movs	r0, #2
 80018a0:	e69d      	b.n	80015de <__aeabi_dmul+0x86>
 80018a2:	465b      	mov	r3, fp
 80018a4:	9701      	str	r7, [sp, #4]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d000      	beq.n	80018ac <__aeabi_dmul+0x354>
 80018aa:	e6ad      	b.n	8001608 <__aeabi_dmul+0xb0>
 80018ac:	e6c3      	b.n	8001636 <__aeabi_dmul+0xde>
 80018ae:	4a0d      	ldr	r2, [pc, #52]	; (80018e4 <__aeabi_dmul+0x38c>)
 80018b0:	2003      	movs	r0, #3
 80018b2:	4694      	mov	ip, r2
 80018b4:	4463      	add	r3, ip
 80018b6:	464a      	mov	r2, r9
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	2303      	movs	r3, #3
 80018bc:	431a      	orrs	r2, r3
 80018be:	4691      	mov	r9, r2
 80018c0:	4652      	mov	r2, sl
 80018c2:	e68c      	b.n	80015de <__aeabi_dmul+0x86>
 80018c4:	220c      	movs	r2, #12
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	2303      	movs	r3, #3
 80018ca:	0005      	movs	r5, r0
 80018cc:	4691      	mov	r9, r2
 80018ce:	469b      	mov	fp, r3
 80018d0:	e666      	b.n	80015a0 <__aeabi_dmul+0x48>
 80018d2:	2304      	movs	r3, #4
 80018d4:	4699      	mov	r9, r3
 80018d6:	2300      	movs	r3, #0
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	3301      	adds	r3, #1
 80018dc:	2400      	movs	r4, #0
 80018de:	469b      	mov	fp, r3
 80018e0:	e65e      	b.n	80015a0 <__aeabi_dmul+0x48>
 80018e2:	46c0      	nop			; (mov r8, r8)
 80018e4:	000007ff 	.word	0x000007ff
 80018e8:	fffffc01 	.word	0xfffffc01
 80018ec:	0800a798 	.word	0x0800a798
 80018f0:	000003ff 	.word	0x000003ff
 80018f4:	feffffff 	.word	0xfeffffff
 80018f8:	000007fe 	.word	0x000007fe
 80018fc:	fffffc0d 	.word	0xfffffc0d
 8001900:	4649      	mov	r1, r9
 8001902:	2301      	movs	r3, #1
 8001904:	4319      	orrs	r1, r3
 8001906:	4689      	mov	r9, r1
 8001908:	2600      	movs	r6, #0
 800190a:	2001      	movs	r0, #1
 800190c:	e667      	b.n	80015de <__aeabi_dmul+0x86>
 800190e:	2300      	movs	r3, #0
 8001910:	2480      	movs	r4, #128	; 0x80
 8001912:	2500      	movs	r5, #0
 8001914:	4a43      	ldr	r2, [pc, #268]	; (8001a24 <__aeabi_dmul+0x4cc>)
 8001916:	9301      	str	r3, [sp, #4]
 8001918:	0324      	lsls	r4, r4, #12
 800191a:	e67e      	b.n	800161a <__aeabi_dmul+0xc2>
 800191c:	2001      	movs	r0, #1
 800191e:	1a40      	subs	r0, r0, r1
 8001920:	2838      	cmp	r0, #56	; 0x38
 8001922:	dd00      	ble.n	8001926 <__aeabi_dmul+0x3ce>
 8001924:	e676      	b.n	8001614 <__aeabi_dmul+0xbc>
 8001926:	281f      	cmp	r0, #31
 8001928:	dd5b      	ble.n	80019e2 <__aeabi_dmul+0x48a>
 800192a:	221f      	movs	r2, #31
 800192c:	0023      	movs	r3, r4
 800192e:	4252      	negs	r2, r2
 8001930:	1a51      	subs	r1, r2, r1
 8001932:	40cb      	lsrs	r3, r1
 8001934:	0019      	movs	r1, r3
 8001936:	2820      	cmp	r0, #32
 8001938:	d003      	beq.n	8001942 <__aeabi_dmul+0x3ea>
 800193a:	4a3b      	ldr	r2, [pc, #236]	; (8001a28 <__aeabi_dmul+0x4d0>)
 800193c:	4462      	add	r2, ip
 800193e:	4094      	lsls	r4, r2
 8001940:	4325      	orrs	r5, r4
 8001942:	1e6a      	subs	r2, r5, #1
 8001944:	4195      	sbcs	r5, r2
 8001946:	002a      	movs	r2, r5
 8001948:	430a      	orrs	r2, r1
 800194a:	2107      	movs	r1, #7
 800194c:	000d      	movs	r5, r1
 800194e:	2400      	movs	r4, #0
 8001950:	4015      	ands	r5, r2
 8001952:	4211      	tst	r1, r2
 8001954:	d05b      	beq.n	8001a0e <__aeabi_dmul+0x4b6>
 8001956:	210f      	movs	r1, #15
 8001958:	2400      	movs	r4, #0
 800195a:	4011      	ands	r1, r2
 800195c:	2904      	cmp	r1, #4
 800195e:	d053      	beq.n	8001a08 <__aeabi_dmul+0x4b0>
 8001960:	1d11      	adds	r1, r2, #4
 8001962:	4291      	cmp	r1, r2
 8001964:	4192      	sbcs	r2, r2
 8001966:	4252      	negs	r2, r2
 8001968:	18a4      	adds	r4, r4, r2
 800196a:	000a      	movs	r2, r1
 800196c:	0223      	lsls	r3, r4, #8
 800196e:	d54b      	bpl.n	8001a08 <__aeabi_dmul+0x4b0>
 8001970:	2201      	movs	r2, #1
 8001972:	2400      	movs	r4, #0
 8001974:	2500      	movs	r5, #0
 8001976:	e650      	b.n	800161a <__aeabi_dmul+0xc2>
 8001978:	2380      	movs	r3, #128	; 0x80
 800197a:	031b      	lsls	r3, r3, #12
 800197c:	421c      	tst	r4, r3
 800197e:	d009      	beq.n	8001994 <__aeabi_dmul+0x43c>
 8001980:	421e      	tst	r6, r3
 8001982:	d107      	bne.n	8001994 <__aeabi_dmul+0x43c>
 8001984:	4333      	orrs	r3, r6
 8001986:	031c      	lsls	r4, r3, #12
 8001988:	4643      	mov	r3, r8
 800198a:	0015      	movs	r5, r2
 800198c:	0b24      	lsrs	r4, r4, #12
 800198e:	4a25      	ldr	r2, [pc, #148]	; (8001a24 <__aeabi_dmul+0x4cc>)
 8001990:	9301      	str	r3, [sp, #4]
 8001992:	e642      	b.n	800161a <__aeabi_dmul+0xc2>
 8001994:	2280      	movs	r2, #128	; 0x80
 8001996:	0312      	lsls	r2, r2, #12
 8001998:	4314      	orrs	r4, r2
 800199a:	0324      	lsls	r4, r4, #12
 800199c:	4a21      	ldr	r2, [pc, #132]	; (8001a24 <__aeabi_dmul+0x4cc>)
 800199e:	0b24      	lsrs	r4, r4, #12
 80019a0:	9701      	str	r7, [sp, #4]
 80019a2:	e63a      	b.n	800161a <__aeabi_dmul+0xc2>
 80019a4:	f000 fc80 	bl	80022a8 <__clzsi2>
 80019a8:	0001      	movs	r1, r0
 80019aa:	0002      	movs	r2, r0
 80019ac:	3115      	adds	r1, #21
 80019ae:	3220      	adds	r2, #32
 80019b0:	291c      	cmp	r1, #28
 80019b2:	dc00      	bgt.n	80019b6 <__aeabi_dmul+0x45e>
 80019b4:	e74b      	b.n	800184e <__aeabi_dmul+0x2f6>
 80019b6:	0034      	movs	r4, r6
 80019b8:	3808      	subs	r0, #8
 80019ba:	2500      	movs	r5, #0
 80019bc:	4084      	lsls	r4, r0
 80019be:	e750      	b.n	8001862 <__aeabi_dmul+0x30a>
 80019c0:	f000 fc72 	bl	80022a8 <__clzsi2>
 80019c4:	0003      	movs	r3, r0
 80019c6:	001a      	movs	r2, r3
 80019c8:	3215      	adds	r2, #21
 80019ca:	3020      	adds	r0, #32
 80019cc:	2a1c      	cmp	r2, #28
 80019ce:	dc00      	bgt.n	80019d2 <__aeabi_dmul+0x47a>
 80019d0:	e71e      	b.n	8001810 <__aeabi_dmul+0x2b8>
 80019d2:	4656      	mov	r6, sl
 80019d4:	3b08      	subs	r3, #8
 80019d6:	2200      	movs	r2, #0
 80019d8:	409e      	lsls	r6, r3
 80019da:	e723      	b.n	8001824 <__aeabi_dmul+0x2cc>
 80019dc:	9b00      	ldr	r3, [sp, #0]
 80019de:	469c      	mov	ip, r3
 80019e0:	e6e6      	b.n	80017b0 <__aeabi_dmul+0x258>
 80019e2:	4912      	ldr	r1, [pc, #72]	; (8001a2c <__aeabi_dmul+0x4d4>)
 80019e4:	0022      	movs	r2, r4
 80019e6:	4461      	add	r1, ip
 80019e8:	002e      	movs	r6, r5
 80019ea:	408d      	lsls	r5, r1
 80019ec:	408a      	lsls	r2, r1
 80019ee:	40c6      	lsrs	r6, r0
 80019f0:	1e69      	subs	r1, r5, #1
 80019f2:	418d      	sbcs	r5, r1
 80019f4:	4332      	orrs	r2, r6
 80019f6:	432a      	orrs	r2, r5
 80019f8:	40c4      	lsrs	r4, r0
 80019fa:	0753      	lsls	r3, r2, #29
 80019fc:	d0b6      	beq.n	800196c <__aeabi_dmul+0x414>
 80019fe:	210f      	movs	r1, #15
 8001a00:	4011      	ands	r1, r2
 8001a02:	2904      	cmp	r1, #4
 8001a04:	d1ac      	bne.n	8001960 <__aeabi_dmul+0x408>
 8001a06:	e7b1      	b.n	800196c <__aeabi_dmul+0x414>
 8001a08:	0765      	lsls	r5, r4, #29
 8001a0a:	0264      	lsls	r4, r4, #9
 8001a0c:	0b24      	lsrs	r4, r4, #12
 8001a0e:	08d2      	lsrs	r2, r2, #3
 8001a10:	4315      	orrs	r5, r2
 8001a12:	2200      	movs	r2, #0
 8001a14:	e601      	b.n	800161a <__aeabi_dmul+0xc2>
 8001a16:	2280      	movs	r2, #128	; 0x80
 8001a18:	0312      	lsls	r2, r2, #12
 8001a1a:	4314      	orrs	r4, r2
 8001a1c:	0324      	lsls	r4, r4, #12
 8001a1e:	4a01      	ldr	r2, [pc, #4]	; (8001a24 <__aeabi_dmul+0x4cc>)
 8001a20:	0b24      	lsrs	r4, r4, #12
 8001a22:	e5fa      	b.n	800161a <__aeabi_dmul+0xc2>
 8001a24:	000007ff 	.word	0x000007ff
 8001a28:	0000043e 	.word	0x0000043e
 8001a2c:	0000041e 	.word	0x0000041e

08001a30 <__aeabi_dsub>:
 8001a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a32:	4657      	mov	r7, sl
 8001a34:	464e      	mov	r6, r9
 8001a36:	4645      	mov	r5, r8
 8001a38:	46de      	mov	lr, fp
 8001a3a:	b5e0      	push	{r5, r6, r7, lr}
 8001a3c:	001e      	movs	r6, r3
 8001a3e:	0017      	movs	r7, r2
 8001a40:	004a      	lsls	r2, r1, #1
 8001a42:	030b      	lsls	r3, r1, #12
 8001a44:	0d52      	lsrs	r2, r2, #21
 8001a46:	0a5b      	lsrs	r3, r3, #9
 8001a48:	4690      	mov	r8, r2
 8001a4a:	0f42      	lsrs	r2, r0, #29
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	0fcd      	lsrs	r5, r1, #31
 8001a50:	4ccd      	ldr	r4, [pc, #820]	; (8001d88 <__aeabi_dsub+0x358>)
 8001a52:	0331      	lsls	r1, r6, #12
 8001a54:	00c3      	lsls	r3, r0, #3
 8001a56:	4694      	mov	ip, r2
 8001a58:	0070      	lsls	r0, r6, #1
 8001a5a:	0f7a      	lsrs	r2, r7, #29
 8001a5c:	0a49      	lsrs	r1, r1, #9
 8001a5e:	00ff      	lsls	r7, r7, #3
 8001a60:	469a      	mov	sl, r3
 8001a62:	46b9      	mov	r9, r7
 8001a64:	0d40      	lsrs	r0, r0, #21
 8001a66:	0ff6      	lsrs	r6, r6, #31
 8001a68:	4311      	orrs	r1, r2
 8001a6a:	42a0      	cmp	r0, r4
 8001a6c:	d100      	bne.n	8001a70 <__aeabi_dsub+0x40>
 8001a6e:	e0b1      	b.n	8001bd4 <__aeabi_dsub+0x1a4>
 8001a70:	2201      	movs	r2, #1
 8001a72:	4056      	eors	r6, r2
 8001a74:	46b3      	mov	fp, r6
 8001a76:	42b5      	cmp	r5, r6
 8001a78:	d100      	bne.n	8001a7c <__aeabi_dsub+0x4c>
 8001a7a:	e088      	b.n	8001b8e <__aeabi_dsub+0x15e>
 8001a7c:	4642      	mov	r2, r8
 8001a7e:	1a12      	subs	r2, r2, r0
 8001a80:	2a00      	cmp	r2, #0
 8001a82:	dc00      	bgt.n	8001a86 <__aeabi_dsub+0x56>
 8001a84:	e0ae      	b.n	8001be4 <__aeabi_dsub+0x1b4>
 8001a86:	2800      	cmp	r0, #0
 8001a88:	d100      	bne.n	8001a8c <__aeabi_dsub+0x5c>
 8001a8a:	e0c1      	b.n	8001c10 <__aeabi_dsub+0x1e0>
 8001a8c:	48be      	ldr	r0, [pc, #760]	; (8001d88 <__aeabi_dsub+0x358>)
 8001a8e:	4580      	cmp	r8, r0
 8001a90:	d100      	bne.n	8001a94 <__aeabi_dsub+0x64>
 8001a92:	e151      	b.n	8001d38 <__aeabi_dsub+0x308>
 8001a94:	2080      	movs	r0, #128	; 0x80
 8001a96:	0400      	lsls	r0, r0, #16
 8001a98:	4301      	orrs	r1, r0
 8001a9a:	2a38      	cmp	r2, #56	; 0x38
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dsub+0x70>
 8001a9e:	e17b      	b.n	8001d98 <__aeabi_dsub+0x368>
 8001aa0:	2a1f      	cmp	r2, #31
 8001aa2:	dd00      	ble.n	8001aa6 <__aeabi_dsub+0x76>
 8001aa4:	e1ee      	b.n	8001e84 <__aeabi_dsub+0x454>
 8001aa6:	2020      	movs	r0, #32
 8001aa8:	003e      	movs	r6, r7
 8001aaa:	1a80      	subs	r0, r0, r2
 8001aac:	000c      	movs	r4, r1
 8001aae:	40d6      	lsrs	r6, r2
 8001ab0:	40d1      	lsrs	r1, r2
 8001ab2:	4087      	lsls	r7, r0
 8001ab4:	4662      	mov	r2, ip
 8001ab6:	4084      	lsls	r4, r0
 8001ab8:	1a52      	subs	r2, r2, r1
 8001aba:	1e78      	subs	r0, r7, #1
 8001abc:	4187      	sbcs	r7, r0
 8001abe:	4694      	mov	ip, r2
 8001ac0:	4334      	orrs	r4, r6
 8001ac2:	4327      	orrs	r7, r4
 8001ac4:	1bdc      	subs	r4, r3, r7
 8001ac6:	42a3      	cmp	r3, r4
 8001ac8:	419b      	sbcs	r3, r3
 8001aca:	4662      	mov	r2, ip
 8001acc:	425b      	negs	r3, r3
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	4699      	mov	r9, r3
 8001ad2:	464b      	mov	r3, r9
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	d400      	bmi.n	8001ada <__aeabi_dsub+0xaa>
 8001ad8:	e118      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 8001ada:	464b      	mov	r3, r9
 8001adc:	0258      	lsls	r0, r3, #9
 8001ade:	0a43      	lsrs	r3, r0, #9
 8001ae0:	4699      	mov	r9, r3
 8001ae2:	464b      	mov	r3, r9
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dsub+0xba>
 8001ae8:	e137      	b.n	8001d5a <__aeabi_dsub+0x32a>
 8001aea:	4648      	mov	r0, r9
 8001aec:	f000 fbdc 	bl	80022a8 <__clzsi2>
 8001af0:	0001      	movs	r1, r0
 8001af2:	3908      	subs	r1, #8
 8001af4:	2320      	movs	r3, #32
 8001af6:	0022      	movs	r2, r4
 8001af8:	4648      	mov	r0, r9
 8001afa:	1a5b      	subs	r3, r3, r1
 8001afc:	40da      	lsrs	r2, r3
 8001afe:	4088      	lsls	r0, r1
 8001b00:	408c      	lsls	r4, r1
 8001b02:	4643      	mov	r3, r8
 8001b04:	4310      	orrs	r0, r2
 8001b06:	4588      	cmp	r8, r1
 8001b08:	dd00      	ble.n	8001b0c <__aeabi_dsub+0xdc>
 8001b0a:	e136      	b.n	8001d7a <__aeabi_dsub+0x34a>
 8001b0c:	1ac9      	subs	r1, r1, r3
 8001b0e:	1c4b      	adds	r3, r1, #1
 8001b10:	2b1f      	cmp	r3, #31
 8001b12:	dd00      	ble.n	8001b16 <__aeabi_dsub+0xe6>
 8001b14:	e0ea      	b.n	8001cec <__aeabi_dsub+0x2bc>
 8001b16:	2220      	movs	r2, #32
 8001b18:	0026      	movs	r6, r4
 8001b1a:	1ad2      	subs	r2, r2, r3
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	4094      	lsls	r4, r2
 8001b20:	40de      	lsrs	r6, r3
 8001b22:	40d8      	lsrs	r0, r3
 8001b24:	2300      	movs	r3, #0
 8001b26:	4091      	lsls	r1, r2
 8001b28:	1e62      	subs	r2, r4, #1
 8001b2a:	4194      	sbcs	r4, r2
 8001b2c:	4681      	mov	r9, r0
 8001b2e:	4698      	mov	r8, r3
 8001b30:	4331      	orrs	r1, r6
 8001b32:	430c      	orrs	r4, r1
 8001b34:	0763      	lsls	r3, r4, #29
 8001b36:	d009      	beq.n	8001b4c <__aeabi_dsub+0x11c>
 8001b38:	230f      	movs	r3, #15
 8001b3a:	4023      	ands	r3, r4
 8001b3c:	2b04      	cmp	r3, #4
 8001b3e:	d005      	beq.n	8001b4c <__aeabi_dsub+0x11c>
 8001b40:	1d23      	adds	r3, r4, #4
 8001b42:	42a3      	cmp	r3, r4
 8001b44:	41a4      	sbcs	r4, r4
 8001b46:	4264      	negs	r4, r4
 8001b48:	44a1      	add	r9, r4
 8001b4a:	001c      	movs	r4, r3
 8001b4c:	464b      	mov	r3, r9
 8001b4e:	021b      	lsls	r3, r3, #8
 8001b50:	d400      	bmi.n	8001b54 <__aeabi_dsub+0x124>
 8001b52:	e0de      	b.n	8001d12 <__aeabi_dsub+0x2e2>
 8001b54:	4641      	mov	r1, r8
 8001b56:	4b8c      	ldr	r3, [pc, #560]	; (8001d88 <__aeabi_dsub+0x358>)
 8001b58:	3101      	adds	r1, #1
 8001b5a:	4299      	cmp	r1, r3
 8001b5c:	d100      	bne.n	8001b60 <__aeabi_dsub+0x130>
 8001b5e:	e0e7      	b.n	8001d30 <__aeabi_dsub+0x300>
 8001b60:	464b      	mov	r3, r9
 8001b62:	488a      	ldr	r0, [pc, #552]	; (8001d8c <__aeabi_dsub+0x35c>)
 8001b64:	08e4      	lsrs	r4, r4, #3
 8001b66:	4003      	ands	r3, r0
 8001b68:	0018      	movs	r0, r3
 8001b6a:	0549      	lsls	r1, r1, #21
 8001b6c:	075b      	lsls	r3, r3, #29
 8001b6e:	0240      	lsls	r0, r0, #9
 8001b70:	4323      	orrs	r3, r4
 8001b72:	0d4a      	lsrs	r2, r1, #21
 8001b74:	0b04      	lsrs	r4, r0, #12
 8001b76:	0512      	lsls	r2, r2, #20
 8001b78:	07ed      	lsls	r5, r5, #31
 8001b7a:	4322      	orrs	r2, r4
 8001b7c:	432a      	orrs	r2, r5
 8001b7e:	0018      	movs	r0, r3
 8001b80:	0011      	movs	r1, r2
 8001b82:	bcf0      	pop	{r4, r5, r6, r7}
 8001b84:	46bb      	mov	fp, r7
 8001b86:	46b2      	mov	sl, r6
 8001b88:	46a9      	mov	r9, r5
 8001b8a:	46a0      	mov	r8, r4
 8001b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b8e:	4642      	mov	r2, r8
 8001b90:	1a12      	subs	r2, r2, r0
 8001b92:	2a00      	cmp	r2, #0
 8001b94:	dd52      	ble.n	8001c3c <__aeabi_dsub+0x20c>
 8001b96:	2800      	cmp	r0, #0
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x16c>
 8001b9a:	e09c      	b.n	8001cd6 <__aeabi_dsub+0x2a6>
 8001b9c:	45a0      	cmp	r8, r4
 8001b9e:	d100      	bne.n	8001ba2 <__aeabi_dsub+0x172>
 8001ba0:	e0ca      	b.n	8001d38 <__aeabi_dsub+0x308>
 8001ba2:	2080      	movs	r0, #128	; 0x80
 8001ba4:	0400      	lsls	r0, r0, #16
 8001ba6:	4301      	orrs	r1, r0
 8001ba8:	2a38      	cmp	r2, #56	; 0x38
 8001baa:	dd00      	ble.n	8001bae <__aeabi_dsub+0x17e>
 8001bac:	e149      	b.n	8001e42 <__aeabi_dsub+0x412>
 8001bae:	2a1f      	cmp	r2, #31
 8001bb0:	dc00      	bgt.n	8001bb4 <__aeabi_dsub+0x184>
 8001bb2:	e197      	b.n	8001ee4 <__aeabi_dsub+0x4b4>
 8001bb4:	0010      	movs	r0, r2
 8001bb6:	000e      	movs	r6, r1
 8001bb8:	3820      	subs	r0, #32
 8001bba:	40c6      	lsrs	r6, r0
 8001bbc:	2a20      	cmp	r2, #32
 8001bbe:	d004      	beq.n	8001bca <__aeabi_dsub+0x19a>
 8001bc0:	2040      	movs	r0, #64	; 0x40
 8001bc2:	1a82      	subs	r2, r0, r2
 8001bc4:	4091      	lsls	r1, r2
 8001bc6:	430f      	orrs	r7, r1
 8001bc8:	46b9      	mov	r9, r7
 8001bca:	464c      	mov	r4, r9
 8001bcc:	1e62      	subs	r2, r4, #1
 8001bce:	4194      	sbcs	r4, r2
 8001bd0:	4334      	orrs	r4, r6
 8001bd2:	e13a      	b.n	8001e4a <__aeabi_dsub+0x41a>
 8001bd4:	000a      	movs	r2, r1
 8001bd6:	433a      	orrs	r2, r7
 8001bd8:	d028      	beq.n	8001c2c <__aeabi_dsub+0x1fc>
 8001bda:	46b3      	mov	fp, r6
 8001bdc:	42b5      	cmp	r5, r6
 8001bde:	d02b      	beq.n	8001c38 <__aeabi_dsub+0x208>
 8001be0:	4a6b      	ldr	r2, [pc, #428]	; (8001d90 <__aeabi_dsub+0x360>)
 8001be2:	4442      	add	r2, r8
 8001be4:	2a00      	cmp	r2, #0
 8001be6:	d05d      	beq.n	8001ca4 <__aeabi_dsub+0x274>
 8001be8:	4642      	mov	r2, r8
 8001bea:	4644      	mov	r4, r8
 8001bec:	1a82      	subs	r2, r0, r2
 8001bee:	2c00      	cmp	r4, #0
 8001bf0:	d000      	beq.n	8001bf4 <__aeabi_dsub+0x1c4>
 8001bf2:	e0f5      	b.n	8001de0 <__aeabi_dsub+0x3b0>
 8001bf4:	4665      	mov	r5, ip
 8001bf6:	431d      	orrs	r5, r3
 8001bf8:	d100      	bne.n	8001bfc <__aeabi_dsub+0x1cc>
 8001bfa:	e19c      	b.n	8001f36 <__aeabi_dsub+0x506>
 8001bfc:	1e55      	subs	r5, r2, #1
 8001bfe:	2a01      	cmp	r2, #1
 8001c00:	d100      	bne.n	8001c04 <__aeabi_dsub+0x1d4>
 8001c02:	e1fb      	b.n	8001ffc <__aeabi_dsub+0x5cc>
 8001c04:	4c60      	ldr	r4, [pc, #384]	; (8001d88 <__aeabi_dsub+0x358>)
 8001c06:	42a2      	cmp	r2, r4
 8001c08:	d100      	bne.n	8001c0c <__aeabi_dsub+0x1dc>
 8001c0a:	e1bd      	b.n	8001f88 <__aeabi_dsub+0x558>
 8001c0c:	002a      	movs	r2, r5
 8001c0e:	e0f0      	b.n	8001df2 <__aeabi_dsub+0x3c2>
 8001c10:	0008      	movs	r0, r1
 8001c12:	4338      	orrs	r0, r7
 8001c14:	d100      	bne.n	8001c18 <__aeabi_dsub+0x1e8>
 8001c16:	e0c3      	b.n	8001da0 <__aeabi_dsub+0x370>
 8001c18:	1e50      	subs	r0, r2, #1
 8001c1a:	2a01      	cmp	r2, #1
 8001c1c:	d100      	bne.n	8001c20 <__aeabi_dsub+0x1f0>
 8001c1e:	e1a8      	b.n	8001f72 <__aeabi_dsub+0x542>
 8001c20:	4c59      	ldr	r4, [pc, #356]	; (8001d88 <__aeabi_dsub+0x358>)
 8001c22:	42a2      	cmp	r2, r4
 8001c24:	d100      	bne.n	8001c28 <__aeabi_dsub+0x1f8>
 8001c26:	e087      	b.n	8001d38 <__aeabi_dsub+0x308>
 8001c28:	0002      	movs	r2, r0
 8001c2a:	e736      	b.n	8001a9a <__aeabi_dsub+0x6a>
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	4056      	eors	r6, r2
 8001c30:	46b3      	mov	fp, r6
 8001c32:	42b5      	cmp	r5, r6
 8001c34:	d000      	beq.n	8001c38 <__aeabi_dsub+0x208>
 8001c36:	e721      	b.n	8001a7c <__aeabi_dsub+0x4c>
 8001c38:	4a55      	ldr	r2, [pc, #340]	; (8001d90 <__aeabi_dsub+0x360>)
 8001c3a:	4442      	add	r2, r8
 8001c3c:	2a00      	cmp	r2, #0
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x212>
 8001c40:	e0b5      	b.n	8001dae <__aeabi_dsub+0x37e>
 8001c42:	4642      	mov	r2, r8
 8001c44:	4644      	mov	r4, r8
 8001c46:	1a82      	subs	r2, r0, r2
 8001c48:	2c00      	cmp	r4, #0
 8001c4a:	d100      	bne.n	8001c4e <__aeabi_dsub+0x21e>
 8001c4c:	e138      	b.n	8001ec0 <__aeabi_dsub+0x490>
 8001c4e:	4e4e      	ldr	r6, [pc, #312]	; (8001d88 <__aeabi_dsub+0x358>)
 8001c50:	42b0      	cmp	r0, r6
 8001c52:	d100      	bne.n	8001c56 <__aeabi_dsub+0x226>
 8001c54:	e1de      	b.n	8002014 <__aeabi_dsub+0x5e4>
 8001c56:	2680      	movs	r6, #128	; 0x80
 8001c58:	4664      	mov	r4, ip
 8001c5a:	0436      	lsls	r6, r6, #16
 8001c5c:	4334      	orrs	r4, r6
 8001c5e:	46a4      	mov	ip, r4
 8001c60:	2a38      	cmp	r2, #56	; 0x38
 8001c62:	dd00      	ble.n	8001c66 <__aeabi_dsub+0x236>
 8001c64:	e196      	b.n	8001f94 <__aeabi_dsub+0x564>
 8001c66:	2a1f      	cmp	r2, #31
 8001c68:	dd00      	ble.n	8001c6c <__aeabi_dsub+0x23c>
 8001c6a:	e224      	b.n	80020b6 <__aeabi_dsub+0x686>
 8001c6c:	2620      	movs	r6, #32
 8001c6e:	1ab4      	subs	r4, r6, r2
 8001c70:	46a2      	mov	sl, r4
 8001c72:	4664      	mov	r4, ip
 8001c74:	4656      	mov	r6, sl
 8001c76:	40b4      	lsls	r4, r6
 8001c78:	46a1      	mov	r9, r4
 8001c7a:	001c      	movs	r4, r3
 8001c7c:	464e      	mov	r6, r9
 8001c7e:	40d4      	lsrs	r4, r2
 8001c80:	4326      	orrs	r6, r4
 8001c82:	0034      	movs	r4, r6
 8001c84:	4656      	mov	r6, sl
 8001c86:	40b3      	lsls	r3, r6
 8001c88:	1e5e      	subs	r6, r3, #1
 8001c8a:	41b3      	sbcs	r3, r6
 8001c8c:	431c      	orrs	r4, r3
 8001c8e:	4663      	mov	r3, ip
 8001c90:	40d3      	lsrs	r3, r2
 8001c92:	18c9      	adds	r1, r1, r3
 8001c94:	19e4      	adds	r4, r4, r7
 8001c96:	42bc      	cmp	r4, r7
 8001c98:	41bf      	sbcs	r7, r7
 8001c9a:	427f      	negs	r7, r7
 8001c9c:	46b9      	mov	r9, r7
 8001c9e:	4680      	mov	r8, r0
 8001ca0:	4489      	add	r9, r1
 8001ca2:	e0d8      	b.n	8001e56 <__aeabi_dsub+0x426>
 8001ca4:	4640      	mov	r0, r8
 8001ca6:	4c3b      	ldr	r4, [pc, #236]	; (8001d94 <__aeabi_dsub+0x364>)
 8001ca8:	3001      	adds	r0, #1
 8001caa:	4220      	tst	r0, r4
 8001cac:	d000      	beq.n	8001cb0 <__aeabi_dsub+0x280>
 8001cae:	e0b4      	b.n	8001e1a <__aeabi_dsub+0x3ea>
 8001cb0:	4640      	mov	r0, r8
 8001cb2:	2800      	cmp	r0, #0
 8001cb4:	d000      	beq.n	8001cb8 <__aeabi_dsub+0x288>
 8001cb6:	e144      	b.n	8001f42 <__aeabi_dsub+0x512>
 8001cb8:	4660      	mov	r0, ip
 8001cba:	4318      	orrs	r0, r3
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0x290>
 8001cbe:	e190      	b.n	8001fe2 <__aeabi_dsub+0x5b2>
 8001cc0:	0008      	movs	r0, r1
 8001cc2:	4338      	orrs	r0, r7
 8001cc4:	d000      	beq.n	8001cc8 <__aeabi_dsub+0x298>
 8001cc6:	e1aa      	b.n	800201e <__aeabi_dsub+0x5ee>
 8001cc8:	4661      	mov	r1, ip
 8001cca:	08db      	lsrs	r3, r3, #3
 8001ccc:	0749      	lsls	r1, r1, #29
 8001cce:	430b      	orrs	r3, r1
 8001cd0:	4661      	mov	r1, ip
 8001cd2:	08cc      	lsrs	r4, r1, #3
 8001cd4:	e027      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8001cd6:	0008      	movs	r0, r1
 8001cd8:	4338      	orrs	r0, r7
 8001cda:	d061      	beq.n	8001da0 <__aeabi_dsub+0x370>
 8001cdc:	1e50      	subs	r0, r2, #1
 8001cde:	2a01      	cmp	r2, #1
 8001ce0:	d100      	bne.n	8001ce4 <__aeabi_dsub+0x2b4>
 8001ce2:	e139      	b.n	8001f58 <__aeabi_dsub+0x528>
 8001ce4:	42a2      	cmp	r2, r4
 8001ce6:	d027      	beq.n	8001d38 <__aeabi_dsub+0x308>
 8001ce8:	0002      	movs	r2, r0
 8001cea:	e75d      	b.n	8001ba8 <__aeabi_dsub+0x178>
 8001cec:	0002      	movs	r2, r0
 8001cee:	391f      	subs	r1, #31
 8001cf0:	40ca      	lsrs	r2, r1
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	2b20      	cmp	r3, #32
 8001cf6:	d003      	beq.n	8001d00 <__aeabi_dsub+0x2d0>
 8001cf8:	2240      	movs	r2, #64	; 0x40
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	4098      	lsls	r0, r3
 8001cfe:	4304      	orrs	r4, r0
 8001d00:	1e63      	subs	r3, r4, #1
 8001d02:	419c      	sbcs	r4, r3
 8001d04:	2300      	movs	r3, #0
 8001d06:	4699      	mov	r9, r3
 8001d08:	4698      	mov	r8, r3
 8001d0a:	430c      	orrs	r4, r1
 8001d0c:	0763      	lsls	r3, r4, #29
 8001d0e:	d000      	beq.n	8001d12 <__aeabi_dsub+0x2e2>
 8001d10:	e712      	b.n	8001b38 <__aeabi_dsub+0x108>
 8001d12:	464b      	mov	r3, r9
 8001d14:	464a      	mov	r2, r9
 8001d16:	08e4      	lsrs	r4, r4, #3
 8001d18:	075b      	lsls	r3, r3, #29
 8001d1a:	4323      	orrs	r3, r4
 8001d1c:	08d4      	lsrs	r4, r2, #3
 8001d1e:	4642      	mov	r2, r8
 8001d20:	4919      	ldr	r1, [pc, #100]	; (8001d88 <__aeabi_dsub+0x358>)
 8001d22:	428a      	cmp	r2, r1
 8001d24:	d00e      	beq.n	8001d44 <__aeabi_dsub+0x314>
 8001d26:	0324      	lsls	r4, r4, #12
 8001d28:	0552      	lsls	r2, r2, #21
 8001d2a:	0b24      	lsrs	r4, r4, #12
 8001d2c:	0d52      	lsrs	r2, r2, #21
 8001d2e:	e722      	b.n	8001b76 <__aeabi_dsub+0x146>
 8001d30:	000a      	movs	r2, r1
 8001d32:	2400      	movs	r4, #0
 8001d34:	2300      	movs	r3, #0
 8001d36:	e71e      	b.n	8001b76 <__aeabi_dsub+0x146>
 8001d38:	08db      	lsrs	r3, r3, #3
 8001d3a:	4662      	mov	r2, ip
 8001d3c:	0752      	lsls	r2, r2, #29
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	4662      	mov	r2, ip
 8001d42:	08d4      	lsrs	r4, r2, #3
 8001d44:	001a      	movs	r2, r3
 8001d46:	4322      	orrs	r2, r4
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dsub+0x31c>
 8001d4a:	e1fc      	b.n	8002146 <__aeabi_dsub+0x716>
 8001d4c:	2280      	movs	r2, #128	; 0x80
 8001d4e:	0312      	lsls	r2, r2, #12
 8001d50:	4314      	orrs	r4, r2
 8001d52:	0324      	lsls	r4, r4, #12
 8001d54:	4a0c      	ldr	r2, [pc, #48]	; (8001d88 <__aeabi_dsub+0x358>)
 8001d56:	0b24      	lsrs	r4, r4, #12
 8001d58:	e70d      	b.n	8001b76 <__aeabi_dsub+0x146>
 8001d5a:	0020      	movs	r0, r4
 8001d5c:	f000 faa4 	bl	80022a8 <__clzsi2>
 8001d60:	0001      	movs	r1, r0
 8001d62:	3118      	adds	r1, #24
 8001d64:	291f      	cmp	r1, #31
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dsub+0x33a>
 8001d68:	e6c4      	b.n	8001af4 <__aeabi_dsub+0xc4>
 8001d6a:	3808      	subs	r0, #8
 8001d6c:	4084      	lsls	r4, r0
 8001d6e:	4643      	mov	r3, r8
 8001d70:	0020      	movs	r0, r4
 8001d72:	2400      	movs	r4, #0
 8001d74:	4588      	cmp	r8, r1
 8001d76:	dc00      	bgt.n	8001d7a <__aeabi_dsub+0x34a>
 8001d78:	e6c8      	b.n	8001b0c <__aeabi_dsub+0xdc>
 8001d7a:	4a04      	ldr	r2, [pc, #16]	; (8001d8c <__aeabi_dsub+0x35c>)
 8001d7c:	1a5b      	subs	r3, r3, r1
 8001d7e:	4010      	ands	r0, r2
 8001d80:	4698      	mov	r8, r3
 8001d82:	4681      	mov	r9, r0
 8001d84:	e6d6      	b.n	8001b34 <__aeabi_dsub+0x104>
 8001d86:	46c0      	nop			; (mov r8, r8)
 8001d88:	000007ff 	.word	0x000007ff
 8001d8c:	ff7fffff 	.word	0xff7fffff
 8001d90:	fffff801 	.word	0xfffff801
 8001d94:	000007fe 	.word	0x000007fe
 8001d98:	430f      	orrs	r7, r1
 8001d9a:	1e7a      	subs	r2, r7, #1
 8001d9c:	4197      	sbcs	r7, r2
 8001d9e:	e691      	b.n	8001ac4 <__aeabi_dsub+0x94>
 8001da0:	4661      	mov	r1, ip
 8001da2:	08db      	lsrs	r3, r3, #3
 8001da4:	0749      	lsls	r1, r1, #29
 8001da6:	430b      	orrs	r3, r1
 8001da8:	4661      	mov	r1, ip
 8001daa:	08cc      	lsrs	r4, r1, #3
 8001dac:	e7b8      	b.n	8001d20 <__aeabi_dsub+0x2f0>
 8001dae:	4640      	mov	r0, r8
 8001db0:	4cd3      	ldr	r4, [pc, #844]	; (8002100 <__aeabi_dsub+0x6d0>)
 8001db2:	3001      	adds	r0, #1
 8001db4:	4220      	tst	r0, r4
 8001db6:	d000      	beq.n	8001dba <__aeabi_dsub+0x38a>
 8001db8:	e0a2      	b.n	8001f00 <__aeabi_dsub+0x4d0>
 8001dba:	4640      	mov	r0, r8
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	d000      	beq.n	8001dc2 <__aeabi_dsub+0x392>
 8001dc0:	e101      	b.n	8001fc6 <__aeabi_dsub+0x596>
 8001dc2:	4660      	mov	r0, ip
 8001dc4:	4318      	orrs	r0, r3
 8001dc6:	d100      	bne.n	8001dca <__aeabi_dsub+0x39a>
 8001dc8:	e15e      	b.n	8002088 <__aeabi_dsub+0x658>
 8001dca:	0008      	movs	r0, r1
 8001dcc:	4338      	orrs	r0, r7
 8001dce:	d000      	beq.n	8001dd2 <__aeabi_dsub+0x3a2>
 8001dd0:	e15f      	b.n	8002092 <__aeabi_dsub+0x662>
 8001dd2:	4661      	mov	r1, ip
 8001dd4:	08db      	lsrs	r3, r3, #3
 8001dd6:	0749      	lsls	r1, r1, #29
 8001dd8:	430b      	orrs	r3, r1
 8001dda:	4661      	mov	r1, ip
 8001ddc:	08cc      	lsrs	r4, r1, #3
 8001dde:	e7a2      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8001de0:	4dc8      	ldr	r5, [pc, #800]	; (8002104 <__aeabi_dsub+0x6d4>)
 8001de2:	42a8      	cmp	r0, r5
 8001de4:	d100      	bne.n	8001de8 <__aeabi_dsub+0x3b8>
 8001de6:	e0cf      	b.n	8001f88 <__aeabi_dsub+0x558>
 8001de8:	2580      	movs	r5, #128	; 0x80
 8001dea:	4664      	mov	r4, ip
 8001dec:	042d      	lsls	r5, r5, #16
 8001dee:	432c      	orrs	r4, r5
 8001df0:	46a4      	mov	ip, r4
 8001df2:	2a38      	cmp	r2, #56	; 0x38
 8001df4:	dc56      	bgt.n	8001ea4 <__aeabi_dsub+0x474>
 8001df6:	2a1f      	cmp	r2, #31
 8001df8:	dd00      	ble.n	8001dfc <__aeabi_dsub+0x3cc>
 8001dfa:	e0d1      	b.n	8001fa0 <__aeabi_dsub+0x570>
 8001dfc:	2520      	movs	r5, #32
 8001dfe:	001e      	movs	r6, r3
 8001e00:	1aad      	subs	r5, r5, r2
 8001e02:	4664      	mov	r4, ip
 8001e04:	40ab      	lsls	r3, r5
 8001e06:	40ac      	lsls	r4, r5
 8001e08:	40d6      	lsrs	r6, r2
 8001e0a:	1e5d      	subs	r5, r3, #1
 8001e0c:	41ab      	sbcs	r3, r5
 8001e0e:	4334      	orrs	r4, r6
 8001e10:	4323      	orrs	r3, r4
 8001e12:	4664      	mov	r4, ip
 8001e14:	40d4      	lsrs	r4, r2
 8001e16:	1b09      	subs	r1, r1, r4
 8001e18:	e049      	b.n	8001eae <__aeabi_dsub+0x47e>
 8001e1a:	4660      	mov	r0, ip
 8001e1c:	1bdc      	subs	r4, r3, r7
 8001e1e:	1a46      	subs	r6, r0, r1
 8001e20:	42a3      	cmp	r3, r4
 8001e22:	4180      	sbcs	r0, r0
 8001e24:	4240      	negs	r0, r0
 8001e26:	4681      	mov	r9, r0
 8001e28:	0030      	movs	r0, r6
 8001e2a:	464e      	mov	r6, r9
 8001e2c:	1b80      	subs	r0, r0, r6
 8001e2e:	4681      	mov	r9, r0
 8001e30:	0200      	lsls	r0, r0, #8
 8001e32:	d476      	bmi.n	8001f22 <__aeabi_dsub+0x4f2>
 8001e34:	464b      	mov	r3, r9
 8001e36:	4323      	orrs	r3, r4
 8001e38:	d000      	beq.n	8001e3c <__aeabi_dsub+0x40c>
 8001e3a:	e652      	b.n	8001ae2 <__aeabi_dsub+0xb2>
 8001e3c:	2400      	movs	r4, #0
 8001e3e:	2500      	movs	r5, #0
 8001e40:	e771      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8001e42:	4339      	orrs	r1, r7
 8001e44:	000c      	movs	r4, r1
 8001e46:	1e62      	subs	r2, r4, #1
 8001e48:	4194      	sbcs	r4, r2
 8001e4a:	18e4      	adds	r4, r4, r3
 8001e4c:	429c      	cmp	r4, r3
 8001e4e:	419b      	sbcs	r3, r3
 8001e50:	425b      	negs	r3, r3
 8001e52:	4463      	add	r3, ip
 8001e54:	4699      	mov	r9, r3
 8001e56:	464b      	mov	r3, r9
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	d400      	bmi.n	8001e5e <__aeabi_dsub+0x42e>
 8001e5c:	e756      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	469c      	mov	ip, r3
 8001e62:	4ba8      	ldr	r3, [pc, #672]	; (8002104 <__aeabi_dsub+0x6d4>)
 8001e64:	44e0      	add	r8, ip
 8001e66:	4598      	cmp	r8, r3
 8001e68:	d038      	beq.n	8001edc <__aeabi_dsub+0x4ac>
 8001e6a:	464b      	mov	r3, r9
 8001e6c:	48a6      	ldr	r0, [pc, #664]	; (8002108 <__aeabi_dsub+0x6d8>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4003      	ands	r3, r0
 8001e72:	0018      	movs	r0, r3
 8001e74:	0863      	lsrs	r3, r4, #1
 8001e76:	4014      	ands	r4, r2
 8001e78:	431c      	orrs	r4, r3
 8001e7a:	07c3      	lsls	r3, r0, #31
 8001e7c:	431c      	orrs	r4, r3
 8001e7e:	0843      	lsrs	r3, r0, #1
 8001e80:	4699      	mov	r9, r3
 8001e82:	e657      	b.n	8001b34 <__aeabi_dsub+0x104>
 8001e84:	0010      	movs	r0, r2
 8001e86:	000e      	movs	r6, r1
 8001e88:	3820      	subs	r0, #32
 8001e8a:	40c6      	lsrs	r6, r0
 8001e8c:	2a20      	cmp	r2, #32
 8001e8e:	d004      	beq.n	8001e9a <__aeabi_dsub+0x46a>
 8001e90:	2040      	movs	r0, #64	; 0x40
 8001e92:	1a82      	subs	r2, r0, r2
 8001e94:	4091      	lsls	r1, r2
 8001e96:	430f      	orrs	r7, r1
 8001e98:	46b9      	mov	r9, r7
 8001e9a:	464f      	mov	r7, r9
 8001e9c:	1e7a      	subs	r2, r7, #1
 8001e9e:	4197      	sbcs	r7, r2
 8001ea0:	4337      	orrs	r7, r6
 8001ea2:	e60f      	b.n	8001ac4 <__aeabi_dsub+0x94>
 8001ea4:	4662      	mov	r2, ip
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	0013      	movs	r3, r2
 8001eaa:	1e5a      	subs	r2, r3, #1
 8001eac:	4193      	sbcs	r3, r2
 8001eae:	1afc      	subs	r4, r7, r3
 8001eb0:	42a7      	cmp	r7, r4
 8001eb2:	41bf      	sbcs	r7, r7
 8001eb4:	427f      	negs	r7, r7
 8001eb6:	1bcb      	subs	r3, r1, r7
 8001eb8:	4699      	mov	r9, r3
 8001eba:	465d      	mov	r5, fp
 8001ebc:	4680      	mov	r8, r0
 8001ebe:	e608      	b.n	8001ad2 <__aeabi_dsub+0xa2>
 8001ec0:	4666      	mov	r6, ip
 8001ec2:	431e      	orrs	r6, r3
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x498>
 8001ec6:	e0be      	b.n	8002046 <__aeabi_dsub+0x616>
 8001ec8:	1e56      	subs	r6, r2, #1
 8001eca:	2a01      	cmp	r2, #1
 8001ecc:	d100      	bne.n	8001ed0 <__aeabi_dsub+0x4a0>
 8001ece:	e109      	b.n	80020e4 <__aeabi_dsub+0x6b4>
 8001ed0:	4c8c      	ldr	r4, [pc, #560]	; (8002104 <__aeabi_dsub+0x6d4>)
 8001ed2:	42a2      	cmp	r2, r4
 8001ed4:	d100      	bne.n	8001ed8 <__aeabi_dsub+0x4a8>
 8001ed6:	e119      	b.n	800210c <__aeabi_dsub+0x6dc>
 8001ed8:	0032      	movs	r2, r6
 8001eda:	e6c1      	b.n	8001c60 <__aeabi_dsub+0x230>
 8001edc:	4642      	mov	r2, r8
 8001ede:	2400      	movs	r4, #0
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	e648      	b.n	8001b76 <__aeabi_dsub+0x146>
 8001ee4:	2020      	movs	r0, #32
 8001ee6:	000c      	movs	r4, r1
 8001ee8:	1a80      	subs	r0, r0, r2
 8001eea:	003e      	movs	r6, r7
 8001eec:	4087      	lsls	r7, r0
 8001eee:	4084      	lsls	r4, r0
 8001ef0:	40d6      	lsrs	r6, r2
 8001ef2:	1e78      	subs	r0, r7, #1
 8001ef4:	4187      	sbcs	r7, r0
 8001ef6:	40d1      	lsrs	r1, r2
 8001ef8:	4334      	orrs	r4, r6
 8001efa:	433c      	orrs	r4, r7
 8001efc:	448c      	add	ip, r1
 8001efe:	e7a4      	b.n	8001e4a <__aeabi_dsub+0x41a>
 8001f00:	4a80      	ldr	r2, [pc, #512]	; (8002104 <__aeabi_dsub+0x6d4>)
 8001f02:	4290      	cmp	r0, r2
 8001f04:	d100      	bne.n	8001f08 <__aeabi_dsub+0x4d8>
 8001f06:	e0e9      	b.n	80020dc <__aeabi_dsub+0x6ac>
 8001f08:	19df      	adds	r7, r3, r7
 8001f0a:	429f      	cmp	r7, r3
 8001f0c:	419b      	sbcs	r3, r3
 8001f0e:	4461      	add	r1, ip
 8001f10:	425b      	negs	r3, r3
 8001f12:	18c9      	adds	r1, r1, r3
 8001f14:	07cc      	lsls	r4, r1, #31
 8001f16:	087f      	lsrs	r7, r7, #1
 8001f18:	084b      	lsrs	r3, r1, #1
 8001f1a:	4699      	mov	r9, r3
 8001f1c:	4680      	mov	r8, r0
 8001f1e:	433c      	orrs	r4, r7
 8001f20:	e6f4      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 8001f22:	1afc      	subs	r4, r7, r3
 8001f24:	42a7      	cmp	r7, r4
 8001f26:	41bf      	sbcs	r7, r7
 8001f28:	4663      	mov	r3, ip
 8001f2a:	427f      	negs	r7, r7
 8001f2c:	1ac9      	subs	r1, r1, r3
 8001f2e:	1bcb      	subs	r3, r1, r7
 8001f30:	4699      	mov	r9, r3
 8001f32:	465d      	mov	r5, fp
 8001f34:	e5d5      	b.n	8001ae2 <__aeabi_dsub+0xb2>
 8001f36:	08ff      	lsrs	r7, r7, #3
 8001f38:	074b      	lsls	r3, r1, #29
 8001f3a:	465d      	mov	r5, fp
 8001f3c:	433b      	orrs	r3, r7
 8001f3e:	08cc      	lsrs	r4, r1, #3
 8001f40:	e6ee      	b.n	8001d20 <__aeabi_dsub+0x2f0>
 8001f42:	4662      	mov	r2, ip
 8001f44:	431a      	orrs	r2, r3
 8001f46:	d000      	beq.n	8001f4a <__aeabi_dsub+0x51a>
 8001f48:	e082      	b.n	8002050 <__aeabi_dsub+0x620>
 8001f4a:	000b      	movs	r3, r1
 8001f4c:	433b      	orrs	r3, r7
 8001f4e:	d11b      	bne.n	8001f88 <__aeabi_dsub+0x558>
 8001f50:	2480      	movs	r4, #128	; 0x80
 8001f52:	2500      	movs	r5, #0
 8001f54:	0324      	lsls	r4, r4, #12
 8001f56:	e6f9      	b.n	8001d4c <__aeabi_dsub+0x31c>
 8001f58:	19dc      	adds	r4, r3, r7
 8001f5a:	429c      	cmp	r4, r3
 8001f5c:	419b      	sbcs	r3, r3
 8001f5e:	4461      	add	r1, ip
 8001f60:	4689      	mov	r9, r1
 8001f62:	425b      	negs	r3, r3
 8001f64:	4499      	add	r9, r3
 8001f66:	464b      	mov	r3, r9
 8001f68:	021b      	lsls	r3, r3, #8
 8001f6a:	d444      	bmi.n	8001ff6 <__aeabi_dsub+0x5c6>
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	4698      	mov	r8, r3
 8001f70:	e6cc      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 8001f72:	1bdc      	subs	r4, r3, r7
 8001f74:	4662      	mov	r2, ip
 8001f76:	42a3      	cmp	r3, r4
 8001f78:	419b      	sbcs	r3, r3
 8001f7a:	1a51      	subs	r1, r2, r1
 8001f7c:	425b      	negs	r3, r3
 8001f7e:	1acb      	subs	r3, r1, r3
 8001f80:	4699      	mov	r9, r3
 8001f82:	2301      	movs	r3, #1
 8001f84:	4698      	mov	r8, r3
 8001f86:	e5a4      	b.n	8001ad2 <__aeabi_dsub+0xa2>
 8001f88:	08ff      	lsrs	r7, r7, #3
 8001f8a:	074b      	lsls	r3, r1, #29
 8001f8c:	465d      	mov	r5, fp
 8001f8e:	433b      	orrs	r3, r7
 8001f90:	08cc      	lsrs	r4, r1, #3
 8001f92:	e6d7      	b.n	8001d44 <__aeabi_dsub+0x314>
 8001f94:	4662      	mov	r2, ip
 8001f96:	431a      	orrs	r2, r3
 8001f98:	0014      	movs	r4, r2
 8001f9a:	1e63      	subs	r3, r4, #1
 8001f9c:	419c      	sbcs	r4, r3
 8001f9e:	e679      	b.n	8001c94 <__aeabi_dsub+0x264>
 8001fa0:	0015      	movs	r5, r2
 8001fa2:	4664      	mov	r4, ip
 8001fa4:	3d20      	subs	r5, #32
 8001fa6:	40ec      	lsrs	r4, r5
 8001fa8:	46a0      	mov	r8, r4
 8001faa:	2a20      	cmp	r2, #32
 8001fac:	d005      	beq.n	8001fba <__aeabi_dsub+0x58a>
 8001fae:	2540      	movs	r5, #64	; 0x40
 8001fb0:	4664      	mov	r4, ip
 8001fb2:	1aaa      	subs	r2, r5, r2
 8001fb4:	4094      	lsls	r4, r2
 8001fb6:	4323      	orrs	r3, r4
 8001fb8:	469a      	mov	sl, r3
 8001fba:	4654      	mov	r4, sl
 8001fbc:	1e63      	subs	r3, r4, #1
 8001fbe:	419c      	sbcs	r4, r3
 8001fc0:	4643      	mov	r3, r8
 8001fc2:	4323      	orrs	r3, r4
 8001fc4:	e773      	b.n	8001eae <__aeabi_dsub+0x47e>
 8001fc6:	4662      	mov	r2, ip
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	d023      	beq.n	8002014 <__aeabi_dsub+0x5e4>
 8001fcc:	000a      	movs	r2, r1
 8001fce:	433a      	orrs	r2, r7
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x5a4>
 8001fd2:	e0a0      	b.n	8002116 <__aeabi_dsub+0x6e6>
 8001fd4:	4662      	mov	r2, ip
 8001fd6:	08db      	lsrs	r3, r3, #3
 8001fd8:	0752      	lsls	r2, r2, #29
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	4662      	mov	r2, ip
 8001fde:	08d4      	lsrs	r4, r2, #3
 8001fe0:	e6b0      	b.n	8001d44 <__aeabi_dsub+0x314>
 8001fe2:	000b      	movs	r3, r1
 8001fe4:	433b      	orrs	r3, r7
 8001fe6:	d100      	bne.n	8001fea <__aeabi_dsub+0x5ba>
 8001fe8:	e728      	b.n	8001e3c <__aeabi_dsub+0x40c>
 8001fea:	08ff      	lsrs	r7, r7, #3
 8001fec:	074b      	lsls	r3, r1, #29
 8001fee:	465d      	mov	r5, fp
 8001ff0:	433b      	orrs	r3, r7
 8001ff2:	08cc      	lsrs	r4, r1, #3
 8001ff4:	e697      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	4698      	mov	r8, r3
 8001ffa:	e736      	b.n	8001e6a <__aeabi_dsub+0x43a>
 8001ffc:	1afc      	subs	r4, r7, r3
 8001ffe:	42a7      	cmp	r7, r4
 8002000:	41bf      	sbcs	r7, r7
 8002002:	4663      	mov	r3, ip
 8002004:	427f      	negs	r7, r7
 8002006:	1ac9      	subs	r1, r1, r3
 8002008:	1bcb      	subs	r3, r1, r7
 800200a:	4699      	mov	r9, r3
 800200c:	2301      	movs	r3, #1
 800200e:	465d      	mov	r5, fp
 8002010:	4698      	mov	r8, r3
 8002012:	e55e      	b.n	8001ad2 <__aeabi_dsub+0xa2>
 8002014:	074b      	lsls	r3, r1, #29
 8002016:	08ff      	lsrs	r7, r7, #3
 8002018:	433b      	orrs	r3, r7
 800201a:	08cc      	lsrs	r4, r1, #3
 800201c:	e692      	b.n	8001d44 <__aeabi_dsub+0x314>
 800201e:	1bdc      	subs	r4, r3, r7
 8002020:	4660      	mov	r0, ip
 8002022:	42a3      	cmp	r3, r4
 8002024:	41b6      	sbcs	r6, r6
 8002026:	1a40      	subs	r0, r0, r1
 8002028:	4276      	negs	r6, r6
 800202a:	1b80      	subs	r0, r0, r6
 800202c:	4681      	mov	r9, r0
 800202e:	0200      	lsls	r0, r0, #8
 8002030:	d560      	bpl.n	80020f4 <__aeabi_dsub+0x6c4>
 8002032:	1afc      	subs	r4, r7, r3
 8002034:	42a7      	cmp	r7, r4
 8002036:	41bf      	sbcs	r7, r7
 8002038:	4663      	mov	r3, ip
 800203a:	427f      	negs	r7, r7
 800203c:	1ac9      	subs	r1, r1, r3
 800203e:	1bcb      	subs	r3, r1, r7
 8002040:	4699      	mov	r9, r3
 8002042:	465d      	mov	r5, fp
 8002044:	e576      	b.n	8001b34 <__aeabi_dsub+0x104>
 8002046:	08ff      	lsrs	r7, r7, #3
 8002048:	074b      	lsls	r3, r1, #29
 800204a:	433b      	orrs	r3, r7
 800204c:	08cc      	lsrs	r4, r1, #3
 800204e:	e667      	b.n	8001d20 <__aeabi_dsub+0x2f0>
 8002050:	000a      	movs	r2, r1
 8002052:	08db      	lsrs	r3, r3, #3
 8002054:	433a      	orrs	r2, r7
 8002056:	d100      	bne.n	800205a <__aeabi_dsub+0x62a>
 8002058:	e66f      	b.n	8001d3a <__aeabi_dsub+0x30a>
 800205a:	4662      	mov	r2, ip
 800205c:	0752      	lsls	r2, r2, #29
 800205e:	4313      	orrs	r3, r2
 8002060:	4662      	mov	r2, ip
 8002062:	08d4      	lsrs	r4, r2, #3
 8002064:	2280      	movs	r2, #128	; 0x80
 8002066:	0312      	lsls	r2, r2, #12
 8002068:	4214      	tst	r4, r2
 800206a:	d007      	beq.n	800207c <__aeabi_dsub+0x64c>
 800206c:	08c8      	lsrs	r0, r1, #3
 800206e:	4210      	tst	r0, r2
 8002070:	d104      	bne.n	800207c <__aeabi_dsub+0x64c>
 8002072:	465d      	mov	r5, fp
 8002074:	0004      	movs	r4, r0
 8002076:	08fb      	lsrs	r3, r7, #3
 8002078:	0749      	lsls	r1, r1, #29
 800207a:	430b      	orrs	r3, r1
 800207c:	0f5a      	lsrs	r2, r3, #29
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	08db      	lsrs	r3, r3, #3
 8002082:	0752      	lsls	r2, r2, #29
 8002084:	4313      	orrs	r3, r2
 8002086:	e65d      	b.n	8001d44 <__aeabi_dsub+0x314>
 8002088:	074b      	lsls	r3, r1, #29
 800208a:	08ff      	lsrs	r7, r7, #3
 800208c:	433b      	orrs	r3, r7
 800208e:	08cc      	lsrs	r4, r1, #3
 8002090:	e649      	b.n	8001d26 <__aeabi_dsub+0x2f6>
 8002092:	19dc      	adds	r4, r3, r7
 8002094:	429c      	cmp	r4, r3
 8002096:	419b      	sbcs	r3, r3
 8002098:	4461      	add	r1, ip
 800209a:	4689      	mov	r9, r1
 800209c:	425b      	negs	r3, r3
 800209e:	4499      	add	r9, r3
 80020a0:	464b      	mov	r3, r9
 80020a2:	021b      	lsls	r3, r3, #8
 80020a4:	d400      	bmi.n	80020a8 <__aeabi_dsub+0x678>
 80020a6:	e631      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 80020a8:	464a      	mov	r2, r9
 80020aa:	4b17      	ldr	r3, [pc, #92]	; (8002108 <__aeabi_dsub+0x6d8>)
 80020ac:	401a      	ands	r2, r3
 80020ae:	2301      	movs	r3, #1
 80020b0:	4691      	mov	r9, r2
 80020b2:	4698      	mov	r8, r3
 80020b4:	e62a      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 80020b6:	0016      	movs	r6, r2
 80020b8:	4664      	mov	r4, ip
 80020ba:	3e20      	subs	r6, #32
 80020bc:	40f4      	lsrs	r4, r6
 80020be:	46a0      	mov	r8, r4
 80020c0:	2a20      	cmp	r2, #32
 80020c2:	d005      	beq.n	80020d0 <__aeabi_dsub+0x6a0>
 80020c4:	2640      	movs	r6, #64	; 0x40
 80020c6:	4664      	mov	r4, ip
 80020c8:	1ab2      	subs	r2, r6, r2
 80020ca:	4094      	lsls	r4, r2
 80020cc:	4323      	orrs	r3, r4
 80020ce:	469a      	mov	sl, r3
 80020d0:	4654      	mov	r4, sl
 80020d2:	1e63      	subs	r3, r4, #1
 80020d4:	419c      	sbcs	r4, r3
 80020d6:	4643      	mov	r3, r8
 80020d8:	431c      	orrs	r4, r3
 80020da:	e5db      	b.n	8001c94 <__aeabi_dsub+0x264>
 80020dc:	0002      	movs	r2, r0
 80020de:	2400      	movs	r4, #0
 80020e0:	2300      	movs	r3, #0
 80020e2:	e548      	b.n	8001b76 <__aeabi_dsub+0x146>
 80020e4:	19dc      	adds	r4, r3, r7
 80020e6:	42bc      	cmp	r4, r7
 80020e8:	41bf      	sbcs	r7, r7
 80020ea:	4461      	add	r1, ip
 80020ec:	4689      	mov	r9, r1
 80020ee:	427f      	negs	r7, r7
 80020f0:	44b9      	add	r9, r7
 80020f2:	e738      	b.n	8001f66 <__aeabi_dsub+0x536>
 80020f4:	464b      	mov	r3, r9
 80020f6:	4323      	orrs	r3, r4
 80020f8:	d100      	bne.n	80020fc <__aeabi_dsub+0x6cc>
 80020fa:	e69f      	b.n	8001e3c <__aeabi_dsub+0x40c>
 80020fc:	e606      	b.n	8001d0c <__aeabi_dsub+0x2dc>
 80020fe:	46c0      	nop			; (mov r8, r8)
 8002100:	000007fe 	.word	0x000007fe
 8002104:	000007ff 	.word	0x000007ff
 8002108:	ff7fffff 	.word	0xff7fffff
 800210c:	08ff      	lsrs	r7, r7, #3
 800210e:	074b      	lsls	r3, r1, #29
 8002110:	433b      	orrs	r3, r7
 8002112:	08cc      	lsrs	r4, r1, #3
 8002114:	e616      	b.n	8001d44 <__aeabi_dsub+0x314>
 8002116:	4662      	mov	r2, ip
 8002118:	08db      	lsrs	r3, r3, #3
 800211a:	0752      	lsls	r2, r2, #29
 800211c:	4313      	orrs	r3, r2
 800211e:	4662      	mov	r2, ip
 8002120:	08d4      	lsrs	r4, r2, #3
 8002122:	2280      	movs	r2, #128	; 0x80
 8002124:	0312      	lsls	r2, r2, #12
 8002126:	4214      	tst	r4, r2
 8002128:	d007      	beq.n	800213a <__aeabi_dsub+0x70a>
 800212a:	08c8      	lsrs	r0, r1, #3
 800212c:	4210      	tst	r0, r2
 800212e:	d104      	bne.n	800213a <__aeabi_dsub+0x70a>
 8002130:	465d      	mov	r5, fp
 8002132:	0004      	movs	r4, r0
 8002134:	08fb      	lsrs	r3, r7, #3
 8002136:	0749      	lsls	r1, r1, #29
 8002138:	430b      	orrs	r3, r1
 800213a:	0f5a      	lsrs	r2, r3, #29
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	0752      	lsls	r2, r2, #29
 8002140:	08db      	lsrs	r3, r3, #3
 8002142:	4313      	orrs	r3, r2
 8002144:	e5fe      	b.n	8001d44 <__aeabi_dsub+0x314>
 8002146:	2300      	movs	r3, #0
 8002148:	4a01      	ldr	r2, [pc, #4]	; (8002150 <__aeabi_dsub+0x720>)
 800214a:	001c      	movs	r4, r3
 800214c:	e513      	b.n	8001b76 <__aeabi_dsub+0x146>
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	000007ff 	.word	0x000007ff

08002154 <__aeabi_dcmpun>:
 8002154:	b570      	push	{r4, r5, r6, lr}
 8002156:	0005      	movs	r5, r0
 8002158:	480c      	ldr	r0, [pc, #48]	; (800218c <__aeabi_dcmpun+0x38>)
 800215a:	031c      	lsls	r4, r3, #12
 800215c:	0016      	movs	r6, r2
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	030a      	lsls	r2, r1, #12
 8002162:	0049      	lsls	r1, r1, #1
 8002164:	0b12      	lsrs	r2, r2, #12
 8002166:	0d49      	lsrs	r1, r1, #21
 8002168:	0b24      	lsrs	r4, r4, #12
 800216a:	0d5b      	lsrs	r3, r3, #21
 800216c:	4281      	cmp	r1, r0
 800216e:	d008      	beq.n	8002182 <__aeabi_dcmpun+0x2e>
 8002170:	4a06      	ldr	r2, [pc, #24]	; (800218c <__aeabi_dcmpun+0x38>)
 8002172:	2000      	movs	r0, #0
 8002174:	4293      	cmp	r3, r2
 8002176:	d103      	bne.n	8002180 <__aeabi_dcmpun+0x2c>
 8002178:	0020      	movs	r0, r4
 800217a:	4330      	orrs	r0, r6
 800217c:	1e43      	subs	r3, r0, #1
 800217e:	4198      	sbcs	r0, r3
 8002180:	bd70      	pop	{r4, r5, r6, pc}
 8002182:	2001      	movs	r0, #1
 8002184:	432a      	orrs	r2, r5
 8002186:	d1fb      	bne.n	8002180 <__aeabi_dcmpun+0x2c>
 8002188:	e7f2      	b.n	8002170 <__aeabi_dcmpun+0x1c>
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	000007ff 	.word	0x000007ff

08002190 <__aeabi_d2iz>:
 8002190:	000a      	movs	r2, r1
 8002192:	b530      	push	{r4, r5, lr}
 8002194:	4c13      	ldr	r4, [pc, #76]	; (80021e4 <__aeabi_d2iz+0x54>)
 8002196:	0053      	lsls	r3, r2, #1
 8002198:	0309      	lsls	r1, r1, #12
 800219a:	0005      	movs	r5, r0
 800219c:	0b09      	lsrs	r1, r1, #12
 800219e:	2000      	movs	r0, #0
 80021a0:	0d5b      	lsrs	r3, r3, #21
 80021a2:	0fd2      	lsrs	r2, r2, #31
 80021a4:	42a3      	cmp	r3, r4
 80021a6:	dd04      	ble.n	80021b2 <__aeabi_d2iz+0x22>
 80021a8:	480f      	ldr	r0, [pc, #60]	; (80021e8 <__aeabi_d2iz+0x58>)
 80021aa:	4283      	cmp	r3, r0
 80021ac:	dd02      	ble.n	80021b4 <__aeabi_d2iz+0x24>
 80021ae:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <__aeabi_d2iz+0x5c>)
 80021b0:	18d0      	adds	r0, r2, r3
 80021b2:	bd30      	pop	{r4, r5, pc}
 80021b4:	2080      	movs	r0, #128	; 0x80
 80021b6:	0340      	lsls	r0, r0, #13
 80021b8:	4301      	orrs	r1, r0
 80021ba:	480d      	ldr	r0, [pc, #52]	; (80021f0 <__aeabi_d2iz+0x60>)
 80021bc:	1ac0      	subs	r0, r0, r3
 80021be:	281f      	cmp	r0, #31
 80021c0:	dd08      	ble.n	80021d4 <__aeabi_d2iz+0x44>
 80021c2:	480c      	ldr	r0, [pc, #48]	; (80021f4 <__aeabi_d2iz+0x64>)
 80021c4:	1ac3      	subs	r3, r0, r3
 80021c6:	40d9      	lsrs	r1, r3
 80021c8:	000b      	movs	r3, r1
 80021ca:	4258      	negs	r0, r3
 80021cc:	2a00      	cmp	r2, #0
 80021ce:	d1f0      	bne.n	80021b2 <__aeabi_d2iz+0x22>
 80021d0:	0018      	movs	r0, r3
 80021d2:	e7ee      	b.n	80021b2 <__aeabi_d2iz+0x22>
 80021d4:	4c08      	ldr	r4, [pc, #32]	; (80021f8 <__aeabi_d2iz+0x68>)
 80021d6:	40c5      	lsrs	r5, r0
 80021d8:	46a4      	mov	ip, r4
 80021da:	4463      	add	r3, ip
 80021dc:	4099      	lsls	r1, r3
 80021de:	000b      	movs	r3, r1
 80021e0:	432b      	orrs	r3, r5
 80021e2:	e7f2      	b.n	80021ca <__aeabi_d2iz+0x3a>
 80021e4:	000003fe 	.word	0x000003fe
 80021e8:	0000041d 	.word	0x0000041d
 80021ec:	7fffffff 	.word	0x7fffffff
 80021f0:	00000433 	.word	0x00000433
 80021f4:	00000413 	.word	0x00000413
 80021f8:	fffffbed 	.word	0xfffffbed

080021fc <__aeabi_i2d>:
 80021fc:	b570      	push	{r4, r5, r6, lr}
 80021fe:	2800      	cmp	r0, #0
 8002200:	d016      	beq.n	8002230 <__aeabi_i2d+0x34>
 8002202:	17c3      	asrs	r3, r0, #31
 8002204:	18c5      	adds	r5, r0, r3
 8002206:	405d      	eors	r5, r3
 8002208:	0fc4      	lsrs	r4, r0, #31
 800220a:	0028      	movs	r0, r5
 800220c:	f000 f84c 	bl	80022a8 <__clzsi2>
 8002210:	4a11      	ldr	r2, [pc, #68]	; (8002258 <__aeabi_i2d+0x5c>)
 8002212:	1a12      	subs	r2, r2, r0
 8002214:	280a      	cmp	r0, #10
 8002216:	dc16      	bgt.n	8002246 <__aeabi_i2d+0x4a>
 8002218:	0003      	movs	r3, r0
 800221a:	002e      	movs	r6, r5
 800221c:	3315      	adds	r3, #21
 800221e:	409e      	lsls	r6, r3
 8002220:	230b      	movs	r3, #11
 8002222:	1a18      	subs	r0, r3, r0
 8002224:	40c5      	lsrs	r5, r0
 8002226:	0552      	lsls	r2, r2, #21
 8002228:	032d      	lsls	r5, r5, #12
 800222a:	0b2d      	lsrs	r5, r5, #12
 800222c:	0d53      	lsrs	r3, r2, #21
 800222e:	e003      	b.n	8002238 <__aeabi_i2d+0x3c>
 8002230:	2400      	movs	r4, #0
 8002232:	2300      	movs	r3, #0
 8002234:	2500      	movs	r5, #0
 8002236:	2600      	movs	r6, #0
 8002238:	051b      	lsls	r3, r3, #20
 800223a:	432b      	orrs	r3, r5
 800223c:	07e4      	lsls	r4, r4, #31
 800223e:	4323      	orrs	r3, r4
 8002240:	0030      	movs	r0, r6
 8002242:	0019      	movs	r1, r3
 8002244:	bd70      	pop	{r4, r5, r6, pc}
 8002246:	380b      	subs	r0, #11
 8002248:	4085      	lsls	r5, r0
 800224a:	0552      	lsls	r2, r2, #21
 800224c:	032d      	lsls	r5, r5, #12
 800224e:	2600      	movs	r6, #0
 8002250:	0b2d      	lsrs	r5, r5, #12
 8002252:	0d53      	lsrs	r3, r2, #21
 8002254:	e7f0      	b.n	8002238 <__aeabi_i2d+0x3c>
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	0000041e 	.word	0x0000041e

0800225c <__aeabi_ui2d>:
 800225c:	b510      	push	{r4, lr}
 800225e:	1e04      	subs	r4, r0, #0
 8002260:	d010      	beq.n	8002284 <__aeabi_ui2d+0x28>
 8002262:	f000 f821 	bl	80022a8 <__clzsi2>
 8002266:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <__aeabi_ui2d+0x48>)
 8002268:	1a1b      	subs	r3, r3, r0
 800226a:	280a      	cmp	r0, #10
 800226c:	dc11      	bgt.n	8002292 <__aeabi_ui2d+0x36>
 800226e:	220b      	movs	r2, #11
 8002270:	0021      	movs	r1, r4
 8002272:	1a12      	subs	r2, r2, r0
 8002274:	40d1      	lsrs	r1, r2
 8002276:	3015      	adds	r0, #21
 8002278:	030a      	lsls	r2, r1, #12
 800227a:	055b      	lsls	r3, r3, #21
 800227c:	4084      	lsls	r4, r0
 800227e:	0b12      	lsrs	r2, r2, #12
 8002280:	0d5b      	lsrs	r3, r3, #21
 8002282:	e001      	b.n	8002288 <__aeabi_ui2d+0x2c>
 8002284:	2300      	movs	r3, #0
 8002286:	2200      	movs	r2, #0
 8002288:	051b      	lsls	r3, r3, #20
 800228a:	4313      	orrs	r3, r2
 800228c:	0020      	movs	r0, r4
 800228e:	0019      	movs	r1, r3
 8002290:	bd10      	pop	{r4, pc}
 8002292:	0022      	movs	r2, r4
 8002294:	380b      	subs	r0, #11
 8002296:	4082      	lsls	r2, r0
 8002298:	055b      	lsls	r3, r3, #21
 800229a:	0312      	lsls	r2, r2, #12
 800229c:	2400      	movs	r4, #0
 800229e:	0b12      	lsrs	r2, r2, #12
 80022a0:	0d5b      	lsrs	r3, r3, #21
 80022a2:	e7f1      	b.n	8002288 <__aeabi_ui2d+0x2c>
 80022a4:	0000041e 	.word	0x0000041e

080022a8 <__clzsi2>:
 80022a8:	211c      	movs	r1, #28
 80022aa:	2301      	movs	r3, #1
 80022ac:	041b      	lsls	r3, r3, #16
 80022ae:	4298      	cmp	r0, r3
 80022b0:	d301      	bcc.n	80022b6 <__clzsi2+0xe>
 80022b2:	0c00      	lsrs	r0, r0, #16
 80022b4:	3910      	subs	r1, #16
 80022b6:	0a1b      	lsrs	r3, r3, #8
 80022b8:	4298      	cmp	r0, r3
 80022ba:	d301      	bcc.n	80022c0 <__clzsi2+0x18>
 80022bc:	0a00      	lsrs	r0, r0, #8
 80022be:	3908      	subs	r1, #8
 80022c0:	091b      	lsrs	r3, r3, #4
 80022c2:	4298      	cmp	r0, r3
 80022c4:	d301      	bcc.n	80022ca <__clzsi2+0x22>
 80022c6:	0900      	lsrs	r0, r0, #4
 80022c8:	3904      	subs	r1, #4
 80022ca:	a202      	add	r2, pc, #8	; (adr r2, 80022d4 <__clzsi2+0x2c>)
 80022cc:	5c10      	ldrb	r0, [r2, r0]
 80022ce:	1840      	adds	r0, r0, r1
 80022d0:	4770      	bx	lr
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	02020304 	.word	0x02020304
 80022d8:	01010101 	.word	0x01010101
	...

080022e4 <__clzdi2>:
 80022e4:	b510      	push	{r4, lr}
 80022e6:	2900      	cmp	r1, #0
 80022e8:	d103      	bne.n	80022f2 <__clzdi2+0xe>
 80022ea:	f7ff ffdd 	bl	80022a8 <__clzsi2>
 80022ee:	3020      	adds	r0, #32
 80022f0:	e002      	b.n	80022f8 <__clzdi2+0x14>
 80022f2:	0008      	movs	r0, r1
 80022f4:	f7ff ffd8 	bl	80022a8 <__clzsi2>
 80022f8:	bd10      	pop	{r4, pc}
 80022fa:	46c0      	nop			; (mov r8, r8)

080022fc <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 80022fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* chip id read try count */
    uint8_t try_count = 5;
 8002304:	230e      	movs	r3, #14
 8002306:	18fb      	adds	r3, r7, r3
 8002308:	2205      	movs	r2, #5
 800230a:	701a      	strb	r2, [r3, #0]
    uint8_t chip_id = 0;
 800230c:	230d      	movs	r3, #13
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8002314:	250f      	movs	r5, #15
 8002316:	197c      	adds	r4, r7, r5
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	0018      	movs	r0, r3
 800231c:	f001 fb0f 	bl	800393e <null_ptr_check>
 8002320:	0003      	movs	r3, r0
 8002322:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 8002324:	197b      	adds	r3, r7, r5
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	b25b      	sxtb	r3, r3
 800232a:	2b00      	cmp	r3, #0
 800232c:	d14c      	bne.n	80023c8 <bme280_init+0xcc>
    {
        while (try_count)
 800232e:	e03b      	b.n	80023a8 <bme280_init+0xac>
        {
            /* Read the chip-id of bme280 sensor */
            rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8002330:	250f      	movs	r5, #15
 8002332:	197c      	adds	r4, r7, r5
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	260d      	movs	r6, #13
 8002338:	19b9      	adds	r1, r7, r6
 800233a:	2201      	movs	r2, #1
 800233c:	20d0      	movs	r0, #208	; 0xd0
 800233e:	f000 f84b 	bl	80023d8 <bme280_get_regs>
 8002342:	0003      	movs	r3, r0
 8002344:	7023      	strb	r3, [r4, #0]

            /* Check for chip id validity */
            if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID))
 8002346:	0029      	movs	r1, r5
 8002348:	187b      	adds	r3, r7, r1
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	b25b      	sxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d11c      	bne.n	800238c <bme280_init+0x90>
 8002352:	19bb      	adds	r3, r7, r6
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b60      	cmp	r3, #96	; 0x60
 8002358:	d118      	bne.n	800238c <bme280_init+0x90>
            {
                dev->chip_id = chip_id;
 800235a:	19bb      	adds	r3, r7, r6
 800235c:	781a      	ldrb	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bme280_soft_reset(dev);
 8002362:	000d      	movs	r5, r1
 8002364:	187c      	adds	r4, r7, r1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	0018      	movs	r0, r3
 800236a:	f000 fa03 	bl	8002774 <bme280_soft_reset>
 800236e:	0003      	movs	r3, r0
 8002370:	7023      	strb	r3, [r4, #0]

                if (rslt == BME280_OK)
 8002372:	197b      	adds	r3, r7, r5
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	b25b      	sxtb	r3, r3
 8002378:	2b00      	cmp	r3, #0
 800237a:	d11b      	bne.n	80023b4 <bme280_init+0xb8>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 800237c:	197c      	adds	r4, r7, r5
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	0018      	movs	r0, r3
 8002382:	f001 f92f 	bl	80035e4 <get_calib_data>
 8002386:	0003      	movs	r3, r0
 8002388:	7023      	strb	r3, [r4, #0]
                }

                break;
 800238a:	e013      	b.n	80023b4 <bme280_init+0xb8>
            }

            /* Wait for 1 ms */
            dev->delay_us(1000, dev->intf_ptr);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	695a      	ldr	r2, [r3, #20]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6859      	ldr	r1, [r3, #4]
 8002394:	23fa      	movs	r3, #250	; 0xfa
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	0018      	movs	r0, r3
 800239a:	4790      	blx	r2
            --try_count;
 800239c:	220e      	movs	r2, #14
 800239e:	18bb      	adds	r3, r7, r2
 80023a0:	18ba      	adds	r2, r7, r2
 80023a2:	7812      	ldrb	r2, [r2, #0]
 80023a4:	3a01      	subs	r2, #1
 80023a6:	701a      	strb	r2, [r3, #0]
        while (try_count)
 80023a8:	230e      	movs	r3, #14
 80023aa:	18fb      	adds	r3, r7, r3
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1be      	bne.n	8002330 <bme280_init+0x34>
 80023b2:	e000      	b.n	80023b6 <bme280_init+0xba>
                break;
 80023b4:	46c0      	nop			; (mov r8, r8)
        }

        /* Chip id check failed */
        if (!try_count)
 80023b6:	230e      	movs	r3, #14
 80023b8:	18fb      	adds	r3, r7, r3
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d103      	bne.n	80023c8 <bme280_init+0xcc>
        {
            rslt = BME280_E_DEV_NOT_FOUND;
 80023c0:	230f      	movs	r3, #15
 80023c2:	18fb      	adds	r3, r7, r3
 80023c4:	22fe      	movs	r2, #254	; 0xfe
 80023c6:	701a      	strb	r2, [r3, #0]
        }
    }

    return rslt;
 80023c8:	230f      	movs	r3, #15
 80023ca:	18fb      	adds	r3, r7, r3
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	b25b      	sxtb	r3, r3
}
 80023d0:	0018      	movs	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b005      	add	sp, #20
 80023d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023d8 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, struct bme280_dev *dev)
{
 80023d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023da:	b087      	sub	sp, #28
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60b9      	str	r1, [r7, #8]
 80023e0:	0011      	movs	r1, r2
 80023e2:	607b      	str	r3, [r7, #4]
 80023e4:	250f      	movs	r5, #15
 80023e6:	197b      	adds	r3, r7, r5
 80023e8:	1c02      	adds	r2, r0, #0
 80023ea:	701a      	strb	r2, [r3, #0]
 80023ec:	230c      	movs	r3, #12
 80023ee:	18fb      	adds	r3, r7, r3
 80023f0:	1c0a      	adds	r2, r1, #0
 80023f2:	801a      	strh	r2, [r3, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80023f4:	2617      	movs	r6, #23
 80023f6:	19bc      	adds	r4, r7, r6
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	0018      	movs	r0, r3
 80023fc:	f001 fa9f 	bl	800393e <null_ptr_check>
 8002400:	0003      	movs	r3, r0
 8002402:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if ((rslt == BME280_OK) && (reg_data != NULL))
 8002404:	19bb      	adds	r3, r7, r6
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	b25b      	sxtb	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d129      	bne.n	8002462 <bme280_get_regs+0x8a>
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d026      	beq.n	8002462 <bme280_get_regs+0x8a>
    {
        /* If interface selected is SPI */
        if (dev->intf != BME280_I2C_INTF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	7a1b      	ldrb	r3, [r3, #8]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d006      	beq.n	800242a <bme280_get_regs+0x52>
        {
            reg_addr = reg_addr | 0x80;
 800241c:	197b      	adds	r3, r7, r5
 800241e:	197a      	adds	r2, r7, r5
 8002420:	7812      	ldrb	r2, [r2, #0]
 8002422:	2180      	movs	r1, #128	; 0x80
 8002424:	4249      	negs	r1, r1
 8002426:	430a      	orrs	r2, r1
 8002428:	701a      	strb	r2, [r3, #0]
        }

        /* Read the data  */
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68dc      	ldr	r4, [r3, #12]
 800242e:	230c      	movs	r3, #12
 8002430:	18fb      	adds	r3, r7, r3
 8002432:	881a      	ldrh	r2, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685d      	ldr	r5, [r3, #4]
 8002438:	68b9      	ldr	r1, [r7, #8]
 800243a:	230f      	movs	r3, #15
 800243c:	18fb      	adds	r3, r7, r3
 800243e:	7818      	ldrb	r0, [r3, #0]
 8002440:	002b      	movs	r3, r5
 8002442:	47a0      	blx	r4
 8002444:	0003      	movs	r3, r0
 8002446:	0019      	movs	r1, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2245      	movs	r2, #69	; 0x45
 800244c:	5499      	strb	r1, [r3, r2]

        /* Check for communication error */
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2245      	movs	r2, #69	; 0x45
 8002452:	569b      	ldrsb	r3, [r3, r2]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d008      	beq.n	800246a <bme280_get_regs+0x92>
        {
            rslt = BME280_E_COMM_FAIL;
 8002458:	2317      	movs	r3, #23
 800245a:	18fb      	adds	r3, r7, r3
 800245c:	22fc      	movs	r2, #252	; 0xfc
 800245e:	701a      	strb	r2, [r3, #0]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8002460:	e003      	b.n	800246a <bme280_get_regs+0x92>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8002462:	2317      	movs	r3, #23
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	22ff      	movs	r2, #255	; 0xff
 8002468:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 800246a:	2317      	movs	r3, #23
 800246c:	18fb      	adds	r3, r7, r3
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	b25b      	sxtb	r3, r3
}
 8002472:	0018      	movs	r0, r3
 8002474:	46bd      	mov	sp, r7
 8002476:	b007      	add	sp, #28
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800247a <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, struct bme280_dev *dev)
{
 800247a:	b5b0      	push	{r4, r5, r7, lr}
 800247c:	b08c      	sub	sp, #48	; 0x30
 800247e:	af00      	add	r7, sp, #0
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	603b      	str	r3, [r7, #0]
 8002486:	1dfb      	adds	r3, r7, #7
 8002488:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

    if (len > 10)
 800248a:	1dfb      	adds	r3, r7, #7
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b0a      	cmp	r3, #10
 8002490:	d902      	bls.n	8002498 <bme280_set_regs+0x1e>
    {
        len = 10;
 8002492:	1dfb      	adds	r3, r7, #7
 8002494:	220a      	movs	r2, #10
 8002496:	701a      	strb	r2, [r3, #0]

    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8002498:	252f      	movs	r5, #47	; 0x2f
 800249a:	197c      	adds	r4, r7, r5
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	0018      	movs	r0, r3
 80024a0:	f001 fa4d 	bl	800393e <null_ptr_check>
 80024a4:	0003      	movs	r3, r0
 80024a6:	7023      	strb	r3, [r4, #0]

    /* Check for arguments validity */
    if ((rslt == BME280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 80024a8:	197b      	adds	r3, r7, r5
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	b25b      	sxtb	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d000      	beq.n	80024b4 <bme280_set_regs+0x3a>
 80024b2:	e06c      	b.n	800258e <bme280_set_regs+0x114>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d069      	beq.n	800258e <bme280_set_regs+0x114>
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d066      	beq.n	800258e <bme280_set_regs+0x114>
    {
        if (len != 0)
 80024c0:	1dfb      	adds	r3, r7, #7
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d05d      	beq.n	8002584 <bme280_set_regs+0x10a>
        {
            temp_buff[0] = reg_data[0];
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	781a      	ldrb	r2, [r3, #0]
 80024cc:	2314      	movs	r3, #20
 80024ce:	18fb      	adds	r3, r7, r3
 80024d0:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf != BME280_I2C_INTF)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	7a1b      	ldrb	r3, [r3, #8]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d01e      	beq.n	8002518 <bme280_set_regs+0x9e>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80024da:	232b      	movs	r3, #43	; 0x2b
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	2200      	movs	r2, #0
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	e012      	b.n	800250a <bme280_set_regs+0x90>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80024e4:	202b      	movs	r0, #43	; 0x2b
 80024e6:	183b      	adds	r3, r7, r0
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	18d3      	adds	r3, r2, r3
 80024ee:	781a      	ldrb	r2, [r3, #0]
 80024f0:	183b      	adds	r3, r7, r0
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	68f9      	ldr	r1, [r7, #12]
 80024f6:	18cb      	adds	r3, r1, r3
 80024f8:	217f      	movs	r1, #127	; 0x7f
 80024fa:	400a      	ands	r2, r1
 80024fc:	b2d2      	uxtb	r2, r2
 80024fe:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8002500:	183b      	adds	r3, r7, r0
 8002502:	781a      	ldrb	r2, [r3, #0]
 8002504:	183b      	adds	r3, r7, r0
 8002506:	3201      	adds	r2, #1
 8002508:	701a      	strb	r2, [r3, #0]
 800250a:	232b      	movs	r3, #43	; 0x2b
 800250c:	18fa      	adds	r2, r7, r3
 800250e:	1dfb      	adds	r3, r7, #7
 8002510:	7812      	ldrb	r2, [r2, #0]
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	429a      	cmp	r2, r3
 8002516:	d3e5      	bcc.n	80024e4 <bme280_set_regs+0x6a>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8002518:	1dfb      	adds	r3, r7, #7
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d911      	bls.n	8002544 <bme280_set_regs+0xca>
            {
                /* Interleave register address w.r.t data for
                 * burst write
                 */
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8002520:	1dfb      	adds	r3, r7, #7
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	2114      	movs	r1, #20
 8002528:	1879      	adds	r1, r7, r1
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f001 f8a6 	bl	800367c <interleave_reg_addr>
                temp_len = ((len * 2) - 1);
 8002530:	1dfb      	adds	r3, r7, #7
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	b29b      	uxth	r3, r3
 8002536:	18db      	adds	r3, r3, r3
 8002538:	b29a      	uxth	r2, r3
 800253a:	232c      	movs	r3, #44	; 0x2c
 800253c:	18fb      	adds	r3, r7, r3
 800253e:	3a01      	subs	r2, #1
 8002540:	801a      	strh	r2, [r3, #0]
 8002542:	e004      	b.n	800254e <bme280_set_regs+0xd4>
            }
            else
            {
                temp_len = len;
 8002544:	232c      	movs	r3, #44	; 0x2c
 8002546:	18fb      	adds	r3, r7, r3
 8002548:	1dfa      	adds	r2, r7, #7
 800254a:	7812      	ldrb	r2, [r2, #0]
 800254c:	801a      	strh	r2, [r3, #0]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	691c      	ldr	r4, [r3, #16]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	7818      	ldrb	r0, [r3, #0]
 8002556:	232c      	movs	r3, #44	; 0x2c
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	881a      	ldrh	r2, [r3, #0]
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2114      	movs	r1, #20
 8002562:	1879      	adds	r1, r7, r1
 8002564:	47a0      	blx	r4
 8002566:	0003      	movs	r3, r0
 8002568:	0019      	movs	r1, r3
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	2245      	movs	r2, #69	; 0x45
 800256e:	5499      	strb	r1, [r3, r2]

            /* Check for communication error */
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	2245      	movs	r2, #69	; 0x45
 8002574:	569b      	ldrsb	r3, [r3, r2]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00e      	beq.n	8002598 <bme280_set_regs+0x11e>
            {
                rslt = BME280_E_COMM_FAIL;
 800257a:	232f      	movs	r3, #47	; 0x2f
 800257c:	18fb      	adds	r3, r7, r3
 800257e:	22fc      	movs	r2, #252	; 0xfc
 8002580:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 8002582:	e009      	b.n	8002598 <bme280_set_regs+0x11e>
            }
        }
        else
        {
            rslt = BME280_E_INVALID_LEN;
 8002584:	232f      	movs	r3, #47	; 0x2f
 8002586:	18fb      	adds	r3, r7, r3
 8002588:	22fd      	movs	r2, #253	; 0xfd
 800258a:	701a      	strb	r2, [r3, #0]
        if (len != 0)
 800258c:	e004      	b.n	8002598 <bme280_set_regs+0x11e>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 800258e:	232f      	movs	r3, #47	; 0x2f
 8002590:	18fb      	adds	r3, r7, r3
 8002592:	22ff      	movs	r2, #255	; 0xff
 8002594:	701a      	strb	r2, [r3, #0]
 8002596:	e000      	b.n	800259a <bme280_set_regs+0x120>
        if (len != 0)
 8002598:	46c0      	nop			; (mov r8, r8)
    }

    return rslt;
 800259a:	232f      	movs	r3, #47	; 0x2f
 800259c:	18fb      	adds	r3, r7, r3
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	b25b      	sxtb	r3, r3
}
 80025a2:	0018      	movs	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	b00c      	add	sp, #48	; 0x30
 80025a8:	bdb0      	pop	{r4, r5, r7, pc}

080025aa <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, struct bme280_dev *dev)
{
 80025aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ac:	b085      	sub	sp, #20
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	0002      	movs	r2, r0
 80025b2:	6039      	str	r1, [r7, #0]
 80025b4:	1dfb      	adds	r3, r7, #7
 80025b6:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t sensor_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80025b8:	250f      	movs	r5, #15
 80025ba:	197c      	adds	r4, r7, r5
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	0018      	movs	r0, r3
 80025c0:	f001 f9bd 	bl	800393e <null_ptr_check>
 80025c4:	0003      	movs	r3, r0
 80025c6:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 80025c8:	197b      	adds	r3, r7, r5
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	b25b      	sxtb	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d14e      	bne.n	8002670 <bme280_set_sensor_settings+0xc6>
    {
        rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80025d2:	197c      	adds	r4, r7, r5
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	260e      	movs	r6, #14
 80025d8:	19bb      	adds	r3, r7, r6
 80025da:	0011      	movs	r1, r2
 80025dc:	0018      	movs	r0, r3
 80025de:	f000 f896 	bl	800270e <bme280_get_sensor_mode>
 80025e2:	0003      	movs	r3, r0
 80025e4:	7023      	strb	r3, [r4, #0]

        if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 80025e6:	002a      	movs	r2, r5
 80025e8:	18bb      	adds	r3, r7, r2
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	b25b      	sxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10a      	bne.n	8002608 <bme280_set_sensor_settings+0x5e>
 80025f2:	19bb      	adds	r3, r7, r6
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d006      	beq.n	8002608 <bme280_set_sensor_settings+0x5e>
        {
            rslt = put_device_to_sleep(dev);
 80025fa:	18bc      	adds	r4, r7, r2
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	0018      	movs	r0, r3
 8002600:	f000 fc0c 	bl	8002e1c <put_device_to_sleep>
 8002604:	0003      	movs	r3, r0
 8002606:	7023      	strb	r3, [r4, #0]
        }

        if (rslt == BME280_OK)
 8002608:	240f      	movs	r4, #15
 800260a:	193b      	adds	r3, r7, r4
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	b25b      	sxtb	r3, r3
 8002610:	2b00      	cmp	r3, #0
 8002612:	d12d      	bne.n	8002670 <bme280_set_sensor_settings+0xc6>
        {
            /* Check if user wants to change oversampling
             * settings
             */
            if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 8002614:	1dfb      	adds	r3, r7, #7
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	0019      	movs	r1, r3
 800261a:	2007      	movs	r0, #7
 800261c:	f001 f96b 	bl	80038f6 <are_settings_changed>
 8002620:	1e03      	subs	r3, r0, #0
 8002622:	d00b      	beq.n	800263c <bme280_set_sensor_settings+0x92>
            {
                rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	3340      	adds	r3, #64	; 0x40
 8002628:	0019      	movs	r1, r3
 800262a:	193c      	adds	r4, r7, r4
 800262c:	683a      	ldr	r2, [r7, #0]
 800262e:	1dfb      	adds	r3, r7, #7
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	0018      	movs	r0, r3
 8002634:	f000 fa09 	bl	8002a4a <set_osr_settings>
 8002638:	0003      	movs	r3, r0
 800263a:	7023      	strb	r3, [r4, #0]
            }

            /* Check if user wants to change filter and/or
             * standby settings
             */
            if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 800263c:	240f      	movs	r4, #15
 800263e:	193b      	adds	r3, r7, r4
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	b25b      	sxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	d113      	bne.n	8002670 <bme280_set_sensor_settings+0xc6>
 8002648:	1dfb      	adds	r3, r7, #7
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	0019      	movs	r1, r3
 800264e:	2018      	movs	r0, #24
 8002650:	f001 f951 	bl	80038f6 <are_settings_changed>
 8002654:	1e03      	subs	r3, r0, #0
 8002656:	d00b      	beq.n	8002670 <bme280_set_sensor_settings+0xc6>
            {
                rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	3340      	adds	r3, #64	; 0x40
 800265c:	0019      	movs	r1, r3
 800265e:	193c      	adds	r4, r7, r4
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	1dfb      	adds	r3, r7, #7
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	0018      	movs	r0, r3
 8002668:	f000 fab5 	bl	8002bd6 <set_filter_standby_settings>
 800266c:	0003      	movs	r3, r0
 800266e:	7023      	strb	r3, [r4, #0]
            }
        }
    }

    return rslt;
 8002670:	230f      	movs	r3, #15
 8002672:	18fb      	adds	r3, r7, r3
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b25b      	sxtb	r3, r3
}
 8002678:	0018      	movs	r0, r3
 800267a:	46bd      	mov	sp, r7
 800267c:	b005      	add	sp, #20
 800267e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002680 <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 8002680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	0002      	movs	r2, r0
 8002688:	6039      	str	r1, [r7, #0]
 800268a:	1dfb      	adds	r3, r7, #7
 800268c:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 800268e:	250f      	movs	r5, #15
 8002690:	197c      	adds	r4, r7, r5
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	0018      	movs	r0, r3
 8002696:	f001 f952 	bl	800393e <null_ptr_check>
 800269a:	0003      	movs	r3, r0
 800269c:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 800269e:	197b      	adds	r3, r7, r5
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	b25b      	sxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d12a      	bne.n	80026fe <bme280_set_sensor_mode+0x7e>
    {
        rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 80026a8:	197c      	adds	r4, r7, r5
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	260e      	movs	r6, #14
 80026ae:	19bb      	adds	r3, r7, r6
 80026b0:	0011      	movs	r1, r2
 80026b2:	0018      	movs	r0, r3
 80026b4:	f000 f82b 	bl	800270e <bme280_get_sensor_mode>
 80026b8:	0003      	movs	r3, r0
 80026ba:	7023      	strb	r3, [r4, #0]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode
         */
        if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 80026bc:	002a      	movs	r2, r5
 80026be:	18bb      	adds	r3, r7, r2
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	b25b      	sxtb	r3, r3
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10a      	bne.n	80026de <bme280_set_sensor_mode+0x5e>
 80026c8:	19bb      	adds	r3, r7, r6
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d006      	beq.n	80026de <bme280_set_sensor_mode+0x5e>
        {
            rslt = put_device_to_sleep(dev);
 80026d0:	18bc      	adds	r4, r7, r2
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	0018      	movs	r0, r3
 80026d6:	f000 fba1 	bl	8002e1c <put_device_to_sleep>
 80026da:	0003      	movs	r3, r0
 80026dc:	7023      	strb	r3, [r4, #0]
        }

        /* Set the power mode */
        if (rslt == BME280_OK)
 80026de:	220f      	movs	r2, #15
 80026e0:	18bb      	adds	r3, r7, r2
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	b25b      	sxtb	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d109      	bne.n	80026fe <bme280_set_sensor_mode+0x7e>
        {
            rslt = write_power_mode(sensor_mode, dev);
 80026ea:	18bc      	adds	r4, r7, r2
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	1dfb      	adds	r3, r7, #7
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	0011      	movs	r1, r2
 80026f4:	0018      	movs	r0, r3
 80026f6:	f000 fb51 	bl	8002d9c <write_power_mode>
 80026fa:	0003      	movs	r3, r0
 80026fc:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 80026fe:	230f      	movs	r3, #15
 8002700:	18fb      	adds	r3, r7, r3
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	b25b      	sxtb	r3, r3
}
 8002706:	0018      	movs	r0, r3
 8002708:	46bd      	mov	sp, r7
 800270a:	b005      	add	sp, #20
 800270c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800270e <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, struct bme280_dev *dev)
{
 800270e:	b5b0      	push	{r4, r5, r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
 8002716:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8002718:	250f      	movs	r5, #15
 800271a:	197c      	adds	r4, r7, r5
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	0018      	movs	r0, r3
 8002720:	f001 f90d 	bl	800393e <null_ptr_check>
 8002724:	0003      	movs	r3, r0
 8002726:	7023      	strb	r3, [r4, #0]

    if ((rslt == BME280_OK) && (sensor_mode != NULL))
 8002728:	002a      	movs	r2, r5
 800272a:	18bb      	adds	r3, r7, r2
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	b25b      	sxtb	r3, r3
 8002730:	2b00      	cmp	r3, #0
 8002732:	d113      	bne.n	800275c <bme280_get_sensor_mode+0x4e>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d010      	beq.n	800275c <bme280_get_sensor_mode+0x4e>
    {
        /* Read the power mode register */
        rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 800273a:	18bc      	adds	r4, r7, r2
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	2201      	movs	r2, #1
 8002742:	20f4      	movs	r0, #244	; 0xf4
 8002744:	f7ff fe48 	bl	80023d8 <bme280_get_regs>
 8002748:	0003      	movs	r3, r0
 800274a:	7023      	strb	r3, [r4, #0]

        /* Assign the power mode in the device structure */
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	2203      	movs	r2, #3
 8002752:	4013      	ands	r3, r2
 8002754:	b2da      	uxtb	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	701a      	strb	r2, [r3, #0]
 800275a:	e003      	b.n	8002764 <bme280_get_sensor_mode+0x56>
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 800275c:	230f      	movs	r3, #15
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	22ff      	movs	r2, #255	; 0xff
 8002762:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8002764:	230f      	movs	r3, #15
 8002766:	18fb      	adds	r3, r7, r3
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	b25b      	sxtb	r3, r3
}
 800276c:	0018      	movs	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	b004      	add	sp, #16
 8002772:	bdb0      	pop	{r4, r5, r7, pc}

08002774 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(struct bme280_dev *dev)
{
 8002774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_RESET_ADDR;
 800277c:	260d      	movs	r6, #13
 800277e:	19bb      	adds	r3, r7, r6
 8002780:	22e0      	movs	r2, #224	; 0xe0
 8002782:	701a      	strb	r2, [r3, #0]
    uint8_t status_reg = 0;
 8002784:	230c      	movs	r3, #12
 8002786:	18fb      	adds	r3, r7, r3
 8002788:	2200      	movs	r2, #0
 800278a:	701a      	strb	r2, [r3, #0]
    uint8_t try_run = 5;
 800278c:	230e      	movs	r3, #14
 800278e:	18fb      	adds	r3, r7, r3
 8002790:	2205      	movs	r2, #5
 8002792:	701a      	strb	r2, [r3, #0]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 8002794:	230b      	movs	r3, #11
 8002796:	18fb      	adds	r3, r7, r3
 8002798:	22b6      	movs	r2, #182	; 0xb6
 800279a:	701a      	strb	r2, [r3, #0]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 800279c:	250f      	movs	r5, #15
 800279e:	197c      	adds	r4, r7, r5
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	0018      	movs	r0, r3
 80027a4:	f001 f8cb 	bl	800393e <null_ptr_check>
 80027a8:	0003      	movs	r3, r0
 80027aa:	7023      	strb	r3, [r4, #0]

    /* Proceed if null check is fine */
    if (rslt == BME280_OK)
 80027ac:	197b      	adds	r3, r7, r5
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	b25b      	sxtb	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d13f      	bne.n	8002836 <bme280_soft_reset+0xc2>
    {
        /* Write the soft reset command in the sensor */
        rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80027b6:	197c      	adds	r4, r7, r5
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	220b      	movs	r2, #11
 80027bc:	18b9      	adds	r1, r7, r2
 80027be:	19b8      	adds	r0, r7, r6
 80027c0:	2201      	movs	r2, #1
 80027c2:	f7ff fe5a 	bl	800247a <bme280_set_regs>
 80027c6:	0003      	movs	r3, r0
 80027c8:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 80027ca:	197b      	adds	r3, r7, r5
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	b25b      	sxtb	r3, r3
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d130      	bne.n	8002836 <bme280_soft_reset+0xc2>
        {
            /* If NVM not copied yet, Wait for NVM to copy */
            do
            {
                /* As per data sheet - Table 1, startup time is 2 ms. */
                dev->delay_us(2000, dev->intf_ptr);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	695a      	ldr	r2, [r3, #20]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6859      	ldr	r1, [r3, #4]
 80027dc:	23fa      	movs	r3, #250	; 0xfa
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	0018      	movs	r0, r3
 80027e2:	4790      	blx	r2
                rslt = bme280_get_regs(BME280_STATUS_REG_ADDR, &status_reg, 1, dev);
 80027e4:	250f      	movs	r5, #15
 80027e6:	197c      	adds	r4, r7, r5
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	260c      	movs	r6, #12
 80027ec:	19b9      	adds	r1, r7, r6
 80027ee:	2201      	movs	r2, #1
 80027f0:	20f3      	movs	r0, #243	; 0xf3
 80027f2:	f7ff fdf1 	bl	80023d8 <bme280_get_regs>
 80027f6:	0003      	movs	r3, r0
 80027f8:	7023      	strb	r3, [r4, #0]

            } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 80027fa:	197b      	adds	r3, r7, r5
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	b25b      	sxtb	r3, r3
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10d      	bne.n	8002820 <bme280_soft_reset+0xac>
 8002804:	220e      	movs	r2, #14
 8002806:	18bb      	adds	r3, r7, r2
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	18ba      	adds	r2, r7, r2
 800280c:	1e59      	subs	r1, r3, #1
 800280e:	7011      	strb	r1, [r2, #0]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <bme280_soft_reset+0xac>
 8002814:	19bb      	adds	r3, r7, r6
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	001a      	movs	r2, r3
 800281a:	2301      	movs	r3, #1
 800281c:	4013      	ands	r3, r2
 800281e:	d1d9      	bne.n	80027d4 <bme280_soft_reset+0x60>

            if (status_reg & BME280_STATUS_IM_UPDATE)
 8002820:	230c      	movs	r3, #12
 8002822:	18fb      	adds	r3, r7, r3
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	001a      	movs	r2, r3
 8002828:	2301      	movs	r3, #1
 800282a:	4013      	ands	r3, r2
 800282c:	d003      	beq.n	8002836 <bme280_soft_reset+0xc2>
            {
                rslt = BME280_E_NVM_COPY_FAILED;
 800282e:	230f      	movs	r3, #15
 8002830:	18fb      	adds	r3, r7, r3
 8002832:	22fa      	movs	r2, #250	; 0xfa
 8002834:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return rslt;
 8002836:	230f      	movs	r3, #15
 8002838:	18fb      	adds	r3, r7, r3
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	b25b      	sxtb	r3, r3
}
 800283e:	0018      	movs	r0, r3
 8002840:	46bd      	mov	sp, r7
 8002842:	b005      	add	sp, #20
 8002844:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002846 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8002846:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002848:	b08b      	sub	sp, #44	; 0x2c
 800284a:	af00      	add	r7, sp, #0
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
 8002850:	230f      	movs	r3, #15
 8002852:	18fb      	adds	r3, r7, r3
 8002854:	1c02      	adds	r2, r0, #0
 8002856:	701a      	strb	r2, [r3, #0]
    int8_t rslt;

    /* Array to store the pressure, temperature and humidity data read from
     * the sensor
     */
    uint8_t reg_data[BME280_P_T_H_DATA_LEN] = { 0 };
 8002858:	261c      	movs	r6, #28
 800285a:	19bb      	adds	r3, r7, r6
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	2200      	movs	r2, #0
 8002862:	605a      	str	r2, [r3, #4]
    struct bme280_uncomp_data uncomp_data = { 0 };
 8002864:	2310      	movs	r3, #16
 8002866:	18fb      	adds	r3, r7, r3
 8002868:	0018      	movs	r0, r3
 800286a:	230c      	movs	r3, #12
 800286c:	001a      	movs	r2, r3
 800286e:	2100      	movs	r1, #0
 8002870:	f004 ff96 	bl	80077a0 <memset>

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8002874:	2527      	movs	r5, #39	; 0x27
 8002876:	197c      	adds	r4, r7, r5
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	0018      	movs	r0, r3
 800287c:	f001 f85f 	bl	800393e <null_ptr_check>
 8002880:	0003      	movs	r3, r0
 8002882:	7023      	strb	r3, [r4, #0]

    if ((rslt == BME280_OK) && (comp_data != NULL))
 8002884:	197b      	adds	r3, r7, r5
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	b25b      	sxtb	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d128      	bne.n	80028e0 <bme280_get_sensor_data+0x9a>
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d025      	beq.n	80028e0 <bme280_get_sensor_data+0x9a>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 8002894:	197c      	adds	r4, r7, r5
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	19b9      	adds	r1, r7, r6
 800289a:	2208      	movs	r2, #8
 800289c:	20f7      	movs	r0, #247	; 0xf7
 800289e:	f7ff fd9b 	bl	80023d8 <bme280_get_regs>
 80028a2:	0003      	movs	r3, r0
 80028a4:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 80028a6:	002c      	movs	r4, r5
 80028a8:	193b      	adds	r3, r7, r4
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	b25b      	sxtb	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d11a      	bne.n	80028e8 <bme280_get_sensor_data+0xa2>
        {
            /* Parse the read data from the sensor */
            bme280_parse_sensor_data(reg_data, &uncomp_data);
 80028b2:	2310      	movs	r3, #16
 80028b4:	18fa      	adds	r2, r7, r3
 80028b6:	19bb      	adds	r3, r7, r6
 80028b8:	0011      	movs	r1, r2
 80028ba:	0018      	movs	r0, r3
 80028bc:	f000 f81c 	bl	80028f8 <bme280_parse_sensor_data>

            /* Compensate the pressure and/or temperature and/or
             * humidity data from the sensor
             */
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	001d      	movs	r5, r3
 80028c4:	3518      	adds	r5, #24
 80028c6:	193c      	adds	r4, r7, r4
 80028c8:	68ba      	ldr	r2, [r7, #8]
 80028ca:	2310      	movs	r3, #16
 80028cc:	18f9      	adds	r1, r7, r3
 80028ce:	230f      	movs	r3, #15
 80028d0:	18fb      	adds	r3, r7, r3
 80028d2:	7818      	ldrb	r0, [r3, #0]
 80028d4:	002b      	movs	r3, r5
 80028d6:	f000 f853 	bl	8002980 <bme280_compensate_data>
 80028da:	0003      	movs	r3, r0
 80028dc:	7023      	strb	r3, [r4, #0]
        if (rslt == BME280_OK)
 80028de:	e003      	b.n	80028e8 <bme280_get_sensor_data+0xa2>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 80028e0:	2327      	movs	r3, #39	; 0x27
 80028e2:	18fb      	adds	r3, r7, r3
 80028e4:	22ff      	movs	r2, #255	; 0xff
 80028e6:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 80028e8:	2327      	movs	r3, #39	; 0x27
 80028ea:	18fb      	adds	r3, r7, r3
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	b25b      	sxtb	r3, r3
}
 80028f0:	0018      	movs	r0, r3
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b00b      	add	sp, #44	; 0x2c
 80028f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080028f8 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b086      	sub	sp, #24
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	031b      	lsls	r3, r3, #12
 8002908:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	3301      	adds	r3, #1
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3302      	adds	r3, #2
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	091b      	lsrs	r3, r3, #4
 800291c:	b2db      	uxtb	r3, r3
 800291e:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8002920:	697a      	ldr	r2, [r7, #20]
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	431a      	orrs	r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	431a      	orrs	r2, r3
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_msb = (uint32_t)reg_data[3] << 12;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	3303      	adds	r3, #3
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	031b      	lsls	r3, r3, #12
 8002936:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 4;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3304      	adds	r3, #4
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	011b      	lsls	r3, r3, #4
 8002940:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[5] >> 4;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	3305      	adds	r3, #5
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	091b      	lsrs	r3, r3, #4
 800294a:	b2db      	uxtb	r3, r3
 800294c:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	431a      	orrs	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	431a      	orrs	r2, r3
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for humidity data */
    data_msb = (uint32_t)reg_data[6] << 8;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3306      	adds	r3, #6
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	021b      	lsls	r3, r3, #8
 8002964:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[7];
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	3307      	adds	r3, #7
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	613b      	str	r3, [r7, #16]
    uncomp_data->humidity = data_msb | data_lsb;
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	431a      	orrs	r2, r3
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	609a      	str	r2, [r3, #8]
}
 8002978:	46c0      	nop			; (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	b006      	add	sp, #24
 800297e:	bd80      	pop	{r7, pc}

08002980 <bme280_compensate_data>:
 */
int8_t bme280_compensate_data(uint8_t sensor_comp,
                              const struct bme280_uncomp_data *uncomp_data,
                              struct bme280_data *comp_data,
                              struct bme280_calib_data *calib_data)
{
 8002980:	b590      	push	{r4, r7, lr}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	60b9      	str	r1, [r7, #8]
 8002988:	607a      	str	r2, [r7, #4]
 800298a:	603b      	str	r3, [r7, #0]
 800298c:	240f      	movs	r4, #15
 800298e:	193b      	adds	r3, r7, r4
 8002990:	1c02      	adds	r2, r0, #0
 8002992:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_OK;
 8002994:	2317      	movs	r3, #23
 8002996:	18fb      	adds	r3, r7, r3
 8002998:	2200      	movs	r2, #0
 800299a:	701a      	strb	r2, [r3, #0]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d047      	beq.n	8002a32 <bme280_compensate_data+0xb2>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d044      	beq.n	8002a32 <bme280_compensate_data+0xb2>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d041      	beq.n	8002a32 <bme280_compensate_data+0xb2>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	2300      	movs	r3, #0
 80029b4:	608a      	str	r2, [r1, #8]
 80029b6:	60cb      	str	r3, [r1, #12]
        comp_data->pressure = 0;
 80029b8:	6879      	ldr	r1, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	2300      	movs	r3, #0
 80029be:	600a      	str	r2, [r1, #0]
 80029c0:	604b      	str	r3, [r1, #4]
        comp_data->humidity = 0;
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	2300      	movs	r3, #0
 80029c8:	610a      	str	r2, [r1, #16]
 80029ca:	614b      	str	r3, [r1, #20]

        /* If pressure or temperature component is selected */
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 80029cc:	193b      	adds	r3, r7, r4
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2207      	movs	r2, #7
 80029d2:	4013      	ands	r3, r2
 80029d4:	d00a      	beq.n	80029ec <bme280_compensate_data+0x6c>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	0011      	movs	r1, r2
 80029dc:	0018      	movs	r0, r3
 80029de:	f000 fa7d 	bl	8002edc <compensate_temperature>
 80029e2:	0002      	movs	r2, r0
 80029e4:	000b      	movs	r3, r1
 80029e6:	6879      	ldr	r1, [r7, #4]
 80029e8:	608a      	str	r2, [r1, #8]
 80029ea:	60cb      	str	r3, [r1, #12]
        }

        if (sensor_comp & BME280_PRESS)
 80029ec:	230f      	movs	r3, #15
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2201      	movs	r2, #1
 80029f4:	4013      	ands	r3, r2
 80029f6:	d00a      	beq.n	8002a0e <bme280_compensate_data+0x8e>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 80029f8:	683a      	ldr	r2, [r7, #0]
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	0011      	movs	r1, r2
 80029fe:	0018      	movs	r0, r3
 8002a00:	f000 fb32 	bl	8003068 <compensate_pressure>
 8002a04:	0002      	movs	r2, r0
 8002a06:	000b      	movs	r3, r1
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	600a      	str	r2, [r1, #0]
 8002a0c:	604b      	str	r3, [r1, #4]
        }

        if (sensor_comp & BME280_HUM)
 8002a0e:	230f      	movs	r3, #15
 8002a10:	18fb      	adds	r3, r7, r3
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	2204      	movs	r2, #4
 8002a16:	4013      	ands	r3, r2
 8002a18:	d00f      	beq.n	8002a3a <bme280_compensate_data+0xba>
        {
            /* Compensate the humidity data */
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8002a1a:	683a      	ldr	r2, [r7, #0]
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	0011      	movs	r1, r2
 8002a20:	0018      	movs	r0, r3
 8002a22:	f000 fcd1 	bl	80033c8 <compensate_humidity>
 8002a26:	0002      	movs	r2, r0
 8002a28:	000b      	movs	r3, r1
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	610a      	str	r2, [r1, #16]
 8002a2e:	614b      	str	r3, [r1, #20]
        if (sensor_comp & BME280_HUM)
 8002a30:	e003      	b.n	8002a3a <bme280_compensate_data+0xba>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8002a32:	2317      	movs	r3, #23
 8002a34:	18fb      	adds	r3, r7, r3
 8002a36:	22ff      	movs	r2, #255	; 0xff
 8002a38:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8002a3a:	2317      	movs	r3, #23
 8002a3c:	18fb      	adds	r3, r7, r3
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	b25b      	sxtb	r3, r3
}
 8002a42:	0018      	movs	r0, r3
 8002a44:	46bd      	mov	sp, r7
 8002a46:	b007      	add	sp, #28
 8002a48:	bd90      	pop	{r4, r7, pc}

08002a4a <set_osr_settings>:
/*!
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings, struct bme280_dev *dev)
{
 8002a4a:	b590      	push	{r4, r7, lr}
 8002a4c:	b087      	sub	sp, #28
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
 8002a54:	210f      	movs	r1, #15
 8002a56:	187b      	adds	r3, r7, r1
 8002a58:	1c02      	adds	r2, r0, #0
 8002a5a:	701a      	strb	r2, [r3, #0]
    int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8002a5c:	2017      	movs	r0, #23
 8002a5e:	183b      	adds	r3, r7, r0
 8002a60:	2201      	movs	r2, #1
 8002a62:	701a      	strb	r2, [r3, #0]

    if (desired_settings & BME280_OSR_HUM_SEL)
 8002a64:	187b      	adds	r3, r7, r1
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	2204      	movs	r2, #4
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	d008      	beq.n	8002a80 <set_osr_settings+0x36>
    {
        rslt = set_osr_humidity_settings(settings, dev);
 8002a6e:	183c      	adds	r4, r7, r0
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	0011      	movs	r1, r2
 8002a76:	0018      	movs	r0, r3
 8002a78:	f000 f81b 	bl	8002ab2 <set_osr_humidity_settings>
 8002a7c:	0003      	movs	r3, r0
 8002a7e:	7023      	strb	r3, [r4, #0]
    }

    if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 8002a80:	200f      	movs	r0, #15
 8002a82:	183b      	adds	r3, r7, r0
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	2203      	movs	r2, #3
 8002a88:	4013      	ands	r3, r2
 8002a8a:	d00a      	beq.n	8002aa2 <set_osr_settings+0x58>
    {
        rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8002a8c:	2317      	movs	r3, #23
 8002a8e:	18fc      	adds	r4, r7, r3
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	68b9      	ldr	r1, [r7, #8]
 8002a94:	183b      	adds	r3, r7, r0
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f000 f851 	bl	8002b40 <set_osr_press_temp_settings>
 8002a9e:	0003      	movs	r3, r0
 8002aa0:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8002aa2:	2317      	movs	r3, #23
 8002aa4:	18fb      	adds	r3, r7, r3
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	b25b      	sxtb	r3, r3
}
 8002aaa:	0018      	movs	r0, r3
 8002aac:	46bd      	mov	sp, r7
 8002aae:	b007      	add	sp, #28
 8002ab0:	bd90      	pop	{r4, r7, pc}

08002ab2 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 8002ab2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ab4:	b085      	sub	sp, #20
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
 8002aba:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t ctrl_hum;
    uint8_t ctrl_meas;
    uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 8002abc:	250c      	movs	r5, #12
 8002abe:	197b      	adds	r3, r7, r5
 8002ac0:	22f2      	movs	r2, #242	; 0xf2
 8002ac2:	701a      	strb	r2, [r3, #0]

    ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	789b      	ldrb	r3, [r3, #2]
 8002ac8:	2207      	movs	r2, #7
 8002aca:	4013      	ands	r3, r2
 8002acc:	b2da      	uxtb	r2, r3
 8002ace:	210e      	movs	r1, #14
 8002ad0:	187b      	adds	r3, r7, r1
 8002ad2:	701a      	strb	r2, [r3, #0]

    /* Write the humidity control value in the register */
    rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8002ad4:	260f      	movs	r6, #15
 8002ad6:	19bc      	adds	r4, r7, r6
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	1879      	adds	r1, r7, r1
 8002adc:	1978      	adds	r0, r7, r5
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f7ff fccb 	bl	800247a <bme280_set_regs>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	7023      	strb	r3, [r4, #0]

    /* Humidity related changes will be only effective after a
     * write operation to ctrl_meas register
     */
    if (rslt == BME280_OK)
 8002ae8:	0031      	movs	r1, r6
 8002aea:	187b      	adds	r3, r7, r1
 8002aec:	781b      	ldrb	r3, [r3, #0]
 8002aee:	b25b      	sxtb	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d11d      	bne.n	8002b30 <set_osr_humidity_settings+0x7e>
    {
        reg_addr = BME280_CTRL_MEAS_ADDR;
 8002af4:	197b      	adds	r3, r7, r5
 8002af6:	22f4      	movs	r2, #244	; 0xf4
 8002af8:	701a      	strb	r2, [r3, #0]
        rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8002afa:	197b      	adds	r3, r7, r5
 8002afc:	7818      	ldrb	r0, [r3, #0]
 8002afe:	000e      	movs	r6, r1
 8002b00:	187c      	adds	r4, r7, r1
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	220d      	movs	r2, #13
 8002b06:	18b9      	adds	r1, r7, r2
 8002b08:	2201      	movs	r2, #1
 8002b0a:	f7ff fc65 	bl	80023d8 <bme280_get_regs>
 8002b0e:	0003      	movs	r3, r0
 8002b10:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 8002b12:	19bb      	adds	r3, r7, r6
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	b25b      	sxtb	r3, r3
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d109      	bne.n	8002b30 <set_osr_humidity_settings+0x7e>
        {
            rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8002b1c:	19bc      	adds	r4, r7, r6
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	220d      	movs	r2, #13
 8002b22:	18b9      	adds	r1, r7, r2
 8002b24:	1978      	adds	r0, r7, r5
 8002b26:	2201      	movs	r2, #1
 8002b28:	f7ff fca7 	bl	800247a <bme280_set_regs>
 8002b2c:	0003      	movs	r3, r0
 8002b2e:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 8002b30:	230f      	movs	r3, #15
 8002b32:	18fb      	adds	r3, r7, r3
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	b25b      	sxtb	r3, r3
}
 8002b38:	0018      	movs	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	b005      	add	sp, #20
 8002b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002b40 <set_osr_press_temp_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 8002b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b42:	b087      	sub	sp, #28
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60b9      	str	r1, [r7, #8]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	250f      	movs	r5, #15
 8002b4c:	197b      	adds	r3, r7, r5
 8002b4e:	1c02      	adds	r2, r0, #0
 8002b50:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8002b52:	2116      	movs	r1, #22
 8002b54:	187b      	adds	r3, r7, r1
 8002b56:	22f4      	movs	r2, #244	; 0xf4
 8002b58:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8002b5a:	187b      	adds	r3, r7, r1
 8002b5c:	7818      	ldrb	r0, [r3, #0]
 8002b5e:	2617      	movs	r6, #23
 8002b60:	19bc      	adds	r4, r7, r6
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2215      	movs	r2, #21
 8002b66:	18b9      	adds	r1, r7, r2
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f7ff fc35 	bl	80023d8 <bme280_get_regs>
 8002b6e:	0003      	movs	r3, r0
 8002b70:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 8002b72:	19bb      	adds	r3, r7, r6
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	b25b      	sxtb	r3, r3
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d124      	bne.n	8002bc6 <set_osr_press_temp_settings+0x86>
    {
        if (desired_settings & BME280_OSR_PRESS_SEL)
 8002b7c:	197b      	adds	r3, r7, r5
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	2201      	movs	r2, #1
 8002b82:	4013      	ands	r3, r2
 8002b84:	d006      	beq.n	8002b94 <set_osr_press_temp_settings+0x54>
        {
            fill_osr_press_settings(&reg_data, settings);
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	2315      	movs	r3, #21
 8002b8a:	18fb      	adds	r3, r7, r3
 8002b8c:	0011      	movs	r1, r2
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f000 f89f 	bl	8002cd2 <fill_osr_press_settings>
        }

        if (desired_settings & BME280_OSR_TEMP_SEL)
 8002b94:	230f      	movs	r3, #15
 8002b96:	18fb      	adds	r3, r7, r3
 8002b98:	781b      	ldrb	r3, [r3, #0]
 8002b9a:	2202      	movs	r2, #2
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	d006      	beq.n	8002bae <set_osr_press_temp_settings+0x6e>
        {
            fill_osr_temp_settings(&reg_data, settings);
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	2315      	movs	r3, #21
 8002ba4:	18fb      	adds	r3, r7, r3
 8002ba6:	0011      	movs	r1, r2
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f000 f8ad 	bl	8002d08 <fill_osr_temp_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8002bae:	2317      	movs	r3, #23
 8002bb0:	18fc      	adds	r4, r7, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2215      	movs	r2, #21
 8002bb6:	18b9      	adds	r1, r7, r2
 8002bb8:	2216      	movs	r2, #22
 8002bba:	18b8      	adds	r0, r7, r2
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f7ff fc5c 	bl	800247a <bme280_set_regs>
 8002bc2:	0003      	movs	r3, r0
 8002bc4:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8002bc6:	2317      	movs	r3, #23
 8002bc8:	18fb      	adds	r3, r7, r3
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	b25b      	sxtb	r3, r3
}
 8002bce:	0018      	movs	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	b007      	add	sp, #28
 8002bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002bd6 <set_filter_standby_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 8002bd6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bd8:	b087      	sub	sp, #28
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
 8002be0:	250f      	movs	r5, #15
 8002be2:	197b      	adds	r3, r7, r5
 8002be4:	1c02      	adds	r2, r0, #0
 8002be6:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_CONFIG_ADDR;
 8002be8:	2116      	movs	r1, #22
 8002bea:	187b      	adds	r3, r7, r1
 8002bec:	22f5      	movs	r2, #245	; 0xf5
 8002bee:	701a      	strb	r2, [r3, #0]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8002bf0:	187b      	adds	r3, r7, r1
 8002bf2:	7818      	ldrb	r0, [r3, #0]
 8002bf4:	2617      	movs	r6, #23
 8002bf6:	19bc      	adds	r4, r7, r6
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2215      	movs	r2, #21
 8002bfc:	18b9      	adds	r1, r7, r2
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f7ff fbea 	bl	80023d8 <bme280_get_regs>
 8002c04:	0003      	movs	r3, r0
 8002c06:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 8002c08:	19bb      	adds	r3, r7, r6
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	b25b      	sxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d124      	bne.n	8002c5c <set_filter_standby_settings+0x86>
    {
        if (desired_settings & BME280_FILTER_SEL)
 8002c12:	197b      	adds	r3, r7, r5
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	2208      	movs	r2, #8
 8002c18:	4013      	ands	r3, r2
 8002c1a:	d006      	beq.n	8002c2a <set_filter_standby_settings+0x54>
        {
            fill_filter_settings(&reg_data, settings);
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	2315      	movs	r3, #21
 8002c20:	18fb      	adds	r3, r7, r3
 8002c22:	0011      	movs	r1, r2
 8002c24:	0018      	movs	r0, r3
 8002c26:	f000 f821 	bl	8002c6c <fill_filter_settings>
        }

        if (desired_settings & BME280_STANDBY_SEL)
 8002c2a:	230f      	movs	r3, #15
 8002c2c:	18fb      	adds	r3, r7, r3
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	2210      	movs	r2, #16
 8002c32:	4013      	ands	r3, r2
 8002c34:	d006      	beq.n	8002c44 <set_filter_standby_settings+0x6e>
        {
            fill_standby_settings(&reg_data, settings);
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	2315      	movs	r3, #21
 8002c3a:	18fb      	adds	r3, r7, r3
 8002c3c:	0011      	movs	r1, r2
 8002c3e:	0018      	movs	r0, r3
 8002c40:	f000 f82f 	bl	8002ca2 <fill_standby_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8002c44:	2317      	movs	r3, #23
 8002c46:	18fc      	adds	r4, r7, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2215      	movs	r2, #21
 8002c4c:	18b9      	adds	r1, r7, r2
 8002c4e:	2216      	movs	r2, #22
 8002c50:	18b8      	adds	r0, r7, r2
 8002c52:	2201      	movs	r2, #1
 8002c54:	f7ff fc11 	bl	800247a <bme280_set_regs>
 8002c58:	0003      	movs	r3, r0
 8002c5a:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8002c5c:	2317      	movs	r3, #23
 8002c5e:	18fb      	adds	r3, r7, r3
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	b25b      	sxtb	r3, r3
}
 8002c64:	0018      	movs	r0, r3
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b007      	add	sp, #28
 8002c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c6c <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	b25b      	sxtb	r3, r3
 8002c7c:	221c      	movs	r2, #28
 8002c7e:	4393      	bics	r3, r2
 8002c80:	b25a      	sxtb	r2, r3
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	78db      	ldrb	r3, [r3, #3]
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	b25b      	sxtb	r3, r3
 8002c8a:	211c      	movs	r1, #28
 8002c8c:	400b      	ands	r3, r1
 8002c8e:	b25b      	sxtb	r3, r3
 8002c90:	4313      	orrs	r3, r2
 8002c92:	b25b      	sxtb	r3, r3
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	701a      	strb	r2, [r3, #0]
}
 8002c9a:	46c0      	nop			; (mov r8, r8)
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	b002      	add	sp, #8
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b082      	sub	sp, #8
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
 8002caa:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	b25b      	sxtb	r3, r3
 8002cb2:	221f      	movs	r2, #31
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	b25a      	sxtb	r2, r3
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	791b      	ldrb	r3, [r3, #4]
 8002cbc:	015b      	lsls	r3, r3, #5
 8002cbe:	b25b      	sxtb	r3, r3
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	b25b      	sxtb	r3, r3
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	701a      	strb	r2, [r3, #0]
}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	b002      	add	sp, #8
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
 8002cda:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	b25b      	sxtb	r3, r3
 8002ce2:	221c      	movs	r2, #28
 8002ce4:	4393      	bics	r3, r2
 8002ce6:	b25a      	sxtb	r2, r3
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	b25b      	sxtb	r3, r3
 8002cf0:	211c      	movs	r1, #28
 8002cf2:	400b      	ands	r3, r1
 8002cf4:	b25b      	sxtb	r3, r3
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	b25b      	sxtb	r3, r3
 8002cfa:	b2da      	uxtb	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	701a      	strb	r2, [r3, #0]
}
 8002d00:	46c0      	nop			; (mov r8, r8)
 8002d02:	46bd      	mov	sp, r7
 8002d04:	b002      	add	sp, #8
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	b25b      	sxtb	r3, r3
 8002d18:	221f      	movs	r2, #31
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	b25a      	sxtb	r2, r3
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	785b      	ldrb	r3, [r3, #1]
 8002d22:	015b      	lsls	r3, r3, #5
 8002d24:	b25b      	sxtb	r3, r3
 8002d26:	4313      	orrs	r3, r2
 8002d28:	b25b      	sxtb	r3, r3
 8002d2a:	b2da      	uxtb	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	701a      	strb	r2, [r3, #0]
}
 8002d30:	46c0      	nop			; (mov r8, r8)
 8002d32:	46bd      	mov	sp, r7
 8002d34:	b002      	add	sp, #8
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	2207      	movs	r2, #7
 8002d48:	4013      	ands	r3, r2
 8002d4a:	b2da      	uxtb	r2, r3
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	709a      	strb	r2, [r3, #2]
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3302      	adds	r3, #2
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	109b      	asrs	r3, r3, #2
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2207      	movs	r2, #7
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	701a      	strb	r2, [r3, #0]
    settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3302      	adds	r3, #2
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	095b      	lsrs	r3, r3, #5
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	705a      	strb	r2, [r3, #1]
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3303      	adds	r3, #3
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	109b      	asrs	r3, r3, #2
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2207      	movs	r2, #7
 8002d7e:	4013      	ands	r3, r2
 8002d80:	b2da      	uxtb	r2, r3
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	70da      	strb	r2, [r3, #3]
    settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	3303      	adds	r3, #3
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	095b      	lsrs	r3, r3, #5
 8002d8e:	b2da      	uxtb	r2, r3
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	711a      	strb	r2, [r3, #4]
}
 8002d94:	46c0      	nop			; (mov r8, r8)
 8002d96:	46bd      	mov	sp, r7
 8002d98:	b002      	add	sp, #8
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 8002d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	0002      	movs	r2, r0
 8002da4:	6039      	str	r1, [r7, #0]
 8002da6:	1dfb      	adds	r3, r7, #7
 8002da8:	701a      	strb	r2, [r3, #0]
    int8_t rslt;
    uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 8002daa:	260e      	movs	r6, #14
 8002dac:	19bb      	adds	r3, r7, r6
 8002dae:	22f4      	movs	r2, #244	; 0xf4
 8002db0:	701a      	strb	r2, [r3, #0]

    /* Variable to store the value read from power mode register */
    uint8_t sensor_mode_reg_val;

    /* Read the power mode register */
    rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 8002db2:	19bb      	adds	r3, r7, r6
 8002db4:	7818      	ldrb	r0, [r3, #0]
 8002db6:	240f      	movs	r4, #15
 8002db8:	193c      	adds	r4, r7, r4
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	250d      	movs	r5, #13
 8002dbe:	1979      	adds	r1, r7, r5
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	f7ff fb09 	bl	80023d8 <bme280_get_regs>
 8002dc6:	0003      	movs	r3, r0
 8002dc8:	7023      	strb	r3, [r4, #0]

    /* Set the power mode */
    if (rslt == BME280_OK)
 8002dca:	240f      	movs	r4, #15
 8002dcc:	193b      	adds	r3, r7, r4
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	b25b      	sxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d11a      	bne.n	8002e0c <write_power_mode+0x70>
    {
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 8002dd6:	0028      	movs	r0, r5
 8002dd8:	183b      	adds	r3, r7, r0
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	b25b      	sxtb	r3, r3
 8002dde:	2203      	movs	r2, #3
 8002de0:	4393      	bics	r3, r2
 8002de2:	b25a      	sxtb	r2, r3
 8002de4:	1dfb      	adds	r3, r7, #7
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	b25b      	sxtb	r3, r3
 8002dea:	2103      	movs	r1, #3
 8002dec:	400b      	ands	r3, r1
 8002dee:	b25b      	sxtb	r3, r3
 8002df0:	4313      	orrs	r3, r2
 8002df2:	b25b      	sxtb	r3, r3
 8002df4:	b2da      	uxtb	r2, r3
 8002df6:	183b      	adds	r3, r7, r0
 8002df8:	701a      	strb	r2, [r3, #0]

        /* Write the power mode in the register */
        rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8002dfa:	193c      	adds	r4, r7, r4
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	1839      	adds	r1, r7, r0
 8002e00:	19b8      	adds	r0, r7, r6
 8002e02:	2201      	movs	r2, #1
 8002e04:	f7ff fb39 	bl	800247a <bme280_set_regs>
 8002e08:	0003      	movs	r3, r0
 8002e0a:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8002e0c:	230f      	movs	r3, #15
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	b25b      	sxtb	r3, r3
}
 8002e14:	0018      	movs	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	b005      	add	sp, #20
 8002e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e1c <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(struct bme280_dev *dev)
{
 8002e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e1e:	b087      	sub	sp, #28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[4];
    struct bme280_settings settings;

    rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8002e24:	2517      	movs	r5, #23
 8002e26:	197c      	adds	r4, r7, r5
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2610      	movs	r6, #16
 8002e2c:	19b9      	adds	r1, r7, r6
 8002e2e:	2204      	movs	r2, #4
 8002e30:	20f2      	movs	r0, #242	; 0xf2
 8002e32:	f7ff fad1 	bl	80023d8 <bme280_get_regs>
 8002e36:	0003      	movs	r3, r0
 8002e38:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 8002e3a:	002c      	movs	r4, r5
 8002e3c:	193b      	adds	r3, r7, r4
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	b25b      	sxtb	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d11d      	bne.n	8002e82 <put_device_to_sleep+0x66>
    {
        parse_device_settings(reg_data, &settings);
 8002e46:	2308      	movs	r3, #8
 8002e48:	18fa      	adds	r2, r7, r3
 8002e4a:	19bb      	adds	r3, r7, r6
 8002e4c:	0011      	movs	r1, r2
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f7ff ff72 	bl	8002d38 <parse_device_settings>
        rslt = bme280_soft_reset(dev);
 8002e54:	0025      	movs	r5, r4
 8002e56:	193c      	adds	r4, r7, r4
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	f7ff fc8a 	bl	8002774 <bme280_soft_reset>
 8002e60:	0003      	movs	r3, r0
 8002e62:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 8002e64:	197b      	adds	r3, r7, r5
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	b25b      	sxtb	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d109      	bne.n	8002e82 <put_device_to_sleep+0x66>
        {
            rslt = reload_device_settings(&settings, dev);
 8002e6e:	197c      	adds	r4, r7, r5
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	2308      	movs	r3, #8
 8002e74:	18fb      	adds	r3, r7, r3
 8002e76:	0011      	movs	r1, r2
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f000 f80a 	bl	8002e92 <reload_device_settings>
 8002e7e:	0003      	movs	r3, r0
 8002e80:	7023      	strb	r3, [r4, #0]
        }
    }

    return rslt;
 8002e82:	2317      	movs	r3, #23
 8002e84:	18fb      	adds	r3, r7, r3
 8002e86:	781b      	ldrb	r3, [r3, #0]
 8002e88:	b25b      	sxtb	r3, r3
}
 8002e8a:	0018      	movs	r0, r3
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b007      	add	sp, #28
 8002e90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e92 <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 8002e92:	b5b0      	push	{r4, r5, r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8002e9c:	250f      	movs	r5, #15
 8002e9e:	197c      	adds	r4, r7, r5
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	0019      	movs	r1, r3
 8002ea6:	201f      	movs	r0, #31
 8002ea8:	f7ff fdcf 	bl	8002a4a <set_osr_settings>
 8002eac:	0003      	movs	r3, r0
 8002eae:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 8002eb0:	197b      	adds	r3, r7, r5
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	b25b      	sxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d108      	bne.n	8002ecc <reload_device_settings+0x3a>
    {
        rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8002eba:	197c      	adds	r4, r7, r5
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	0019      	movs	r1, r3
 8002ec2:	201f      	movs	r0, #31
 8002ec4:	f7ff fe87 	bl	8002bd6 <set_filter_standby_settings>
 8002ec8:	0003      	movs	r3, r0
 8002eca:	7023      	strb	r3, [r4, #0]
    }

    return rslt;
 8002ecc:	230f      	movs	r3, #15
 8002ece:	18fb      	adds	r3, r7, r3
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	b25b      	sxtb	r3, r3
}
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	b004      	add	sp, #16
 8002eda:	bdb0      	pop	{r4, r5, r7, pc}

08002edc <compensate_temperature>:
/*!
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data, struct bme280_calib_data *calib_data)
{
 8002edc:	b5b0      	push	{r4, r5, r7, lr}
 8002ede:	b08c      	sub	sp, #48	; 0x30
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
    double var1;
    double var2;
    double temperature;
    double temperature_min = -40;
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	4b59      	ldr	r3, [pc, #356]	; (8003050 <compensate_temperature+0x174>)
 8002eea:	623a      	str	r2, [r7, #32]
 8002eec:	627b      	str	r3, [r7, #36]	; 0x24
    double temperature_max = 85;
 8002eee:	2200      	movs	r2, #0
 8002ef0:	4b58      	ldr	r3, [pc, #352]	; (8003054 <compensate_temperature+0x178>)
 8002ef2:	61ba      	str	r2, [r7, #24]
 8002ef4:	61fb      	str	r3, [r7, #28]

    var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_t1) / 1024.0;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	0018      	movs	r0, r3
 8002efc:	f7ff f9ae 	bl	800225c <__aeabi_ui2d>
 8002f00:	2200      	movs	r2, #0
 8002f02:	4b55      	ldr	r3, [pc, #340]	; (8003058 <compensate_temperature+0x17c>)
 8002f04:	f7fd ff26 	bl	8000d54 <__aeabi_ddiv>
 8002f08:	0002      	movs	r2, r0
 8002f0a:	000b      	movs	r3, r1
 8002f0c:	0014      	movs	r4, r2
 8002f0e:	001d      	movs	r5, r3
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	881b      	ldrh	r3, [r3, #0]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f7ff f9a1 	bl	800225c <__aeabi_ui2d>
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	4b4f      	ldr	r3, [pc, #316]	; (800305c <compensate_temperature+0x180>)
 8002f1e:	f7fd ff19 	bl	8000d54 <__aeabi_ddiv>
 8002f22:	0002      	movs	r2, r0
 8002f24:	000b      	movs	r3, r1
 8002f26:	0020      	movs	r0, r4
 8002f28:	0029      	movs	r1, r5
 8002f2a:	f7fe fd81 	bl	8001a30 <__aeabi_dsub>
 8002f2e:	0002      	movs	r2, r0
 8002f30:	000b      	movs	r3, r1
 8002f32:	613a      	str	r2, [r7, #16]
 8002f34:	617b      	str	r3, [r7, #20]
    var1 = var1 * ((double)calib_data->dig_t2);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2202      	movs	r2, #2
 8002f3a:	5e9b      	ldrsh	r3, [r3, r2]
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f7ff f95d 	bl	80021fc <__aeabi_i2d>
 8002f42:	0002      	movs	r2, r0
 8002f44:	000b      	movs	r3, r1
 8002f46:	6938      	ldr	r0, [r7, #16]
 8002f48:	6979      	ldr	r1, [r7, #20]
 8002f4a:	f7fe fb05 	bl	8001558 <__aeabi_dmul>
 8002f4e:	0002      	movs	r2, r0
 8002f50:	000b      	movs	r3, r1
 8002f52:	613a      	str	r2, [r7, #16]
 8002f54:	617b      	str	r3, [r7, #20]
    var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_t1) / 8192.0);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	f7ff f97e 	bl	800225c <__aeabi_ui2d>
 8002f60:	2200      	movs	r2, #0
 8002f62:	2382      	movs	r3, #130	; 0x82
 8002f64:	05db      	lsls	r3, r3, #23
 8002f66:	f7fd fef5 	bl	8000d54 <__aeabi_ddiv>
 8002f6a:	0002      	movs	r2, r0
 8002f6c:	000b      	movs	r3, r1
 8002f6e:	0014      	movs	r4, r2
 8002f70:	001d      	movs	r5, r3
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	881b      	ldrh	r3, [r3, #0]
 8002f76:	0018      	movs	r0, r3
 8002f78:	f7ff f970 	bl	800225c <__aeabi_ui2d>
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	4b38      	ldr	r3, [pc, #224]	; (8003060 <compensate_temperature+0x184>)
 8002f80:	f7fd fee8 	bl	8000d54 <__aeabi_ddiv>
 8002f84:	0002      	movs	r2, r0
 8002f86:	000b      	movs	r3, r1
 8002f88:	0020      	movs	r0, r4
 8002f8a:	0029      	movs	r1, r5
 8002f8c:	f7fe fd50 	bl	8001a30 <__aeabi_dsub>
 8002f90:	0002      	movs	r2, r0
 8002f92:	000b      	movs	r3, r1
 8002f94:	60ba      	str	r2, [r7, #8]
 8002f96:	60fb      	str	r3, [r7, #12]
    var2 = (var2 * var2) * ((double)calib_data->dig_t3);
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	68b8      	ldr	r0, [r7, #8]
 8002f9e:	68f9      	ldr	r1, [r7, #12]
 8002fa0:	f7fe fada 	bl	8001558 <__aeabi_dmul>
 8002fa4:	0002      	movs	r2, r0
 8002fa6:	000b      	movs	r3, r1
 8002fa8:	0014      	movs	r4, r2
 8002faa:	001d      	movs	r5, r3
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	2204      	movs	r2, #4
 8002fb0:	5e9b      	ldrsh	r3, [r3, r2]
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f7ff f922 	bl	80021fc <__aeabi_i2d>
 8002fb8:	0002      	movs	r2, r0
 8002fba:	000b      	movs	r3, r1
 8002fbc:	0020      	movs	r0, r4
 8002fbe:	0029      	movs	r1, r5
 8002fc0:	f7fe faca 	bl	8001558 <__aeabi_dmul>
 8002fc4:	0002      	movs	r2, r0
 8002fc6:	000b      	movs	r3, r1
 8002fc8:	60ba      	str	r2, [r7, #8]
 8002fca:	60fb      	str	r3, [r7, #12]
    calib_data->t_fine = (int32_t)(var1 + var2);
 8002fcc:	68ba      	ldr	r2, [r7, #8]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6938      	ldr	r0, [r7, #16]
 8002fd2:	6979      	ldr	r1, [r7, #20]
 8002fd4:	f7fd fb82 	bl	80006dc <__aeabi_dadd>
 8002fd8:	0002      	movs	r2, r0
 8002fda:	000b      	movs	r3, r1
 8002fdc:	0010      	movs	r0, r2
 8002fde:	0019      	movs	r1, r3
 8002fe0:	f7ff f8d6 	bl	8002190 <__aeabi_d2iz>
 8002fe4:	0002      	movs	r2, r0
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	625a      	str	r2, [r3, #36]	; 0x24
    temperature = (var1 + var2) / 5120.0;
 8002fea:	68ba      	ldr	r2, [r7, #8]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6938      	ldr	r0, [r7, #16]
 8002ff0:	6979      	ldr	r1, [r7, #20]
 8002ff2:	f7fd fb73 	bl	80006dc <__aeabi_dadd>
 8002ff6:	0002      	movs	r2, r0
 8002ff8:	000b      	movs	r3, r1
 8002ffa:	0010      	movs	r0, r2
 8002ffc:	0019      	movs	r1, r3
 8002ffe:	2200      	movs	r2, #0
 8003000:	4b18      	ldr	r3, [pc, #96]	; (8003064 <compensate_temperature+0x188>)
 8003002:	f7fd fea7 	bl	8000d54 <__aeabi_ddiv>
 8003006:	0002      	movs	r2, r0
 8003008:	000b      	movs	r3, r1
 800300a:	62ba      	str	r2, [r7, #40]	; 0x28
 800300c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (temperature < temperature_min)
 800300e:	6a3a      	ldr	r2, [r7, #32]
 8003010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003012:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003014:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003016:	f7fd fa1f 	bl	8000458 <__aeabi_dcmplt>
 800301a:	1e03      	subs	r3, r0, #0
 800301c:	d004      	beq.n	8003028 <compensate_temperature+0x14c>
    {
        temperature = temperature_min;
 800301e:	6a3a      	ldr	r2, [r7, #32]
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	62ba      	str	r2, [r7, #40]	; 0x28
 8003024:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003026:	e00b      	b.n	8003040 <compensate_temperature+0x164>
    }
    else if (temperature > temperature_max)
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800302e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003030:	f7fd fa26 	bl	8000480 <__aeabi_dcmpgt>
 8003034:	1e03      	subs	r3, r0, #0
 8003036:	d003      	beq.n	8003040 <compensate_temperature+0x164>
    {
        temperature = temperature_max;
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	62ba      	str	r2, [r7, #40]	; 0x28
 800303e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    return temperature;
 8003040:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003044:	0010      	movs	r0, r2
 8003046:	0019      	movs	r1, r3
 8003048:	46bd      	mov	sp, r7
 800304a:	b00c      	add	sp, #48	; 0x30
 800304c:	bdb0      	pop	{r4, r5, r7, pc}
 800304e:	46c0      	nop			; (mov r8, r8)
 8003050:	c0440000 	.word	0xc0440000
 8003054:	40554000 	.word	0x40554000
 8003058:	40d00000 	.word	0x40d00000
 800305c:	40900000 	.word	0x40900000
 8003060:	40c00000 	.word	0x40c00000
 8003064:	40b40000 	.word	0x40b40000

08003068 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
                                  const struct bme280_calib_data *calib_data)
{
 8003068:	b5b0      	push	{r4, r5, r7, lr}
 800306a:	b08e      	sub	sp, #56	; 0x38
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
    double var1;
    double var2;
    double var3;
    double pressure;
    double pressure_min = 30000.0;
 8003072:	2200      	movs	r2, #0
 8003074:	4bc7      	ldr	r3, [pc, #796]	; (8003394 <compensate_pressure+0x32c>)
 8003076:	62ba      	str	r2, [r7, #40]	; 0x28
 8003078:	62fb      	str	r3, [r7, #44]	; 0x2c
    double pressure_max = 110000.0;
 800307a:	2200      	movs	r2, #0
 800307c:	4bc6      	ldr	r3, [pc, #792]	; (8003398 <compensate_pressure+0x330>)
 800307e:	623a      	str	r2, [r7, #32]
 8003080:	627b      	str	r3, [r7, #36]	; 0x24

    var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003086:	0018      	movs	r0, r3
 8003088:	f7ff f8b8 	bl	80021fc <__aeabi_i2d>
 800308c:	2200      	movs	r2, #0
 800308e:	2380      	movs	r3, #128	; 0x80
 8003090:	05db      	lsls	r3, r3, #23
 8003092:	f7fd fe5f 	bl	8000d54 <__aeabi_ddiv>
 8003096:	0002      	movs	r2, r0
 8003098:	000b      	movs	r3, r1
 800309a:	0010      	movs	r0, r2
 800309c:	0019      	movs	r1, r3
 800309e:	2200      	movs	r2, #0
 80030a0:	4bbe      	ldr	r3, [pc, #760]	; (800339c <compensate_pressure+0x334>)
 80030a2:	f7fe fcc5 	bl	8001a30 <__aeabi_dsub>
 80030a6:	0002      	movs	r2, r0
 80030a8:	000b      	movs	r3, r1
 80030aa:	61ba      	str	r2, [r7, #24]
 80030ac:	61fb      	str	r3, [r7, #28]
    var2 = var1 * var1 * ((double)calib_data->dig_p6) / 32768.0;
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	69b8      	ldr	r0, [r7, #24]
 80030b4:	69f9      	ldr	r1, [r7, #28]
 80030b6:	f7fe fa4f 	bl	8001558 <__aeabi_dmul>
 80030ba:	0002      	movs	r2, r0
 80030bc:	000b      	movs	r3, r1
 80030be:	0014      	movs	r4, r2
 80030c0:	001d      	movs	r5, r3
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	2210      	movs	r2, #16
 80030c6:	5e9b      	ldrsh	r3, [r3, r2]
 80030c8:	0018      	movs	r0, r3
 80030ca:	f7ff f897 	bl	80021fc <__aeabi_i2d>
 80030ce:	0002      	movs	r2, r0
 80030d0:	000b      	movs	r3, r1
 80030d2:	0020      	movs	r0, r4
 80030d4:	0029      	movs	r1, r5
 80030d6:	f7fe fa3f 	bl	8001558 <__aeabi_dmul>
 80030da:	0002      	movs	r2, r0
 80030dc:	000b      	movs	r3, r1
 80030de:	0010      	movs	r0, r2
 80030e0:	0019      	movs	r1, r3
 80030e2:	2200      	movs	r2, #0
 80030e4:	4bae      	ldr	r3, [pc, #696]	; (80033a0 <compensate_pressure+0x338>)
 80030e6:	f7fd fe35 	bl	8000d54 <__aeabi_ddiv>
 80030ea:	0002      	movs	r2, r0
 80030ec:	000b      	movs	r3, r1
 80030ee:	613a      	str	r2, [r7, #16]
 80030f0:	617b      	str	r3, [r7, #20]
    var2 = var2 + var1 * ((double)calib_data->dig_p5) * 2.0;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	220e      	movs	r2, #14
 80030f6:	5e9b      	ldrsh	r3, [r3, r2]
 80030f8:	0018      	movs	r0, r3
 80030fa:	f7ff f87f 	bl	80021fc <__aeabi_i2d>
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	f7fe fa29 	bl	8001558 <__aeabi_dmul>
 8003106:	0002      	movs	r2, r0
 8003108:	000b      	movs	r3, r1
 800310a:	0010      	movs	r0, r2
 800310c:	0019      	movs	r1, r3
 800310e:	0002      	movs	r2, r0
 8003110:	000b      	movs	r3, r1
 8003112:	f7fd fae3 	bl	80006dc <__aeabi_dadd>
 8003116:	0002      	movs	r2, r0
 8003118:	000b      	movs	r3, r1
 800311a:	6938      	ldr	r0, [r7, #16]
 800311c:	6979      	ldr	r1, [r7, #20]
 800311e:	f7fd fadd 	bl	80006dc <__aeabi_dadd>
 8003122:	0002      	movs	r2, r0
 8003124:	000b      	movs	r3, r1
 8003126:	613a      	str	r2, [r7, #16]
 8003128:	617b      	str	r3, [r7, #20]
    var2 = (var2 / 4.0) + (((double)calib_data->dig_p4) * 65536.0);
 800312a:	2200      	movs	r2, #0
 800312c:	4b9d      	ldr	r3, [pc, #628]	; (80033a4 <compensate_pressure+0x33c>)
 800312e:	6938      	ldr	r0, [r7, #16]
 8003130:	6979      	ldr	r1, [r7, #20]
 8003132:	f7fd fe0f 	bl	8000d54 <__aeabi_ddiv>
 8003136:	0002      	movs	r2, r0
 8003138:	000b      	movs	r3, r1
 800313a:	0014      	movs	r4, r2
 800313c:	001d      	movs	r5, r3
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	220c      	movs	r2, #12
 8003142:	5e9b      	ldrsh	r3, [r3, r2]
 8003144:	0018      	movs	r0, r3
 8003146:	f7ff f859 	bl	80021fc <__aeabi_i2d>
 800314a:	2200      	movs	r2, #0
 800314c:	4b96      	ldr	r3, [pc, #600]	; (80033a8 <compensate_pressure+0x340>)
 800314e:	f7fe fa03 	bl	8001558 <__aeabi_dmul>
 8003152:	0002      	movs	r2, r0
 8003154:	000b      	movs	r3, r1
 8003156:	0020      	movs	r0, r4
 8003158:	0029      	movs	r1, r5
 800315a:	f7fd fabf 	bl	80006dc <__aeabi_dadd>
 800315e:	0002      	movs	r2, r0
 8003160:	000b      	movs	r3, r1
 8003162:	613a      	str	r2, [r7, #16]
 8003164:	617b      	str	r3, [r7, #20]
    var3 = ((double)calib_data->dig_p3) * var1 * var1 / 524288.0;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	220a      	movs	r2, #10
 800316a:	5e9b      	ldrsh	r3, [r3, r2]
 800316c:	0018      	movs	r0, r3
 800316e:	f7ff f845 	bl	80021fc <__aeabi_i2d>
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f7fe f9ef 	bl	8001558 <__aeabi_dmul>
 800317a:	0002      	movs	r2, r0
 800317c:	000b      	movs	r3, r1
 800317e:	0010      	movs	r0, r2
 8003180:	0019      	movs	r1, r3
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	f7fe f9e7 	bl	8001558 <__aeabi_dmul>
 800318a:	0002      	movs	r2, r0
 800318c:	000b      	movs	r3, r1
 800318e:	0010      	movs	r0, r2
 8003190:	0019      	movs	r1, r3
 8003192:	2200      	movs	r2, #0
 8003194:	4b85      	ldr	r3, [pc, #532]	; (80033ac <compensate_pressure+0x344>)
 8003196:	f7fd fddd 	bl	8000d54 <__aeabi_ddiv>
 800319a:	0002      	movs	r2, r0
 800319c:	000b      	movs	r3, r1
 800319e:	60ba      	str	r2, [r7, #8]
 80031a0:	60fb      	str	r3, [r7, #12]
    var1 = (var3 + ((double)calib_data->dig_p2) * var1) / 524288.0;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	2208      	movs	r2, #8
 80031a6:	5e9b      	ldrsh	r3, [r3, r2]
 80031a8:	0018      	movs	r0, r3
 80031aa:	f7ff f827 	bl	80021fc <__aeabi_i2d>
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	f7fe f9d1 	bl	8001558 <__aeabi_dmul>
 80031b6:	0002      	movs	r2, r0
 80031b8:	000b      	movs	r3, r1
 80031ba:	0010      	movs	r0, r2
 80031bc:	0019      	movs	r1, r3
 80031be:	68ba      	ldr	r2, [r7, #8]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f7fd fa8b 	bl	80006dc <__aeabi_dadd>
 80031c6:	0002      	movs	r2, r0
 80031c8:	000b      	movs	r3, r1
 80031ca:	0010      	movs	r0, r2
 80031cc:	0019      	movs	r1, r3
 80031ce:	2200      	movs	r2, #0
 80031d0:	4b76      	ldr	r3, [pc, #472]	; (80033ac <compensate_pressure+0x344>)
 80031d2:	f7fd fdbf 	bl	8000d54 <__aeabi_ddiv>
 80031d6:	0002      	movs	r2, r0
 80031d8:	000b      	movs	r3, r1
 80031da:	61ba      	str	r2, [r7, #24]
 80031dc:	61fb      	str	r3, [r7, #28]
    var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_p1);
 80031de:	2200      	movs	r2, #0
 80031e0:	4b6f      	ldr	r3, [pc, #444]	; (80033a0 <compensate_pressure+0x338>)
 80031e2:	69b8      	ldr	r0, [r7, #24]
 80031e4:	69f9      	ldr	r1, [r7, #28]
 80031e6:	f7fd fdb5 	bl	8000d54 <__aeabi_ddiv>
 80031ea:	0002      	movs	r2, r0
 80031ec:	000b      	movs	r3, r1
 80031ee:	0010      	movs	r0, r2
 80031f0:	0019      	movs	r1, r3
 80031f2:	2200      	movs	r2, #0
 80031f4:	4b6e      	ldr	r3, [pc, #440]	; (80033b0 <compensate_pressure+0x348>)
 80031f6:	f7fd fa71 	bl	80006dc <__aeabi_dadd>
 80031fa:	0002      	movs	r2, r0
 80031fc:	000b      	movs	r3, r1
 80031fe:	0014      	movs	r4, r2
 8003200:	001d      	movs	r5, r3
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	88db      	ldrh	r3, [r3, #6]
 8003206:	0018      	movs	r0, r3
 8003208:	f7ff f828 	bl	800225c <__aeabi_ui2d>
 800320c:	0002      	movs	r2, r0
 800320e:	000b      	movs	r3, r1
 8003210:	0020      	movs	r0, r4
 8003212:	0029      	movs	r1, r5
 8003214:	f7fe f9a0 	bl	8001558 <__aeabi_dmul>
 8003218:	0002      	movs	r2, r0
 800321a:	000b      	movs	r3, r1
 800321c:	61ba      	str	r2, [r7, #24]
 800321e:	61fb      	str	r3, [r7, #28]

    /* avoid exception caused by division by zero */
    if (var1 > (0.0))
 8003220:	2200      	movs	r2, #0
 8003222:	2300      	movs	r3, #0
 8003224:	69b8      	ldr	r0, [r7, #24]
 8003226:	69f9      	ldr	r1, [r7, #28]
 8003228:	f7fd f92a 	bl	8000480 <__aeabi_dcmpgt>
 800322c:	1e03      	subs	r3, r0, #0
 800322e:	d100      	bne.n	8003232 <compensate_pressure+0x1ca>
 8003230:	e0a4      	b.n	800337c <compensate_pressure+0x314>
    {
        pressure = 1048576.0 - (double) uncomp_data->pressure;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	0018      	movs	r0, r3
 8003238:	f7ff f810 	bl	800225c <__aeabi_ui2d>
 800323c:	0002      	movs	r2, r0
 800323e:	000b      	movs	r3, r1
 8003240:	2000      	movs	r0, #0
 8003242:	495c      	ldr	r1, [pc, #368]	; (80033b4 <compensate_pressure+0x34c>)
 8003244:	f7fe fbf4 	bl	8001a30 <__aeabi_dsub>
 8003248:	0002      	movs	r2, r0
 800324a:	000b      	movs	r3, r1
 800324c:	633a      	str	r2, [r7, #48]	; 0x30
 800324e:	637b      	str	r3, [r7, #52]	; 0x34
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8003250:	2200      	movs	r2, #0
 8003252:	4b59      	ldr	r3, [pc, #356]	; (80033b8 <compensate_pressure+0x350>)
 8003254:	6938      	ldr	r0, [r7, #16]
 8003256:	6979      	ldr	r1, [r7, #20]
 8003258:	f7fd fd7c 	bl	8000d54 <__aeabi_ddiv>
 800325c:	0002      	movs	r2, r0
 800325e:	000b      	movs	r3, r1
 8003260:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003262:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003264:	f7fe fbe4 	bl	8001a30 <__aeabi_dsub>
 8003268:	0002      	movs	r2, r0
 800326a:	000b      	movs	r3, r1
 800326c:	0010      	movs	r0, r2
 800326e:	0019      	movs	r1, r3
 8003270:	2200      	movs	r2, #0
 8003272:	4b52      	ldr	r3, [pc, #328]	; (80033bc <compensate_pressure+0x354>)
 8003274:	f7fe f970 	bl	8001558 <__aeabi_dmul>
 8003278:	0002      	movs	r2, r0
 800327a:	000b      	movs	r3, r1
 800327c:	0010      	movs	r0, r2
 800327e:	0019      	movs	r1, r3
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	f7fd fd66 	bl	8000d54 <__aeabi_ddiv>
 8003288:	0002      	movs	r2, r0
 800328a:	000b      	movs	r3, r1
 800328c:	633a      	str	r2, [r7, #48]	; 0x30
 800328e:	637b      	str	r3, [r7, #52]	; 0x34
        var1 = ((double)calib_data->dig_p9) * pressure * pressure / 2147483648.0;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	2216      	movs	r2, #22
 8003294:	5e9b      	ldrsh	r3, [r3, r2]
 8003296:	0018      	movs	r0, r3
 8003298:	f7fe ffb0 	bl	80021fc <__aeabi_i2d>
 800329c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800329e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032a0:	f7fe f95a 	bl	8001558 <__aeabi_dmul>
 80032a4:	0002      	movs	r2, r0
 80032a6:	000b      	movs	r3, r1
 80032a8:	0010      	movs	r0, r2
 80032aa:	0019      	movs	r1, r3
 80032ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032b0:	f7fe f952 	bl	8001558 <__aeabi_dmul>
 80032b4:	0002      	movs	r2, r0
 80032b6:	000b      	movs	r3, r1
 80032b8:	0010      	movs	r0, r2
 80032ba:	0019      	movs	r1, r3
 80032bc:	2200      	movs	r2, #0
 80032be:	4b40      	ldr	r3, [pc, #256]	; (80033c0 <compensate_pressure+0x358>)
 80032c0:	f7fd fd48 	bl	8000d54 <__aeabi_ddiv>
 80032c4:	0002      	movs	r2, r0
 80032c6:	000b      	movs	r3, r1
 80032c8:	61ba      	str	r2, [r7, #24]
 80032ca:	61fb      	str	r3, [r7, #28]
        var2 = pressure * ((double)calib_data->dig_p8) / 32768.0;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	2214      	movs	r2, #20
 80032d0:	5e9b      	ldrsh	r3, [r3, r2]
 80032d2:	0018      	movs	r0, r3
 80032d4:	f7fe ff92 	bl	80021fc <__aeabi_i2d>
 80032d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032dc:	f7fe f93c 	bl	8001558 <__aeabi_dmul>
 80032e0:	0002      	movs	r2, r0
 80032e2:	000b      	movs	r3, r1
 80032e4:	0010      	movs	r0, r2
 80032e6:	0019      	movs	r1, r3
 80032e8:	2200      	movs	r2, #0
 80032ea:	4b2d      	ldr	r3, [pc, #180]	; (80033a0 <compensate_pressure+0x338>)
 80032ec:	f7fd fd32 	bl	8000d54 <__aeabi_ddiv>
 80032f0:	0002      	movs	r2, r0
 80032f2:	000b      	movs	r3, r1
 80032f4:	613a      	str	r2, [r7, #16]
 80032f6:	617b      	str	r3, [r7, #20]
        pressure = pressure + (var1 + var2 + ((double)calib_data->dig_p7)) / 16.0;
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	69b8      	ldr	r0, [r7, #24]
 80032fe:	69f9      	ldr	r1, [r7, #28]
 8003300:	f7fd f9ec 	bl	80006dc <__aeabi_dadd>
 8003304:	0002      	movs	r2, r0
 8003306:	000b      	movs	r3, r1
 8003308:	0014      	movs	r4, r2
 800330a:	001d      	movs	r5, r3
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	2212      	movs	r2, #18
 8003310:	5e9b      	ldrsh	r3, [r3, r2]
 8003312:	0018      	movs	r0, r3
 8003314:	f7fe ff72 	bl	80021fc <__aeabi_i2d>
 8003318:	0002      	movs	r2, r0
 800331a:	000b      	movs	r3, r1
 800331c:	0020      	movs	r0, r4
 800331e:	0029      	movs	r1, r5
 8003320:	f7fd f9dc 	bl	80006dc <__aeabi_dadd>
 8003324:	0002      	movs	r2, r0
 8003326:	000b      	movs	r3, r1
 8003328:	0010      	movs	r0, r2
 800332a:	0019      	movs	r1, r3
 800332c:	2200      	movs	r2, #0
 800332e:	4b25      	ldr	r3, [pc, #148]	; (80033c4 <compensate_pressure+0x35c>)
 8003330:	f7fd fd10 	bl	8000d54 <__aeabi_ddiv>
 8003334:	0002      	movs	r2, r0
 8003336:	000b      	movs	r3, r1
 8003338:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800333a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800333c:	f7fd f9ce 	bl	80006dc <__aeabi_dadd>
 8003340:	0002      	movs	r2, r0
 8003342:	000b      	movs	r3, r1
 8003344:	633a      	str	r2, [r7, #48]	; 0x30
 8003346:	637b      	str	r3, [r7, #52]	; 0x34

        if (pressure < pressure_min)
 8003348:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800334a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800334c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800334e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003350:	f7fd f882 	bl	8000458 <__aeabi_dcmplt>
 8003354:	1e03      	subs	r3, r0, #0
 8003356:	d004      	beq.n	8003362 <compensate_pressure+0x2fa>
        {
            pressure = pressure_min;
 8003358:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800335a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335c:	633a      	str	r2, [r7, #48]	; 0x30
 800335e:	637b      	str	r3, [r7, #52]	; 0x34
 8003360:	e010      	b.n	8003384 <compensate_pressure+0x31c>
        }
        else if (pressure > pressure_max)
 8003362:	6a3a      	ldr	r2, [r7, #32]
 8003364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003366:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003368:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800336a:	f7fd f889 	bl	8000480 <__aeabi_dcmpgt>
 800336e:	1e03      	subs	r3, r0, #0
 8003370:	d008      	beq.n	8003384 <compensate_pressure+0x31c>
        {
            pressure = pressure_max;
 8003372:	6a3a      	ldr	r2, [r7, #32]
 8003374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003376:	633a      	str	r2, [r7, #48]	; 0x30
 8003378:	637b      	str	r3, [r7, #52]	; 0x34
 800337a:	e003      	b.n	8003384 <compensate_pressure+0x31c>
        }
    }
    else /* Invalid case */
    {
        pressure = pressure_min;
 800337c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800337e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003380:	633a      	str	r2, [r7, #48]	; 0x30
 8003382:	637b      	str	r3, [r7, #52]	; 0x34
    }

    return pressure;
 8003384:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003388:	0010      	movs	r0, r2
 800338a:	0019      	movs	r1, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	b00e      	add	sp, #56	; 0x38
 8003390:	bdb0      	pop	{r4, r5, r7, pc}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	40dd4c00 	.word	0x40dd4c00
 8003398:	40fadb00 	.word	0x40fadb00
 800339c:	40ef4000 	.word	0x40ef4000
 80033a0:	40e00000 	.word	0x40e00000
 80033a4:	40100000 	.word	0x40100000
 80033a8:	40f00000 	.word	0x40f00000
 80033ac:	41200000 	.word	0x41200000
 80033b0:	3ff00000 	.word	0x3ff00000
 80033b4:	41300000 	.word	0x41300000
 80033b8:	40b00000 	.word	0x40b00000
 80033bc:	40b86a00 	.word	0x40b86a00
 80033c0:	41e00000 	.word	0x41e00000
 80033c4:	40300000 	.word	0x40300000

080033c8 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
                                  const struct bme280_calib_data *calib_data)
{
 80033c8:	b5b0      	push	{r4, r5, r7, lr}
 80033ca:	b094      	sub	sp, #80	; 0x50
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
    double humidity;
    double humidity_min = 0.0;
 80033d2:	2200      	movs	r2, #0
 80033d4:	2300      	movs	r3, #0
 80033d6:	643a      	str	r2, [r7, #64]	; 0x40
 80033d8:	647b      	str	r3, [r7, #68]	; 0x44
    double humidity_max = 100.0;
 80033da:	2200      	movs	r2, #0
 80033dc:	4b79      	ldr	r3, [pc, #484]	; (80035c4 <compensate_humidity+0x1fc>)
 80033de:	63ba      	str	r2, [r7, #56]	; 0x38
 80033e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    double var3;
    double var4;
    double var5;
    double var6;

    var1 = ((double)calib_data->t_fine) - 76800.0;
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	0018      	movs	r0, r3
 80033e8:	f7fe ff08 	bl	80021fc <__aeabi_i2d>
 80033ec:	2200      	movs	r2, #0
 80033ee:	4b76      	ldr	r3, [pc, #472]	; (80035c8 <compensate_humidity+0x200>)
 80033f0:	f7fe fb1e 	bl	8001a30 <__aeabi_dsub>
 80033f4:	0002      	movs	r2, r0
 80033f6:	000b      	movs	r3, r1
 80033f8:	633a      	str	r2, [r7, #48]	; 0x30
 80033fa:	637b      	str	r3, [r7, #52]	; 0x34
    var2 = (((double)calib_data->dig_h4) * 64.0 + (((double)calib_data->dig_h5) / 16384.0) * var1);
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	221e      	movs	r2, #30
 8003400:	5e9b      	ldrsh	r3, [r3, r2]
 8003402:	0018      	movs	r0, r3
 8003404:	f7fe fefa 	bl	80021fc <__aeabi_i2d>
 8003408:	2200      	movs	r2, #0
 800340a:	4b70      	ldr	r3, [pc, #448]	; (80035cc <compensate_humidity+0x204>)
 800340c:	f7fe f8a4 	bl	8001558 <__aeabi_dmul>
 8003410:	0002      	movs	r2, r0
 8003412:	000b      	movs	r3, r1
 8003414:	0014      	movs	r4, r2
 8003416:	001d      	movs	r5, r3
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	2220      	movs	r2, #32
 800341c:	5e9b      	ldrsh	r3, [r3, r2]
 800341e:	0018      	movs	r0, r3
 8003420:	f7fe feec 	bl	80021fc <__aeabi_i2d>
 8003424:	2200      	movs	r2, #0
 8003426:	4b6a      	ldr	r3, [pc, #424]	; (80035d0 <compensate_humidity+0x208>)
 8003428:	f7fd fc94 	bl	8000d54 <__aeabi_ddiv>
 800342c:	0002      	movs	r2, r0
 800342e:	000b      	movs	r3, r1
 8003430:	0010      	movs	r0, r2
 8003432:	0019      	movs	r1, r3
 8003434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003438:	f7fe f88e 	bl	8001558 <__aeabi_dmul>
 800343c:	0002      	movs	r2, r0
 800343e:	000b      	movs	r3, r1
 8003440:	0020      	movs	r0, r4
 8003442:	0029      	movs	r1, r5
 8003444:	f7fd f94a 	bl	80006dc <__aeabi_dadd>
 8003448:	0002      	movs	r2, r0
 800344a:	000b      	movs	r3, r1
 800344c:	62ba      	str	r2, [r7, #40]	; 0x28
 800344e:	62fb      	str	r3, [r7, #44]	; 0x2c
    var3 = uncomp_data->humidity - var2;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	0018      	movs	r0, r3
 8003456:	f7fe ff01 	bl	800225c <__aeabi_ui2d>
 800345a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800345c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800345e:	f7fe fae7 	bl	8001a30 <__aeabi_dsub>
 8003462:	0002      	movs	r2, r0
 8003464:	000b      	movs	r3, r1
 8003466:	623a      	str	r2, [r7, #32]
 8003468:	627b      	str	r3, [r7, #36]	; 0x24
    var4 = ((double)calib_data->dig_h2) / 65536.0;
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	221a      	movs	r2, #26
 800346e:	5e9b      	ldrsh	r3, [r3, r2]
 8003470:	0018      	movs	r0, r3
 8003472:	f7fe fec3 	bl	80021fc <__aeabi_i2d>
 8003476:	2200      	movs	r2, #0
 8003478:	4b56      	ldr	r3, [pc, #344]	; (80035d4 <compensate_humidity+0x20c>)
 800347a:	f7fd fc6b 	bl	8000d54 <__aeabi_ddiv>
 800347e:	0002      	movs	r2, r0
 8003480:	000b      	movs	r3, r1
 8003482:	61ba      	str	r2, [r7, #24]
 8003484:	61fb      	str	r3, [r7, #28]
    var5 = (1.0 + (((double)calib_data->dig_h3) / 67108864.0) * var1);
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	7f1b      	ldrb	r3, [r3, #28]
 800348a:	0018      	movs	r0, r3
 800348c:	f7fe fee6 	bl	800225c <__aeabi_ui2d>
 8003490:	2200      	movs	r2, #0
 8003492:	4b51      	ldr	r3, [pc, #324]	; (80035d8 <compensate_humidity+0x210>)
 8003494:	f7fd fc5e 	bl	8000d54 <__aeabi_ddiv>
 8003498:	0002      	movs	r2, r0
 800349a:	000b      	movs	r3, r1
 800349c:	0010      	movs	r0, r2
 800349e:	0019      	movs	r1, r3
 80034a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034a4:	f7fe f858 	bl	8001558 <__aeabi_dmul>
 80034a8:	0002      	movs	r2, r0
 80034aa:	000b      	movs	r3, r1
 80034ac:	0010      	movs	r0, r2
 80034ae:	0019      	movs	r1, r3
 80034b0:	2200      	movs	r2, #0
 80034b2:	4b4a      	ldr	r3, [pc, #296]	; (80035dc <compensate_humidity+0x214>)
 80034b4:	f7fd f912 	bl	80006dc <__aeabi_dadd>
 80034b8:	0002      	movs	r2, r0
 80034ba:	000b      	movs	r3, r1
 80034bc:	613a      	str	r2, [r7, #16]
 80034be:	617b      	str	r3, [r7, #20]
    var6 = 1.0 + (((double)calib_data->dig_h6) / 67108864.0) * var1 * var5;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	2222      	movs	r2, #34	; 0x22
 80034c4:	569b      	ldrsb	r3, [r3, r2]
 80034c6:	0018      	movs	r0, r3
 80034c8:	f7fe fe98 	bl	80021fc <__aeabi_i2d>
 80034cc:	2200      	movs	r2, #0
 80034ce:	4b42      	ldr	r3, [pc, #264]	; (80035d8 <compensate_humidity+0x210>)
 80034d0:	f7fd fc40 	bl	8000d54 <__aeabi_ddiv>
 80034d4:	0002      	movs	r2, r0
 80034d6:	000b      	movs	r3, r1
 80034d8:	0010      	movs	r0, r2
 80034da:	0019      	movs	r1, r3
 80034dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e0:	f7fe f83a 	bl	8001558 <__aeabi_dmul>
 80034e4:	0002      	movs	r2, r0
 80034e6:	000b      	movs	r3, r1
 80034e8:	0010      	movs	r0, r2
 80034ea:	0019      	movs	r1, r3
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	f7fe f832 	bl	8001558 <__aeabi_dmul>
 80034f4:	0002      	movs	r2, r0
 80034f6:	000b      	movs	r3, r1
 80034f8:	0010      	movs	r0, r2
 80034fa:	0019      	movs	r1, r3
 80034fc:	2200      	movs	r2, #0
 80034fe:	4b37      	ldr	r3, [pc, #220]	; (80035dc <compensate_humidity+0x214>)
 8003500:	f7fd f8ec 	bl	80006dc <__aeabi_dadd>
 8003504:	0002      	movs	r2, r0
 8003506:	000b      	movs	r3, r1
 8003508:	60ba      	str	r2, [r7, #8]
 800350a:	60fb      	str	r3, [r7, #12]
    var6 = var3 * var4 * (var5 * var6);
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	6a38      	ldr	r0, [r7, #32]
 8003512:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003514:	f7fe f820 	bl	8001558 <__aeabi_dmul>
 8003518:	0002      	movs	r2, r0
 800351a:	000b      	movs	r3, r1
 800351c:	0014      	movs	r4, r2
 800351e:	001d      	movs	r5, r3
 8003520:	68ba      	ldr	r2, [r7, #8]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6938      	ldr	r0, [r7, #16]
 8003526:	6979      	ldr	r1, [r7, #20]
 8003528:	f7fe f816 	bl	8001558 <__aeabi_dmul>
 800352c:	0002      	movs	r2, r0
 800352e:	000b      	movs	r3, r1
 8003530:	0020      	movs	r0, r4
 8003532:	0029      	movs	r1, r5
 8003534:	f7fe f810 	bl	8001558 <__aeabi_dmul>
 8003538:	0002      	movs	r2, r0
 800353a:	000b      	movs	r3, r1
 800353c:	60ba      	str	r2, [r7, #8]
 800353e:	60fb      	str	r3, [r7, #12]
    humidity = var6 * (1.0 - ((double)calib_data->dig_h1) * var6 / 524288.0);
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	7e1b      	ldrb	r3, [r3, #24]
 8003544:	0018      	movs	r0, r3
 8003546:	f7fe fe89 	bl	800225c <__aeabi_ui2d>
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	f7fe f803 	bl	8001558 <__aeabi_dmul>
 8003552:	0002      	movs	r2, r0
 8003554:	000b      	movs	r3, r1
 8003556:	0010      	movs	r0, r2
 8003558:	0019      	movs	r1, r3
 800355a:	2200      	movs	r2, #0
 800355c:	4b20      	ldr	r3, [pc, #128]	; (80035e0 <compensate_humidity+0x218>)
 800355e:	f7fd fbf9 	bl	8000d54 <__aeabi_ddiv>
 8003562:	0002      	movs	r2, r0
 8003564:	000b      	movs	r3, r1
 8003566:	2000      	movs	r0, #0
 8003568:	491c      	ldr	r1, [pc, #112]	; (80035dc <compensate_humidity+0x214>)
 800356a:	f7fe fa61 	bl	8001a30 <__aeabi_dsub>
 800356e:	0002      	movs	r2, r0
 8003570:	000b      	movs	r3, r1
 8003572:	68b8      	ldr	r0, [r7, #8]
 8003574:	68f9      	ldr	r1, [r7, #12]
 8003576:	f7fd ffef 	bl	8001558 <__aeabi_dmul>
 800357a:	0002      	movs	r2, r0
 800357c:	000b      	movs	r3, r1
 800357e:	64ba      	str	r2, [r7, #72]	; 0x48
 8003580:	64fb      	str	r3, [r7, #76]	; 0x4c

    if (humidity > humidity_max)
 8003582:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003586:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003588:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800358a:	f7fc ff79 	bl	8000480 <__aeabi_dcmpgt>
 800358e:	1e03      	subs	r3, r0, #0
 8003590:	d004      	beq.n	800359c <compensate_humidity+0x1d4>
    {
        humidity = humidity_max;
 8003592:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003596:	64ba      	str	r2, [r7, #72]	; 0x48
 8003598:	64fb      	str	r3, [r7, #76]	; 0x4c
 800359a:	e00b      	b.n	80035b4 <compensate_humidity+0x1ec>
    }
    else if (humidity < humidity_min)
 800359c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800359e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035a0:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80035a2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80035a4:	f7fc ff58 	bl	8000458 <__aeabi_dcmplt>
 80035a8:	1e03      	subs	r3, r0, #0
 80035aa:	d003      	beq.n	80035b4 <compensate_humidity+0x1ec>
    {
        humidity = humidity_min;
 80035ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80035ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035b0:	64ba      	str	r2, [r7, #72]	; 0x48
 80035b2:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    return humidity;
 80035b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80035b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80035b8:	0010      	movs	r0, r2
 80035ba:	0019      	movs	r1, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	b014      	add	sp, #80	; 0x50
 80035c0:	bdb0      	pop	{r4, r5, r7, pc}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	40590000 	.word	0x40590000
 80035c8:	40f2c000 	.word	0x40f2c000
 80035cc:	40500000 	.word	0x40500000
 80035d0:	40d00000 	.word	0x40d00000
 80035d4:	40f00000 	.word	0x40f00000
 80035d8:	41900000 	.word	0x41900000
 80035dc:	3ff00000 	.word	0x3ff00000
 80035e0:	41200000 	.word	0x41200000

080035e4 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 80035e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035e6:	b08b      	sub	sp, #44	; 0x2c
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 80035ec:	2626      	movs	r6, #38	; 0x26
 80035ee:	19bb      	adds	r3, r7, r6
 80035f0:	2288      	movs	r2, #136	; 0x88
 80035f2:	701a      	strb	r2, [r3, #0]

    /* Array to store calibration data */
    uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = { 0 };
 80035f4:	250c      	movs	r5, #12
 80035f6:	197b      	adds	r3, r7, r5
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	3304      	adds	r3, #4
 80035fe:	2216      	movs	r2, #22
 8003600:	2100      	movs	r1, #0
 8003602:	0018      	movs	r0, r3
 8003604:	f004 f8cc 	bl	80077a0 <memset>

    /* Read the calibration data from the sensor */
    rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8003608:	2427      	movs	r4, #39	; 0x27
 800360a:	193c      	adds	r4, r7, r4
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	1979      	adds	r1, r7, r5
 8003610:	19bb      	adds	r3, r7, r6
 8003612:	7818      	ldrb	r0, [r3, #0]
 8003614:	0013      	movs	r3, r2
 8003616:	221a      	movs	r2, #26
 8003618:	f7fe fede 	bl	80023d8 <bme280_get_regs>
 800361c:	0003      	movs	r3, r0
 800361e:	7023      	strb	r3, [r4, #0]

    if (rslt == BME280_OK)
 8003620:	2427      	movs	r4, #39	; 0x27
 8003622:	193b      	adds	r3, r7, r4
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	b25b      	sxtb	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d11f      	bne.n	800366c <get_calib_data+0x88>
    {
        /* Parse temperature and pressure calibration data and store
         * it in device structure
         */
        parse_temp_press_calib_data(calib_data, dev);
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	197b      	adds	r3, r7, r5
 8003630:	0011      	movs	r1, r2
 8003632:	0018      	movs	r0, r3
 8003634:	f000 f85a 	bl	80036ec <parse_temp_press_calib_data>
        reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8003638:	19bb      	adds	r3, r7, r6
 800363a:	22e1      	movs	r2, #225	; 0xe1
 800363c:	701a      	strb	r2, [r3, #0]

        /* Read the humidity calibration data from the sensor */
        rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 800363e:	193c      	adds	r4, r7, r4
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	1979      	adds	r1, r7, r5
 8003644:	19bb      	adds	r3, r7, r6
 8003646:	7818      	ldrb	r0, [r3, #0]
 8003648:	0013      	movs	r3, r2
 800364a:	2207      	movs	r2, #7
 800364c:	f7fe fec4 	bl	80023d8 <bme280_get_regs>
 8003650:	0003      	movs	r3, r0
 8003652:	7023      	strb	r3, [r4, #0]

        if (rslt == BME280_OK)
 8003654:	2427      	movs	r4, #39	; 0x27
 8003656:	193b      	adds	r3, r7, r4
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	b25b      	sxtb	r3, r3
 800365c:	2b00      	cmp	r3, #0
 800365e:	d105      	bne.n	800366c <get_calib_data+0x88>
        {
            /* Parse humidity calibration data and store it in
             * device structure
             */
            parse_humidity_calib_data(calib_data, dev);
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	197b      	adds	r3, r7, r5
 8003664:	0011      	movs	r1, r2
 8003666:	0018      	movs	r0, r3
 8003668:	f000 f8ed 	bl	8003846 <parse_humidity_calib_data>
        }
    }

    return rslt;
 800366c:	2327      	movs	r3, #39	; 0x27
 800366e:	18fb      	adds	r3, r7, r3
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	b25b      	sxtb	r3, r3
}
 8003674:	0018      	movs	r0, r3
 8003676:	46bd      	mov	sp, r7
 8003678:	b00b      	add	sp, #44	; 0x2c
 800367a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800367c <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
 8003688:	001a      	movs	r2, r3
 800368a:	1cfb      	adds	r3, r7, #3
 800368c:	701a      	strb	r2, [r3, #0]
    uint8_t index;

    for (index = 1; index < len; index++)
 800368e:	2317      	movs	r3, #23
 8003690:	18fb      	adds	r3, r7, r3
 8003692:	2201      	movs	r2, #1
 8003694:	701a      	strb	r2, [r3, #0]
 8003696:	e01d      	b.n	80036d4 <interleave_reg_addr+0x58>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8003698:	2017      	movs	r0, #23
 800369a:	183b      	adds	r3, r7, r0
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	18d2      	adds	r2, r2, r3
 80036a2:	183b      	adds	r3, r7, r0
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	3b01      	subs	r3, #1
 80036aa:	68b9      	ldr	r1, [r7, #8]
 80036ac:	18cb      	adds	r3, r1, r3
 80036ae:	7812      	ldrb	r2, [r2, #0]
 80036b0:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 80036b2:	183b      	adds	r3, r7, r0
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	18d2      	adds	r2, r2, r3
 80036ba:	183b      	adds	r3, r7, r0
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	0019      	movs	r1, r3
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	185b      	adds	r3, r3, r1
 80036c6:	7812      	ldrb	r2, [r2, #0]
 80036c8:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 80036ca:	183b      	adds	r3, r7, r0
 80036cc:	781a      	ldrb	r2, [r3, #0]
 80036ce:	183b      	adds	r3, r7, r0
 80036d0:	3201      	adds	r2, #1
 80036d2:	701a      	strb	r2, [r3, #0]
 80036d4:	2317      	movs	r3, #23
 80036d6:	18fa      	adds	r2, r7, r3
 80036d8:	1cfb      	adds	r3, r7, #3
 80036da:	7812      	ldrb	r2, [r2, #0]
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d3da      	bcc.n	8003698 <interleave_reg_addr+0x1c>
    }
}
 80036e2:	46c0      	nop			; (mov r8, r8)
 80036e4:	46c0      	nop			; (mov r8, r8)
 80036e6:	46bd      	mov	sp, r7
 80036e8:	b006      	add	sp, #24
 80036ea:	bd80      	pop	{r7, pc}

080036ec <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	3318      	adds	r3, #24
 80036fa:	60fb      	str	r3, [r7, #12]

    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	3301      	adds	r3, #1
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	021b      	lsls	r3, r3, #8
 8003704:	b21a      	sxth	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	b21b      	sxth	r3, r3
 800370c:	4313      	orrs	r3, r2
 800370e:	b21b      	sxth	r3, r3
 8003710:	b29a      	uxth	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	801a      	strh	r2, [r3, #0]
    calib_data->dig_t2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3303      	adds	r3, #3
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	021b      	lsls	r3, r3, #8
 800371e:	b21a      	sxth	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3302      	adds	r3, #2
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	b21b      	sxth	r3, r3
 8003728:	4313      	orrs	r3, r2
 800372a:	b21a      	sxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	805a      	strh	r2, [r3, #2]
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3305      	adds	r3, #5
 8003734:	781b      	ldrb	r3, [r3, #0]
 8003736:	021b      	lsls	r3, r3, #8
 8003738:	b21a      	sxth	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	3304      	adds	r3, #4
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	b21b      	sxth	r3, r3
 8003742:	4313      	orrs	r3, r2
 8003744:	b21a      	sxth	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	809a      	strh	r2, [r3, #4]
    calib_data->dig_p1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	3307      	adds	r3, #7
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	021b      	lsls	r3, r3, #8
 8003752:	b21a      	sxth	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	3306      	adds	r3, #6
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	b21b      	sxth	r3, r3
 800375c:	4313      	orrs	r3, r2
 800375e:	b21b      	sxth	r3, r3
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	80da      	strh	r2, [r3, #6]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3309      	adds	r3, #9
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	021b      	lsls	r3, r3, #8
 800376e:	b21a      	sxth	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3308      	adds	r3, #8
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	b21b      	sxth	r3, r3
 8003778:	4313      	orrs	r3, r2
 800377a:	b21a      	sxth	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	811a      	strh	r2, [r3, #8]
    calib_data->dig_p3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	330b      	adds	r3, #11
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	021b      	lsls	r3, r3, #8
 8003788:	b21a      	sxth	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	330a      	adds	r3, #10
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	b21b      	sxth	r3, r3
 8003792:	4313      	orrs	r3, r2
 8003794:	b21a      	sxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	815a      	strh	r2, [r3, #10]
    calib_data->dig_p4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	330d      	adds	r3, #13
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	021b      	lsls	r3, r3, #8
 80037a2:	b21a      	sxth	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	330c      	adds	r3, #12
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	b21b      	sxth	r3, r3
 80037ac:	4313      	orrs	r3, r2
 80037ae:	b21a      	sxth	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	819a      	strh	r2, [r3, #12]
    calib_data->dig_p5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	330f      	adds	r3, #15
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	021b      	lsls	r3, r3, #8
 80037bc:	b21a      	sxth	r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	330e      	adds	r3, #14
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	b21b      	sxth	r3, r3
 80037c6:	4313      	orrs	r3, r2
 80037c8:	b21a      	sxth	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	81da      	strh	r2, [r3, #14]
    calib_data->dig_p6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	3311      	adds	r3, #17
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	021b      	lsls	r3, r3, #8
 80037d6:	b21a      	sxth	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	3310      	adds	r3, #16
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	b21b      	sxth	r3, r3
 80037e0:	4313      	orrs	r3, r2
 80037e2:	b21a      	sxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	821a      	strh	r2, [r3, #16]
    calib_data->dig_p7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3313      	adds	r3, #19
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	021b      	lsls	r3, r3, #8
 80037f0:	b21a      	sxth	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	3312      	adds	r3, #18
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	b21b      	sxth	r3, r3
 80037fa:	4313      	orrs	r3, r2
 80037fc:	b21a      	sxth	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	825a      	strh	r2, [r3, #18]
    calib_data->dig_p8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	3315      	adds	r3, #21
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	021b      	lsls	r3, r3, #8
 800380a:	b21a      	sxth	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3314      	adds	r3, #20
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	b21b      	sxth	r3, r3
 8003814:	4313      	orrs	r3, r2
 8003816:	b21a      	sxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	829a      	strh	r2, [r3, #20]
    calib_data->dig_p9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3317      	adds	r3, #23
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	021b      	lsls	r3, r3, #8
 8003824:	b21a      	sxth	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	3316      	adds	r3, #22
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	b21b      	sxth	r3, r3
 800382e:	4313      	orrs	r3, r2
 8003830:	b21a      	sxth	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	82da      	strh	r2, [r3, #22]
    calib_data->dig_h1 = reg_data[25];
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	7e5a      	ldrb	r2, [r3, #25]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	761a      	strb	r2, [r3, #24]
}
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	46bd      	mov	sp, r7
 8003842:	b004      	add	sp, #16
 8003844:	bd80      	pop	{r7, pc}

08003846 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8003846:	b590      	push	{r4, r7, lr}
 8003848:	b087      	sub	sp, #28
 800384a:	af00      	add	r7, sp, #0
 800384c:	6078      	str	r0, [r7, #4]
 800384e:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	3318      	adds	r3, #24
 8003854:	617b      	str	r3, [r7, #20]
    int16_t dig_h4_lsb;
    int16_t dig_h4_msb;
    int16_t dig_h5_lsb;
    int16_t dig_h5_msb;

    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	3301      	adds	r3, #1
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	021b      	lsls	r3, r3, #8
 800385e:	b21a      	sxth	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b21b      	sxth	r3, r3
 8003866:	4313      	orrs	r3, r2
 8003868:	b21a      	sxth	r2, r3
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	835a      	strh	r2, [r3, #26]
    calib_data->dig_h3 = reg_data[2];
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	789a      	ldrb	r2, [r3, #2]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	771a      	strb	r2, [r3, #28]
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3303      	adds	r3, #3
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	b25b      	sxtb	r3, r3
 800387e:	b29b      	uxth	r3, r3
 8003880:	011b      	lsls	r3, r3, #4
 8003882:	b29a      	uxth	r2, r3
 8003884:	2012      	movs	r0, #18
 8003886:	183b      	adds	r3, r7, r0
 8003888:	801a      	strh	r2, [r3, #0]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	b21a      	sxth	r2, r3
 8003892:	2410      	movs	r4, #16
 8003894:	193b      	adds	r3, r7, r4
 8003896:	210f      	movs	r1, #15
 8003898:	400a      	ands	r2, r1
 800389a:	801a      	strh	r2, [r3, #0]
    calib_data->dig_h4 = dig_h4_msb | dig_h4_lsb;
 800389c:	183a      	adds	r2, r7, r0
 800389e:	193b      	adds	r3, r7, r4
 80038a0:	8812      	ldrh	r2, [r2, #0]
 80038a2:	881b      	ldrh	r3, [r3, #0]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	b21a      	sxth	r2, r3
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	83da      	strh	r2, [r3, #30]
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	3305      	adds	r3, #5
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	b25b      	sxtb	r3, r3
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	011b      	lsls	r3, r3, #4
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	210e      	movs	r1, #14
 80038bc:	187b      	adds	r3, r7, r1
 80038be:	801a      	strh	r2, [r3, #0]
    dig_h5_lsb = (int16_t)(reg_data[4] >> 4);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3304      	adds	r3, #4
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	091b      	lsrs	r3, r3, #4
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	200c      	movs	r0, #12
 80038cc:	183b      	adds	r3, r7, r0
 80038ce:	801a      	strh	r2, [r3, #0]
    calib_data->dig_h5 = dig_h5_msb | dig_h5_lsb;
 80038d0:	187a      	adds	r2, r7, r1
 80038d2:	183b      	adds	r3, r7, r0
 80038d4:	8812      	ldrh	r2, [r2, #0]
 80038d6:	881b      	ldrh	r3, [r3, #0]
 80038d8:	4313      	orrs	r3, r2
 80038da:	b21a      	sxth	r2, r3
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	841a      	strh	r2, [r3, #32]
    calib_data->dig_h6 = (int8_t)reg_data[6];
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3306      	adds	r3, #6
 80038e4:	781b      	ldrb	r3, [r3, #0]
 80038e6:	b259      	sxtb	r1, r3
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	2222      	movs	r2, #34	; 0x22
 80038ec:	5499      	strb	r1, [r3, r2]
}
 80038ee:	46c0      	nop			; (mov r8, r8)
 80038f0:	46bd      	mov	sp, r7
 80038f2:	b007      	add	sp, #28
 80038f4:	bd90      	pop	{r4, r7, pc}

080038f6 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b084      	sub	sp, #16
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	0002      	movs	r2, r0
 80038fe:	1dfb      	adds	r3, r7, #7
 8003900:	701a      	strb	r2, [r3, #0]
 8003902:	1dbb      	adds	r3, r7, #6
 8003904:	1c0a      	adds	r2, r1, #0
 8003906:	701a      	strb	r2, [r3, #0]
    uint8_t settings_changed = FALSE;
 8003908:	210f      	movs	r1, #15
 800390a:	187b      	adds	r3, r7, r1
 800390c:	2200      	movs	r2, #0
 800390e:	701a      	strb	r2, [r3, #0]

    if (sub_settings & desired_settings)
 8003910:	1dfb      	adds	r3, r7, #7
 8003912:	1dba      	adds	r2, r7, #6
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	7812      	ldrb	r2, [r2, #0]
 8003918:	4013      	ands	r3, r2
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <are_settings_changed+0x32>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 8003920:	187b      	adds	r3, r7, r1
 8003922:	2201      	movs	r2, #1
 8003924:	701a      	strb	r2, [r3, #0]
 8003926:	e003      	b.n	8003930 <are_settings_changed+0x3a>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8003928:	230f      	movs	r3, #15
 800392a:	18fb      	adds	r3, r7, r3
 800392c:	2200      	movs	r2, #0
 800392e:	701a      	strb	r2, [r3, #0]
    }

    return settings_changed;
 8003930:	230f      	movs	r3, #15
 8003932:	18fb      	adds	r3, r7, r3
 8003934:	781b      	ldrb	r3, [r3, #0]
}
 8003936:	0018      	movs	r0, r3
 8003938:	46bd      	mov	sp, r7
 800393a:	b004      	add	sp, #16
 800393c:	bd80      	pop	{r7, pc}

0800393e <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b084      	sub	sp, #16
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00b      	beq.n	8003964 <null_ptr_check+0x26>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d007      	beq.n	8003964 <null_ptr_check+0x26>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <null_ptr_check+0x26>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d104      	bne.n	800396e <null_ptr_check+0x30>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 8003964:	230f      	movs	r3, #15
 8003966:	18fb      	adds	r3, r7, r3
 8003968:	22ff      	movs	r2, #255	; 0xff
 800396a:	701a      	strb	r2, [r3, #0]
 800396c:	e003      	b.n	8003976 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BME280_OK;
 800396e:	230f      	movs	r3, #15
 8003970:	18fb      	adds	r3, r7, r3
 8003972:	2200      	movs	r2, #0
 8003974:	701a      	strb	r2, [r3, #0]
    }

    return rslt;
 8003976:	230f      	movs	r3, #15
 8003978:	18fb      	adds	r3, r7, r3
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	b25b      	sxtb	r3, r3
}
 800397e:	0018      	movs	r0, r3
 8003980:	46bd      	mov	sp, r7
 8003982:	b004      	add	sp, #16
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003988:	b5b0      	push	{r4, r5, r7, lr}
 800398a:	b094      	sub	sp, #80	; 0x50
 800398c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800398e:	f000 fcd9 	bl	8004344 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003992:	f000 f88b 	bl	8003aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003996:	f000 f9b1 	bl	8003cfc <MX_GPIO_Init>
  MX_TIM2_Init();
 800399a:	f000 f92b 	bl	8003bf4 <MX_TIM2_Init>
  MX_SPI1_Init();
 800399e:	f000 f8f1 	bl	8003b84 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80039a2:	f000 f97b 	bl	8003c9c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  struct bme280_dev dev;
  int8_t rslt = BME280_OK;
 80039a6:	214f      	movs	r1, #79	; 0x4f
 80039a8:	187b      	adds	r3, r7, r1
 80039aa:	2200      	movs	r2, #0
 80039ac:	701a      	strb	r2, [r3, #0]
  uint8_t dev_addr = 0;
 80039ae:	1cfb      	adds	r3, r7, #3
 80039b0:	2200      	movs	r2, #0
 80039b2:	701a      	strb	r2, [r3, #0]

  dev.intf_ptr = &dev_addr;
 80039b4:	1d3b      	adds	r3, r7, #4
 80039b6:	1cfa      	adds	r2, r7, #3
 80039b8:	605a      	str	r2, [r3, #4]
  dev.intf = BME280_SPI_INTF;
 80039ba:	1d3b      	adds	r3, r7, #4
 80039bc:	2200      	movs	r2, #0
 80039be:	721a      	strb	r2, [r3, #8]
  dev.read = user_spi_read;
 80039c0:	1d3b      	adds	r3, r7, #4
 80039c2:	4a33      	ldr	r2, [pc, #204]	; (8003a90 <main+0x108>)
 80039c4:	60da      	str	r2, [r3, #12]
  dev.write = user_spi_write;
 80039c6:	1d3b      	adds	r3, r7, #4
 80039c8:	4a32      	ldr	r2, [pc, #200]	; (8003a94 <main+0x10c>)
 80039ca:	611a      	str	r2, [r3, #16]
  dev.delay_us = user_delay_us;
 80039cc:	1d3b      	adds	r3, r7, #4
 80039ce:	4a32      	ldr	r2, [pc, #200]	; (8003a98 <main+0x110>)
 80039d0:	615a      	str	r2, [r3, #20]

  /*TEST*/
  sprintf((char*)tx_buffer, "%d\n", rslt);
 80039d2:	000c      	movs	r4, r1
 80039d4:	187b      	adds	r3, r7, r1
 80039d6:	2200      	movs	r2, #0
 80039d8:	569a      	ldrsb	r2, [r3, r2]
 80039da:	4930      	ldr	r1, [pc, #192]	; (8003a9c <main+0x114>)
 80039dc:	4b30      	ldr	r3, [pc, #192]	; (8003aa0 <main+0x118>)
 80039de:	0018      	movs	r0, r3
 80039e0:	f004 fb54 	bl	800808c <siprintf>
  tx_com(tx_buffer, strlen((char const*)tx_buffer));
 80039e4:	4b2e      	ldr	r3, [pc, #184]	; (8003aa0 <main+0x118>)
 80039e6:	0018      	movs	r0, r3
 80039e8:	f7fc fb8e 	bl	8000108 <strlen>
 80039ec:	0003      	movs	r3, r0
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	4b2b      	ldr	r3, [pc, #172]	; (8003aa0 <main+0x118>)
 80039f2:	0011      	movs	r1, r2
 80039f4:	0018      	movs	r0, r3
 80039f6:	f000 fabd 	bl	8003f74 <tx_com>
  /*TEST*/

  rslt = bme280_init(&dev);
 80039fa:	0025      	movs	r5, r4
 80039fc:	193c      	adds	r4, r7, r4
 80039fe:	1d3b      	adds	r3, r7, #4
 8003a00:	0018      	movs	r0, r3
 8003a02:	f7fe fc7b 	bl	80022fc <bme280_init>
 8003a06:	0003      	movs	r3, r0
 8003a08:	7023      	strb	r3, [r4, #0]
  if (rslt != BME280_OK)
 8003a0a:	197b      	adds	r3, r7, r5
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	b25b      	sxtb	r3, r3
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d013      	beq.n	8003a3c <main+0xb4>
  {
	  sprintf((char*)tx_buffer, "Error - BME280 not detected %d\n", rslt);
 8003a14:	197b      	adds	r3, r7, r5
 8003a16:	2200      	movs	r2, #0
 8003a18:	569a      	ldrsb	r2, [r3, r2]
 8003a1a:	4922      	ldr	r1, [pc, #136]	; (8003aa4 <main+0x11c>)
 8003a1c:	4b20      	ldr	r3, [pc, #128]	; (8003aa0 <main+0x118>)
 8003a1e:	0018      	movs	r0, r3
 8003a20:	f004 fb34 	bl	800808c <siprintf>
	  tx_com(tx_buffer, strlen((char const*)tx_buffer));
 8003a24:	4b1e      	ldr	r3, [pc, #120]	; (8003aa0 <main+0x118>)
 8003a26:	0018      	movs	r0, r3
 8003a28:	f7fc fb6e 	bl	8000108 <strlen>
 8003a2c:	0003      	movs	r3, r0
 8003a2e:	b29a      	uxth	r2, r3
 8003a30:	4b1b      	ldr	r3, [pc, #108]	; (8003aa0 <main+0x118>)
 8003a32:	0011      	movs	r1, r2
 8003a34:	0018      	movs	r0, r3
 8003a36:	f000 fa9d 	bl	8003f74 <tx_com>
	  while(1);
 8003a3a:	e7fe      	b.n	8003a3a <main+0xb2>
  }

  dev.settings.filter = BME280_FILTER_COEFF_2;
 8003a3c:	1d3b      	adds	r3, r7, #4
 8003a3e:	2243      	movs	r2, #67	; 0x43
 8003a40:	2101      	movs	r1, #1
 8003a42:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_p = BME280_OVERSAMPLING_2X;
 8003a44:	1d3b      	adds	r3, r7, #4
 8003a46:	2240      	movs	r2, #64	; 0x40
 8003a48:	2102      	movs	r1, #2
 8003a4a:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_h = BME280_OVERSAMPLING_2X;
 8003a4c:	1d3b      	adds	r3, r7, #4
 8003a4e:	2242      	movs	r2, #66	; 0x42
 8003a50:	2102      	movs	r1, #2
 8003a52:	5499      	strb	r1, [r3, r2]
  dev.settings.osr_t = BME280_OVERSAMPLING_8X;
 8003a54:	1d3b      	adds	r3, r7, #4
 8003a56:	2241      	movs	r2, #65	; 0x41
 8003a58:	2104      	movs	r1, #4
 8003a5a:	5499      	strb	r1, [r3, r2]
  dev.settings.standby_time = BME280_STANDBY_TIME_125_MS;
 8003a5c:	1d3b      	adds	r3, r7, #4
 8003a5e:	2244      	movs	r2, #68	; 0x44
 8003a60:	2102      	movs	r1, #2
 8003a62:	5499      	strb	r1, [r3, r2]

  sprintf((char*)tx_buffer, "Initialization successful\n");
 8003a64:	4a10      	ldr	r2, [pc, #64]	; (8003aa8 <main+0x120>)
 8003a66:	4b0e      	ldr	r3, [pc, #56]	; (8003aa0 <main+0x118>)
 8003a68:	0011      	movs	r1, r2
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f004 fb0e 	bl	800808c <siprintf>
  tx_com(tx_buffer, strlen((char const*)tx_buffer));
 8003a70:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <main+0x118>)
 8003a72:	0018      	movs	r0, r3
 8003a74:	f7fc fb48 	bl	8000108 <strlen>
 8003a78:	0003      	movs	r3, r0
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	4b08      	ldr	r3, [pc, #32]	; (8003aa0 <main+0x118>)
 8003a7e:	0011      	movs	r1, r2
 8003a80:	0018      	movs	r0, r3
 8003a82:	f000 fa77 	bl	8003f74 <tx_com>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  stream_sensor_data_normal_mode(&dev);
 8003a86:	1d3b      	adds	r3, r7, #4
 8003a88:	0018      	movs	r0, r3
 8003a8a:	f000 f96d 	bl	8003d68 <stream_sensor_data_normal_mode>
 8003a8e:	e7fa      	b.n	8003a86 <main+0xfe>
 8003a90:	08003e9b 	.word	0x08003e9b
 8003a94:	08003f0f 	.word	0x08003f0f
 8003a98:	08003e81 	.word	0x08003e81
 8003a9c:	0800a700 	.word	0x0800a700
 8003aa0:	20000318 	.word	0x20000318
 8003aa4:	0800a704 	.word	0x0800a704
 8003aa8:	0800a724 	.word	0x0800a724

08003aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003aac:	b590      	push	{r4, r7, lr}
 8003aae:	b09f      	sub	sp, #124	; 0x7c
 8003ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003ab2:	2440      	movs	r4, #64	; 0x40
 8003ab4:	193b      	adds	r3, r7, r4
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	2338      	movs	r3, #56	; 0x38
 8003aba:	001a      	movs	r2, r3
 8003abc:	2100      	movs	r1, #0
 8003abe:	f003 fe6f 	bl	80077a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ac2:	232c      	movs	r3, #44	; 0x2c
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	2314      	movs	r3, #20
 8003aca:	001a      	movs	r2, r3
 8003acc:	2100      	movs	r1, #0
 8003ace:	f003 fe67 	bl	80077a0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003ad2:	1d3b      	adds	r3, r7, #4
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	2328      	movs	r3, #40	; 0x28
 8003ad8:	001a      	movs	r2, r3
 8003ada:	2100      	movs	r1, #0
 8003adc:	f003 fe60 	bl	80077a0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ae0:	4b26      	ldr	r3, [pc, #152]	; (8003b7c <SystemClock_Config+0xd0>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a26      	ldr	r2, [pc, #152]	; (8003b80 <SystemClock_Config+0xd4>)
 8003ae6:	401a      	ands	r2, r3
 8003ae8:	4b24      	ldr	r3, [pc, #144]	; (8003b7c <SystemClock_Config+0xd0>)
 8003aea:	2180      	movs	r1, #128	; 0x80
 8003aec:	0109      	lsls	r1, r1, #4
 8003aee:	430a      	orrs	r2, r1
 8003af0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003af2:	0021      	movs	r1, r4
 8003af4:	187b      	adds	r3, r7, r1
 8003af6:	2210      	movs	r2, #16
 8003af8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003afa:	187b      	adds	r3, r7, r1
 8003afc:	2201      	movs	r2, #1
 8003afe:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003b00:	187b      	adds	r3, r7, r1
 8003b02:	2200      	movs	r2, #0
 8003b04:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8003b06:	187b      	adds	r3, r7, r1
 8003b08:	22a0      	movs	r2, #160	; 0xa0
 8003b0a:	0212      	lsls	r2, r2, #8
 8003b0c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003b0e:	187b      	adds	r3, r7, r1
 8003b10:	2200      	movs	r2, #0
 8003b12:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b14:	187b      	adds	r3, r7, r1
 8003b16:	0018      	movs	r0, r3
 8003b18:	f000 ff22 	bl	8004960 <HAL_RCC_OscConfig>
 8003b1c:	1e03      	subs	r3, r0, #0
 8003b1e:	d001      	beq.n	8003b24 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8003b20:	f000 fa3e 	bl	8003fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b24:	212c      	movs	r1, #44	; 0x2c
 8003b26:	187b      	adds	r3, r7, r1
 8003b28:	220f      	movs	r2, #15
 8003b2a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003b2c:	187b      	adds	r3, r7, r1
 8003b2e:	2200      	movs	r2, #0
 8003b30:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b32:	187b      	adds	r3, r7, r1
 8003b34:	2200      	movs	r2, #0
 8003b36:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003b38:	187b      	adds	r3, r7, r1
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003b3e:	187b      	adds	r3, r7, r1
 8003b40:	2200      	movs	r2, #0
 8003b42:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003b44:	187b      	adds	r3, r7, r1
 8003b46:	2100      	movs	r1, #0
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f001 fadd 	bl	8005108 <HAL_RCC_ClockConfig>
 8003b4e:	1e03      	subs	r3, r0, #0
 8003b50:	d001      	beq.n	8003b56 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003b52:	f000 fa25 	bl	8003fa0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003b56:	1d3b      	adds	r3, r7, #4
 8003b58:	2202      	movs	r2, #2
 8003b5a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003b5c:	1d3b      	adds	r3, r7, #4
 8003b5e:	2200      	movs	r2, #0
 8003b60:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b62:	1d3b      	adds	r3, r7, #4
 8003b64:	0018      	movs	r0, r3
 8003b66:	f001 fcf3 	bl	8005550 <HAL_RCCEx_PeriphCLKConfig>
 8003b6a:	1e03      	subs	r3, r0, #0
 8003b6c:	d001      	beq.n	8003b72 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8003b6e:	f000 fa17 	bl	8003fa0 <Error_Handler>
  }
}
 8003b72:	46c0      	nop			; (mov r8, r8)
 8003b74:	46bd      	mov	sp, r7
 8003b76:	b01f      	add	sp, #124	; 0x7c
 8003b78:	bd90      	pop	{r4, r7, pc}
 8003b7a:	46c0      	nop			; (mov r8, r8)
 8003b7c:	40007000 	.word	0x40007000
 8003b80:	ffffe7ff 	.word	0xffffe7ff

08003b84 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003b88:	4b18      	ldr	r3, [pc, #96]	; (8003bec <MX_SPI1_Init+0x68>)
 8003b8a:	4a19      	ldr	r2, [pc, #100]	; (8003bf0 <MX_SPI1_Init+0x6c>)
 8003b8c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b8e:	4b17      	ldr	r3, [pc, #92]	; (8003bec <MX_SPI1_Init+0x68>)
 8003b90:	2282      	movs	r2, #130	; 0x82
 8003b92:	0052      	lsls	r2, r2, #1
 8003b94:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003b96:	4b15      	ldr	r3, [pc, #84]	; (8003bec <MX_SPI1_Init+0x68>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b9c:	4b13      	ldr	r3, [pc, #76]	; (8003bec <MX_SPI1_Init+0x68>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003ba2:	4b12      	ldr	r3, [pc, #72]	; (8003bec <MX_SPI1_Init+0x68>)
 8003ba4:	2202      	movs	r2, #2
 8003ba6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003ba8:	4b10      	ldr	r3, [pc, #64]	; (8003bec <MX_SPI1_Init+0x68>)
 8003baa:	2201      	movs	r2, #1
 8003bac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003bae:	4b0f      	ldr	r3, [pc, #60]	; (8003bec <MX_SPI1_Init+0x68>)
 8003bb0:	2280      	movs	r2, #128	; 0x80
 8003bb2:	0092      	lsls	r2, r2, #2
 8003bb4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bb6:	4b0d      	ldr	r3, [pc, #52]	; (8003bec <MX_SPI1_Init+0x68>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003bbc:	4b0b      	ldr	r3, [pc, #44]	; (8003bec <MX_SPI1_Init+0x68>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003bc2:	4b0a      	ldr	r3, [pc, #40]	; (8003bec <MX_SPI1_Init+0x68>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bc8:	4b08      	ldr	r3, [pc, #32]	; (8003bec <MX_SPI1_Init+0x68>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003bce:	4b07      	ldr	r3, [pc, #28]	; (8003bec <MX_SPI1_Init+0x68>)
 8003bd0:	2207      	movs	r2, #7
 8003bd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003bd4:	4b05      	ldr	r3, [pc, #20]	; (8003bec <MX_SPI1_Init+0x68>)
 8003bd6:	0018      	movs	r0, r3
 8003bd8:	f001 fe58 	bl	800588c <HAL_SPI_Init>
 8003bdc:	1e03      	subs	r3, r0, #0
 8003bde:	d001      	beq.n	8003be4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003be0:	f000 f9de 	bl	8003fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003be4:	46c0      	nop			; (mov r8, r8)
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	200001f8 	.word	0x200001f8
 8003bf0:	40013000 	.word	0x40013000

08003bf4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bfa:	2308      	movs	r3, #8
 8003bfc:	18fb      	adds	r3, r7, r3
 8003bfe:	0018      	movs	r0, r3
 8003c00:	2310      	movs	r3, #16
 8003c02:	001a      	movs	r2, r3
 8003c04:	2100      	movs	r1, #0
 8003c06:	f003 fdcb 	bl	80077a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c0a:	003b      	movs	r3, r7
 8003c0c:	0018      	movs	r0, r3
 8003c0e:	2308      	movs	r3, #8
 8003c10:	001a      	movs	r2, r3
 8003c12:	2100      	movs	r1, #0
 8003c14:	f003 fdc4 	bl	80077a0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003c18:	4b1e      	ldr	r3, [pc, #120]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c1a:	2280      	movs	r2, #128	; 0x80
 8003c1c:	05d2      	lsls	r2, r2, #23
 8003c1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003c20:	4b1c      	ldr	r3, [pc, #112]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c26:	4b1b      	ldr	r3, [pc, #108]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003c2c:	4b19      	ldr	r3, [pc, #100]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c2e:	4a1a      	ldr	r2, [pc, #104]	; (8003c98 <MX_TIM2_Init+0xa4>)
 8003c30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c32:	4b18      	ldr	r3, [pc, #96]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c38:	4b16      	ldr	r3, [pc, #88]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003c3e:	4b15      	ldr	r3, [pc, #84]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c40:	0018      	movs	r0, r3
 8003c42:	f002 fc4d 	bl	80064e0 <HAL_TIM_Base_Init>
 8003c46:	1e03      	subs	r3, r0, #0
 8003c48:	d001      	beq.n	8003c4e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8003c4a:	f000 f9a9 	bl	8003fa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c4e:	2108      	movs	r1, #8
 8003c50:	187b      	adds	r3, r7, r1
 8003c52:	2280      	movs	r2, #128	; 0x80
 8003c54:	0152      	lsls	r2, r2, #5
 8003c56:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003c58:	187a      	adds	r2, r7, r1
 8003c5a:	4b0e      	ldr	r3, [pc, #56]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c5c:	0011      	movs	r1, r2
 8003c5e:	0018      	movs	r0, r3
 8003c60:	f002 fd66 	bl	8006730 <HAL_TIM_ConfigClockSource>
 8003c64:	1e03      	subs	r3, r0, #0
 8003c66:	d001      	beq.n	8003c6c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8003c68:	f000 f99a 	bl	8003fa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c6c:	003b      	movs	r3, r7
 8003c6e:	2200      	movs	r2, #0
 8003c70:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c72:	003b      	movs	r3, r7
 8003c74:	2200      	movs	r2, #0
 8003c76:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c78:	003a      	movs	r2, r7
 8003c7a:	4b06      	ldr	r3, [pc, #24]	; (8003c94 <MX_TIM2_Init+0xa0>)
 8003c7c:	0011      	movs	r1, r2
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f002 ff4a 	bl	8006b18 <HAL_TIMEx_MasterConfigSynchronization>
 8003c84:	1e03      	subs	r3, r0, #0
 8003c86:	d001      	beq.n	8003c8c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8003c88:	f000 f98a 	bl	8003fa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003c8c:	46c0      	nop			; (mov r8, r8)
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	b006      	add	sp, #24
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	20000250 	.word	0x20000250
 8003c98:	0000ffff 	.word	0x0000ffff

08003c9c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ca0:	4b14      	ldr	r3, [pc, #80]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003ca2:	4a15      	ldr	r2, [pc, #84]	; (8003cf8 <MX_USART2_UART_Init+0x5c>)
 8003ca4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003ca6:	4b13      	ldr	r3, [pc, #76]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003ca8:	22e1      	movs	r2, #225	; 0xe1
 8003caa:	0252      	lsls	r2, r2, #9
 8003cac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003cae:	4b11      	ldr	r3, [pc, #68]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003cb4:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003cba:	4b0e      	ldr	r3, [pc, #56]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003cc0:	4b0c      	ldr	r3, [pc, #48]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003cc2:	220c      	movs	r2, #12
 8003cc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cc6:	4b0b      	ldr	r3, [pc, #44]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ccc:	4b09      	ldr	r3, [pc, #36]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003cd2:	4b08      	ldr	r3, [pc, #32]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003cd8:	4b06      	ldr	r3, [pc, #24]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003cde:	4b05      	ldr	r3, [pc, #20]	; (8003cf4 <MX_USART2_UART_Init+0x58>)
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f002 ff77 	bl	8006bd4 <HAL_UART_Init>
 8003ce6:	1e03      	subs	r3, r0, #0
 8003ce8:	d001      	beq.n	8003cee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003cea:	f000 f959 	bl	8003fa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003cee:	46c0      	nop			; (mov r8, r8)
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000290 	.word	0x20000290
 8003cf8:	40004400 	.word	0x40004400

08003cfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d02:	1d3b      	adds	r3, r7, #4
 8003d04:	0018      	movs	r0, r3
 8003d06:	2314      	movs	r3, #20
 8003d08:	001a      	movs	r2, r3
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	f003 fd48 	bl	80077a0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d10:	4b14      	ldr	r3, [pc, #80]	; (8003d64 <MX_GPIO_Init+0x68>)
 8003d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d14:	4b13      	ldr	r3, [pc, #76]	; (8003d64 <MX_GPIO_Init+0x68>)
 8003d16:	2101      	movs	r1, #1
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d1c:	4b11      	ldr	r3, [pc, #68]	; (8003d64 <MX_GPIO_Init+0x68>)
 8003d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d20:	2201      	movs	r2, #1
 8003d22:	4013      	ands	r3, r2
 8003d24:	603b      	str	r3, [r7, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003d28:	23a0      	movs	r3, #160	; 0xa0
 8003d2a:	05db      	lsls	r3, r3, #23
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	2110      	movs	r1, #16
 8003d30:	0018      	movs	r0, r3
 8003d32:	f000 fdf7 	bl	8004924 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8003d36:	1d3b      	adds	r3, r7, #4
 8003d38:	2210      	movs	r2, #16
 8003d3a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d3c:	1d3b      	adds	r3, r7, #4
 8003d3e:	2201      	movs	r2, #1
 8003d40:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d42:	1d3b      	adds	r3, r7, #4
 8003d44:	2200      	movs	r2, #0
 8003d46:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d48:	1d3b      	adds	r3, r7, #4
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003d4e:	1d3a      	adds	r2, r7, #4
 8003d50:	23a0      	movs	r3, #160	; 0xa0
 8003d52:	05db      	lsls	r3, r3, #23
 8003d54:	0011      	movs	r1, r2
 8003d56:	0018      	movs	r0, r3
 8003d58:	f000 fc66 	bl	8004628 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003d5c:	46c0      	nop			; (mov r8, r8)
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	b006      	add	sp, #24
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	40021000 	.word	0x40021000

08003d68 <stream_sensor_data_normal_mode>:

/* USER CODE BEGIN 4 */
int8_t stream_sensor_data_normal_mode(struct bme280_dev *dev)
{
 8003d68:	b5b0      	push	{r4, r5, r7, lr}
 8003d6a:	b08a      	sub	sp, #40	; 0x28
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t settings_sel;
	struct bme280_data comp_data;

	/* Recommended mode of operation: Indoor navigation */
	dev->settings.osr_h = BME280_OVERSAMPLING_1X;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2242      	movs	r2, #66	; 0x42
 8003d74:	2101      	movs	r1, #1
 8003d76:	5499      	strb	r1, [r3, r2]
	dev->settings.osr_p = BME280_OVERSAMPLING_16X;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2240      	movs	r2, #64	; 0x40
 8003d7c:	2105      	movs	r1, #5
 8003d7e:	5499      	strb	r1, [r3, r2]
	dev->settings.osr_t = BME280_OVERSAMPLING_2X;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2241      	movs	r2, #65	; 0x41
 8003d84:	2102      	movs	r1, #2
 8003d86:	5499      	strb	r1, [r3, r2]
	dev->settings.filter = BME280_FILTER_COEFF_16;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2243      	movs	r2, #67	; 0x43
 8003d8c:	2104      	movs	r1, #4
 8003d8e:	5499      	strb	r1, [r3, r2]
	dev->settings.standby_time = BME280_STANDBY_TIME_62_5_MS;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2244      	movs	r2, #68	; 0x44
 8003d94:	2101      	movs	r1, #1
 8003d96:	5499      	strb	r1, [r3, r2]

	settings_sel = BME280_OSR_PRESS_SEL;
 8003d98:	2027      	movs	r0, #39	; 0x27
 8003d9a:	183b      	adds	r3, r7, r0
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	701a      	strb	r2, [r3, #0]
	settings_sel |= BME280_OSR_TEMP_SEL;
 8003da0:	183b      	adds	r3, r7, r0
 8003da2:	183a      	adds	r2, r7, r0
 8003da4:	7812      	ldrb	r2, [r2, #0]
 8003da6:	2102      	movs	r1, #2
 8003da8:	430a      	orrs	r2, r1
 8003daa:	701a      	strb	r2, [r3, #0]
	settings_sel |= BME280_OSR_HUM_SEL;
 8003dac:	183b      	adds	r3, r7, r0
 8003dae:	183a      	adds	r2, r7, r0
 8003db0:	7812      	ldrb	r2, [r2, #0]
 8003db2:	2104      	movs	r1, #4
 8003db4:	430a      	orrs	r2, r1
 8003db6:	701a      	strb	r2, [r3, #0]
	settings_sel |= BME280_STANDBY_SEL;
 8003db8:	183b      	adds	r3, r7, r0
 8003dba:	183a      	adds	r2, r7, r0
 8003dbc:	7812      	ldrb	r2, [r2, #0]
 8003dbe:	2110      	movs	r1, #16
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	701a      	strb	r2, [r3, #0]
	settings_sel |= BME280_FILTER_SEL;
 8003dc4:	183b      	adds	r3, r7, r0
 8003dc6:	183a      	adds	r2, r7, r0
 8003dc8:	7812      	ldrb	r2, [r2, #0]
 8003dca:	2108      	movs	r1, #8
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	701a      	strb	r2, [r3, #0]
	rslt = bme280_set_sensor_settings(settings_sel, dev);
 8003dd0:	2526      	movs	r5, #38	; 0x26
 8003dd2:	197c      	adds	r4, r7, r5
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	183b      	adds	r3, r7, r0
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	0011      	movs	r1, r2
 8003ddc:	0018      	movs	r0, r3
 8003dde:	f7fe fbe4 	bl	80025aa <bme280_set_sensor_settings>
 8003de2:	0003      	movs	r3, r0
 8003de4:	7023      	strb	r3, [r4, #0]
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, dev);
 8003de6:	197c      	adds	r4, r7, r5
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	0019      	movs	r1, r3
 8003dec:	2003      	movs	r0, #3
 8003dee:	f7fe fc47 	bl	8002680 <bme280_set_sensor_mode>
 8003df2:	0003      	movs	r3, r0
 8003df4:	7023      	strb	r3, [r4, #0]

	//printf("Temperature, Pressure, Humidity\r\n");
	while (1) {
		/* Delay while the sensor completes a measurement */
		dev->delay_us(70, dev->intf_ptr);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	695a      	ldr	r2, [r3, #20]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	0019      	movs	r1, r3
 8003e00:	2046      	movs	r0, #70	; 0x46
 8003e02:	4790      	blx	r2
		rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, dev);
 8003e04:	2326      	movs	r3, #38	; 0x26
 8003e06:	18fc      	adds	r4, r7, r3
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	2508      	movs	r5, #8
 8003e0c:	197b      	adds	r3, r7, r5
 8003e0e:	0019      	movs	r1, r3
 8003e10:	2007      	movs	r0, #7
 8003e12:	f7fe fd18 	bl	8002846 <bme280_get_sensor_data>
 8003e16:	0003      	movs	r3, r0
 8003e18:	7023      	strb	r3, [r4, #0]
		print_sensor_data(&comp_data);
 8003e1a:	197b      	adds	r3, r7, r5
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	f000 f801 	bl	8003e24 <print_sensor_data>
		dev->delay_us(70, dev->intf_ptr);
 8003e22:	e7e8      	b.n	8003df6 <stream_sensor_data_normal_mode+0x8e>

08003e24 <print_sensor_data>:

	return rslt;
}

void print_sensor_data(struct bme280_data *comp_data)
{
 8003e24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e26:	b087      	sub	sp, #28
 8003e28:	af04      	add	r7, sp, #16
 8003e2a:	6078      	str	r0, [r7, #4]
#ifdef BME280_FLOAT_ENABLE
		sprintf((char*)tx_buffer, "%0.2f, %0.2f, %0.2f\r\n", comp_data->temperature, comp_data->pressure, comp_data->humidity);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689c      	ldr	r4, [r3, #8]
 8003e30:	68dd      	ldr	r5, [r3, #12]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	6908      	ldr	r0, [r1, #16]
 8003e3c:	6949      	ldr	r1, [r1, #20]
 8003e3e:	4e0e      	ldr	r6, [pc, #56]	; (8003e78 <print_sensor_data+0x54>)
 8003e40:	46b4      	mov	ip, r6
 8003e42:	4e0e      	ldr	r6, [pc, #56]	; (8003e7c <print_sensor_data+0x58>)
 8003e44:	9002      	str	r0, [sp, #8]
 8003e46:	9103      	str	r1, [sp, #12]
 8003e48:	9200      	str	r2, [sp, #0]
 8003e4a:	9301      	str	r3, [sp, #4]
 8003e4c:	0022      	movs	r2, r4
 8003e4e:	002b      	movs	r3, r5
 8003e50:	4661      	mov	r1, ip
 8003e52:	0030      	movs	r0, r6
 8003e54:	f004 f91a 	bl	800808c <siprintf>
		tx_com(tx_buffer, strlen((char const*)tx_buffer));
 8003e58:	4b08      	ldr	r3, [pc, #32]	; (8003e7c <print_sensor_data+0x58>)
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	f7fc f954 	bl	8000108 <strlen>
 8003e60:	0003      	movs	r3, r0
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	4b05      	ldr	r3, [pc, #20]	; (8003e7c <print_sensor_data+0x58>)
 8003e66:	0011      	movs	r1, r2
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f000 f883 	bl	8003f74 <tx_com>
#else
		sprintf((char*)tx_buffer, "%ld, %ld, %ld\r\n", comp_data->temperature, comp_data->pressure, comp_data->humidity);
		tx_com(tx_buffer, strlen((char const*)tx_buffer));
        //printf("%ld, %ld, %ld\r\n",comp_data->temperature, comp_data->pressure, comp_data->humidity);
#endif
}
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	46bd      	mov	sp, r7
 8003e72:	b003      	add	sp, #12
 8003e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	0800a740 	.word	0x0800a740
 8003e7c:	20000318 	.word	0x20000318

08003e80 <user_delay_us>:

void user_delay_us(uint32_t period, void *intf_ptr)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
	HAL_Delay(period);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f000 fac9 	bl	8004424 <HAL_Delay>
}
 8003e92:	46c0      	nop			; (mov r8, r8)
 8003e94:	46bd      	mov	sp, r7
 8003e96:	b002      	add	sp, #8
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <user_spi_read>:

int8_t user_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003e9a:	b5b0      	push	{r4, r5, r7, lr}
 8003e9c:	b086      	sub	sp, #24
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
 8003ea4:	603b      	str	r3, [r7, #0]
 8003ea6:	240f      	movs	r4, #15
 8003ea8:	193b      	adds	r3, r7, r4
 8003eaa:	1c02      	adds	r2, r0, #0
 8003eac:	701a      	strb	r2, [r3, #0]
    int8_t rslt = 0; /* Return 0 for Success, non-zero for failure */
 8003eae:	2517      	movs	r5, #23
 8003eb0:	197b      	adds	r3, r7, r5
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	701a      	strb	r2, [r3, #0]
    reg_addr |= 0x80;
 8003eb6:	193b      	adds	r3, r7, r4
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2280      	movs	r2, #128	; 0x80
 8003ebc:	4252      	negs	r2, r2
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	b2da      	uxtb	r2, r3
 8003ec2:	193b      	adds	r3, r7, r4
 8003ec4:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_RESET);
 8003ec6:	23a0      	movs	r3, #160	; 0xa0
 8003ec8:	05db      	lsls	r3, r3, #23
 8003eca:	2200      	movs	r2, #0
 8003ecc:	2110      	movs	r1, #16
 8003ece:	0018      	movs	r0, r3
 8003ed0:	f000 fd28 	bl	8004924 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(intf_ptr, &reg_addr, 1, 1000);
 8003ed4:	23fa      	movs	r3, #250	; 0xfa
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	1939      	adds	r1, r7, r4
 8003eda:	6838      	ldr	r0, [r7, #0]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f001 fd69 	bl	80059b4 <HAL_SPI_Transmit>
    HAL_SPI_Receive(intf_ptr, reg_data, len, 1000);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	23fa      	movs	r3, #250	; 0xfa
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	68b9      	ldr	r1, [r7, #8]
 8003eec:	6838      	ldr	r0, [r7, #0]
 8003eee:	f001 febf 	bl	8005c70 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_SET);
 8003ef2:	23a0      	movs	r3, #160	; 0xa0
 8003ef4:	05db      	lsls	r3, r3, #23
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	2110      	movs	r1, #16
 8003efa:	0018      	movs	r0, r3
 8003efc:	f000 fd12 	bl	8004924 <HAL_GPIO_WritePin>


    return rslt;
 8003f00:	197b      	adds	r3, r7, r5
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	b25b      	sxtb	r3, r3
}
 8003f06:	0018      	movs	r0, r3
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	b006      	add	sp, #24
 8003f0c:	bdb0      	pop	{r4, r5, r7, pc}

08003f0e <user_spi_write>:

int8_t user_spi_write(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003f0e:	b5b0      	push	{r4, r5, r7, lr}
 8003f10:	b086      	sub	sp, #24
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
 8003f18:	603b      	str	r3, [r7, #0]
 8003f1a:	240f      	movs	r4, #15
 8003f1c:	193b      	adds	r3, r7, r4
 8003f1e:	1c02      	adds	r2, r0, #0
 8003f20:	701a      	strb	r2, [r3, #0]
    int8_t rslt = 0; /* Return 0 for Success, non-zero for failure */
 8003f22:	2517      	movs	r5, #23
 8003f24:	197b      	adds	r3, r7, r5
 8003f26:	2200      	movs	r2, #0
 8003f28:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_RESET);
 8003f2a:	23a0      	movs	r3, #160	; 0xa0
 8003f2c:	05db      	lsls	r3, r3, #23
 8003f2e:	2200      	movs	r2, #0
 8003f30:	2110      	movs	r1, #16
 8003f32:	0018      	movs	r0, r3
 8003f34:	f000 fcf6 	bl	8004924 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(intf_ptr, &reg_addr, 1, 1000);
 8003f38:	23fa      	movs	r3, #250	; 0xfa
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	1939      	adds	r1, r7, r4
 8003f3e:	6838      	ldr	r0, [r7, #0]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f001 fd37 	bl	80059b4 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(intf_ptr, reg_data, len, 1000);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	23fa      	movs	r3, #250	; 0xfa
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	68b9      	ldr	r1, [r7, #8]
 8003f50:	6838      	ldr	r0, [r7, #0]
 8003f52:	f001 fd2f 	bl	80059b4 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_SET);
 8003f56:	23a0      	movs	r3, #160	; 0xa0
 8003f58:	05db      	lsls	r3, r3, #23
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	2110      	movs	r1, #16
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f000 fce0 	bl	8004924 <HAL_GPIO_WritePin>
    return rslt;
 8003f64:	197b      	adds	r3, r7, r5
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	b25b      	sxtb	r3, r3
}
 8003f6a:	0018      	movs	r0, r3
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	b006      	add	sp, #24
 8003f70:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003f74 <tx_com>:

void tx_com(uint8_t *tx_buffer, uint16_t len)
{
 8003f74:	b590      	push	{r4, r7, lr}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	000a      	movs	r2, r1
 8003f7e:	1cbb      	adds	r3, r7, #2
 8003f80:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, tx_buffer, len, 1000);
 8003f82:	23fa      	movs	r3, #250	; 0xfa
 8003f84:	009c      	lsls	r4, r3, #2
 8003f86:	1cbb      	adds	r3, r7, #2
 8003f88:	881a      	ldrh	r2, [r3, #0]
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	4803      	ldr	r0, [pc, #12]	; (8003f9c <tx_com+0x28>)
 8003f8e:	0023      	movs	r3, r4
 8003f90:	f002 fe74 	bl	8006c7c <HAL_UART_Transmit>
}
 8003f94:	46c0      	nop			; (mov r8, r8)
 8003f96:	46bd      	mov	sp, r7
 8003f98:	b003      	add	sp, #12
 8003f9a:	bd90      	pop	{r4, r7, pc}
 8003f9c:	20000290 	.word	0x20000290

08003fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003fa4:	b672      	cpsid	i
}
 8003fa6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003fa8:	e7fe      	b.n	8003fa8 <Error_Handler+0x8>
	...

08003fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fb0:	4b07      	ldr	r3, [pc, #28]	; (8003fd0 <HAL_MspInit+0x24>)
 8003fb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fb4:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <HAL_MspInit+0x24>)
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	430a      	orrs	r2, r1
 8003fba:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003fbc:	4b04      	ldr	r3, [pc, #16]	; (8003fd0 <HAL_MspInit+0x24>)
 8003fbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fc0:	4b03      	ldr	r3, [pc, #12]	; (8003fd0 <HAL_MspInit+0x24>)
 8003fc2:	2180      	movs	r1, #128	; 0x80
 8003fc4:	0549      	lsls	r1, r1, #21
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fca:	46c0      	nop			; (mov r8, r8)
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	40021000 	.word	0x40021000

08003fd4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003fd4:	b590      	push	{r4, r7, lr}
 8003fd6:	b089      	sub	sp, #36	; 0x24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fdc:	240c      	movs	r4, #12
 8003fde:	193b      	adds	r3, r7, r4
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	2314      	movs	r3, #20
 8003fe4:	001a      	movs	r2, r3
 8003fe6:	2100      	movs	r1, #0
 8003fe8:	f003 fbda 	bl	80077a0 <memset>
  if(hspi->Instance==SPI1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a18      	ldr	r2, [pc, #96]	; (8004054 <HAL_SPI_MspInit+0x80>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d129      	bne.n	800404a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003ff6:	4b18      	ldr	r3, [pc, #96]	; (8004058 <HAL_SPI_MspInit+0x84>)
 8003ff8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ffa:	4b17      	ldr	r3, [pc, #92]	; (8004058 <HAL_SPI_MspInit+0x84>)
 8003ffc:	2180      	movs	r1, #128	; 0x80
 8003ffe:	0149      	lsls	r1, r1, #5
 8004000:	430a      	orrs	r2, r1
 8004002:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004004:	4b14      	ldr	r3, [pc, #80]	; (8004058 <HAL_SPI_MspInit+0x84>)
 8004006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004008:	4b13      	ldr	r3, [pc, #76]	; (8004058 <HAL_SPI_MspInit+0x84>)
 800400a:	2101      	movs	r1, #1
 800400c:	430a      	orrs	r2, r1
 800400e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004010:	4b11      	ldr	r3, [pc, #68]	; (8004058 <HAL_SPI_MspInit+0x84>)
 8004012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004014:	2201      	movs	r2, #1
 8004016:	4013      	ands	r3, r2
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800401c:	0021      	movs	r1, r4
 800401e:	187b      	adds	r3, r7, r1
 8004020:	22e0      	movs	r2, #224	; 0xe0
 8004022:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004024:	187b      	adds	r3, r7, r1
 8004026:	2202      	movs	r2, #2
 8004028:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800402a:	187b      	adds	r3, r7, r1
 800402c:	2200      	movs	r2, #0
 800402e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004030:	187b      	adds	r3, r7, r1
 8004032:	2203      	movs	r2, #3
 8004034:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8004036:	187b      	adds	r3, r7, r1
 8004038:	2200      	movs	r2, #0
 800403a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800403c:	187a      	adds	r2, r7, r1
 800403e:	23a0      	movs	r3, #160	; 0xa0
 8004040:	05db      	lsls	r3, r3, #23
 8004042:	0011      	movs	r1, r2
 8004044:	0018      	movs	r0, r3
 8004046:	f000 faef 	bl	8004628 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800404a:	46c0      	nop			; (mov r8, r8)
 800404c:	46bd      	mov	sp, r7
 800404e:	b009      	add	sp, #36	; 0x24
 8004050:	bd90      	pop	{r4, r7, pc}
 8004052:	46c0      	nop			; (mov r8, r8)
 8004054:	40013000 	.word	0x40013000
 8004058:	40021000 	.word	0x40021000

0800405c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	2380      	movs	r3, #128	; 0x80
 800406a:	05db      	lsls	r3, r3, #23
 800406c:	429a      	cmp	r2, r3
 800406e:	d10d      	bne.n	800408c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004070:	4b08      	ldr	r3, [pc, #32]	; (8004094 <HAL_TIM_Base_MspInit+0x38>)
 8004072:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004074:	4b07      	ldr	r3, [pc, #28]	; (8004094 <HAL_TIM_Base_MspInit+0x38>)
 8004076:	2101      	movs	r1, #1
 8004078:	430a      	orrs	r2, r1
 800407a:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800407c:	2200      	movs	r2, #0
 800407e:	2100      	movs	r1, #0
 8004080:	200f      	movs	r0, #15
 8004082:	f000 fa9f 	bl	80045c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004086:	200f      	movs	r0, #15
 8004088:	f000 fab1 	bl	80045ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800408c:	46c0      	nop			; (mov r8, r8)
 800408e:	46bd      	mov	sp, r7
 8004090:	b002      	add	sp, #8
 8004092:	bd80      	pop	{r7, pc}
 8004094:	40021000 	.word	0x40021000

08004098 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004098:	b590      	push	{r4, r7, lr}
 800409a:	b089      	sub	sp, #36	; 0x24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040a0:	240c      	movs	r4, #12
 80040a2:	193b      	adds	r3, r7, r4
 80040a4:	0018      	movs	r0, r3
 80040a6:	2314      	movs	r3, #20
 80040a8:	001a      	movs	r2, r3
 80040aa:	2100      	movs	r1, #0
 80040ac:	f003 fb78 	bl	80077a0 <memset>
  if(huart->Instance==USART2)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a18      	ldr	r2, [pc, #96]	; (8004118 <HAL_UART_MspInit+0x80>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d129      	bne.n	800410e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80040ba:	4b18      	ldr	r3, [pc, #96]	; (800411c <HAL_UART_MspInit+0x84>)
 80040bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040be:	4b17      	ldr	r3, [pc, #92]	; (800411c <HAL_UART_MspInit+0x84>)
 80040c0:	2180      	movs	r1, #128	; 0x80
 80040c2:	0289      	lsls	r1, r1, #10
 80040c4:	430a      	orrs	r2, r1
 80040c6:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040c8:	4b14      	ldr	r3, [pc, #80]	; (800411c <HAL_UART_MspInit+0x84>)
 80040ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040cc:	4b13      	ldr	r3, [pc, #76]	; (800411c <HAL_UART_MspInit+0x84>)
 80040ce:	2101      	movs	r1, #1
 80040d0:	430a      	orrs	r2, r1
 80040d2:	62da      	str	r2, [r3, #44]	; 0x2c
 80040d4:	4b11      	ldr	r3, [pc, #68]	; (800411c <HAL_UART_MspInit+0x84>)
 80040d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d8:	2201      	movs	r2, #1
 80040da:	4013      	ands	r3, r2
 80040dc:	60bb      	str	r3, [r7, #8]
 80040de:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80040e0:	0021      	movs	r1, r4
 80040e2:	187b      	adds	r3, r7, r1
 80040e4:	220c      	movs	r2, #12
 80040e6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e8:	187b      	adds	r3, r7, r1
 80040ea:	2202      	movs	r2, #2
 80040ec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ee:	187b      	adds	r3, r7, r1
 80040f0:	2200      	movs	r2, #0
 80040f2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040f4:	187b      	adds	r3, r7, r1
 80040f6:	2203      	movs	r2, #3
 80040f8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80040fa:	187b      	adds	r3, r7, r1
 80040fc:	2204      	movs	r2, #4
 80040fe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004100:	187a      	adds	r2, r7, r1
 8004102:	23a0      	movs	r3, #160	; 0xa0
 8004104:	05db      	lsls	r3, r3, #23
 8004106:	0011      	movs	r1, r2
 8004108:	0018      	movs	r0, r3
 800410a:	f000 fa8d 	bl	8004628 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	46bd      	mov	sp, r7
 8004112:	b009      	add	sp, #36	; 0x24
 8004114:	bd90      	pop	{r4, r7, pc}
 8004116:	46c0      	nop			; (mov r8, r8)
 8004118:	40004400 	.word	0x40004400
 800411c:	40021000 	.word	0x40021000

08004120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004124:	e7fe      	b.n	8004124 <NMI_Handler+0x4>

08004126 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004126:	b580      	push	{r7, lr}
 8004128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800412a:	e7fe      	b.n	800412a <HardFault_Handler+0x4>

0800412c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004130:	46c0      	nop			; (mov r8, r8)
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800413a:	46c0      	nop			; (mov r8, r8)
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004144:	f000 f952 	bl	80043ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004148:	46c0      	nop			; (mov r8, r8)
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
	...

08004150 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004154:	4b03      	ldr	r3, [pc, #12]	; (8004164 <TIM2_IRQHandler+0x14>)
 8004156:	0018      	movs	r0, r3
 8004158:	f002 fa02 	bl	8006560 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800415c:	46c0      	nop			; (mov r8, r8)
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	46c0      	nop			; (mov r8, r8)
 8004164:	20000250 	.word	0x20000250

08004168 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  return 1;
 800416c:	2301      	movs	r3, #1
}
 800416e:	0018      	movs	r0, r3
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <_kill>:

int _kill(int pid, int sig)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800417e:	f003 fae5 	bl	800774c <__errno>
 8004182:	0003      	movs	r3, r0
 8004184:	2216      	movs	r2, #22
 8004186:	601a      	str	r2, [r3, #0]
  return -1;
 8004188:	2301      	movs	r3, #1
 800418a:	425b      	negs	r3, r3
}
 800418c:	0018      	movs	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	b002      	add	sp, #8
 8004192:	bd80      	pop	{r7, pc}

08004194 <_exit>:

void _exit (int status)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800419c:	2301      	movs	r3, #1
 800419e:	425a      	negs	r2, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	0011      	movs	r1, r2
 80041a4:	0018      	movs	r0, r3
 80041a6:	f7ff ffe5 	bl	8004174 <_kill>
  while (1) {}    /* Make sure we hang here */
 80041aa:	e7fe      	b.n	80041aa <_exit+0x16>

080041ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]
 80041bc:	e00a      	b.n	80041d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80041be:	e000      	b.n	80041c2 <_read+0x16>
 80041c0:	bf00      	nop
 80041c2:	0001      	movs	r1, r0
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	60ba      	str	r2, [r7, #8]
 80041ca:	b2ca      	uxtb	r2, r1
 80041cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	3301      	adds	r3, #1
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	429a      	cmp	r2, r3
 80041da:	dbf0      	blt.n	80041be <_read+0x12>
  }

  return len;
 80041dc:	687b      	ldr	r3, [r7, #4]
}
 80041de:	0018      	movs	r0, r3
 80041e0:	46bd      	mov	sp, r7
 80041e2:	b006      	add	sp, #24
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b086      	sub	sp, #24
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	60f8      	str	r0, [r7, #12]
 80041ee:	60b9      	str	r1, [r7, #8]
 80041f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f2:	2300      	movs	r3, #0
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	e009      	b.n	800420c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	60ba      	str	r2, [r7, #8]
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	0018      	movs	r0, r3
 8004202:	e000      	b.n	8004206 <_write+0x20>
 8004204:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	3301      	adds	r3, #1
 800420a:	617b      	str	r3, [r7, #20]
 800420c:	697a      	ldr	r2, [r7, #20]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	429a      	cmp	r2, r3
 8004212:	dbf1      	blt.n	80041f8 <_write+0x12>
  }
  return len;
 8004214:	687b      	ldr	r3, [r7, #4]
}
 8004216:	0018      	movs	r0, r3
 8004218:	46bd      	mov	sp, r7
 800421a:	b006      	add	sp, #24
 800421c:	bd80      	pop	{r7, pc}

0800421e <_close>:

int _close(int file)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
 8004224:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004226:	2301      	movs	r3, #1
 8004228:	425b      	negs	r3, r3
}
 800422a:	0018      	movs	r0, r3
 800422c:	46bd      	mov	sp, r7
 800422e:	b002      	add	sp, #8
 8004230:	bd80      	pop	{r7, pc}

08004232 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b082      	sub	sp, #8
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
 800423a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	2280      	movs	r2, #128	; 0x80
 8004240:	0192      	lsls	r2, r2, #6
 8004242:	605a      	str	r2, [r3, #4]
  return 0;
 8004244:	2300      	movs	r3, #0
}
 8004246:	0018      	movs	r0, r3
 8004248:	46bd      	mov	sp, r7
 800424a:	b002      	add	sp, #8
 800424c:	bd80      	pop	{r7, pc}

0800424e <_isatty>:

int _isatty(int file)
{
 800424e:	b580      	push	{r7, lr}
 8004250:	b082      	sub	sp, #8
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004256:	2301      	movs	r3, #1
}
 8004258:	0018      	movs	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	b002      	add	sp, #8
 800425e:	bd80      	pop	{r7, pc}

08004260 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	60f8      	str	r0, [r7, #12]
 8004268:	60b9      	str	r1, [r7, #8]
 800426a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800426c:	2300      	movs	r3, #0
}
 800426e:	0018      	movs	r0, r3
 8004270:	46bd      	mov	sp, r7
 8004272:	b004      	add	sp, #16
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004280:	4a14      	ldr	r2, [pc, #80]	; (80042d4 <_sbrk+0x5c>)
 8004282:	4b15      	ldr	r3, [pc, #84]	; (80042d8 <_sbrk+0x60>)
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800428c:	4b13      	ldr	r3, [pc, #76]	; (80042dc <_sbrk+0x64>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d102      	bne.n	800429a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004294:	4b11      	ldr	r3, [pc, #68]	; (80042dc <_sbrk+0x64>)
 8004296:	4a12      	ldr	r2, [pc, #72]	; (80042e0 <_sbrk+0x68>)
 8004298:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800429a:	4b10      	ldr	r3, [pc, #64]	; (80042dc <_sbrk+0x64>)
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	18d3      	adds	r3, r2, r3
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d207      	bcs.n	80042b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042a8:	f003 fa50 	bl	800774c <__errno>
 80042ac:	0003      	movs	r3, r0
 80042ae:	220c      	movs	r2, #12
 80042b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042b2:	2301      	movs	r3, #1
 80042b4:	425b      	negs	r3, r3
 80042b6:	e009      	b.n	80042cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042b8:	4b08      	ldr	r3, [pc, #32]	; (80042dc <_sbrk+0x64>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042be:	4b07      	ldr	r3, [pc, #28]	; (80042dc <_sbrk+0x64>)
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	18d2      	adds	r2, r2, r3
 80042c6:	4b05      	ldr	r3, [pc, #20]	; (80042dc <_sbrk+0x64>)
 80042c8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80042ca:	68fb      	ldr	r3, [r7, #12]
}
 80042cc:	0018      	movs	r0, r3
 80042ce:	46bd      	mov	sp, r7
 80042d0:	b006      	add	sp, #24
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	20005000 	.word	0x20005000
 80042d8:	00000400 	.word	0x00000400
 80042dc:	20000700 	.word	0x20000700
 80042e0:	20000718 	.word	0x20000718

080042e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80042e8:	46c0      	nop			; (mov r8, r8)
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
	...

080042f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80042f0:	480d      	ldr	r0, [pc, #52]	; (8004328 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80042f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80042f4:	f7ff fff6 	bl	80042e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042f8:	480c      	ldr	r0, [pc, #48]	; (800432c <LoopForever+0x6>)
  ldr r1, =_edata
 80042fa:	490d      	ldr	r1, [pc, #52]	; (8004330 <LoopForever+0xa>)
  ldr r2, =_sidata
 80042fc:	4a0d      	ldr	r2, [pc, #52]	; (8004334 <LoopForever+0xe>)
  movs r3, #0
 80042fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004300:	e002      	b.n	8004308 <LoopCopyDataInit>

08004302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004306:	3304      	adds	r3, #4

08004308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800430a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800430c:	d3f9      	bcc.n	8004302 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800430e:	4a0a      	ldr	r2, [pc, #40]	; (8004338 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004310:	4c0a      	ldr	r4, [pc, #40]	; (800433c <LoopForever+0x16>)
  movs r3, #0
 8004312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004314:	e001      	b.n	800431a <LoopFillZerobss>

08004316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004318:	3204      	adds	r2, #4

0800431a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800431a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800431c:	d3fb      	bcc.n	8004316 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800431e:	f003 fa1b 	bl	8007758 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004322:	f7ff fb31 	bl	8003988 <main>

08004326 <LoopForever>:

LoopForever:
    b LoopForever
 8004326:	e7fe      	b.n	8004326 <LoopForever>
   ldr   r0, =_estack
 8004328:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800432c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004330:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8004334:	0800ac2c 	.word	0x0800ac2c
  ldr r2, =_sbss
 8004338:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800433c:	20000718 	.word	0x20000718

08004340 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004340:	e7fe      	b.n	8004340 <ADC1_COMP_IRQHandler>
	...

08004344 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800434a:	1dfb      	adds	r3, r7, #7
 800434c:	2200      	movs	r2, #0
 800434e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004350:	4b0b      	ldr	r3, [pc, #44]	; (8004380 <HAL_Init+0x3c>)
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	4b0a      	ldr	r3, [pc, #40]	; (8004380 <HAL_Init+0x3c>)
 8004356:	2140      	movs	r1, #64	; 0x40
 8004358:	430a      	orrs	r2, r1
 800435a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800435c:	2003      	movs	r0, #3
 800435e:	f000 f811 	bl	8004384 <HAL_InitTick>
 8004362:	1e03      	subs	r3, r0, #0
 8004364:	d003      	beq.n	800436e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004366:	1dfb      	adds	r3, r7, #7
 8004368:	2201      	movs	r2, #1
 800436a:	701a      	strb	r2, [r3, #0]
 800436c:	e001      	b.n	8004372 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800436e:	f7ff fe1d 	bl	8003fac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004372:	1dfb      	adds	r3, r7, #7
 8004374:	781b      	ldrb	r3, [r3, #0]
}
 8004376:	0018      	movs	r0, r3
 8004378:	46bd      	mov	sp, r7
 800437a:	b002      	add	sp, #8
 800437c:	bd80      	pop	{r7, pc}
 800437e:	46c0      	nop			; (mov r8, r8)
 8004380:	40022000 	.word	0x40022000

08004384 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004384:	b590      	push	{r4, r7, lr}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800438c:	4b14      	ldr	r3, [pc, #80]	; (80043e0 <HAL_InitTick+0x5c>)
 800438e:	681c      	ldr	r4, [r3, #0]
 8004390:	4b14      	ldr	r3, [pc, #80]	; (80043e4 <HAL_InitTick+0x60>)
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	0019      	movs	r1, r3
 8004396:	23fa      	movs	r3, #250	; 0xfa
 8004398:	0098      	lsls	r0, r3, #2
 800439a:	f7fb fed1 	bl	8000140 <__udivsi3>
 800439e:	0003      	movs	r3, r0
 80043a0:	0019      	movs	r1, r3
 80043a2:	0020      	movs	r0, r4
 80043a4:	f7fb fecc 	bl	8000140 <__udivsi3>
 80043a8:	0003      	movs	r3, r0
 80043aa:	0018      	movs	r0, r3
 80043ac:	f000 f92f 	bl	800460e <HAL_SYSTICK_Config>
 80043b0:	1e03      	subs	r3, r0, #0
 80043b2:	d001      	beq.n	80043b8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e00f      	b.n	80043d8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d80b      	bhi.n	80043d6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043be:	6879      	ldr	r1, [r7, #4]
 80043c0:	2301      	movs	r3, #1
 80043c2:	425b      	negs	r3, r3
 80043c4:	2200      	movs	r2, #0
 80043c6:	0018      	movs	r0, r3
 80043c8:	f000 f8fc 	bl	80045c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043cc:	4b06      	ldr	r3, [pc, #24]	; (80043e8 <HAL_InitTick+0x64>)
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	e000      	b.n	80043d8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
}
 80043d8:	0018      	movs	r0, r3
 80043da:	46bd      	mov	sp, r7
 80043dc:	b003      	add	sp, #12
 80043de:	bd90      	pop	{r4, r7, pc}
 80043e0:	20000000 	.word	0x20000000
 80043e4:	20000008 	.word	0x20000008
 80043e8:	20000004 	.word	0x20000004

080043ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043f0:	4b05      	ldr	r3, [pc, #20]	; (8004408 <HAL_IncTick+0x1c>)
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	001a      	movs	r2, r3
 80043f6:	4b05      	ldr	r3, [pc, #20]	; (800440c <HAL_IncTick+0x20>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	18d2      	adds	r2, r2, r3
 80043fc:	4b03      	ldr	r3, [pc, #12]	; (800440c <HAL_IncTick+0x20>)
 80043fe:	601a      	str	r2, [r3, #0]
}
 8004400:	46c0      	nop			; (mov r8, r8)
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	46c0      	nop			; (mov r8, r8)
 8004408:	20000008 	.word	0x20000008
 800440c:	20000704 	.word	0x20000704

08004410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
  return uwTick;
 8004414:	4b02      	ldr	r3, [pc, #8]	; (8004420 <HAL_GetTick+0x10>)
 8004416:	681b      	ldr	r3, [r3, #0]
}
 8004418:	0018      	movs	r0, r3
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	20000704 	.word	0x20000704

08004424 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800442c:	f7ff fff0 	bl	8004410 <HAL_GetTick>
 8004430:	0003      	movs	r3, r0
 8004432:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	3301      	adds	r3, #1
 800443c:	d005      	beq.n	800444a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800443e:	4b0a      	ldr	r3, [pc, #40]	; (8004468 <HAL_Delay+0x44>)
 8004440:	781b      	ldrb	r3, [r3, #0]
 8004442:	001a      	movs	r2, r3
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	189b      	adds	r3, r3, r2
 8004448:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800444a:	46c0      	nop			; (mov r8, r8)
 800444c:	f7ff ffe0 	bl	8004410 <HAL_GetTick>
 8004450:	0002      	movs	r2, r0
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	429a      	cmp	r2, r3
 800445a:	d8f7      	bhi.n	800444c <HAL_Delay+0x28>
  {
  }
}
 800445c:	46c0      	nop			; (mov r8, r8)
 800445e:	46c0      	nop			; (mov r8, r8)
 8004460:	46bd      	mov	sp, r7
 8004462:	b004      	add	sp, #16
 8004464:	bd80      	pop	{r7, pc}
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	20000008 	.word	0x20000008

0800446c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	0002      	movs	r2, r0
 8004474:	1dfb      	adds	r3, r7, #7
 8004476:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004478:	1dfb      	adds	r3, r7, #7
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	2b7f      	cmp	r3, #127	; 0x7f
 800447e:	d809      	bhi.n	8004494 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004480:	1dfb      	adds	r3, r7, #7
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	001a      	movs	r2, r3
 8004486:	231f      	movs	r3, #31
 8004488:	401a      	ands	r2, r3
 800448a:	4b04      	ldr	r3, [pc, #16]	; (800449c <__NVIC_EnableIRQ+0x30>)
 800448c:	2101      	movs	r1, #1
 800448e:	4091      	lsls	r1, r2
 8004490:	000a      	movs	r2, r1
 8004492:	601a      	str	r2, [r3, #0]
  }
}
 8004494:	46c0      	nop			; (mov r8, r8)
 8004496:	46bd      	mov	sp, r7
 8004498:	b002      	add	sp, #8
 800449a:	bd80      	pop	{r7, pc}
 800449c:	e000e100 	.word	0xe000e100

080044a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044a0:	b590      	push	{r4, r7, lr}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	0002      	movs	r2, r0
 80044a8:	6039      	str	r1, [r7, #0]
 80044aa:	1dfb      	adds	r3, r7, #7
 80044ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80044ae:	1dfb      	adds	r3, r7, #7
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	2b7f      	cmp	r3, #127	; 0x7f
 80044b4:	d828      	bhi.n	8004508 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044b6:	4a2f      	ldr	r2, [pc, #188]	; (8004574 <__NVIC_SetPriority+0xd4>)
 80044b8:	1dfb      	adds	r3, r7, #7
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	b25b      	sxtb	r3, r3
 80044be:	089b      	lsrs	r3, r3, #2
 80044c0:	33c0      	adds	r3, #192	; 0xc0
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	589b      	ldr	r3, [r3, r2]
 80044c6:	1dfa      	adds	r2, r7, #7
 80044c8:	7812      	ldrb	r2, [r2, #0]
 80044ca:	0011      	movs	r1, r2
 80044cc:	2203      	movs	r2, #3
 80044ce:	400a      	ands	r2, r1
 80044d0:	00d2      	lsls	r2, r2, #3
 80044d2:	21ff      	movs	r1, #255	; 0xff
 80044d4:	4091      	lsls	r1, r2
 80044d6:	000a      	movs	r2, r1
 80044d8:	43d2      	mvns	r2, r2
 80044da:	401a      	ands	r2, r3
 80044dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	019b      	lsls	r3, r3, #6
 80044e2:	22ff      	movs	r2, #255	; 0xff
 80044e4:	401a      	ands	r2, r3
 80044e6:	1dfb      	adds	r3, r7, #7
 80044e8:	781b      	ldrb	r3, [r3, #0]
 80044ea:	0018      	movs	r0, r3
 80044ec:	2303      	movs	r3, #3
 80044ee:	4003      	ands	r3, r0
 80044f0:	00db      	lsls	r3, r3, #3
 80044f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044f4:	481f      	ldr	r0, [pc, #124]	; (8004574 <__NVIC_SetPriority+0xd4>)
 80044f6:	1dfb      	adds	r3, r7, #7
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	b25b      	sxtb	r3, r3
 80044fc:	089b      	lsrs	r3, r3, #2
 80044fe:	430a      	orrs	r2, r1
 8004500:	33c0      	adds	r3, #192	; 0xc0
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004506:	e031      	b.n	800456c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004508:	4a1b      	ldr	r2, [pc, #108]	; (8004578 <__NVIC_SetPriority+0xd8>)
 800450a:	1dfb      	adds	r3, r7, #7
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	0019      	movs	r1, r3
 8004510:	230f      	movs	r3, #15
 8004512:	400b      	ands	r3, r1
 8004514:	3b08      	subs	r3, #8
 8004516:	089b      	lsrs	r3, r3, #2
 8004518:	3306      	adds	r3, #6
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	18d3      	adds	r3, r2, r3
 800451e:	3304      	adds	r3, #4
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	1dfa      	adds	r2, r7, #7
 8004524:	7812      	ldrb	r2, [r2, #0]
 8004526:	0011      	movs	r1, r2
 8004528:	2203      	movs	r2, #3
 800452a:	400a      	ands	r2, r1
 800452c:	00d2      	lsls	r2, r2, #3
 800452e:	21ff      	movs	r1, #255	; 0xff
 8004530:	4091      	lsls	r1, r2
 8004532:	000a      	movs	r2, r1
 8004534:	43d2      	mvns	r2, r2
 8004536:	401a      	ands	r2, r3
 8004538:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	019b      	lsls	r3, r3, #6
 800453e:	22ff      	movs	r2, #255	; 0xff
 8004540:	401a      	ands	r2, r3
 8004542:	1dfb      	adds	r3, r7, #7
 8004544:	781b      	ldrb	r3, [r3, #0]
 8004546:	0018      	movs	r0, r3
 8004548:	2303      	movs	r3, #3
 800454a:	4003      	ands	r3, r0
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004550:	4809      	ldr	r0, [pc, #36]	; (8004578 <__NVIC_SetPriority+0xd8>)
 8004552:	1dfb      	adds	r3, r7, #7
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	001c      	movs	r4, r3
 8004558:	230f      	movs	r3, #15
 800455a:	4023      	ands	r3, r4
 800455c:	3b08      	subs	r3, #8
 800455e:	089b      	lsrs	r3, r3, #2
 8004560:	430a      	orrs	r2, r1
 8004562:	3306      	adds	r3, #6
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	18c3      	adds	r3, r0, r3
 8004568:	3304      	adds	r3, #4
 800456a:	601a      	str	r2, [r3, #0]
}
 800456c:	46c0      	nop			; (mov r8, r8)
 800456e:	46bd      	mov	sp, r7
 8004570:	b003      	add	sp, #12
 8004572:	bd90      	pop	{r4, r7, pc}
 8004574:	e000e100 	.word	0xe000e100
 8004578:	e000ed00 	.word	0xe000ed00

0800457c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	1e5a      	subs	r2, r3, #1
 8004588:	2380      	movs	r3, #128	; 0x80
 800458a:	045b      	lsls	r3, r3, #17
 800458c:	429a      	cmp	r2, r3
 800458e:	d301      	bcc.n	8004594 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004590:	2301      	movs	r3, #1
 8004592:	e010      	b.n	80045b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004594:	4b0a      	ldr	r3, [pc, #40]	; (80045c0 <SysTick_Config+0x44>)
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	3a01      	subs	r2, #1
 800459a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800459c:	2301      	movs	r3, #1
 800459e:	425b      	negs	r3, r3
 80045a0:	2103      	movs	r1, #3
 80045a2:	0018      	movs	r0, r3
 80045a4:	f7ff ff7c 	bl	80044a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045a8:	4b05      	ldr	r3, [pc, #20]	; (80045c0 <SysTick_Config+0x44>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045ae:	4b04      	ldr	r3, [pc, #16]	; (80045c0 <SysTick_Config+0x44>)
 80045b0:	2207      	movs	r2, #7
 80045b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	0018      	movs	r0, r3
 80045b8:	46bd      	mov	sp, r7
 80045ba:	b002      	add	sp, #8
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	46c0      	nop			; (mov r8, r8)
 80045c0:	e000e010 	.word	0xe000e010

080045c4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	607a      	str	r2, [r7, #4]
 80045ce:	210f      	movs	r1, #15
 80045d0:	187b      	adds	r3, r7, r1
 80045d2:	1c02      	adds	r2, r0, #0
 80045d4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	187b      	adds	r3, r7, r1
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	b25b      	sxtb	r3, r3
 80045de:	0011      	movs	r1, r2
 80045e0:	0018      	movs	r0, r3
 80045e2:	f7ff ff5d 	bl	80044a0 <__NVIC_SetPriority>
}
 80045e6:	46c0      	nop			; (mov r8, r8)
 80045e8:	46bd      	mov	sp, r7
 80045ea:	b004      	add	sp, #16
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b082      	sub	sp, #8
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	0002      	movs	r2, r0
 80045f6:	1dfb      	adds	r3, r7, #7
 80045f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045fa:	1dfb      	adds	r3, r7, #7
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	b25b      	sxtb	r3, r3
 8004600:	0018      	movs	r0, r3
 8004602:	f7ff ff33 	bl	800446c <__NVIC_EnableIRQ>
}
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	46bd      	mov	sp, r7
 800460a:	b002      	add	sp, #8
 800460c:	bd80      	pop	{r7, pc}

0800460e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b082      	sub	sp, #8
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	0018      	movs	r0, r3
 800461a:	f7ff ffaf 	bl	800457c <SysTick_Config>
 800461e:	0003      	movs	r3, r0
}
 8004620:	0018      	movs	r0, r3
 8004622:	46bd      	mov	sp, r7
 8004624:	b002      	add	sp, #8
 8004626:	bd80      	pop	{r7, pc}

08004628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
 8004630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004636:	2300      	movs	r3, #0
 8004638:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800463a:	2300      	movs	r3, #0
 800463c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800463e:	e155      	b.n	80048ec <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2101      	movs	r1, #1
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	4091      	lsls	r1, r2
 800464a:	000a      	movs	r2, r1
 800464c:	4013      	ands	r3, r2
 800464e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d100      	bne.n	8004658 <HAL_GPIO_Init+0x30>
 8004656:	e146      	b.n	80048e6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2203      	movs	r2, #3
 800465e:	4013      	ands	r3, r2
 8004660:	2b01      	cmp	r3, #1
 8004662:	d005      	beq.n	8004670 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	2203      	movs	r2, #3
 800466a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800466c:	2b02      	cmp	r3, #2
 800466e:	d130      	bne.n	80046d2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	2203      	movs	r2, #3
 800467c:	409a      	lsls	r2, r3
 800467e:	0013      	movs	r3, r2
 8004680:	43da      	mvns	r2, r3
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	4013      	ands	r3, r2
 8004686:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	68da      	ldr	r2, [r3, #12]
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	005b      	lsls	r3, r3, #1
 8004690:	409a      	lsls	r2, r3
 8004692:	0013      	movs	r3, r2
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4313      	orrs	r3, r2
 8004698:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046a6:	2201      	movs	r2, #1
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	409a      	lsls	r2, r3
 80046ac:	0013      	movs	r3, r2
 80046ae:	43da      	mvns	r2, r3
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	4013      	ands	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	091b      	lsrs	r3, r3, #4
 80046bc:	2201      	movs	r2, #1
 80046be:	401a      	ands	r2, r3
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	409a      	lsls	r2, r3
 80046c4:	0013      	movs	r3, r2
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2203      	movs	r2, #3
 80046d8:	4013      	ands	r3, r2
 80046da:	2b03      	cmp	r3, #3
 80046dc:	d017      	beq.n	800470e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	2203      	movs	r2, #3
 80046ea:	409a      	lsls	r2, r3
 80046ec:	0013      	movs	r3, r2
 80046ee:	43da      	mvns	r2, r3
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	4013      	ands	r3, r2
 80046f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	689a      	ldr	r2, [r3, #8]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	005b      	lsls	r3, r3, #1
 80046fe:	409a      	lsls	r2, r3
 8004700:	0013      	movs	r3, r2
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	4313      	orrs	r3, r2
 8004706:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2203      	movs	r2, #3
 8004714:	4013      	ands	r3, r2
 8004716:	2b02      	cmp	r3, #2
 8004718:	d123      	bne.n	8004762 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	08da      	lsrs	r2, r3, #3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	3208      	adds	r2, #8
 8004722:	0092      	lsls	r2, r2, #2
 8004724:	58d3      	ldr	r3, [r2, r3]
 8004726:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	2207      	movs	r2, #7
 800472c:	4013      	ands	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	220f      	movs	r2, #15
 8004732:	409a      	lsls	r2, r3
 8004734:	0013      	movs	r3, r2
 8004736:	43da      	mvns	r2, r3
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	4013      	ands	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	691a      	ldr	r2, [r3, #16]
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	2107      	movs	r1, #7
 8004746:	400b      	ands	r3, r1
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	409a      	lsls	r2, r3
 800474c:	0013      	movs	r3, r2
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	4313      	orrs	r3, r2
 8004752:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	08da      	lsrs	r2, r3, #3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3208      	adds	r2, #8
 800475c:	0092      	lsls	r2, r2, #2
 800475e:	6939      	ldr	r1, [r7, #16]
 8004760:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	005b      	lsls	r3, r3, #1
 800476c:	2203      	movs	r2, #3
 800476e:	409a      	lsls	r2, r3
 8004770:	0013      	movs	r3, r2
 8004772:	43da      	mvns	r2, r3
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	4013      	ands	r3, r2
 8004778:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2203      	movs	r2, #3
 8004780:	401a      	ands	r2, r3
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	409a      	lsls	r2, r3
 8004788:	0013      	movs	r3, r2
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	4313      	orrs	r3, r2
 800478e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685a      	ldr	r2, [r3, #4]
 800479a:	23c0      	movs	r3, #192	; 0xc0
 800479c:	029b      	lsls	r3, r3, #10
 800479e:	4013      	ands	r3, r2
 80047a0:	d100      	bne.n	80047a4 <HAL_GPIO_Init+0x17c>
 80047a2:	e0a0      	b.n	80048e6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047a4:	4b57      	ldr	r3, [pc, #348]	; (8004904 <HAL_GPIO_Init+0x2dc>)
 80047a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047a8:	4b56      	ldr	r3, [pc, #344]	; (8004904 <HAL_GPIO_Init+0x2dc>)
 80047aa:	2101      	movs	r1, #1
 80047ac:	430a      	orrs	r2, r1
 80047ae:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80047b0:	4a55      	ldr	r2, [pc, #340]	; (8004908 <HAL_GPIO_Init+0x2e0>)
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	089b      	lsrs	r3, r3, #2
 80047b6:	3302      	adds	r3, #2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	589b      	ldr	r3, [r3, r2]
 80047bc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2203      	movs	r2, #3
 80047c2:	4013      	ands	r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	220f      	movs	r2, #15
 80047c8:	409a      	lsls	r2, r3
 80047ca:	0013      	movs	r3, r2
 80047cc:	43da      	mvns	r2, r3
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	4013      	ands	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	23a0      	movs	r3, #160	; 0xa0
 80047d8:	05db      	lsls	r3, r3, #23
 80047da:	429a      	cmp	r2, r3
 80047dc:	d01f      	beq.n	800481e <HAL_GPIO_Init+0x1f6>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a4a      	ldr	r2, [pc, #296]	; (800490c <HAL_GPIO_Init+0x2e4>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d019      	beq.n	800481a <HAL_GPIO_Init+0x1f2>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a49      	ldr	r2, [pc, #292]	; (8004910 <HAL_GPIO_Init+0x2e8>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d013      	beq.n	8004816 <HAL_GPIO_Init+0x1ee>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a48      	ldr	r2, [pc, #288]	; (8004914 <HAL_GPIO_Init+0x2ec>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d00d      	beq.n	8004812 <HAL_GPIO_Init+0x1ea>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a47      	ldr	r2, [pc, #284]	; (8004918 <HAL_GPIO_Init+0x2f0>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d007      	beq.n	800480e <HAL_GPIO_Init+0x1e6>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a46      	ldr	r2, [pc, #280]	; (800491c <HAL_GPIO_Init+0x2f4>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d101      	bne.n	800480a <HAL_GPIO_Init+0x1e2>
 8004806:	2305      	movs	r3, #5
 8004808:	e00a      	b.n	8004820 <HAL_GPIO_Init+0x1f8>
 800480a:	2306      	movs	r3, #6
 800480c:	e008      	b.n	8004820 <HAL_GPIO_Init+0x1f8>
 800480e:	2304      	movs	r3, #4
 8004810:	e006      	b.n	8004820 <HAL_GPIO_Init+0x1f8>
 8004812:	2303      	movs	r3, #3
 8004814:	e004      	b.n	8004820 <HAL_GPIO_Init+0x1f8>
 8004816:	2302      	movs	r3, #2
 8004818:	e002      	b.n	8004820 <HAL_GPIO_Init+0x1f8>
 800481a:	2301      	movs	r3, #1
 800481c:	e000      	b.n	8004820 <HAL_GPIO_Init+0x1f8>
 800481e:	2300      	movs	r3, #0
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	2103      	movs	r1, #3
 8004824:	400a      	ands	r2, r1
 8004826:	0092      	lsls	r2, r2, #2
 8004828:	4093      	lsls	r3, r2
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	4313      	orrs	r3, r2
 800482e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004830:	4935      	ldr	r1, [pc, #212]	; (8004908 <HAL_GPIO_Init+0x2e0>)
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	089b      	lsrs	r3, r3, #2
 8004836:	3302      	adds	r3, #2
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800483e:	4b38      	ldr	r3, [pc, #224]	; (8004920 <HAL_GPIO_Init+0x2f8>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	43da      	mvns	r2, r3
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	4013      	ands	r3, r2
 800484c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	2380      	movs	r3, #128	; 0x80
 8004854:	035b      	lsls	r3, r3, #13
 8004856:	4013      	ands	r3, r2
 8004858:	d003      	beq.n	8004862 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	4313      	orrs	r3, r2
 8004860:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004862:	4b2f      	ldr	r3, [pc, #188]	; (8004920 <HAL_GPIO_Init+0x2f8>)
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004868:	4b2d      	ldr	r3, [pc, #180]	; (8004920 <HAL_GPIO_Init+0x2f8>)
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	43da      	mvns	r2, r3
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	4013      	ands	r3, r2
 8004876:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	2380      	movs	r3, #128	; 0x80
 800487e:	039b      	lsls	r3, r3, #14
 8004880:	4013      	ands	r3, r2
 8004882:	d003      	beq.n	800488c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800488c:	4b24      	ldr	r3, [pc, #144]	; (8004920 <HAL_GPIO_Init+0x2f8>)
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004892:	4b23      	ldr	r3, [pc, #140]	; (8004920 <HAL_GPIO_Init+0x2f8>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	43da      	mvns	r2, r3
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4013      	ands	r3, r2
 80048a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	2380      	movs	r3, #128	; 0x80
 80048a8:	029b      	lsls	r3, r3, #10
 80048aa:	4013      	ands	r3, r2
 80048ac:	d003      	beq.n	80048b6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80048b6:	4b1a      	ldr	r3, [pc, #104]	; (8004920 <HAL_GPIO_Init+0x2f8>)
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048bc:	4b18      	ldr	r3, [pc, #96]	; (8004920 <HAL_GPIO_Init+0x2f8>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	43da      	mvns	r2, r3
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	4013      	ands	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	2380      	movs	r3, #128	; 0x80
 80048d2:	025b      	lsls	r3, r3, #9
 80048d4:	4013      	ands	r3, r2
 80048d6:	d003      	beq.n	80048e0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	4313      	orrs	r3, r2
 80048de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80048e0:	4b0f      	ldr	r3, [pc, #60]	; (8004920 <HAL_GPIO_Init+0x2f8>)
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	3301      	adds	r3, #1
 80048ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	40da      	lsrs	r2, r3
 80048f4:	1e13      	subs	r3, r2, #0
 80048f6:	d000      	beq.n	80048fa <HAL_GPIO_Init+0x2d2>
 80048f8:	e6a2      	b.n	8004640 <HAL_GPIO_Init+0x18>
  }
}
 80048fa:	46c0      	nop			; (mov r8, r8)
 80048fc:	46c0      	nop			; (mov r8, r8)
 80048fe:	46bd      	mov	sp, r7
 8004900:	b006      	add	sp, #24
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40021000 	.word	0x40021000
 8004908:	40010000 	.word	0x40010000
 800490c:	50000400 	.word	0x50000400
 8004910:	50000800 	.word	0x50000800
 8004914:	50000c00 	.word	0x50000c00
 8004918:	50001000 	.word	0x50001000
 800491c:	50001c00 	.word	0x50001c00
 8004920:	40010400 	.word	0x40010400

08004924 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	0008      	movs	r0, r1
 800492e:	0011      	movs	r1, r2
 8004930:	1cbb      	adds	r3, r7, #2
 8004932:	1c02      	adds	r2, r0, #0
 8004934:	801a      	strh	r2, [r3, #0]
 8004936:	1c7b      	adds	r3, r7, #1
 8004938:	1c0a      	adds	r2, r1, #0
 800493a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800493c:	1c7b      	adds	r3, r7, #1
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d004      	beq.n	800494e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004944:	1cbb      	adds	r3, r7, #2
 8004946:	881a      	ldrh	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800494c:	e003      	b.n	8004956 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800494e:	1cbb      	adds	r3, r7, #2
 8004950:	881a      	ldrh	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	46bd      	mov	sp, r7
 800495a:	b002      	add	sp, #8
 800495c:	bd80      	pop	{r7, pc}
	...

08004960 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004960:	b5b0      	push	{r4, r5, r7, lr}
 8004962:	b08a      	sub	sp, #40	; 0x28
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d102      	bne.n	8004974 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	f000 fbbf 	bl	80050f2 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004974:	4bc9      	ldr	r3, [pc, #804]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	220c      	movs	r2, #12
 800497a:	4013      	ands	r3, r2
 800497c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800497e:	4bc7      	ldr	r3, [pc, #796]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004980:	68da      	ldr	r2, [r3, #12]
 8004982:	2380      	movs	r3, #128	; 0x80
 8004984:	025b      	lsls	r3, r3, #9
 8004986:	4013      	ands	r3, r2
 8004988:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2201      	movs	r2, #1
 8004990:	4013      	ands	r3, r2
 8004992:	d100      	bne.n	8004996 <HAL_RCC_OscConfig+0x36>
 8004994:	e07e      	b.n	8004a94 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	2b08      	cmp	r3, #8
 800499a:	d007      	beq.n	80049ac <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	2b0c      	cmp	r3, #12
 80049a0:	d112      	bne.n	80049c8 <HAL_RCC_OscConfig+0x68>
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	2380      	movs	r3, #128	; 0x80
 80049a6:	025b      	lsls	r3, r3, #9
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d10d      	bne.n	80049c8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049ac:	4bbb      	ldr	r3, [pc, #748]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	2380      	movs	r3, #128	; 0x80
 80049b2:	029b      	lsls	r3, r3, #10
 80049b4:	4013      	ands	r3, r2
 80049b6:	d100      	bne.n	80049ba <HAL_RCC_OscConfig+0x5a>
 80049b8:	e06b      	b.n	8004a92 <HAL_RCC_OscConfig+0x132>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d167      	bne.n	8004a92 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	f000 fb95 	bl	80050f2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	2380      	movs	r3, #128	; 0x80
 80049ce:	025b      	lsls	r3, r3, #9
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d107      	bne.n	80049e4 <HAL_RCC_OscConfig+0x84>
 80049d4:	4bb1      	ldr	r3, [pc, #708]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	4bb0      	ldr	r3, [pc, #704]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 80049da:	2180      	movs	r1, #128	; 0x80
 80049dc:	0249      	lsls	r1, r1, #9
 80049de:	430a      	orrs	r2, r1
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	e027      	b.n	8004a34 <HAL_RCC_OscConfig+0xd4>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685a      	ldr	r2, [r3, #4]
 80049e8:	23a0      	movs	r3, #160	; 0xa0
 80049ea:	02db      	lsls	r3, r3, #11
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d10e      	bne.n	8004a0e <HAL_RCC_OscConfig+0xae>
 80049f0:	4baa      	ldr	r3, [pc, #680]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	4ba9      	ldr	r3, [pc, #676]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 80049f6:	2180      	movs	r1, #128	; 0x80
 80049f8:	02c9      	lsls	r1, r1, #11
 80049fa:	430a      	orrs	r2, r1
 80049fc:	601a      	str	r2, [r3, #0]
 80049fe:	4ba7      	ldr	r3, [pc, #668]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	4ba6      	ldr	r3, [pc, #664]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a04:	2180      	movs	r1, #128	; 0x80
 8004a06:	0249      	lsls	r1, r1, #9
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	e012      	b.n	8004a34 <HAL_RCC_OscConfig+0xd4>
 8004a0e:	4ba3      	ldr	r3, [pc, #652]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	4ba2      	ldr	r3, [pc, #648]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a14:	49a2      	ldr	r1, [pc, #648]	; (8004ca0 <HAL_RCC_OscConfig+0x340>)
 8004a16:	400a      	ands	r2, r1
 8004a18:	601a      	str	r2, [r3, #0]
 8004a1a:	4ba0      	ldr	r3, [pc, #640]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	2380      	movs	r3, #128	; 0x80
 8004a20:	025b      	lsls	r3, r3, #9
 8004a22:	4013      	ands	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	4b9c      	ldr	r3, [pc, #624]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	4b9b      	ldr	r3, [pc, #620]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a2e:	499d      	ldr	r1, [pc, #628]	; (8004ca4 <HAL_RCC_OscConfig+0x344>)
 8004a30:	400a      	ands	r2, r1
 8004a32:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d015      	beq.n	8004a68 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a3c:	f7ff fce8 	bl	8004410 <HAL_GetTick>
 8004a40:	0003      	movs	r3, r0
 8004a42:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a44:	e009      	b.n	8004a5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a46:	f7ff fce3 	bl	8004410 <HAL_GetTick>
 8004a4a:	0002      	movs	r2, r0
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b64      	cmp	r3, #100	; 0x64
 8004a52:	d902      	bls.n	8004a5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	f000 fb4c 	bl	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a5a:	4b90      	ldr	r3, [pc, #576]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	2380      	movs	r3, #128	; 0x80
 8004a60:	029b      	lsls	r3, r3, #10
 8004a62:	4013      	ands	r3, r2
 8004a64:	d0ef      	beq.n	8004a46 <HAL_RCC_OscConfig+0xe6>
 8004a66:	e015      	b.n	8004a94 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a68:	f7ff fcd2 	bl	8004410 <HAL_GetTick>
 8004a6c:	0003      	movs	r3, r0
 8004a6e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a70:	e008      	b.n	8004a84 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a72:	f7ff fccd 	bl	8004410 <HAL_GetTick>
 8004a76:	0002      	movs	r2, r0
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	2b64      	cmp	r3, #100	; 0x64
 8004a7e:	d901      	bls.n	8004a84 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	e336      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a84:	4b85      	ldr	r3, [pc, #532]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	2380      	movs	r3, #128	; 0x80
 8004a8a:	029b      	lsls	r3, r3, #10
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	d1f0      	bne.n	8004a72 <HAL_RCC_OscConfig+0x112>
 8004a90:	e000      	b.n	8004a94 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a92:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2202      	movs	r2, #2
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	d100      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x140>
 8004a9e:	e099      	b.n	8004bd4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	4013      	ands	r3, r2
 8004aac:	d009      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004aae:	4b7b      	ldr	r3, [pc, #492]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	4b7a      	ldr	r3, [pc, #488]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004ab4:	2120      	movs	r1, #32
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abc:	2220      	movs	r2, #32
 8004abe:	4393      	bics	r3, r2
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	2b04      	cmp	r3, #4
 8004ac6:	d005      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	2b0c      	cmp	r3, #12
 8004acc:	d13e      	bne.n	8004b4c <HAL_RCC_OscConfig+0x1ec>
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d13b      	bne.n	8004b4c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004ad4:	4b71      	ldr	r3, [pc, #452]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2204      	movs	r2, #4
 8004ada:	4013      	ands	r3, r2
 8004adc:	d004      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x188>
 8004ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e304      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae8:	4b6c      	ldr	r3, [pc, #432]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	4a6e      	ldr	r2, [pc, #440]	; (8004ca8 <HAL_RCC_OscConfig+0x348>)
 8004aee:	4013      	ands	r3, r2
 8004af0:	0019      	movs	r1, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	021a      	lsls	r2, r3, #8
 8004af8:	4b68      	ldr	r3, [pc, #416]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004afa:	430a      	orrs	r2, r1
 8004afc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004afe:	4b67      	ldr	r3, [pc, #412]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2209      	movs	r2, #9
 8004b04:	4393      	bics	r3, r2
 8004b06:	0019      	movs	r1, r3
 8004b08:	4b64      	ldr	r3, [pc, #400]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b10:	f000 fc42 	bl	8005398 <HAL_RCC_GetSysClockFreq>
 8004b14:	0001      	movs	r1, r0
 8004b16:	4b61      	ldr	r3, [pc, #388]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	091b      	lsrs	r3, r3, #4
 8004b1c:	220f      	movs	r2, #15
 8004b1e:	4013      	ands	r3, r2
 8004b20:	4a62      	ldr	r2, [pc, #392]	; (8004cac <HAL_RCC_OscConfig+0x34c>)
 8004b22:	5cd3      	ldrb	r3, [r2, r3]
 8004b24:	000a      	movs	r2, r1
 8004b26:	40da      	lsrs	r2, r3
 8004b28:	4b61      	ldr	r3, [pc, #388]	; (8004cb0 <HAL_RCC_OscConfig+0x350>)
 8004b2a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004b2c:	4b61      	ldr	r3, [pc, #388]	; (8004cb4 <HAL_RCC_OscConfig+0x354>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2513      	movs	r5, #19
 8004b32:	197c      	adds	r4, r7, r5
 8004b34:	0018      	movs	r0, r3
 8004b36:	f7ff fc25 	bl	8004384 <HAL_InitTick>
 8004b3a:	0003      	movs	r3, r0
 8004b3c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004b3e:	197b      	adds	r3, r7, r5
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d046      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004b46:	197b      	adds	r3, r7, r5
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	e2d2      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d027      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004b52:	4b52      	ldr	r3, [pc, #328]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2209      	movs	r2, #9
 8004b58:	4393      	bics	r3, r2
 8004b5a:	0019      	movs	r1, r3
 8004b5c:	4b4f      	ldr	r3, [pc, #316]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004b5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b60:	430a      	orrs	r2, r1
 8004b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b64:	f7ff fc54 	bl	8004410 <HAL_GetTick>
 8004b68:	0003      	movs	r3, r0
 8004b6a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b6c:	e008      	b.n	8004b80 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b6e:	f7ff fc4f 	bl	8004410 <HAL_GetTick>
 8004b72:	0002      	movs	r2, r0
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d901      	bls.n	8004b80 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004b7c:	2303      	movs	r3, #3
 8004b7e:	e2b8      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b80:	4b46      	ldr	r3, [pc, #280]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2204      	movs	r2, #4
 8004b86:	4013      	ands	r3, r2
 8004b88:	d0f1      	beq.n	8004b6e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b8a:	4b44      	ldr	r3, [pc, #272]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	4a46      	ldr	r2, [pc, #280]	; (8004ca8 <HAL_RCC_OscConfig+0x348>)
 8004b90:	4013      	ands	r3, r2
 8004b92:	0019      	movs	r1, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	021a      	lsls	r2, r3, #8
 8004b9a:	4b40      	ldr	r3, [pc, #256]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	605a      	str	r2, [r3, #4]
 8004ba0:	e018      	b.n	8004bd4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ba2:	4b3e      	ldr	r3, [pc, #248]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	4b3d      	ldr	r3, [pc, #244]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004ba8:	2101      	movs	r1, #1
 8004baa:	438a      	bics	r2, r1
 8004bac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bae:	f7ff fc2f 	bl	8004410 <HAL_GetTick>
 8004bb2:	0003      	movs	r3, r0
 8004bb4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004bb6:	e008      	b.n	8004bca <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bb8:	f7ff fc2a 	bl	8004410 <HAL_GetTick>
 8004bbc:	0002      	movs	r2, r0
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e293      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004bca:	4b34      	ldr	r3, [pc, #208]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2204      	movs	r2, #4
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	d1f1      	bne.n	8004bb8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2210      	movs	r2, #16
 8004bda:	4013      	ands	r3, r2
 8004bdc:	d100      	bne.n	8004be0 <HAL_RCC_OscConfig+0x280>
 8004bde:	e0a2      	b.n	8004d26 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d140      	bne.n	8004c68 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004be6:	4b2d      	ldr	r3, [pc, #180]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	2380      	movs	r3, #128	; 0x80
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	4013      	ands	r3, r2
 8004bf0:	d005      	beq.n	8004bfe <HAL_RCC_OscConfig+0x29e>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e279      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004bfe:	4b27      	ldr	r3, [pc, #156]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	4a2d      	ldr	r2, [pc, #180]	; (8004cb8 <HAL_RCC_OscConfig+0x358>)
 8004c04:	4013      	ands	r3, r2
 8004c06:	0019      	movs	r1, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c0c:	4b23      	ldr	r3, [pc, #140]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c12:	4b22      	ldr	r3, [pc, #136]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	021b      	lsls	r3, r3, #8
 8004c18:	0a19      	lsrs	r1, r3, #8
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	061a      	lsls	r2, r3, #24
 8004c20:	4b1e      	ldr	r3, [pc, #120]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004c22:	430a      	orrs	r2, r1
 8004c24:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2a:	0b5b      	lsrs	r3, r3, #13
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	2280      	movs	r2, #128	; 0x80
 8004c30:	0212      	lsls	r2, r2, #8
 8004c32:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004c34:	4b19      	ldr	r3, [pc, #100]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	091b      	lsrs	r3, r3, #4
 8004c3a:	210f      	movs	r1, #15
 8004c3c:	400b      	ands	r3, r1
 8004c3e:	491b      	ldr	r1, [pc, #108]	; (8004cac <HAL_RCC_OscConfig+0x34c>)
 8004c40:	5ccb      	ldrb	r3, [r1, r3]
 8004c42:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004c44:	4b1a      	ldr	r3, [pc, #104]	; (8004cb0 <HAL_RCC_OscConfig+0x350>)
 8004c46:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004c48:	4b1a      	ldr	r3, [pc, #104]	; (8004cb4 <HAL_RCC_OscConfig+0x354>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2513      	movs	r5, #19
 8004c4e:	197c      	adds	r4, r7, r5
 8004c50:	0018      	movs	r0, r3
 8004c52:	f7ff fb97 	bl	8004384 <HAL_InitTick>
 8004c56:	0003      	movs	r3, r0
 8004c58:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004c5a:	197b      	adds	r3, r7, r5
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d061      	beq.n	8004d26 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004c62:	197b      	adds	r3, r7, r5
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	e244      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	69db      	ldr	r3, [r3, #28]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d040      	beq.n	8004cf2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	4b09      	ldr	r3, [pc, #36]	; (8004c9c <HAL_RCC_OscConfig+0x33c>)
 8004c76:	2180      	movs	r1, #128	; 0x80
 8004c78:	0049      	lsls	r1, r1, #1
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c7e:	f7ff fbc7 	bl	8004410 <HAL_GetTick>
 8004c82:	0003      	movs	r3, r0
 8004c84:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004c86:	e019      	b.n	8004cbc <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c88:	f7ff fbc2 	bl	8004410 <HAL_GetTick>
 8004c8c:	0002      	movs	r2, r0
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d912      	bls.n	8004cbc <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e22b      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	fffeffff 	.word	0xfffeffff
 8004ca4:	fffbffff 	.word	0xfffbffff
 8004ca8:	ffffe0ff 	.word	0xffffe0ff
 8004cac:	0800a7d8 	.word	0x0800a7d8
 8004cb0:	20000000 	.word	0x20000000
 8004cb4:	20000004 	.word	0x20000004
 8004cb8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004cbc:	4bca      	ldr	r3, [pc, #808]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	2380      	movs	r3, #128	; 0x80
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	d0df      	beq.n	8004c88 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cc8:	4bc7      	ldr	r3, [pc, #796]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	4ac7      	ldr	r2, [pc, #796]	; (8004fec <HAL_RCC_OscConfig+0x68c>)
 8004cce:	4013      	ands	r3, r2
 8004cd0:	0019      	movs	r1, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004cd6:	4bc4      	ldr	r3, [pc, #784]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004cdc:	4bc2      	ldr	r3, [pc, #776]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	021b      	lsls	r3, r3, #8
 8004ce2:	0a19      	lsrs	r1, r3, #8
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	061a      	lsls	r2, r3, #24
 8004cea:	4bbf      	ldr	r3, [pc, #764]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004cec:	430a      	orrs	r2, r1
 8004cee:	605a      	str	r2, [r3, #4]
 8004cf0:	e019      	b.n	8004d26 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004cf2:	4bbd      	ldr	r3, [pc, #756]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	4bbc      	ldr	r3, [pc, #752]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004cf8:	49bd      	ldr	r1, [pc, #756]	; (8004ff0 <HAL_RCC_OscConfig+0x690>)
 8004cfa:	400a      	ands	r2, r1
 8004cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cfe:	f7ff fb87 	bl	8004410 <HAL_GetTick>
 8004d02:	0003      	movs	r3, r0
 8004d04:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004d06:	e008      	b.n	8004d1a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d08:	f7ff fb82 	bl	8004410 <HAL_GetTick>
 8004d0c:	0002      	movs	r2, r0
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e1eb      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004d1a:	4bb3      	ldr	r3, [pc, #716]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	2380      	movs	r3, #128	; 0x80
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	4013      	ands	r3, r2
 8004d24:	d1f0      	bne.n	8004d08 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2208      	movs	r2, #8
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	d036      	beq.n	8004d9e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d019      	beq.n	8004d6c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d38:	4bab      	ldr	r3, [pc, #684]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004d3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004d3c:	4baa      	ldr	r3, [pc, #680]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004d3e:	2101      	movs	r1, #1
 8004d40:	430a      	orrs	r2, r1
 8004d42:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d44:	f7ff fb64 	bl	8004410 <HAL_GetTick>
 8004d48:	0003      	movs	r3, r0
 8004d4a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d4c:	e008      	b.n	8004d60 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d4e:	f7ff fb5f 	bl	8004410 <HAL_GetTick>
 8004d52:	0002      	movs	r2, r0
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d901      	bls.n	8004d60 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004d5c:	2303      	movs	r3, #3
 8004d5e:	e1c8      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d60:	4ba1      	ldr	r3, [pc, #644]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004d62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d64:	2202      	movs	r2, #2
 8004d66:	4013      	ands	r3, r2
 8004d68:	d0f1      	beq.n	8004d4e <HAL_RCC_OscConfig+0x3ee>
 8004d6a:	e018      	b.n	8004d9e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d6c:	4b9e      	ldr	r3, [pc, #632]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004d6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004d70:	4b9d      	ldr	r3, [pc, #628]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004d72:	2101      	movs	r1, #1
 8004d74:	438a      	bics	r2, r1
 8004d76:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d78:	f7ff fb4a 	bl	8004410 <HAL_GetTick>
 8004d7c:	0003      	movs	r3, r0
 8004d7e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d80:	e008      	b.n	8004d94 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d82:	f7ff fb45 	bl	8004410 <HAL_GetTick>
 8004d86:	0002      	movs	r2, r0
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e1ae      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d94:	4b94      	ldr	r3, [pc, #592]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d98:	2202      	movs	r2, #2
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	d1f1      	bne.n	8004d82 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2204      	movs	r2, #4
 8004da4:	4013      	ands	r3, r2
 8004da6:	d100      	bne.n	8004daa <HAL_RCC_OscConfig+0x44a>
 8004da8:	e0ae      	b.n	8004f08 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004daa:	2023      	movs	r0, #35	; 0x23
 8004dac:	183b      	adds	r3, r7, r0
 8004dae:	2200      	movs	r2, #0
 8004db0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004db2:	4b8d      	ldr	r3, [pc, #564]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004db4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004db6:	2380      	movs	r3, #128	; 0x80
 8004db8:	055b      	lsls	r3, r3, #21
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d109      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dbe:	4b8a      	ldr	r3, [pc, #552]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004dc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dc2:	4b89      	ldr	r3, [pc, #548]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004dc4:	2180      	movs	r1, #128	; 0x80
 8004dc6:	0549      	lsls	r1, r1, #21
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004dcc:	183b      	adds	r3, r7, r0
 8004dce:	2201      	movs	r2, #1
 8004dd0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dd2:	4b88      	ldr	r3, [pc, #544]	; (8004ff4 <HAL_RCC_OscConfig+0x694>)
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	2380      	movs	r3, #128	; 0x80
 8004dd8:	005b      	lsls	r3, r3, #1
 8004dda:	4013      	ands	r3, r2
 8004ddc:	d11a      	bne.n	8004e14 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dde:	4b85      	ldr	r3, [pc, #532]	; (8004ff4 <HAL_RCC_OscConfig+0x694>)
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	4b84      	ldr	r3, [pc, #528]	; (8004ff4 <HAL_RCC_OscConfig+0x694>)
 8004de4:	2180      	movs	r1, #128	; 0x80
 8004de6:	0049      	lsls	r1, r1, #1
 8004de8:	430a      	orrs	r2, r1
 8004dea:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dec:	f7ff fb10 	bl	8004410 <HAL_GetTick>
 8004df0:	0003      	movs	r3, r0
 8004df2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004df4:	e008      	b.n	8004e08 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004df6:	f7ff fb0b 	bl	8004410 <HAL_GetTick>
 8004dfa:	0002      	movs	r2, r0
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b64      	cmp	r3, #100	; 0x64
 8004e02:	d901      	bls.n	8004e08 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e174      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e08:	4b7a      	ldr	r3, [pc, #488]	; (8004ff4 <HAL_RCC_OscConfig+0x694>)
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	2380      	movs	r3, #128	; 0x80
 8004e0e:	005b      	lsls	r3, r3, #1
 8004e10:	4013      	ands	r3, r2
 8004e12:	d0f0      	beq.n	8004df6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	2380      	movs	r3, #128	; 0x80
 8004e1a:	005b      	lsls	r3, r3, #1
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d107      	bne.n	8004e30 <HAL_RCC_OscConfig+0x4d0>
 8004e20:	4b71      	ldr	r3, [pc, #452]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e24:	4b70      	ldr	r3, [pc, #448]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e26:	2180      	movs	r1, #128	; 0x80
 8004e28:	0049      	lsls	r1, r1, #1
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	651a      	str	r2, [r3, #80]	; 0x50
 8004e2e:	e031      	b.n	8004e94 <HAL_RCC_OscConfig+0x534>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10c      	bne.n	8004e52 <HAL_RCC_OscConfig+0x4f2>
 8004e38:	4b6b      	ldr	r3, [pc, #428]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e3c:	4b6a      	ldr	r3, [pc, #424]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e3e:	496c      	ldr	r1, [pc, #432]	; (8004ff0 <HAL_RCC_OscConfig+0x690>)
 8004e40:	400a      	ands	r2, r1
 8004e42:	651a      	str	r2, [r3, #80]	; 0x50
 8004e44:	4b68      	ldr	r3, [pc, #416]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e48:	4b67      	ldr	r3, [pc, #412]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e4a:	496b      	ldr	r1, [pc, #428]	; (8004ff8 <HAL_RCC_OscConfig+0x698>)
 8004e4c:	400a      	ands	r2, r1
 8004e4e:	651a      	str	r2, [r3, #80]	; 0x50
 8004e50:	e020      	b.n	8004e94 <HAL_RCC_OscConfig+0x534>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	23a0      	movs	r3, #160	; 0xa0
 8004e58:	00db      	lsls	r3, r3, #3
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d10e      	bne.n	8004e7c <HAL_RCC_OscConfig+0x51c>
 8004e5e:	4b62      	ldr	r3, [pc, #392]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e62:	4b61      	ldr	r3, [pc, #388]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e64:	2180      	movs	r1, #128	; 0x80
 8004e66:	00c9      	lsls	r1, r1, #3
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	651a      	str	r2, [r3, #80]	; 0x50
 8004e6c:	4b5e      	ldr	r3, [pc, #376]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e70:	4b5d      	ldr	r3, [pc, #372]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e72:	2180      	movs	r1, #128	; 0x80
 8004e74:	0049      	lsls	r1, r1, #1
 8004e76:	430a      	orrs	r2, r1
 8004e78:	651a      	str	r2, [r3, #80]	; 0x50
 8004e7a:	e00b      	b.n	8004e94 <HAL_RCC_OscConfig+0x534>
 8004e7c:	4b5a      	ldr	r3, [pc, #360]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e80:	4b59      	ldr	r3, [pc, #356]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e82:	495b      	ldr	r1, [pc, #364]	; (8004ff0 <HAL_RCC_OscConfig+0x690>)
 8004e84:	400a      	ands	r2, r1
 8004e86:	651a      	str	r2, [r3, #80]	; 0x50
 8004e88:	4b57      	ldr	r3, [pc, #348]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e8a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e8c:	4b56      	ldr	r3, [pc, #344]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004e8e:	495a      	ldr	r1, [pc, #360]	; (8004ff8 <HAL_RCC_OscConfig+0x698>)
 8004e90:	400a      	ands	r2, r1
 8004e92:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d015      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e9c:	f7ff fab8 	bl	8004410 <HAL_GetTick>
 8004ea0:	0003      	movs	r3, r0
 8004ea2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ea4:	e009      	b.n	8004eba <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ea6:	f7ff fab3 	bl	8004410 <HAL_GetTick>
 8004eaa:	0002      	movs	r2, r0
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	4a52      	ldr	r2, [pc, #328]	; (8004ffc <HAL_RCC_OscConfig+0x69c>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d901      	bls.n	8004eba <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e11b      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004eba:	4b4b      	ldr	r3, [pc, #300]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004ebc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004ebe:	2380      	movs	r3, #128	; 0x80
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d0ef      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x546>
 8004ec6:	e014      	b.n	8004ef2 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ec8:	f7ff faa2 	bl	8004410 <HAL_GetTick>
 8004ecc:	0003      	movs	r3, r0
 8004ece:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ed0:	e009      	b.n	8004ee6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ed2:	f7ff fa9d 	bl	8004410 <HAL_GetTick>
 8004ed6:	0002      	movs	r2, r0
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	4a47      	ldr	r2, [pc, #284]	; (8004ffc <HAL_RCC_OscConfig+0x69c>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e105      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004ee6:	4b40      	ldr	r3, [pc, #256]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004ee8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004eea:	2380      	movs	r3, #128	; 0x80
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	4013      	ands	r3, r2
 8004ef0:	d1ef      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ef2:	2323      	movs	r3, #35	; 0x23
 8004ef4:	18fb      	adds	r3, r7, r3
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d105      	bne.n	8004f08 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004efc:	4b3a      	ldr	r3, [pc, #232]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004efe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f00:	4b39      	ldr	r3, [pc, #228]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f02:	493f      	ldr	r1, [pc, #252]	; (8005000 <HAL_RCC_OscConfig+0x6a0>)
 8004f04:	400a      	ands	r2, r1
 8004f06:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2220      	movs	r2, #32
 8004f0e:	4013      	ands	r3, r2
 8004f10:	d049      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d026      	beq.n	8004f68 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004f1a:	4b33      	ldr	r3, [pc, #204]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f1c:	689a      	ldr	r2, [r3, #8]
 8004f1e:	4b32      	ldr	r3, [pc, #200]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f20:	2101      	movs	r1, #1
 8004f22:	430a      	orrs	r2, r1
 8004f24:	609a      	str	r2, [r3, #8]
 8004f26:	4b30      	ldr	r3, [pc, #192]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f2a:	4b2f      	ldr	r3, [pc, #188]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f2c:	2101      	movs	r1, #1
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	635a      	str	r2, [r3, #52]	; 0x34
 8004f32:	4b34      	ldr	r3, [pc, #208]	; (8005004 <HAL_RCC_OscConfig+0x6a4>)
 8004f34:	6a1a      	ldr	r2, [r3, #32]
 8004f36:	4b33      	ldr	r3, [pc, #204]	; (8005004 <HAL_RCC_OscConfig+0x6a4>)
 8004f38:	2180      	movs	r1, #128	; 0x80
 8004f3a:	0189      	lsls	r1, r1, #6
 8004f3c:	430a      	orrs	r2, r1
 8004f3e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f40:	f7ff fa66 	bl	8004410 <HAL_GetTick>
 8004f44:	0003      	movs	r3, r0
 8004f46:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f48:	e008      	b.n	8004f5c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f4a:	f7ff fa61 	bl	8004410 <HAL_GetTick>
 8004f4e:	0002      	movs	r2, r0
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d901      	bls.n	8004f5c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e0ca      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f5c:	4b22      	ldr	r3, [pc, #136]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	2202      	movs	r2, #2
 8004f62:	4013      	ands	r3, r2
 8004f64:	d0f1      	beq.n	8004f4a <HAL_RCC_OscConfig+0x5ea>
 8004f66:	e01e      	b.n	8004fa6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004f68:	4b1f      	ldr	r3, [pc, #124]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	4b1e      	ldr	r3, [pc, #120]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f6e:	2101      	movs	r1, #1
 8004f70:	438a      	bics	r2, r1
 8004f72:	609a      	str	r2, [r3, #8]
 8004f74:	4b23      	ldr	r3, [pc, #140]	; (8005004 <HAL_RCC_OscConfig+0x6a4>)
 8004f76:	6a1a      	ldr	r2, [r3, #32]
 8004f78:	4b22      	ldr	r3, [pc, #136]	; (8005004 <HAL_RCC_OscConfig+0x6a4>)
 8004f7a:	4923      	ldr	r1, [pc, #140]	; (8005008 <HAL_RCC_OscConfig+0x6a8>)
 8004f7c:	400a      	ands	r2, r1
 8004f7e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f80:	f7ff fa46 	bl	8004410 <HAL_GetTick>
 8004f84:	0003      	movs	r3, r0
 8004f86:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f88:	e008      	b.n	8004f9c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f8a:	f7ff fa41 	bl	8004410 <HAL_GetTick>
 8004f8e:	0002      	movs	r2, r0
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d901      	bls.n	8004f9c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e0aa      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f9c:	4b12      	ldr	r3, [pc, #72]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	2202      	movs	r2, #2
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	d1f1      	bne.n	8004f8a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d100      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x650>
 8004fae:	e09f      	b.n	80050f0 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	2b0c      	cmp	r3, #12
 8004fb4:	d100      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x658>
 8004fb6:	e078      	b.n	80050aa <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d159      	bne.n	8005074 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fc0:	4b09      	ldr	r3, [pc, #36]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	4b08      	ldr	r3, [pc, #32]	; (8004fe8 <HAL_RCC_OscConfig+0x688>)
 8004fc6:	4911      	ldr	r1, [pc, #68]	; (800500c <HAL_RCC_OscConfig+0x6ac>)
 8004fc8:	400a      	ands	r2, r1
 8004fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fcc:	f7ff fa20 	bl	8004410 <HAL_GetTick>
 8004fd0:	0003      	movs	r3, r0
 8004fd2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004fd4:	e01c      	b.n	8005010 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fd6:	f7ff fa1b 	bl	8004410 <HAL_GetTick>
 8004fda:	0002      	movs	r2, r0
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d915      	bls.n	8005010 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e084      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
 8004fe8:	40021000 	.word	0x40021000
 8004fec:	ffff1fff 	.word	0xffff1fff
 8004ff0:	fffffeff 	.word	0xfffffeff
 8004ff4:	40007000 	.word	0x40007000
 8004ff8:	fffffbff 	.word	0xfffffbff
 8004ffc:	00001388 	.word	0x00001388
 8005000:	efffffff 	.word	0xefffffff
 8005004:	40010000 	.word	0x40010000
 8005008:	ffffdfff 	.word	0xffffdfff
 800500c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005010:	4b3a      	ldr	r3, [pc, #232]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	2380      	movs	r3, #128	; 0x80
 8005016:	049b      	lsls	r3, r3, #18
 8005018:	4013      	ands	r3, r2
 800501a:	d1dc      	bne.n	8004fd6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800501c:	4b37      	ldr	r3, [pc, #220]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	4a37      	ldr	r2, [pc, #220]	; (8005100 <HAL_RCC_OscConfig+0x7a0>)
 8005022:	4013      	ands	r3, r2
 8005024:	0019      	movs	r1, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502e:	431a      	orrs	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005034:	431a      	orrs	r2, r3
 8005036:	4b31      	ldr	r3, [pc, #196]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 8005038:	430a      	orrs	r2, r1
 800503a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800503c:	4b2f      	ldr	r3, [pc, #188]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	4b2e      	ldr	r3, [pc, #184]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 8005042:	2180      	movs	r1, #128	; 0x80
 8005044:	0449      	lsls	r1, r1, #17
 8005046:	430a      	orrs	r2, r1
 8005048:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800504a:	f7ff f9e1 	bl	8004410 <HAL_GetTick>
 800504e:	0003      	movs	r3, r0
 8005050:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005052:	e008      	b.n	8005066 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005054:	f7ff f9dc 	bl	8004410 <HAL_GetTick>
 8005058:	0002      	movs	r2, r0
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b02      	cmp	r3, #2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e045      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005066:	4b25      	ldr	r3, [pc, #148]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	2380      	movs	r3, #128	; 0x80
 800506c:	049b      	lsls	r3, r3, #18
 800506e:	4013      	ands	r3, r2
 8005070:	d0f0      	beq.n	8005054 <HAL_RCC_OscConfig+0x6f4>
 8005072:	e03d      	b.n	80050f0 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005074:	4b21      	ldr	r3, [pc, #132]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	4b20      	ldr	r3, [pc, #128]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 800507a:	4922      	ldr	r1, [pc, #136]	; (8005104 <HAL_RCC_OscConfig+0x7a4>)
 800507c:	400a      	ands	r2, r1
 800507e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005080:	f7ff f9c6 	bl	8004410 <HAL_GetTick>
 8005084:	0003      	movs	r3, r0
 8005086:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005088:	e008      	b.n	800509c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800508a:	f7ff f9c1 	bl	8004410 <HAL_GetTick>
 800508e:	0002      	movs	r2, r0
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d901      	bls.n	800509c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e02a      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800509c:	4b17      	ldr	r3, [pc, #92]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	2380      	movs	r3, #128	; 0x80
 80050a2:	049b      	lsls	r3, r3, #18
 80050a4:	4013      	ands	r3, r2
 80050a6:	d1f0      	bne.n	800508a <HAL_RCC_OscConfig+0x72a>
 80050a8:	e022      	b.n	80050f0 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d101      	bne.n	80050b6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e01d      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80050b6:	4b11      	ldr	r3, [pc, #68]	; (80050fc <HAL_RCC_OscConfig+0x79c>)
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	2380      	movs	r3, #128	; 0x80
 80050c0:	025b      	lsls	r3, r3, #9
 80050c2:	401a      	ands	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d10f      	bne.n	80050ec <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	23f0      	movs	r3, #240	; 0xf0
 80050d0:	039b      	lsls	r3, r3, #14
 80050d2:	401a      	ands	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050d8:	429a      	cmp	r2, r3
 80050da:	d107      	bne.n	80050ec <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	23c0      	movs	r3, #192	; 0xc0
 80050e0:	041b      	lsls	r3, r3, #16
 80050e2:	401a      	ands	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d001      	beq.n	80050f0 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e000      	b.n	80050f2 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80050f0:	2300      	movs	r3, #0
}
 80050f2:	0018      	movs	r0, r3
 80050f4:	46bd      	mov	sp, r7
 80050f6:	b00a      	add	sp, #40	; 0x28
 80050f8:	bdb0      	pop	{r4, r5, r7, pc}
 80050fa:	46c0      	nop			; (mov r8, r8)
 80050fc:	40021000 	.word	0x40021000
 8005100:	ff02ffff 	.word	0xff02ffff
 8005104:	feffffff 	.word	0xfeffffff

08005108 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005108:	b5b0      	push	{r4, r5, r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d101      	bne.n	800511c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e128      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800511c:	4b96      	ldr	r3, [pc, #600]	; (8005378 <HAL_RCC_ClockConfig+0x270>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	2201      	movs	r2, #1
 8005122:	4013      	ands	r3, r2
 8005124:	683a      	ldr	r2, [r7, #0]
 8005126:	429a      	cmp	r2, r3
 8005128:	d91e      	bls.n	8005168 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800512a:	4b93      	ldr	r3, [pc, #588]	; (8005378 <HAL_RCC_ClockConfig+0x270>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2201      	movs	r2, #1
 8005130:	4393      	bics	r3, r2
 8005132:	0019      	movs	r1, r3
 8005134:	4b90      	ldr	r3, [pc, #576]	; (8005378 <HAL_RCC_ClockConfig+0x270>)
 8005136:	683a      	ldr	r2, [r7, #0]
 8005138:	430a      	orrs	r2, r1
 800513a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800513c:	f7ff f968 	bl	8004410 <HAL_GetTick>
 8005140:	0003      	movs	r3, r0
 8005142:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005144:	e009      	b.n	800515a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005146:	f7ff f963 	bl	8004410 <HAL_GetTick>
 800514a:	0002      	movs	r2, r0
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	1ad3      	subs	r3, r2, r3
 8005150:	4a8a      	ldr	r2, [pc, #552]	; (800537c <HAL_RCC_ClockConfig+0x274>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d901      	bls.n	800515a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e109      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800515a:	4b87      	ldr	r3, [pc, #540]	; (8005378 <HAL_RCC_ClockConfig+0x270>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	2201      	movs	r2, #1
 8005160:	4013      	ands	r3, r2
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	429a      	cmp	r2, r3
 8005166:	d1ee      	bne.n	8005146 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2202      	movs	r2, #2
 800516e:	4013      	ands	r3, r2
 8005170:	d009      	beq.n	8005186 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005172:	4b83      	ldr	r3, [pc, #524]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	22f0      	movs	r2, #240	; 0xf0
 8005178:	4393      	bics	r3, r2
 800517a:	0019      	movs	r1, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689a      	ldr	r2, [r3, #8]
 8005180:	4b7f      	ldr	r3, [pc, #508]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 8005182:	430a      	orrs	r2, r1
 8005184:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2201      	movs	r2, #1
 800518c:	4013      	ands	r3, r2
 800518e:	d100      	bne.n	8005192 <HAL_RCC_ClockConfig+0x8a>
 8005190:	e089      	b.n	80052a6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	2b02      	cmp	r3, #2
 8005198:	d107      	bne.n	80051aa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800519a:	4b79      	ldr	r3, [pc, #484]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	2380      	movs	r3, #128	; 0x80
 80051a0:	029b      	lsls	r3, r3, #10
 80051a2:	4013      	ands	r3, r2
 80051a4:	d120      	bne.n	80051e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e0e1      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d107      	bne.n	80051c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051b2:	4b73      	ldr	r3, [pc, #460]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	2380      	movs	r3, #128	; 0x80
 80051b8:	049b      	lsls	r3, r3, #18
 80051ba:	4013      	ands	r3, r2
 80051bc:	d114      	bne.n	80051e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e0d5      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d106      	bne.n	80051d8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051ca:	4b6d      	ldr	r3, [pc, #436]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2204      	movs	r2, #4
 80051d0:	4013      	ands	r3, r2
 80051d2:	d109      	bne.n	80051e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e0ca      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80051d8:	4b69      	ldr	r3, [pc, #420]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	2380      	movs	r3, #128	; 0x80
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	4013      	ands	r3, r2
 80051e2:	d101      	bne.n	80051e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e0c2      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051e8:	4b65      	ldr	r3, [pc, #404]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	2203      	movs	r2, #3
 80051ee:	4393      	bics	r3, r2
 80051f0:	0019      	movs	r1, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685a      	ldr	r2, [r3, #4]
 80051f6:	4b62      	ldr	r3, [pc, #392]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 80051f8:	430a      	orrs	r2, r1
 80051fa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051fc:	f7ff f908 	bl	8004410 <HAL_GetTick>
 8005200:	0003      	movs	r3, r0
 8005202:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	2b02      	cmp	r3, #2
 800520a:	d111      	bne.n	8005230 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800520c:	e009      	b.n	8005222 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800520e:	f7ff f8ff 	bl	8004410 <HAL_GetTick>
 8005212:	0002      	movs	r2, r0
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	4a58      	ldr	r2, [pc, #352]	; (800537c <HAL_RCC_ClockConfig+0x274>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e0a5      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005222:	4b57      	ldr	r3, [pc, #348]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	220c      	movs	r2, #12
 8005228:	4013      	ands	r3, r2
 800522a:	2b08      	cmp	r3, #8
 800522c:	d1ef      	bne.n	800520e <HAL_RCC_ClockConfig+0x106>
 800522e:	e03a      	b.n	80052a6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	2b03      	cmp	r3, #3
 8005236:	d111      	bne.n	800525c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005238:	e009      	b.n	800524e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800523a:	f7ff f8e9 	bl	8004410 <HAL_GetTick>
 800523e:	0002      	movs	r2, r0
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	4a4d      	ldr	r2, [pc, #308]	; (800537c <HAL_RCC_ClockConfig+0x274>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d901      	bls.n	800524e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e08f      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800524e:	4b4c      	ldr	r3, [pc, #304]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	220c      	movs	r2, #12
 8005254:	4013      	ands	r3, r2
 8005256:	2b0c      	cmp	r3, #12
 8005258:	d1ef      	bne.n	800523a <HAL_RCC_ClockConfig+0x132>
 800525a:	e024      	b.n	80052a6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d11b      	bne.n	800529c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005264:	e009      	b.n	800527a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005266:	f7ff f8d3 	bl	8004410 <HAL_GetTick>
 800526a:	0002      	movs	r2, r0
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	4a42      	ldr	r2, [pc, #264]	; (800537c <HAL_RCC_ClockConfig+0x274>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d901      	bls.n	800527a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e079      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800527a:	4b41      	ldr	r3, [pc, #260]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	220c      	movs	r2, #12
 8005280:	4013      	ands	r3, r2
 8005282:	2b04      	cmp	r3, #4
 8005284:	d1ef      	bne.n	8005266 <HAL_RCC_ClockConfig+0x15e>
 8005286:	e00e      	b.n	80052a6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005288:	f7ff f8c2 	bl	8004410 <HAL_GetTick>
 800528c:	0002      	movs	r2, r0
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	4a3a      	ldr	r2, [pc, #232]	; (800537c <HAL_RCC_ClockConfig+0x274>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d901      	bls.n	800529c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e068      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800529c:	4b38      	ldr	r3, [pc, #224]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	220c      	movs	r2, #12
 80052a2:	4013      	ands	r3, r2
 80052a4:	d1f0      	bne.n	8005288 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052a6:	4b34      	ldr	r3, [pc, #208]	; (8005378 <HAL_RCC_ClockConfig+0x270>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2201      	movs	r2, #1
 80052ac:	4013      	ands	r3, r2
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d21e      	bcs.n	80052f2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052b4:	4b30      	ldr	r3, [pc, #192]	; (8005378 <HAL_RCC_ClockConfig+0x270>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2201      	movs	r2, #1
 80052ba:	4393      	bics	r3, r2
 80052bc:	0019      	movs	r1, r3
 80052be:	4b2e      	ldr	r3, [pc, #184]	; (8005378 <HAL_RCC_ClockConfig+0x270>)
 80052c0:	683a      	ldr	r2, [r7, #0]
 80052c2:	430a      	orrs	r2, r1
 80052c4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80052c6:	f7ff f8a3 	bl	8004410 <HAL_GetTick>
 80052ca:	0003      	movs	r3, r0
 80052cc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ce:	e009      	b.n	80052e4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052d0:	f7ff f89e 	bl	8004410 <HAL_GetTick>
 80052d4:	0002      	movs	r2, r0
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	4a28      	ldr	r2, [pc, #160]	; (800537c <HAL_RCC_ClockConfig+0x274>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e044      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052e4:	4b24      	ldr	r3, [pc, #144]	; (8005378 <HAL_RCC_ClockConfig+0x270>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2201      	movs	r2, #1
 80052ea:	4013      	ands	r3, r2
 80052ec:	683a      	ldr	r2, [r7, #0]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d1ee      	bne.n	80052d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2204      	movs	r2, #4
 80052f8:	4013      	ands	r3, r2
 80052fa:	d009      	beq.n	8005310 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052fc:	4b20      	ldr	r3, [pc, #128]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	4a20      	ldr	r2, [pc, #128]	; (8005384 <HAL_RCC_ClockConfig+0x27c>)
 8005302:	4013      	ands	r3, r2
 8005304:	0019      	movs	r1, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68da      	ldr	r2, [r3, #12]
 800530a:	4b1d      	ldr	r3, [pc, #116]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 800530c:	430a      	orrs	r2, r1
 800530e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2208      	movs	r2, #8
 8005316:	4013      	ands	r3, r2
 8005318:	d00a      	beq.n	8005330 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800531a:	4b19      	ldr	r3, [pc, #100]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	4a1a      	ldr	r2, [pc, #104]	; (8005388 <HAL_RCC_ClockConfig+0x280>)
 8005320:	4013      	ands	r3, r2
 8005322:	0019      	movs	r1, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	00da      	lsls	r2, r3, #3
 800532a:	4b15      	ldr	r3, [pc, #84]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 800532c:	430a      	orrs	r2, r1
 800532e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005330:	f000 f832 	bl	8005398 <HAL_RCC_GetSysClockFreq>
 8005334:	0001      	movs	r1, r0
 8005336:	4b12      	ldr	r3, [pc, #72]	; (8005380 <HAL_RCC_ClockConfig+0x278>)
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	091b      	lsrs	r3, r3, #4
 800533c:	220f      	movs	r2, #15
 800533e:	4013      	ands	r3, r2
 8005340:	4a12      	ldr	r2, [pc, #72]	; (800538c <HAL_RCC_ClockConfig+0x284>)
 8005342:	5cd3      	ldrb	r3, [r2, r3]
 8005344:	000a      	movs	r2, r1
 8005346:	40da      	lsrs	r2, r3
 8005348:	4b11      	ldr	r3, [pc, #68]	; (8005390 <HAL_RCC_ClockConfig+0x288>)
 800534a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800534c:	4b11      	ldr	r3, [pc, #68]	; (8005394 <HAL_RCC_ClockConfig+0x28c>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	250b      	movs	r5, #11
 8005352:	197c      	adds	r4, r7, r5
 8005354:	0018      	movs	r0, r3
 8005356:	f7ff f815 	bl	8004384 <HAL_InitTick>
 800535a:	0003      	movs	r3, r0
 800535c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800535e:	197b      	adds	r3, r7, r5
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d002      	beq.n	800536c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8005366:	197b      	adds	r3, r7, r5
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	e000      	b.n	800536e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	0018      	movs	r0, r3
 8005370:	46bd      	mov	sp, r7
 8005372:	b004      	add	sp, #16
 8005374:	bdb0      	pop	{r4, r5, r7, pc}
 8005376:	46c0      	nop			; (mov r8, r8)
 8005378:	40022000 	.word	0x40022000
 800537c:	00001388 	.word	0x00001388
 8005380:	40021000 	.word	0x40021000
 8005384:	fffff8ff 	.word	0xfffff8ff
 8005388:	ffffc7ff 	.word	0xffffc7ff
 800538c:	0800a7d8 	.word	0x0800a7d8
 8005390:	20000000 	.word	0x20000000
 8005394:	20000004 	.word	0x20000004

08005398 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005398:	b5b0      	push	{r4, r5, r7, lr}
 800539a:	b08e      	sub	sp, #56	; 0x38
 800539c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800539e:	4b4c      	ldr	r3, [pc, #304]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053a6:	230c      	movs	r3, #12
 80053a8:	4013      	ands	r3, r2
 80053aa:	2b0c      	cmp	r3, #12
 80053ac:	d014      	beq.n	80053d8 <HAL_RCC_GetSysClockFreq+0x40>
 80053ae:	d900      	bls.n	80053b2 <HAL_RCC_GetSysClockFreq+0x1a>
 80053b0:	e07b      	b.n	80054aa <HAL_RCC_GetSysClockFreq+0x112>
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	d002      	beq.n	80053bc <HAL_RCC_GetSysClockFreq+0x24>
 80053b6:	2b08      	cmp	r3, #8
 80053b8:	d00b      	beq.n	80053d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80053ba:	e076      	b.n	80054aa <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80053bc:	4b44      	ldr	r3, [pc, #272]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2210      	movs	r2, #16
 80053c2:	4013      	ands	r3, r2
 80053c4:	d002      	beq.n	80053cc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80053c6:	4b43      	ldr	r3, [pc, #268]	; (80054d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 80053c8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80053ca:	e07c      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80053cc:	4b42      	ldr	r3, [pc, #264]	; (80054d8 <HAL_RCC_GetSysClockFreq+0x140>)
 80053ce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80053d0:	e079      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053d2:	4b42      	ldr	r3, [pc, #264]	; (80054dc <HAL_RCC_GetSysClockFreq+0x144>)
 80053d4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80053d6:	e076      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80053d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053da:	0c9a      	lsrs	r2, r3, #18
 80053dc:	230f      	movs	r3, #15
 80053de:	401a      	ands	r2, r3
 80053e0:	4b3f      	ldr	r3, [pc, #252]	; (80054e0 <HAL_RCC_GetSysClockFreq+0x148>)
 80053e2:	5c9b      	ldrb	r3, [r3, r2]
 80053e4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80053e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e8:	0d9a      	lsrs	r2, r3, #22
 80053ea:	2303      	movs	r3, #3
 80053ec:	4013      	ands	r3, r2
 80053ee:	3301      	adds	r3, #1
 80053f0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80053f2:	4b37      	ldr	r3, [pc, #220]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80053f4:	68da      	ldr	r2, [r3, #12]
 80053f6:	2380      	movs	r3, #128	; 0x80
 80053f8:	025b      	lsls	r3, r3, #9
 80053fa:	4013      	ands	r3, r2
 80053fc:	d01a      	beq.n	8005434 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80053fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005400:	61bb      	str	r3, [r7, #24]
 8005402:	2300      	movs	r3, #0
 8005404:	61fb      	str	r3, [r7, #28]
 8005406:	4a35      	ldr	r2, [pc, #212]	; (80054dc <HAL_RCC_GetSysClockFreq+0x144>)
 8005408:	2300      	movs	r3, #0
 800540a:	69b8      	ldr	r0, [r7, #24]
 800540c:	69f9      	ldr	r1, [r7, #28]
 800540e:	f7fb f86b 	bl	80004e8 <__aeabi_lmul>
 8005412:	0002      	movs	r2, r0
 8005414:	000b      	movs	r3, r1
 8005416:	0010      	movs	r0, r2
 8005418:	0019      	movs	r1, r3
 800541a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541c:	613b      	str	r3, [r7, #16]
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f7fb f83f 	bl	80004a8 <__aeabi_uldivmod>
 800542a:	0002      	movs	r2, r0
 800542c:	000b      	movs	r3, r1
 800542e:	0013      	movs	r3, r2
 8005430:	637b      	str	r3, [r7, #52]	; 0x34
 8005432:	e037      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8005434:	4b26      	ldr	r3, [pc, #152]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x138>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2210      	movs	r2, #16
 800543a:	4013      	ands	r3, r2
 800543c:	d01a      	beq.n	8005474 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800543e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005440:	60bb      	str	r3, [r7, #8]
 8005442:	2300      	movs	r3, #0
 8005444:	60fb      	str	r3, [r7, #12]
 8005446:	4a23      	ldr	r2, [pc, #140]	; (80054d4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005448:	2300      	movs	r3, #0
 800544a:	68b8      	ldr	r0, [r7, #8]
 800544c:	68f9      	ldr	r1, [r7, #12]
 800544e:	f7fb f84b 	bl	80004e8 <__aeabi_lmul>
 8005452:	0002      	movs	r2, r0
 8005454:	000b      	movs	r3, r1
 8005456:	0010      	movs	r0, r2
 8005458:	0019      	movs	r1, r3
 800545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545c:	603b      	str	r3, [r7, #0]
 800545e:	2300      	movs	r3, #0
 8005460:	607b      	str	r3, [r7, #4]
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f7fb f81f 	bl	80004a8 <__aeabi_uldivmod>
 800546a:	0002      	movs	r2, r0
 800546c:	000b      	movs	r3, r1
 800546e:	0013      	movs	r3, r2
 8005470:	637b      	str	r3, [r7, #52]	; 0x34
 8005472:	e017      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005476:	0018      	movs	r0, r3
 8005478:	2300      	movs	r3, #0
 800547a:	0019      	movs	r1, r3
 800547c:	4a16      	ldr	r2, [pc, #88]	; (80054d8 <HAL_RCC_GetSysClockFreq+0x140>)
 800547e:	2300      	movs	r3, #0
 8005480:	f7fb f832 	bl	80004e8 <__aeabi_lmul>
 8005484:	0002      	movs	r2, r0
 8005486:	000b      	movs	r3, r1
 8005488:	0010      	movs	r0, r2
 800548a:	0019      	movs	r1, r3
 800548c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548e:	001c      	movs	r4, r3
 8005490:	2300      	movs	r3, #0
 8005492:	001d      	movs	r5, r3
 8005494:	0022      	movs	r2, r4
 8005496:	002b      	movs	r3, r5
 8005498:	f7fb f806 	bl	80004a8 <__aeabi_uldivmod>
 800549c:	0002      	movs	r2, r0
 800549e:	000b      	movs	r3, r1
 80054a0:	0013      	movs	r3, r2
 80054a2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80054a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054a6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80054a8:	e00d      	b.n	80054c6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80054aa:	4b09      	ldr	r3, [pc, #36]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x138>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	0b5b      	lsrs	r3, r3, #13
 80054b0:	2207      	movs	r2, #7
 80054b2:	4013      	ands	r3, r2
 80054b4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	3301      	adds	r3, #1
 80054ba:	2280      	movs	r2, #128	; 0x80
 80054bc:	0212      	lsls	r2, r2, #8
 80054be:	409a      	lsls	r2, r3
 80054c0:	0013      	movs	r3, r2
 80054c2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80054c4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80054c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80054c8:	0018      	movs	r0, r3
 80054ca:	46bd      	mov	sp, r7
 80054cc:	b00e      	add	sp, #56	; 0x38
 80054ce:	bdb0      	pop	{r4, r5, r7, pc}
 80054d0:	40021000 	.word	0x40021000
 80054d4:	003d0900 	.word	0x003d0900
 80054d8:	00f42400 	.word	0x00f42400
 80054dc:	007a1200 	.word	0x007a1200
 80054e0:	0800a7f0 	.word	0x0800a7f0

080054e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054e8:	4b02      	ldr	r3, [pc, #8]	; (80054f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80054ea:	681b      	ldr	r3, [r3, #0]
}
 80054ec:	0018      	movs	r0, r3
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	46c0      	nop			; (mov r8, r8)
 80054f4:	20000000 	.word	0x20000000

080054f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054fc:	f7ff fff2 	bl	80054e4 <HAL_RCC_GetHCLKFreq>
 8005500:	0001      	movs	r1, r0
 8005502:	4b06      	ldr	r3, [pc, #24]	; (800551c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	0a1b      	lsrs	r3, r3, #8
 8005508:	2207      	movs	r2, #7
 800550a:	4013      	ands	r3, r2
 800550c:	4a04      	ldr	r2, [pc, #16]	; (8005520 <HAL_RCC_GetPCLK1Freq+0x28>)
 800550e:	5cd3      	ldrb	r3, [r2, r3]
 8005510:	40d9      	lsrs	r1, r3
 8005512:	000b      	movs	r3, r1
}
 8005514:	0018      	movs	r0, r3
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	46c0      	nop			; (mov r8, r8)
 800551c:	40021000 	.word	0x40021000
 8005520:	0800a7e8 	.word	0x0800a7e8

08005524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005528:	f7ff ffdc 	bl	80054e4 <HAL_RCC_GetHCLKFreq>
 800552c:	0001      	movs	r1, r0
 800552e:	4b06      	ldr	r3, [pc, #24]	; (8005548 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	0adb      	lsrs	r3, r3, #11
 8005534:	2207      	movs	r2, #7
 8005536:	4013      	ands	r3, r2
 8005538:	4a04      	ldr	r2, [pc, #16]	; (800554c <HAL_RCC_GetPCLK2Freq+0x28>)
 800553a:	5cd3      	ldrb	r3, [r2, r3]
 800553c:	40d9      	lsrs	r1, r3
 800553e:	000b      	movs	r3, r1
}
 8005540:	0018      	movs	r0, r3
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	40021000 	.word	0x40021000
 800554c:	0800a7e8 	.word	0x0800a7e8

08005550 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b086      	sub	sp, #24
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005558:	2317      	movs	r3, #23
 800555a:	18fb      	adds	r3, r7, r3
 800555c:	2200      	movs	r2, #0
 800555e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2220      	movs	r2, #32
 8005566:	4013      	ands	r3, r2
 8005568:	d106      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	2380      	movs	r3, #128	; 0x80
 8005570:	011b      	lsls	r3, r3, #4
 8005572:	4013      	ands	r3, r2
 8005574:	d100      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8005576:	e104      	b.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005578:	4bb9      	ldr	r3, [pc, #740]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800557a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800557c:	2380      	movs	r3, #128	; 0x80
 800557e:	055b      	lsls	r3, r3, #21
 8005580:	4013      	ands	r3, r2
 8005582:	d10a      	bne.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005584:	4bb6      	ldr	r3, [pc, #728]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005586:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005588:	4bb5      	ldr	r3, [pc, #724]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800558a:	2180      	movs	r1, #128	; 0x80
 800558c:	0549      	lsls	r1, r1, #21
 800558e:	430a      	orrs	r2, r1
 8005590:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005592:	2317      	movs	r3, #23
 8005594:	18fb      	adds	r3, r7, r3
 8005596:	2201      	movs	r2, #1
 8005598:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800559a:	4bb2      	ldr	r3, [pc, #712]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	2380      	movs	r3, #128	; 0x80
 80055a0:	005b      	lsls	r3, r3, #1
 80055a2:	4013      	ands	r3, r2
 80055a4:	d11a      	bne.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055a6:	4baf      	ldr	r3, [pc, #700]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	4bae      	ldr	r3, [pc, #696]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80055ac:	2180      	movs	r1, #128	; 0x80
 80055ae:	0049      	lsls	r1, r1, #1
 80055b0:	430a      	orrs	r2, r1
 80055b2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055b4:	f7fe ff2c 	bl	8004410 <HAL_GetTick>
 80055b8:	0003      	movs	r3, r0
 80055ba:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055bc:	e008      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055be:	f7fe ff27 	bl	8004410 <HAL_GetTick>
 80055c2:	0002      	movs	r2, r0
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	2b64      	cmp	r3, #100	; 0x64
 80055ca:	d901      	bls.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e143      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055d0:	4ba4      	ldr	r3, [pc, #656]	; (8005864 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	2380      	movs	r3, #128	; 0x80
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	4013      	ands	r3, r2
 80055da:	d0f0      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80055dc:	4ba0      	ldr	r3, [pc, #640]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	23c0      	movs	r3, #192	; 0xc0
 80055e2:	039b      	lsls	r3, r3, #14
 80055e4:	4013      	ands	r3, r2
 80055e6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685a      	ldr	r2, [r3, #4]
 80055ec:	23c0      	movs	r3, #192	; 0xc0
 80055ee:	039b      	lsls	r3, r3, #14
 80055f0:	4013      	ands	r3, r2
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d107      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	689a      	ldr	r2, [r3, #8]
 80055fc:	23c0      	movs	r3, #192	; 0xc0
 80055fe:	039b      	lsls	r3, r3, #14
 8005600:	4013      	ands	r3, r2
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	429a      	cmp	r2, r3
 8005606:	d013      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	23c0      	movs	r3, #192	; 0xc0
 800560e:	029b      	lsls	r3, r3, #10
 8005610:	401a      	ands	r2, r3
 8005612:	23c0      	movs	r3, #192	; 0xc0
 8005614:	029b      	lsls	r3, r3, #10
 8005616:	429a      	cmp	r2, r3
 8005618:	d10a      	bne.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800561a:	4b91      	ldr	r3, [pc, #580]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	2380      	movs	r3, #128	; 0x80
 8005620:	029b      	lsls	r3, r3, #10
 8005622:	401a      	ands	r2, r3
 8005624:	2380      	movs	r3, #128	; 0x80
 8005626:	029b      	lsls	r3, r3, #10
 8005628:	429a      	cmp	r2, r3
 800562a:	d101      	bne.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	e113      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005630:	4b8b      	ldr	r3, [pc, #556]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005632:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005634:	23c0      	movs	r3, #192	; 0xc0
 8005636:	029b      	lsls	r3, r3, #10
 8005638:	4013      	ands	r3, r2
 800563a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d049      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685a      	ldr	r2, [r3, #4]
 8005646:	23c0      	movs	r3, #192	; 0xc0
 8005648:	029b      	lsls	r3, r3, #10
 800564a:	4013      	ands	r3, r2
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	429a      	cmp	r2, r3
 8005650:	d004      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2220      	movs	r2, #32
 8005658:	4013      	ands	r3, r2
 800565a:	d10d      	bne.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689a      	ldr	r2, [r3, #8]
 8005660:	23c0      	movs	r3, #192	; 0xc0
 8005662:	029b      	lsls	r3, r3, #10
 8005664:	4013      	ands	r3, r2
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	429a      	cmp	r2, r3
 800566a:	d034      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	2380      	movs	r3, #128	; 0x80
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	4013      	ands	r3, r2
 8005676:	d02e      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005678:	4b79      	ldr	r3, [pc, #484]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800567a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800567c:	4a7a      	ldr	r2, [pc, #488]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800567e:	4013      	ands	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005682:	4b77      	ldr	r3, [pc, #476]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005684:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005686:	4b76      	ldr	r3, [pc, #472]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005688:	2180      	movs	r1, #128	; 0x80
 800568a:	0309      	lsls	r1, r1, #12
 800568c:	430a      	orrs	r2, r1
 800568e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005690:	4b73      	ldr	r3, [pc, #460]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005692:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005694:	4b72      	ldr	r3, [pc, #456]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005696:	4975      	ldr	r1, [pc, #468]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8005698:	400a      	ands	r2, r1
 800569a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800569c:	4b70      	ldr	r3, [pc, #448]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	2380      	movs	r3, #128	; 0x80
 80056a6:	005b      	lsls	r3, r3, #1
 80056a8:	4013      	ands	r3, r2
 80056aa:	d014      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ac:	f7fe feb0 	bl	8004410 <HAL_GetTick>
 80056b0:	0003      	movs	r3, r0
 80056b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056b4:	e009      	b.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056b6:	f7fe feab 	bl	8004410 <HAL_GetTick>
 80056ba:	0002      	movs	r2, r0
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	4a6b      	ldr	r2, [pc, #428]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d901      	bls.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e0c6      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056ca:	4b65      	ldr	r3, [pc, #404]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80056ce:	2380      	movs	r3, #128	; 0x80
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	4013      	ands	r3, r2
 80056d4:	d0ef      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	2380      	movs	r3, #128	; 0x80
 80056dc:	011b      	lsls	r3, r3, #4
 80056de:	4013      	ands	r3, r2
 80056e0:	d01f      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	689a      	ldr	r2, [r3, #8]
 80056e6:	23c0      	movs	r3, #192	; 0xc0
 80056e8:	029b      	lsls	r3, r3, #10
 80056ea:	401a      	ands	r2, r3
 80056ec:	23c0      	movs	r3, #192	; 0xc0
 80056ee:	029b      	lsls	r3, r3, #10
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d10c      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80056f4:	4b5a      	ldr	r3, [pc, #360]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a5e      	ldr	r2, [pc, #376]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	0019      	movs	r1, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	689a      	ldr	r2, [r3, #8]
 8005702:	23c0      	movs	r3, #192	; 0xc0
 8005704:	039b      	lsls	r3, r3, #14
 8005706:	401a      	ands	r2, r3
 8005708:	4b55      	ldr	r3, [pc, #340]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800570a:	430a      	orrs	r2, r1
 800570c:	601a      	str	r2, [r3, #0]
 800570e:	4b54      	ldr	r3, [pc, #336]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005710:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	689a      	ldr	r2, [r3, #8]
 8005716:	23c0      	movs	r3, #192	; 0xc0
 8005718:	029b      	lsls	r3, r3, #10
 800571a:	401a      	ands	r2, r3
 800571c:	4b50      	ldr	r3, [pc, #320]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800571e:	430a      	orrs	r2, r1
 8005720:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	2220      	movs	r2, #32
 8005728:	4013      	ands	r3, r2
 800572a:	d01f      	beq.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685a      	ldr	r2, [r3, #4]
 8005730:	23c0      	movs	r3, #192	; 0xc0
 8005732:	029b      	lsls	r3, r3, #10
 8005734:	401a      	ands	r2, r3
 8005736:	23c0      	movs	r3, #192	; 0xc0
 8005738:	029b      	lsls	r3, r3, #10
 800573a:	429a      	cmp	r2, r3
 800573c:	d10c      	bne.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800573e:	4b48      	ldr	r3, [pc, #288]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a4c      	ldr	r2, [pc, #304]	; (8005874 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005744:	4013      	ands	r3, r2
 8005746:	0019      	movs	r1, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	23c0      	movs	r3, #192	; 0xc0
 800574e:	039b      	lsls	r3, r3, #14
 8005750:	401a      	ands	r2, r3
 8005752:	4b43      	ldr	r3, [pc, #268]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005754:	430a      	orrs	r2, r1
 8005756:	601a      	str	r2, [r3, #0]
 8005758:	4b41      	ldr	r3, [pc, #260]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800575a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685a      	ldr	r2, [r3, #4]
 8005760:	23c0      	movs	r3, #192	; 0xc0
 8005762:	029b      	lsls	r3, r3, #10
 8005764:	401a      	ands	r2, r3
 8005766:	4b3e      	ldr	r3, [pc, #248]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005768:	430a      	orrs	r2, r1
 800576a:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800576c:	2317      	movs	r3, #23
 800576e:	18fb      	adds	r3, r7, r3
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b01      	cmp	r3, #1
 8005774:	d105      	bne.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005776:	4b3a      	ldr	r3, [pc, #232]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005778:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800577a:	4b39      	ldr	r3, [pc, #228]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800577c:	493e      	ldr	r1, [pc, #248]	; (8005878 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 800577e:	400a      	ands	r2, r1
 8005780:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2201      	movs	r2, #1
 8005788:	4013      	ands	r3, r2
 800578a:	d009      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800578c:	4b34      	ldr	r3, [pc, #208]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800578e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005790:	2203      	movs	r2, #3
 8005792:	4393      	bics	r3, r2
 8005794:	0019      	movs	r1, r3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	4b31      	ldr	r3, [pc, #196]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800579c:	430a      	orrs	r2, r1
 800579e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2202      	movs	r2, #2
 80057a6:	4013      	ands	r3, r2
 80057a8:	d009      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80057aa:	4b2d      	ldr	r3, [pc, #180]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80057ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057ae:	220c      	movs	r2, #12
 80057b0:	4393      	bics	r3, r2
 80057b2:	0019      	movs	r1, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	691a      	ldr	r2, [r3, #16]
 80057b8:	4b29      	ldr	r3, [pc, #164]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80057ba:	430a      	orrs	r2, r1
 80057bc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2204      	movs	r2, #4
 80057c4:	4013      	ands	r3, r2
 80057c6:	d009      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057c8:	4b25      	ldr	r3, [pc, #148]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80057ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057cc:	4a2b      	ldr	r2, [pc, #172]	; (800587c <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80057ce:	4013      	ands	r3, r2
 80057d0:	0019      	movs	r1, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	695a      	ldr	r2, [r3, #20]
 80057d6:	4b22      	ldr	r3, [pc, #136]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80057d8:	430a      	orrs	r2, r1
 80057da:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2208      	movs	r2, #8
 80057e2:	4013      	ands	r3, r2
 80057e4:	d009      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057e6:	4b1e      	ldr	r3, [pc, #120]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80057e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057ea:	4a25      	ldr	r2, [pc, #148]	; (8005880 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80057ec:	4013      	ands	r3, r2
 80057ee:	0019      	movs	r1, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	699a      	ldr	r2, [r3, #24]
 80057f4:	4b1a      	ldr	r3, [pc, #104]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80057f6:	430a      	orrs	r2, r1
 80057f8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	2380      	movs	r3, #128	; 0x80
 8005800:	005b      	lsls	r3, r3, #1
 8005802:	4013      	ands	r3, r2
 8005804:	d009      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005806:	4b16      	ldr	r3, [pc, #88]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800580a:	4a17      	ldr	r2, [pc, #92]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800580c:	4013      	ands	r3, r2
 800580e:	0019      	movs	r1, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	69da      	ldr	r2, [r3, #28]
 8005814:	4b12      	ldr	r3, [pc, #72]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005816:	430a      	orrs	r2, r1
 8005818:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2240      	movs	r2, #64	; 0x40
 8005820:	4013      	ands	r3, r2
 8005822:	d009      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005824:	4b0e      	ldr	r3, [pc, #56]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005828:	4a16      	ldr	r2, [pc, #88]	; (8005884 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800582a:	4013      	ands	r3, r2
 800582c:	0019      	movs	r1, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005832:	4b0b      	ldr	r3, [pc, #44]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005834:	430a      	orrs	r2, r1
 8005836:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2280      	movs	r2, #128	; 0x80
 800583e:	4013      	ands	r3, r2
 8005840:	d009      	beq.n	8005856 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005842:	4b07      	ldr	r3, [pc, #28]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005846:	4a10      	ldr	r2, [pc, #64]	; (8005888 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005848:	4013      	ands	r3, r2
 800584a:	0019      	movs	r1, r3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a1a      	ldr	r2, [r3, #32]
 8005850:	4b03      	ldr	r3, [pc, #12]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005852:	430a      	orrs	r2, r1
 8005854:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	0018      	movs	r0, r3
 800585a:	46bd      	mov	sp, r7
 800585c:	b006      	add	sp, #24
 800585e:	bd80      	pop	{r7, pc}
 8005860:	40021000 	.word	0x40021000
 8005864:	40007000 	.word	0x40007000
 8005868:	fffcffff 	.word	0xfffcffff
 800586c:	fff7ffff 	.word	0xfff7ffff
 8005870:	00001388 	.word	0x00001388
 8005874:	ffcfffff 	.word	0xffcfffff
 8005878:	efffffff 	.word	0xefffffff
 800587c:	fffff3ff 	.word	0xfffff3ff
 8005880:	ffffcfff 	.word	0xffffcfff
 8005884:	fbffffff 	.word	0xfbffffff
 8005888:	fff3ffff 	.word	0xfff3ffff

0800588c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e083      	b.n	80059a6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d109      	bne.n	80058ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685a      	ldr	r2, [r3, #4]
 80058aa:	2382      	movs	r3, #130	; 0x82
 80058ac:	005b      	lsls	r3, r3, #1
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d009      	beq.n	80058c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	61da      	str	r2, [r3, #28]
 80058b8:	e005      	b.n	80058c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2251      	movs	r2, #81	; 0x51
 80058d0:	5c9b      	ldrb	r3, [r3, r2]
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d107      	bne.n	80058e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2250      	movs	r2, #80	; 0x50
 80058dc:	2100      	movs	r1, #0
 80058de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	0018      	movs	r0, r3
 80058e4:	f7fe fb76 	bl	8003fd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2251      	movs	r2, #81	; 0x51
 80058ec:	2102      	movs	r1, #2
 80058ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2140      	movs	r1, #64	; 0x40
 80058fc:	438a      	bics	r2, r1
 80058fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	2382      	movs	r3, #130	; 0x82
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	401a      	ands	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6899      	ldr	r1, [r3, #8]
 800590e:	2384      	movs	r3, #132	; 0x84
 8005910:	021b      	lsls	r3, r3, #8
 8005912:	400b      	ands	r3, r1
 8005914:	431a      	orrs	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	68d9      	ldr	r1, [r3, #12]
 800591a:	2380      	movs	r3, #128	; 0x80
 800591c:	011b      	lsls	r3, r3, #4
 800591e:	400b      	ands	r3, r1
 8005920:	431a      	orrs	r2, r3
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	2102      	movs	r1, #2
 8005928:	400b      	ands	r3, r1
 800592a:	431a      	orrs	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	695b      	ldr	r3, [r3, #20]
 8005930:	2101      	movs	r1, #1
 8005932:	400b      	ands	r3, r1
 8005934:	431a      	orrs	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6999      	ldr	r1, [r3, #24]
 800593a:	2380      	movs	r3, #128	; 0x80
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	400b      	ands	r3, r1
 8005940:	431a      	orrs	r2, r3
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	69db      	ldr	r3, [r3, #28]
 8005946:	2138      	movs	r1, #56	; 0x38
 8005948:	400b      	ands	r3, r1
 800594a:	431a      	orrs	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a1b      	ldr	r3, [r3, #32]
 8005950:	2180      	movs	r1, #128	; 0x80
 8005952:	400b      	ands	r3, r1
 8005954:	431a      	orrs	r2, r3
 8005956:	0011      	movs	r1, r2
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800595c:	2380      	movs	r3, #128	; 0x80
 800595e:	019b      	lsls	r3, r3, #6
 8005960:	401a      	ands	r2, r3
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	0c1b      	lsrs	r3, r3, #16
 8005970:	2204      	movs	r2, #4
 8005972:	4013      	ands	r3, r2
 8005974:	0019      	movs	r1, r3
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597a:	2210      	movs	r2, #16
 800597c:	401a      	ands	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	430a      	orrs	r2, r1
 8005984:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69da      	ldr	r2, [r3, #28]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4907      	ldr	r1, [pc, #28]	; (80059b0 <HAL_SPI_Init+0x124>)
 8005992:	400a      	ands	r2, r1
 8005994:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2251      	movs	r2, #81	; 0x51
 80059a0:	2101      	movs	r1, #1
 80059a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	0018      	movs	r0, r3
 80059a8:	46bd      	mov	sp, r7
 80059aa:	b002      	add	sp, #8
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	46c0      	nop			; (mov r8, r8)
 80059b0:	fffff7ff 	.word	0xfffff7ff

080059b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b088      	sub	sp, #32
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	603b      	str	r3, [r7, #0]
 80059c0:	1dbb      	adds	r3, r7, #6
 80059c2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80059c4:	231f      	movs	r3, #31
 80059c6:	18fb      	adds	r3, r7, r3
 80059c8:	2200      	movs	r2, #0
 80059ca:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2250      	movs	r2, #80	; 0x50
 80059d0:	5c9b      	ldrb	r3, [r3, r2]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d101      	bne.n	80059da <HAL_SPI_Transmit+0x26>
 80059d6:	2302      	movs	r3, #2
 80059d8:	e145      	b.n	8005c66 <HAL_SPI_Transmit+0x2b2>
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2250      	movs	r2, #80	; 0x50
 80059de:	2101      	movs	r1, #1
 80059e0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059e2:	f7fe fd15 	bl	8004410 <HAL_GetTick>
 80059e6:	0003      	movs	r3, r0
 80059e8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80059ea:	2316      	movs	r3, #22
 80059ec:	18fb      	adds	r3, r7, r3
 80059ee:	1dba      	adds	r2, r7, #6
 80059f0:	8812      	ldrh	r2, [r2, #0]
 80059f2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2251      	movs	r2, #81	; 0x51
 80059f8:	5c9b      	ldrb	r3, [r3, r2]
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d004      	beq.n	8005a0a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005a00:	231f      	movs	r3, #31
 8005a02:	18fb      	adds	r3, r7, r3
 8005a04:	2202      	movs	r2, #2
 8005a06:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a08:	e126      	b.n	8005c58 <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d003      	beq.n	8005a18 <HAL_SPI_Transmit+0x64>
 8005a10:	1dbb      	adds	r3, r7, #6
 8005a12:	881b      	ldrh	r3, [r3, #0]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d104      	bne.n	8005a22 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005a18:	231f      	movs	r3, #31
 8005a1a:	18fb      	adds	r3, r7, r3
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	701a      	strb	r2, [r3, #0]
    goto error;
 8005a20:	e11a      	b.n	8005c58 <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2251      	movs	r2, #81	; 0x51
 8005a26:	2103      	movs	r1, #3
 8005a28:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	1dba      	adds	r2, r7, #6
 8005a3a:	8812      	ldrh	r2, [r2, #0]
 8005a3c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	1dba      	adds	r2, r7, #6
 8005a42:	8812      	ldrh	r2, [r2, #0]
 8005a44:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	689a      	ldr	r2, [r3, #8]
 8005a68:	2380      	movs	r3, #128	; 0x80
 8005a6a:	021b      	lsls	r3, r3, #8
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d110      	bne.n	8005a92 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2140      	movs	r1, #64	; 0x40
 8005a7c:	438a      	bics	r2, r1
 8005a7e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2180      	movs	r1, #128	; 0x80
 8005a8c:	01c9      	lsls	r1, r1, #7
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2240      	movs	r2, #64	; 0x40
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	2b40      	cmp	r3, #64	; 0x40
 8005a9e:	d007      	beq.n	8005ab0 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2140      	movs	r1, #64	; 0x40
 8005aac:	430a      	orrs	r2, r1
 8005aae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	68da      	ldr	r2, [r3, #12]
 8005ab4:	2380      	movs	r3, #128	; 0x80
 8005ab6:	011b      	lsls	r3, r3, #4
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d152      	bne.n	8005b62 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d004      	beq.n	8005ace <HAL_SPI_Transmit+0x11a>
 8005ac4:	2316      	movs	r3, #22
 8005ac6:	18fb      	adds	r3, r7, r3
 8005ac8:	881b      	ldrh	r3, [r3, #0]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d143      	bne.n	8005b56 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad2:	881a      	ldrh	r2, [r3, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ade:	1c9a      	adds	r2, r3, #2
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	3b01      	subs	r3, #1
 8005aec:	b29a      	uxth	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005af2:	e030      	b.n	8005b56 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	2202      	movs	r2, #2
 8005afc:	4013      	ands	r3, r2
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d112      	bne.n	8005b28 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b06:	881a      	ldrh	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b12:	1c9a      	adds	r2, r3, #2
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	3b01      	subs	r3, #1
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	86da      	strh	r2, [r3, #54]	; 0x36
 8005b26:	e016      	b.n	8005b56 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b28:	f7fe fc72 	bl	8004410 <HAL_GetTick>
 8005b2c:	0002      	movs	r2, r0
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d802      	bhi.n	8005b3e <HAL_SPI_Transmit+0x18a>
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	d102      	bne.n	8005b44 <HAL_SPI_Transmit+0x190>
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d108      	bne.n	8005b56 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8005b44:	231f      	movs	r3, #31
 8005b46:	18fb      	adds	r3, r7, r3
 8005b48:	2203      	movs	r2, #3
 8005b4a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2251      	movs	r2, #81	; 0x51
 8005b50:	2101      	movs	r1, #1
 8005b52:	5499      	strb	r1, [r3, r2]
          goto error;
 8005b54:	e080      	b.n	8005c58 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1c9      	bne.n	8005af4 <HAL_SPI_Transmit+0x140>
 8005b60:	e053      	b.n	8005c0a <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d004      	beq.n	8005b74 <HAL_SPI_Transmit+0x1c0>
 8005b6a:	2316      	movs	r3, #22
 8005b6c:	18fb      	adds	r3, r7, r3
 8005b6e:	881b      	ldrh	r3, [r3, #0]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d145      	bne.n	8005c00 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	330c      	adds	r3, #12
 8005b7e:	7812      	ldrb	r2, [r2, #0]
 8005b80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b86:	1c5a      	adds	r2, r3, #1
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	3b01      	subs	r3, #1
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005b9a:	e031      	b.n	8005c00 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d113      	bne.n	8005bd2 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	330c      	adds	r3, #12
 8005bb4:	7812      	ldrb	r2, [r2, #0]
 8005bb6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bbc:	1c5a      	adds	r2, r3, #1
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	86da      	strh	r2, [r3, #54]	; 0x36
 8005bd0:	e016      	b.n	8005c00 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bd2:	f7fe fc1d 	bl	8004410 <HAL_GetTick>
 8005bd6:	0002      	movs	r2, r0
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	683a      	ldr	r2, [r7, #0]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d802      	bhi.n	8005be8 <HAL_SPI_Transmit+0x234>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	3301      	adds	r3, #1
 8005be6:	d102      	bne.n	8005bee <HAL_SPI_Transmit+0x23a>
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d108      	bne.n	8005c00 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8005bee:	231f      	movs	r3, #31
 8005bf0:	18fb      	adds	r3, r7, r3
 8005bf2:	2203      	movs	r2, #3
 8005bf4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2251      	movs	r2, #81	; 0x51
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	5499      	strb	r1, [r3, r2]
          goto error;
 8005bfe:	e02b      	b.n	8005c58 <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1c8      	bne.n	8005b9c <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c0a:	69ba      	ldr	r2, [r7, #24]
 8005c0c:	6839      	ldr	r1, [r7, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	0018      	movs	r0, r3
 8005c12:	f000 fc1f 	bl	8006454 <SPI_EndRxTxTransaction>
 8005c16:	1e03      	subs	r3, r0, #0
 8005c18:	d002      	beq.n	8005c20 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10a      	bne.n	8005c3e <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c28:	2300      	movs	r3, #0
 8005c2a:	613b      	str	r3, [r7, #16]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	613b      	str	r3, [r7, #16]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	613b      	str	r3, [r7, #16]
 8005c3c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d004      	beq.n	8005c50 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 8005c46:	231f      	movs	r3, #31
 8005c48:	18fb      	adds	r3, r7, r3
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	701a      	strb	r2, [r3, #0]
 8005c4e:	e003      	b.n	8005c58 <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2251      	movs	r2, #81	; 0x51
 8005c54:	2101      	movs	r1, #1
 8005c56:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2250      	movs	r2, #80	; 0x50
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005c60:	231f      	movs	r3, #31
 8005c62:	18fb      	adds	r3, r7, r3
 8005c64:	781b      	ldrb	r3, [r3, #0]
}
 8005c66:	0018      	movs	r0, r3
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	b008      	add	sp, #32
 8005c6c:	bd80      	pop	{r7, pc}
	...

08005c70 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c70:	b590      	push	{r4, r7, lr}
 8005c72:	b089      	sub	sp, #36	; 0x24
 8005c74:	af02      	add	r7, sp, #8
 8005c76:	60f8      	str	r0, [r7, #12]
 8005c78:	60b9      	str	r1, [r7, #8]
 8005c7a:	603b      	str	r3, [r7, #0]
 8005c7c:	1dbb      	adds	r3, r7, #6
 8005c7e:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c80:	2117      	movs	r1, #23
 8005c82:	187b      	adds	r3, r7, r1
 8005c84:	2200      	movs	r2, #0
 8005c86:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2251      	movs	r2, #81	; 0x51
 8005c8c:	5c9b      	ldrb	r3, [r3, r2]
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d003      	beq.n	8005c9c <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8005c94:	187b      	adds	r3, r7, r1
 8005c96:	2202      	movs	r2, #2
 8005c98:	701a      	strb	r2, [r3, #0]
    goto error;
 8005c9a:	e109      	b.n	8005eb0 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	685a      	ldr	r2, [r3, #4]
 8005ca0:	2382      	movs	r3, #130	; 0x82
 8005ca2:	005b      	lsls	r3, r3, #1
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d113      	bne.n	8005cd0 <HAL_SPI_Receive+0x60>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10f      	bne.n	8005cd0 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	2251      	movs	r2, #81	; 0x51
 8005cb4:	2104      	movs	r1, #4
 8005cb6:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005cb8:	1dbb      	adds	r3, r7, #6
 8005cba:	881c      	ldrh	r4, [r3, #0]
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	68b9      	ldr	r1, [r7, #8]
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	9300      	str	r3, [sp, #0]
 8005cc6:	0023      	movs	r3, r4
 8005cc8:	f000 f900 	bl	8005ecc <HAL_SPI_TransmitReceive>
 8005ccc:	0003      	movs	r3, r0
 8005cce:	e0f6      	b.n	8005ebe <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2250      	movs	r2, #80	; 0x50
 8005cd4:	5c9b      	ldrb	r3, [r3, r2]
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d101      	bne.n	8005cde <HAL_SPI_Receive+0x6e>
 8005cda:	2302      	movs	r3, #2
 8005cdc:	e0ef      	b.n	8005ebe <HAL_SPI_Receive+0x24e>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2250      	movs	r2, #80	; 0x50
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ce6:	f7fe fb93 	bl	8004410 <HAL_GetTick>
 8005cea:	0003      	movs	r3, r0
 8005cec:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <HAL_SPI_Receive+0x8c>
 8005cf4:	1dbb      	adds	r3, r7, #6
 8005cf6:	881b      	ldrh	r3, [r3, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d104      	bne.n	8005d06 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8005cfc:	2317      	movs	r3, #23
 8005cfe:	18fb      	adds	r3, r7, r3
 8005d00:	2201      	movs	r2, #1
 8005d02:	701a      	strb	r2, [r3, #0]
    goto error;
 8005d04:	e0d4      	b.n	8005eb0 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2251      	movs	r2, #81	; 0x51
 8005d0a:	2104      	movs	r1, #4
 8005d0c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	68ba      	ldr	r2, [r7, #8]
 8005d18:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	1dba      	adds	r2, r7, #6
 8005d1e:	8812      	ldrh	r2, [r2, #0]
 8005d20:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	1dba      	adds	r2, r7, #6
 8005d26:	8812      	ldrh	r2, [r2, #0]
 8005d28:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	689a      	ldr	r2, [r3, #8]
 8005d4c:	2380      	movs	r3, #128	; 0x80
 8005d4e:	021b      	lsls	r3, r3, #8
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d10f      	bne.n	8005d74 <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2140      	movs	r1, #64	; 0x40
 8005d60:	438a      	bics	r2, r1
 8005d62:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4956      	ldr	r1, [pc, #344]	; (8005ec8 <HAL_SPI_Receive+0x258>)
 8005d70:	400a      	ands	r2, r1
 8005d72:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2240      	movs	r2, #64	; 0x40
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	2b40      	cmp	r3, #64	; 0x40
 8005d80:	d007      	beq.n	8005d92 <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2140      	movs	r1, #64	; 0x40
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d000      	beq.n	8005d9c <HAL_SPI_Receive+0x12c>
 8005d9a:	e06c      	b.n	8005e76 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005d9c:	e033      	b.n	8005e06 <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	2201      	movs	r2, #1
 8005da6:	4013      	ands	r3, r2
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d115      	bne.n	8005dd8 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	330c      	adds	r3, #12
 8005db2:	001a      	movs	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db8:	7812      	ldrb	r2, [r2, #0]
 8005dba:	b2d2      	uxtb	r2, r2
 8005dbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005dd6:	e016      	b.n	8005e06 <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dd8:	f7fe fb1a 	bl	8004410 <HAL_GetTick>
 8005ddc:	0002      	movs	r2, r0
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	1ad3      	subs	r3, r2, r3
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d802      	bhi.n	8005dee <HAL_SPI_Receive+0x17e>
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	3301      	adds	r3, #1
 8005dec:	d102      	bne.n	8005df4 <HAL_SPI_Receive+0x184>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d108      	bne.n	8005e06 <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8005df4:	2317      	movs	r3, #23
 8005df6:	18fb      	adds	r3, r7, r3
 8005df8:	2203      	movs	r2, #3
 8005dfa:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2251      	movs	r2, #81	; 0x51
 8005e00:	2101      	movs	r1, #1
 8005e02:	5499      	strb	r1, [r3, r2]
          goto error;
 8005e04:	e054      	b.n	8005eb0 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d1c6      	bne.n	8005d9e <HAL_SPI_Receive+0x12e>
 8005e10:	e036      	b.n	8005e80 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d113      	bne.n	8005e48 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68da      	ldr	r2, [r3, #12]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2a:	b292      	uxth	r2, r2
 8005e2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e32:	1c9a      	adds	r2, r3, #2
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	b29a      	uxth	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e46:	e016      	b.n	8005e76 <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e48:	f7fe fae2 	bl	8004410 <HAL_GetTick>
 8005e4c:	0002      	movs	r2, r0
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	683a      	ldr	r2, [r7, #0]
 8005e54:	429a      	cmp	r2, r3
 8005e56:	d802      	bhi.n	8005e5e <HAL_SPI_Receive+0x1ee>
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	d102      	bne.n	8005e64 <HAL_SPI_Receive+0x1f4>
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d108      	bne.n	8005e76 <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 8005e64:	2317      	movs	r3, #23
 8005e66:	18fb      	adds	r3, r7, r3
 8005e68:	2203      	movs	r2, #3
 8005e6a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2251      	movs	r2, #81	; 0x51
 8005e70:	2101      	movs	r1, #1
 8005e72:	5499      	strb	r1, [r3, r2]
          goto error;
 8005e74:	e01c      	b.n	8005eb0 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d1c8      	bne.n	8005e12 <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	6839      	ldr	r1, [r7, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	0018      	movs	r0, r3
 8005e88:	f000 fa7a 	bl	8006380 <SPI_EndRxTransaction>
 8005e8c:	1e03      	subs	r3, r0, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2220      	movs	r2, #32
 8005e94:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d004      	beq.n	8005ea8 <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 8005e9e:	2317      	movs	r3, #23
 8005ea0:	18fb      	adds	r3, r7, r3
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	701a      	strb	r2, [r3, #0]
 8005ea6:	e003      	b.n	8005eb0 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2251      	movs	r2, #81	; 0x51
 8005eac:	2101      	movs	r1, #1
 8005eae:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2250      	movs	r2, #80	; 0x50
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005eb8:	2317      	movs	r3, #23
 8005eba:	18fb      	adds	r3, r7, r3
 8005ebc:	781b      	ldrb	r3, [r3, #0]
}
 8005ebe:	0018      	movs	r0, r3
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b007      	add	sp, #28
 8005ec4:	bd90      	pop	{r4, r7, pc}
 8005ec6:	46c0      	nop			; (mov r8, r8)
 8005ec8:	ffffbfff 	.word	0xffffbfff

08005ecc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b08c      	sub	sp, #48	; 0x30
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
 8005ed8:	001a      	movs	r2, r3
 8005eda:	1cbb      	adds	r3, r7, #2
 8005edc:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ee2:	232b      	movs	r3, #43	; 0x2b
 8005ee4:	18fb      	adds	r3, r7, r3
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2250      	movs	r2, #80	; 0x50
 8005eee:	5c9b      	ldrb	r3, [r3, r2]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d101      	bne.n	8005ef8 <HAL_SPI_TransmitReceive+0x2c>
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	e1b0      	b.n	800625a <HAL_SPI_TransmitReceive+0x38e>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2250      	movs	r2, #80	; 0x50
 8005efc:	2101      	movs	r1, #1
 8005efe:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f00:	f7fe fa86 	bl	8004410 <HAL_GetTick>
 8005f04:	0003      	movs	r3, r0
 8005f06:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f08:	2023      	movs	r0, #35	; 0x23
 8005f0a:	183b      	adds	r3, r7, r0
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	2151      	movs	r1, #81	; 0x51
 8005f10:	5c52      	ldrb	r2, [r2, r1]
 8005f12:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005f1a:	231a      	movs	r3, #26
 8005f1c:	18fb      	adds	r3, r7, r3
 8005f1e:	1cba      	adds	r2, r7, #2
 8005f20:	8812      	ldrh	r2, [r2, #0]
 8005f22:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f24:	183b      	adds	r3, r7, r0
 8005f26:	781b      	ldrb	r3, [r3, #0]
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d011      	beq.n	8005f50 <HAL_SPI_TransmitReceive+0x84>
 8005f2c:	69fa      	ldr	r2, [r7, #28]
 8005f2e:	2382      	movs	r3, #130	; 0x82
 8005f30:	005b      	lsls	r3, r3, #1
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d107      	bne.n	8005f46 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d103      	bne.n	8005f46 <HAL_SPI_TransmitReceive+0x7a>
 8005f3e:	183b      	adds	r3, r7, r0
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	d004      	beq.n	8005f50 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8005f46:	232b      	movs	r3, #43	; 0x2b
 8005f48:	18fb      	adds	r3, r7, r3
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	701a      	strb	r2, [r3, #0]
    goto error;
 8005f4e:	e17d      	b.n	800624c <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d006      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x98>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d003      	beq.n	8005f64 <HAL_SPI_TransmitReceive+0x98>
 8005f5c:	1cbb      	adds	r3, r7, #2
 8005f5e:	881b      	ldrh	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d104      	bne.n	8005f6e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8005f64:	232b      	movs	r3, #43	; 0x2b
 8005f66:	18fb      	adds	r3, r7, r3
 8005f68:	2201      	movs	r2, #1
 8005f6a:	701a      	strb	r2, [r3, #0]
    goto error;
 8005f6c:	e16e      	b.n	800624c <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2251      	movs	r2, #81	; 0x51
 8005f72:	5c9b      	ldrb	r3, [r3, r2]
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b04      	cmp	r3, #4
 8005f78:	d003      	beq.n	8005f82 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2251      	movs	r2, #81	; 0x51
 8005f7e:	2105      	movs	r1, #5
 8005f80:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	1cba      	adds	r2, r7, #2
 8005f92:	8812      	ldrh	r2, [r2, #0]
 8005f94:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	1cba      	adds	r2, r7, #2
 8005f9a:	8812      	ldrh	r2, [r2, #0]
 8005f9c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	1cba      	adds	r2, r7, #2
 8005fa8:	8812      	ldrh	r2, [r2, #0]
 8005faa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	1cba      	adds	r2, r7, #2
 8005fb0:	8812      	ldrh	r2, [r2, #0]
 8005fb2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2240      	movs	r2, #64	; 0x40
 8005fc8:	4013      	ands	r3, r2
 8005fca:	2b40      	cmp	r3, #64	; 0x40
 8005fcc:	d007      	beq.n	8005fde <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2140      	movs	r1, #64	; 0x40
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	2380      	movs	r3, #128	; 0x80
 8005fe4:	011b      	lsls	r3, r3, #4
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d000      	beq.n	8005fec <HAL_SPI_TransmitReceive+0x120>
 8005fea:	e07f      	b.n	80060ec <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d005      	beq.n	8006000 <HAL_SPI_TransmitReceive+0x134>
 8005ff4:	231a      	movs	r3, #26
 8005ff6:	18fb      	adds	r3, r7, r3
 8005ff8:	881b      	ldrh	r3, [r3, #0]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d000      	beq.n	8006000 <HAL_SPI_TransmitReceive+0x134>
 8005ffe:	e06a      	b.n	80060d6 <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006004:	881a      	ldrh	r2, [r3, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006010:	1c9a      	adds	r2, r3, #2
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800601a:	b29b      	uxth	r3, r3
 800601c:	3b01      	subs	r3, #1
 800601e:	b29a      	uxth	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006024:	e057      	b.n	80060d6 <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	2202      	movs	r2, #2
 800602e:	4013      	ands	r3, r2
 8006030:	2b02      	cmp	r3, #2
 8006032:	d11b      	bne.n	800606c <HAL_SPI_TransmitReceive+0x1a0>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006038:	b29b      	uxth	r3, r3
 800603a:	2b00      	cmp	r3, #0
 800603c:	d016      	beq.n	800606c <HAL_SPI_TransmitReceive+0x1a0>
 800603e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006040:	2b01      	cmp	r3, #1
 8006042:	d113      	bne.n	800606c <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006048:	881a      	ldrh	r2, [r3, #0]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006054:	1c9a      	adds	r2, r3, #2
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800605e:	b29b      	uxth	r3, r3
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006068:	2300      	movs	r3, #0
 800606a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	2201      	movs	r2, #1
 8006074:	4013      	ands	r3, r2
 8006076:	2b01      	cmp	r3, #1
 8006078:	d119      	bne.n	80060ae <HAL_SPI_TransmitReceive+0x1e2>
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800607e:	b29b      	uxth	r3, r3
 8006080:	2b00      	cmp	r3, #0
 8006082:	d014      	beq.n	80060ae <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68da      	ldr	r2, [r3, #12]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800608e:	b292      	uxth	r2, r2
 8006090:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006096:	1c9a      	adds	r2, r3, #2
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	3b01      	subs	r3, #1
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80060aa:	2301      	movs	r3, #1
 80060ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80060ae:	f7fe f9af 	bl	8004410 <HAL_GetTick>
 80060b2:	0002      	movs	r2, r0
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d80b      	bhi.n	80060d6 <HAL_SPI_TransmitReceive+0x20a>
 80060be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c0:	3301      	adds	r3, #1
 80060c2:	d008      	beq.n	80060d6 <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 80060c4:	232b      	movs	r3, #43	; 0x2b
 80060c6:	18fb      	adds	r3, r7, r3
 80060c8:	2203      	movs	r2, #3
 80060ca:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2251      	movs	r2, #81	; 0x51
 80060d0:	2101      	movs	r1, #1
 80060d2:	5499      	strb	r1, [r3, r2]
        goto error;
 80060d4:	e0ba      	b.n	800624c <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060da:	b29b      	uxth	r3, r3
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1a2      	bne.n	8006026 <HAL_SPI_TransmitReceive+0x15a>
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d19d      	bne.n	8006026 <HAL_SPI_TransmitReceive+0x15a>
 80060ea:	e083      	b.n	80061f4 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d005      	beq.n	8006100 <HAL_SPI_TransmitReceive+0x234>
 80060f4:	231a      	movs	r3, #26
 80060f6:	18fb      	adds	r3, r7, r3
 80060f8:	881b      	ldrh	r3, [r3, #0]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d000      	beq.n	8006100 <HAL_SPI_TransmitReceive+0x234>
 80060fe:	e06f      	b.n	80061e0 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	330c      	adds	r3, #12
 800610a:	7812      	ldrb	r2, [r2, #0]
 800610c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006112:	1c5a      	adds	r2, r3, #1
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800611c:	b29b      	uxth	r3, r3
 800611e:	3b01      	subs	r3, #1
 8006120:	b29a      	uxth	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006126:	e05b      	b.n	80061e0 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	2202      	movs	r2, #2
 8006130:	4013      	ands	r3, r2
 8006132:	2b02      	cmp	r3, #2
 8006134:	d11c      	bne.n	8006170 <HAL_SPI_TransmitReceive+0x2a4>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800613a:	b29b      	uxth	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	d017      	beq.n	8006170 <HAL_SPI_TransmitReceive+0x2a4>
 8006140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006142:	2b01      	cmp	r3, #1
 8006144:	d114      	bne.n	8006170 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	330c      	adds	r3, #12
 8006150:	7812      	ldrb	r2, [r2, #0]
 8006152:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006162:	b29b      	uxth	r3, r3
 8006164:	3b01      	subs	r3, #1
 8006166:	b29a      	uxth	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	2201      	movs	r2, #1
 8006178:	4013      	ands	r3, r2
 800617a:	2b01      	cmp	r3, #1
 800617c:	d119      	bne.n	80061b2 <HAL_SPI_TransmitReceive+0x2e6>
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006182:	b29b      	uxth	r3, r3
 8006184:	2b00      	cmp	r3, #0
 8006186:	d014      	beq.n	80061b2 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68da      	ldr	r2, [r3, #12]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006192:	b2d2      	uxtb	r2, r2
 8006194:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	3b01      	subs	r3, #1
 80061a8:	b29a      	uxth	r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061ae:	2301      	movs	r3, #1
 80061b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80061b2:	f7fe f92d 	bl	8004410 <HAL_GetTick>
 80061b6:	0002      	movs	r2, r0
 80061b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061be:	429a      	cmp	r2, r3
 80061c0:	d802      	bhi.n	80061c8 <HAL_SPI_TransmitReceive+0x2fc>
 80061c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c4:	3301      	adds	r3, #1
 80061c6:	d102      	bne.n	80061ce <HAL_SPI_TransmitReceive+0x302>
 80061c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d108      	bne.n	80061e0 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 80061ce:	232b      	movs	r3, #43	; 0x2b
 80061d0:	18fb      	adds	r3, r7, r3
 80061d2:	2203      	movs	r2, #3
 80061d4:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	2251      	movs	r2, #81	; 0x51
 80061da:	2101      	movs	r1, #1
 80061dc:	5499      	strb	r1, [r3, r2]
        goto error;
 80061de:	e035      	b.n	800624c <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d19e      	bne.n	8006128 <HAL_SPI_TransmitReceive+0x25c>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d199      	bne.n	8006128 <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	0018      	movs	r0, r3
 80061fc:	f000 f92a 	bl	8006454 <SPI_EndRxTxTransaction>
 8006200:	1e03      	subs	r3, r0, #0
 8006202:	d007      	beq.n	8006214 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8006204:	232b      	movs	r3, #43	; 0x2b
 8006206:	18fb      	adds	r3, r7, r3
 8006208:	2201      	movs	r2, #1
 800620a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2220      	movs	r2, #32
 8006210:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006212:	e01b      	b.n	800624c <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10a      	bne.n	8006232 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800621c:	2300      	movs	r3, #0
 800621e:	617b      	str	r3, [r7, #20]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	617b      	str	r3, [r7, #20]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	617b      	str	r3, [r7, #20]
 8006230:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006236:	2b00      	cmp	r3, #0
 8006238:	d004      	beq.n	8006244 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 800623a:	232b      	movs	r3, #43	; 0x2b
 800623c:	18fb      	adds	r3, r7, r3
 800623e:	2201      	movs	r2, #1
 8006240:	701a      	strb	r2, [r3, #0]
 8006242:	e003      	b.n	800624c <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2251      	movs	r2, #81	; 0x51
 8006248:	2101      	movs	r1, #1
 800624a:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2250      	movs	r2, #80	; 0x50
 8006250:	2100      	movs	r1, #0
 8006252:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006254:	232b      	movs	r3, #43	; 0x2b
 8006256:	18fb      	adds	r3, r7, r3
 8006258:	781b      	ldrb	r3, [r3, #0]
}
 800625a:	0018      	movs	r0, r3
 800625c:	46bd      	mov	sp, r7
 800625e:	b00c      	add	sp, #48	; 0x30
 8006260:	bd80      	pop	{r7, pc}
	...

08006264 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b088      	sub	sp, #32
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	603b      	str	r3, [r7, #0]
 8006270:	1dfb      	adds	r3, r7, #7
 8006272:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006274:	f7fe f8cc 	bl	8004410 <HAL_GetTick>
 8006278:	0002      	movs	r2, r0
 800627a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627c:	1a9b      	subs	r3, r3, r2
 800627e:	683a      	ldr	r2, [r7, #0]
 8006280:	18d3      	adds	r3, r2, r3
 8006282:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006284:	f7fe f8c4 	bl	8004410 <HAL_GetTick>
 8006288:	0003      	movs	r3, r0
 800628a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800628c:	4b3a      	ldr	r3, [pc, #232]	; (8006378 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	015b      	lsls	r3, r3, #5
 8006292:	0d1b      	lsrs	r3, r3, #20
 8006294:	69fa      	ldr	r2, [r7, #28]
 8006296:	4353      	muls	r3, r2
 8006298:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800629a:	e058      	b.n	800634e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	3301      	adds	r3, #1
 80062a0:	d055      	beq.n	800634e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80062a2:	f7fe f8b5 	bl	8004410 <HAL_GetTick>
 80062a6:	0002      	movs	r2, r0
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	69fa      	ldr	r2, [r7, #28]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d902      	bls.n	80062b8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d142      	bne.n	800633e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	21e0      	movs	r1, #224	; 0xe0
 80062c4:	438a      	bics	r2, r1
 80062c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	685a      	ldr	r2, [r3, #4]
 80062cc:	2382      	movs	r3, #130	; 0x82
 80062ce:	005b      	lsls	r3, r3, #1
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d113      	bne.n	80062fc <SPI_WaitFlagStateUntilTimeout+0x98>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	689a      	ldr	r2, [r3, #8]
 80062d8:	2380      	movs	r3, #128	; 0x80
 80062da:	021b      	lsls	r3, r3, #8
 80062dc:	429a      	cmp	r2, r3
 80062de:	d005      	beq.n	80062ec <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	689a      	ldr	r2, [r3, #8]
 80062e4:	2380      	movs	r3, #128	; 0x80
 80062e6:	00db      	lsls	r3, r3, #3
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d107      	bne.n	80062fc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2140      	movs	r1, #64	; 0x40
 80062f8:	438a      	bics	r2, r1
 80062fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006300:	2380      	movs	r3, #128	; 0x80
 8006302:	019b      	lsls	r3, r3, #6
 8006304:	429a      	cmp	r2, r3
 8006306:	d110      	bne.n	800632a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	491a      	ldr	r1, [pc, #104]	; (800637c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006314:	400a      	ands	r2, r1
 8006316:	601a      	str	r2, [r3, #0]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2180      	movs	r1, #128	; 0x80
 8006324:	0189      	lsls	r1, r1, #6
 8006326:	430a      	orrs	r2, r1
 8006328:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2251      	movs	r2, #81	; 0x51
 800632e:	2101      	movs	r1, #1
 8006330:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2250      	movs	r2, #80	; 0x50
 8006336:	2100      	movs	r1, #0
 8006338:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e017      	b.n	800636e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d101      	bne.n	8006348 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006344:	2300      	movs	r3, #0
 8006346:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	3b01      	subs	r3, #1
 800634c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	4013      	ands	r3, r2
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	425a      	negs	r2, r3
 800635e:	4153      	adcs	r3, r2
 8006360:	b2db      	uxtb	r3, r3
 8006362:	001a      	movs	r2, r3
 8006364:	1dfb      	adds	r3, r7, #7
 8006366:	781b      	ldrb	r3, [r3, #0]
 8006368:	429a      	cmp	r2, r3
 800636a:	d197      	bne.n	800629c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	0018      	movs	r0, r3
 8006370:	46bd      	mov	sp, r7
 8006372:	b008      	add	sp, #32
 8006374:	bd80      	pop	{r7, pc}
 8006376:	46c0      	nop			; (mov r8, r8)
 8006378:	20000000 	.word	0x20000000
 800637c:	ffffdfff 	.word	0xffffdfff

08006380 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b086      	sub	sp, #24
 8006384:	af02      	add	r7, sp, #8
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	685a      	ldr	r2, [r3, #4]
 8006390:	2382      	movs	r3, #130	; 0x82
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	429a      	cmp	r2, r3
 8006396:	d113      	bne.n	80063c0 <SPI_EndRxTransaction+0x40>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	689a      	ldr	r2, [r3, #8]
 800639c:	2380      	movs	r3, #128	; 0x80
 800639e:	021b      	lsls	r3, r3, #8
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d005      	beq.n	80063b0 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	689a      	ldr	r2, [r3, #8]
 80063a8:	2380      	movs	r3, #128	; 0x80
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d107      	bne.n	80063c0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2140      	movs	r1, #64	; 0x40
 80063bc:	438a      	bics	r2, r1
 80063be:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	2382      	movs	r3, #130	; 0x82
 80063c6:	005b      	lsls	r3, r3, #1
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d12b      	bne.n	8006424 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	689a      	ldr	r2, [r3, #8]
 80063d0:	2380      	movs	r3, #128	; 0x80
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d012      	beq.n	80063fe <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	9300      	str	r3, [sp, #0]
 80063e0:	0013      	movs	r3, r2
 80063e2:	2200      	movs	r2, #0
 80063e4:	2180      	movs	r1, #128	; 0x80
 80063e6:	f7ff ff3d 	bl	8006264 <SPI_WaitFlagStateUntilTimeout>
 80063ea:	1e03      	subs	r3, r0, #0
 80063ec:	d02d      	beq.n	800644a <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f2:	2220      	movs	r2, #32
 80063f4:	431a      	orrs	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80063fa:	2303      	movs	r3, #3
 80063fc:	e026      	b.n	800644c <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	9300      	str	r3, [sp, #0]
 8006406:	0013      	movs	r3, r2
 8006408:	2200      	movs	r2, #0
 800640a:	2101      	movs	r1, #1
 800640c:	f7ff ff2a 	bl	8006264 <SPI_WaitFlagStateUntilTimeout>
 8006410:	1e03      	subs	r3, r0, #0
 8006412:	d01a      	beq.n	800644a <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006418:	2220      	movs	r2, #32
 800641a:	431a      	orrs	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e013      	b.n	800644c <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	68f8      	ldr	r0, [r7, #12]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	9300      	str	r3, [sp, #0]
 800642c:	0013      	movs	r3, r2
 800642e:	2200      	movs	r2, #0
 8006430:	2101      	movs	r1, #1
 8006432:	f7ff ff17 	bl	8006264 <SPI_WaitFlagStateUntilTimeout>
 8006436:	1e03      	subs	r3, r0, #0
 8006438:	d007      	beq.n	800644a <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800643e:	2220      	movs	r2, #32
 8006440:	431a      	orrs	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e000      	b.n	800644c <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	0018      	movs	r0, r3
 800644e:	46bd      	mov	sp, r7
 8006450:	b004      	add	sp, #16
 8006452:	bd80      	pop	{r7, pc}

08006454 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b088      	sub	sp, #32
 8006458:	af02      	add	r7, sp, #8
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006460:	4b1d      	ldr	r3, [pc, #116]	; (80064d8 <SPI_EndRxTxTransaction+0x84>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	491d      	ldr	r1, [pc, #116]	; (80064dc <SPI_EndRxTxTransaction+0x88>)
 8006466:	0018      	movs	r0, r3
 8006468:	f7f9 fe6a 	bl	8000140 <__udivsi3>
 800646c:	0003      	movs	r3, r0
 800646e:	001a      	movs	r2, r3
 8006470:	0013      	movs	r3, r2
 8006472:	015b      	lsls	r3, r3, #5
 8006474:	1a9b      	subs	r3, r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	189b      	adds	r3, r3, r2
 800647a:	00db      	lsls	r3, r3, #3
 800647c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	685a      	ldr	r2, [r3, #4]
 8006482:	2382      	movs	r3, #130	; 0x82
 8006484:	005b      	lsls	r3, r3, #1
 8006486:	429a      	cmp	r2, r3
 8006488:	d112      	bne.n	80064b0 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	68f8      	ldr	r0, [r7, #12]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	0013      	movs	r3, r2
 8006494:	2200      	movs	r2, #0
 8006496:	2180      	movs	r1, #128	; 0x80
 8006498:	f7ff fee4 	bl	8006264 <SPI_WaitFlagStateUntilTimeout>
 800649c:	1e03      	subs	r3, r0, #0
 800649e:	d016      	beq.n	80064ce <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064a4:	2220      	movs	r2, #32
 80064a6:	431a      	orrs	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e00f      	b.n	80064d0 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00a      	beq.n	80064cc <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	3b01      	subs	r3, #1
 80064ba:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	2280      	movs	r2, #128	; 0x80
 80064c4:	4013      	ands	r3, r2
 80064c6:	2b80      	cmp	r3, #128	; 0x80
 80064c8:	d0f2      	beq.n	80064b0 <SPI_EndRxTxTransaction+0x5c>
 80064ca:	e000      	b.n	80064ce <SPI_EndRxTxTransaction+0x7a>
        break;
 80064cc:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	0018      	movs	r0, r3
 80064d2:	46bd      	mov	sp, r7
 80064d4:	b006      	add	sp, #24
 80064d6:	bd80      	pop	{r7, pc}
 80064d8:	20000000 	.word	0x20000000
 80064dc:	016e3600 	.word	0x016e3600

080064e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b082      	sub	sp, #8
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d101      	bne.n	80064f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e032      	b.n	8006558 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2239      	movs	r2, #57	; 0x39
 80064f6:	5c9b      	ldrb	r3, [r3, r2]
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d107      	bne.n	800650e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2238      	movs	r2, #56	; 0x38
 8006502:	2100      	movs	r1, #0
 8006504:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	0018      	movs	r0, r3
 800650a:	f7fd fda7 	bl	800405c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2239      	movs	r2, #57	; 0x39
 8006512:	2102      	movs	r1, #2
 8006514:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	3304      	adds	r3, #4
 800651e:	0019      	movs	r1, r3
 8006520:	0010      	movs	r0, r2
 8006522:	f000 fa01 	bl	8006928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	223e      	movs	r2, #62	; 0x3e
 800652a:	2101      	movs	r1, #1
 800652c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	223a      	movs	r2, #58	; 0x3a
 8006532:	2101      	movs	r1, #1
 8006534:	5499      	strb	r1, [r3, r2]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	223b      	movs	r2, #59	; 0x3b
 800653a:	2101      	movs	r1, #1
 800653c:	5499      	strb	r1, [r3, r2]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	223c      	movs	r2, #60	; 0x3c
 8006542:	2101      	movs	r1, #1
 8006544:	5499      	strb	r1, [r3, r2]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	223d      	movs	r2, #61	; 0x3d
 800654a:	2101      	movs	r1, #1
 800654c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2239      	movs	r2, #57	; 0x39
 8006552:	2101      	movs	r1, #1
 8006554:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006556:	2300      	movs	r3, #0
}
 8006558:	0018      	movs	r0, r3
 800655a:	46bd      	mov	sp, r7
 800655c:	b002      	add	sp, #8
 800655e:	bd80      	pop	{r7, pc}

08006560 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b082      	sub	sp, #8
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	2202      	movs	r2, #2
 8006570:	4013      	ands	r3, r2
 8006572:	2b02      	cmp	r3, #2
 8006574:	d124      	bne.n	80065c0 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	2202      	movs	r2, #2
 800657e:	4013      	ands	r3, r2
 8006580:	2b02      	cmp	r3, #2
 8006582:	d11d      	bne.n	80065c0 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2203      	movs	r2, #3
 800658a:	4252      	negs	r2, r2
 800658c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2201      	movs	r2, #1
 8006592:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	2203      	movs	r2, #3
 800659c:	4013      	ands	r3, r2
 800659e:	d004      	beq.n	80065aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	0018      	movs	r0, r3
 80065a4:	f000 f9a8 	bl	80068f8 <HAL_TIM_IC_CaptureCallback>
 80065a8:	e007      	b.n	80065ba <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	0018      	movs	r0, r3
 80065ae:	f000 f99b 	bl	80068e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	0018      	movs	r0, r3
 80065b6:	f000 f9a7 	bl	8006908 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	2204      	movs	r2, #4
 80065c8:	4013      	ands	r3, r2
 80065ca:	2b04      	cmp	r3, #4
 80065cc:	d125      	bne.n	800661a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	2204      	movs	r2, #4
 80065d6:	4013      	ands	r3, r2
 80065d8:	2b04      	cmp	r3, #4
 80065da:	d11e      	bne.n	800661a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2205      	movs	r2, #5
 80065e2:	4252      	negs	r2, r2
 80065e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2202      	movs	r2, #2
 80065ea:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	699a      	ldr	r2, [r3, #24]
 80065f2:	23c0      	movs	r3, #192	; 0xc0
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	4013      	ands	r3, r2
 80065f8:	d004      	beq.n	8006604 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	0018      	movs	r0, r3
 80065fe:	f000 f97b 	bl	80068f8 <HAL_TIM_IC_CaptureCallback>
 8006602:	e007      	b.n	8006614 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	0018      	movs	r0, r3
 8006608:	f000 f96e 	bl	80068e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	0018      	movs	r0, r3
 8006610:	f000 f97a 	bl	8006908 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	691b      	ldr	r3, [r3, #16]
 8006620:	2208      	movs	r2, #8
 8006622:	4013      	ands	r3, r2
 8006624:	2b08      	cmp	r3, #8
 8006626:	d124      	bne.n	8006672 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	2208      	movs	r2, #8
 8006630:	4013      	ands	r3, r2
 8006632:	2b08      	cmp	r3, #8
 8006634:	d11d      	bne.n	8006672 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2209      	movs	r2, #9
 800663c:	4252      	negs	r2, r2
 800663e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2204      	movs	r2, #4
 8006644:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	69db      	ldr	r3, [r3, #28]
 800664c:	2203      	movs	r2, #3
 800664e:	4013      	ands	r3, r2
 8006650:	d004      	beq.n	800665c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	0018      	movs	r0, r3
 8006656:	f000 f94f 	bl	80068f8 <HAL_TIM_IC_CaptureCallback>
 800665a:	e007      	b.n	800666c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	0018      	movs	r0, r3
 8006660:	f000 f942 	bl	80068e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	0018      	movs	r0, r3
 8006668:	f000 f94e 	bl	8006908 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	2210      	movs	r2, #16
 800667a:	4013      	ands	r3, r2
 800667c:	2b10      	cmp	r3, #16
 800667e:	d125      	bne.n	80066cc <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	2210      	movs	r2, #16
 8006688:	4013      	ands	r3, r2
 800668a:	2b10      	cmp	r3, #16
 800668c:	d11e      	bne.n	80066cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2211      	movs	r2, #17
 8006694:	4252      	negs	r2, r2
 8006696:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2208      	movs	r2, #8
 800669c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	23c0      	movs	r3, #192	; 0xc0
 80066a6:	009b      	lsls	r3, r3, #2
 80066a8:	4013      	ands	r3, r2
 80066aa:	d004      	beq.n	80066b6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	0018      	movs	r0, r3
 80066b0:	f000 f922 	bl	80068f8 <HAL_TIM_IC_CaptureCallback>
 80066b4:	e007      	b.n	80066c6 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	0018      	movs	r0, r3
 80066ba:	f000 f915 	bl	80068e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	0018      	movs	r0, r3
 80066c2:	f000 f921 	bl	8006908 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	2201      	movs	r2, #1
 80066d4:	4013      	ands	r3, r2
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d10f      	bne.n	80066fa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	2201      	movs	r2, #1
 80066e2:	4013      	ands	r3, r2
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d108      	bne.n	80066fa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2202      	movs	r2, #2
 80066ee:	4252      	negs	r2, r2
 80066f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	0018      	movs	r0, r3
 80066f6:	f000 f8ef 	bl	80068d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	2240      	movs	r2, #64	; 0x40
 8006702:	4013      	ands	r3, r2
 8006704:	2b40      	cmp	r3, #64	; 0x40
 8006706:	d10f      	bne.n	8006728 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	2240      	movs	r2, #64	; 0x40
 8006710:	4013      	ands	r3, r2
 8006712:	2b40      	cmp	r3, #64	; 0x40
 8006714:	d108      	bne.n	8006728 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2241      	movs	r2, #65	; 0x41
 800671c:	4252      	negs	r2, r2
 800671e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	0018      	movs	r0, r3
 8006724:	f000 f8f8 	bl	8006918 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006728:	46c0      	nop			; (mov r8, r8)
 800672a:	46bd      	mov	sp, r7
 800672c:	b002      	add	sp, #8
 800672e:	bd80      	pop	{r7, pc}

08006730 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800673a:	230f      	movs	r3, #15
 800673c:	18fb      	adds	r3, r7, r3
 800673e:	2200      	movs	r2, #0
 8006740:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2238      	movs	r2, #56	; 0x38
 8006746:	5c9b      	ldrb	r3, [r3, r2]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d101      	bne.n	8006750 <HAL_TIM_ConfigClockSource+0x20>
 800674c:	2302      	movs	r3, #2
 800674e:	e0bc      	b.n	80068ca <HAL_TIM_ConfigClockSource+0x19a>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2238      	movs	r2, #56	; 0x38
 8006754:	2101      	movs	r1, #1
 8006756:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2239      	movs	r2, #57	; 0x39
 800675c:	2102      	movs	r1, #2
 800675e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2277      	movs	r2, #119	; 0x77
 800676c:	4393      	bics	r3, r2
 800676e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	4a58      	ldr	r2, [pc, #352]	; (80068d4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006774:	4013      	ands	r3, r2
 8006776:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	68ba      	ldr	r2, [r7, #8]
 800677e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2280      	movs	r2, #128	; 0x80
 8006786:	0192      	lsls	r2, r2, #6
 8006788:	4293      	cmp	r3, r2
 800678a:	d040      	beq.n	800680e <HAL_TIM_ConfigClockSource+0xde>
 800678c:	2280      	movs	r2, #128	; 0x80
 800678e:	0192      	lsls	r2, r2, #6
 8006790:	4293      	cmp	r3, r2
 8006792:	d900      	bls.n	8006796 <HAL_TIM_ConfigClockSource+0x66>
 8006794:	e088      	b.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
 8006796:	2280      	movs	r2, #128	; 0x80
 8006798:	0152      	lsls	r2, r2, #5
 800679a:	4293      	cmp	r3, r2
 800679c:	d100      	bne.n	80067a0 <HAL_TIM_ConfigClockSource+0x70>
 800679e:	e088      	b.n	80068b2 <HAL_TIM_ConfigClockSource+0x182>
 80067a0:	2280      	movs	r2, #128	; 0x80
 80067a2:	0152      	lsls	r2, r2, #5
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d900      	bls.n	80067aa <HAL_TIM_ConfigClockSource+0x7a>
 80067a8:	e07e      	b.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
 80067aa:	2b70      	cmp	r3, #112	; 0x70
 80067ac:	d018      	beq.n	80067e0 <HAL_TIM_ConfigClockSource+0xb0>
 80067ae:	d900      	bls.n	80067b2 <HAL_TIM_ConfigClockSource+0x82>
 80067b0:	e07a      	b.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
 80067b2:	2b60      	cmp	r3, #96	; 0x60
 80067b4:	d04f      	beq.n	8006856 <HAL_TIM_ConfigClockSource+0x126>
 80067b6:	d900      	bls.n	80067ba <HAL_TIM_ConfigClockSource+0x8a>
 80067b8:	e076      	b.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
 80067ba:	2b50      	cmp	r3, #80	; 0x50
 80067bc:	d03b      	beq.n	8006836 <HAL_TIM_ConfigClockSource+0x106>
 80067be:	d900      	bls.n	80067c2 <HAL_TIM_ConfigClockSource+0x92>
 80067c0:	e072      	b.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
 80067c2:	2b40      	cmp	r3, #64	; 0x40
 80067c4:	d057      	beq.n	8006876 <HAL_TIM_ConfigClockSource+0x146>
 80067c6:	d900      	bls.n	80067ca <HAL_TIM_ConfigClockSource+0x9a>
 80067c8:	e06e      	b.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
 80067ca:	2b30      	cmp	r3, #48	; 0x30
 80067cc:	d063      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x166>
 80067ce:	d86b      	bhi.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
 80067d0:	2b20      	cmp	r3, #32
 80067d2:	d060      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x166>
 80067d4:	d868      	bhi.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d05d      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x166>
 80067da:	2b10      	cmp	r3, #16
 80067dc:	d05b      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x166>
 80067de:	e063      	b.n	80068a8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6818      	ldr	r0, [r3, #0]
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	6899      	ldr	r1, [r3, #8]
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	f000 f972 	bl	8006ad8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	2277      	movs	r2, #119	; 0x77
 8006800:	4313      	orrs	r3, r2
 8006802:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	609a      	str	r2, [r3, #8]
      break;
 800680c:	e052      	b.n	80068b4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6818      	ldr	r0, [r3, #0]
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	6899      	ldr	r1, [r3, #8]
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	685a      	ldr	r2, [r3, #4]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	f000 f95b 	bl	8006ad8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	689a      	ldr	r2, [r3, #8]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2180      	movs	r1, #128	; 0x80
 800682e:	01c9      	lsls	r1, r1, #7
 8006830:	430a      	orrs	r2, r1
 8006832:	609a      	str	r2, [r3, #8]
      break;
 8006834:	e03e      	b.n	80068b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6818      	ldr	r0, [r3, #0]
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	6859      	ldr	r1, [r3, #4]
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	68db      	ldr	r3, [r3, #12]
 8006842:	001a      	movs	r2, r3
 8006844:	f000 f8ce 	bl	80069e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2150      	movs	r1, #80	; 0x50
 800684e:	0018      	movs	r0, r3
 8006850:	f000 f928 	bl	8006aa4 <TIM_ITRx_SetConfig>
      break;
 8006854:	e02e      	b.n	80068b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6818      	ldr	r0, [r3, #0]
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	6859      	ldr	r1, [r3, #4]
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	001a      	movs	r2, r3
 8006864:	f000 f8ec 	bl	8006a40 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2160      	movs	r1, #96	; 0x60
 800686e:	0018      	movs	r0, r3
 8006870:	f000 f918 	bl	8006aa4 <TIM_ITRx_SetConfig>
      break;
 8006874:	e01e      	b.n	80068b4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6818      	ldr	r0, [r3, #0]
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	6859      	ldr	r1, [r3, #4]
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	001a      	movs	r2, r3
 8006884:	f000 f8ae 	bl	80069e4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2140      	movs	r1, #64	; 0x40
 800688e:	0018      	movs	r0, r3
 8006890:	f000 f908 	bl	8006aa4 <TIM_ITRx_SetConfig>
      break;
 8006894:	e00e      	b.n	80068b4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	0019      	movs	r1, r3
 80068a0:	0010      	movs	r0, r2
 80068a2:	f000 f8ff 	bl	8006aa4 <TIM_ITRx_SetConfig>
      break;
 80068a6:	e005      	b.n	80068b4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80068a8:	230f      	movs	r3, #15
 80068aa:	18fb      	adds	r3, r7, r3
 80068ac:	2201      	movs	r2, #1
 80068ae:	701a      	strb	r2, [r3, #0]
      break;
 80068b0:	e000      	b.n	80068b4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80068b2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2239      	movs	r2, #57	; 0x39
 80068b8:	2101      	movs	r1, #1
 80068ba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2238      	movs	r2, #56	; 0x38
 80068c0:	2100      	movs	r1, #0
 80068c2:	5499      	strb	r1, [r3, r2]

  return status;
 80068c4:	230f      	movs	r3, #15
 80068c6:	18fb      	adds	r3, r7, r3
 80068c8:	781b      	ldrb	r3, [r3, #0]
}
 80068ca:	0018      	movs	r0, r3
 80068cc:	46bd      	mov	sp, r7
 80068ce:	b004      	add	sp, #16
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	46c0      	nop			; (mov r8, r8)
 80068d4:	ffff00ff 	.word	0xffff00ff

080068d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80068e0:	46c0      	nop			; (mov r8, r8)
 80068e2:	46bd      	mov	sp, r7
 80068e4:	b002      	add	sp, #8
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068f0:	46c0      	nop			; (mov r8, r8)
 80068f2:	46bd      	mov	sp, r7
 80068f4:	b002      	add	sp, #8
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006900:	46c0      	nop			; (mov r8, r8)
 8006902:	46bd      	mov	sp, r7
 8006904:	b002      	add	sp, #8
 8006906:	bd80      	pop	{r7, pc}

08006908 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006910:	46c0      	nop			; (mov r8, r8)
 8006912:	46bd      	mov	sp, r7
 8006914:	b002      	add	sp, #8
 8006916:	bd80      	pop	{r7, pc}

08006918 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006920:	46c0      	nop			; (mov r8, r8)
 8006922:	46bd      	mov	sp, r7
 8006924:	b002      	add	sp, #8
 8006926:	bd80      	pop	{r7, pc}

08006928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	2380      	movs	r3, #128	; 0x80
 800693c:	05db      	lsls	r3, r3, #23
 800693e:	429a      	cmp	r2, r3
 8006940:	d00b      	beq.n	800695a <TIM_Base_SetConfig+0x32>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a23      	ldr	r2, [pc, #140]	; (80069d4 <TIM_Base_SetConfig+0xac>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d007      	beq.n	800695a <TIM_Base_SetConfig+0x32>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a22      	ldr	r2, [pc, #136]	; (80069d8 <TIM_Base_SetConfig+0xb0>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d003      	beq.n	800695a <TIM_Base_SetConfig+0x32>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a21      	ldr	r2, [pc, #132]	; (80069dc <TIM_Base_SetConfig+0xb4>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d108      	bne.n	800696c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2270      	movs	r2, #112	; 0x70
 800695e:	4393      	bics	r3, r2
 8006960:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	4313      	orrs	r3, r2
 800696a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800696c:	687a      	ldr	r2, [r7, #4]
 800696e:	2380      	movs	r3, #128	; 0x80
 8006970:	05db      	lsls	r3, r3, #23
 8006972:	429a      	cmp	r2, r3
 8006974:	d00b      	beq.n	800698e <TIM_Base_SetConfig+0x66>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a16      	ldr	r2, [pc, #88]	; (80069d4 <TIM_Base_SetConfig+0xac>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d007      	beq.n	800698e <TIM_Base_SetConfig+0x66>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a15      	ldr	r2, [pc, #84]	; (80069d8 <TIM_Base_SetConfig+0xb0>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d003      	beq.n	800698e <TIM_Base_SetConfig+0x66>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a14      	ldr	r2, [pc, #80]	; (80069dc <TIM_Base_SetConfig+0xb4>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d108      	bne.n	80069a0 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	4a13      	ldr	r2, [pc, #76]	; (80069e0 <TIM_Base_SetConfig+0xb8>)
 8006992:	4013      	ands	r3, r2
 8006994:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	4313      	orrs	r3, r2
 800699e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2280      	movs	r2, #128	; 0x80
 80069a4:	4393      	bics	r3, r2
 80069a6:	001a      	movs	r2, r3
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	689a      	ldr	r2, [r3, #8]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	615a      	str	r2, [r3, #20]
}
 80069cc:	46c0      	nop			; (mov r8, r8)
 80069ce:	46bd      	mov	sp, r7
 80069d0:	b004      	add	sp, #16
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	40000400 	.word	0x40000400
 80069d8:	40010800 	.word	0x40010800
 80069dc:	40011400 	.word	0x40011400
 80069e0:	fffffcff 	.word	0xfffffcff

080069e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b086      	sub	sp, #24
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6a1b      	ldr	r3, [r3, #32]
 80069f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	2201      	movs	r2, #1
 80069fc:	4393      	bics	r3, r2
 80069fe:	001a      	movs	r2, r3
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	699b      	ldr	r3, [r3, #24]
 8006a08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	22f0      	movs	r2, #240	; 0xf0
 8006a0e:	4393      	bics	r3, r2
 8006a10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	011b      	lsls	r3, r3, #4
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	220a      	movs	r2, #10
 8006a20:	4393      	bics	r3, r2
 8006a22:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a24:	697a      	ldr	r2, [r7, #20]
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	697a      	ldr	r2, [r7, #20]
 8006a36:	621a      	str	r2, [r3, #32]
}
 8006a38:	46c0      	nop			; (mov r8, r8)
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	b006      	add	sp, #24
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b086      	sub	sp, #24
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	60f8      	str	r0, [r7, #12]
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	2210      	movs	r2, #16
 8006a52:	4393      	bics	r3, r2
 8006a54:	001a      	movs	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	4a0d      	ldr	r2, [pc, #52]	; (8006aa0 <TIM_TI2_ConfigInputStage+0x60>)
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	031b      	lsls	r3, r3, #12
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	22a0      	movs	r2, #160	; 0xa0
 8006a7c:	4393      	bics	r3, r2
 8006a7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	011b      	lsls	r3, r3, #4
 8006a84:	693a      	ldr	r2, [r7, #16]
 8006a86:	4313      	orrs	r3, r2
 8006a88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	621a      	str	r2, [r3, #32]
}
 8006a96:	46c0      	nop			; (mov r8, r8)
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	b006      	add	sp, #24
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	46c0      	nop			; (mov r8, r8)
 8006aa0:	ffff0fff 	.word	0xffff0fff

08006aa4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2270      	movs	r2, #112	; 0x70
 8006ab8:	4393      	bics	r3, r2
 8006aba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006abc:	683a      	ldr	r2, [r7, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	2207      	movs	r2, #7
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	609a      	str	r2, [r3, #8]
}
 8006ace:	46c0      	nop			; (mov r8, r8)
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	b004      	add	sp, #16
 8006ad4:	bd80      	pop	{r7, pc}
	...

08006ad8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
 8006ae4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	4a09      	ldr	r2, [pc, #36]	; (8006b14 <TIM_ETR_SetConfig+0x3c>)
 8006af0:	4013      	ands	r3, r2
 8006af2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	021a      	lsls	r2, r3, #8
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	431a      	orrs	r2, r3
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	609a      	str	r2, [r3, #8]
}
 8006b0c:	46c0      	nop			; (mov r8, r8)
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	b006      	add	sp, #24
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	ffff00ff 	.word	0xffff00ff

08006b18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2238      	movs	r2, #56	; 0x38
 8006b26:	5c9b      	ldrb	r3, [r3, r2]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d101      	bne.n	8006b30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	e047      	b.n	8006bc0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2238      	movs	r2, #56	; 0x38
 8006b34:	2101      	movs	r1, #1
 8006b36:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2239      	movs	r2, #57	; 0x39
 8006b3c:	2102      	movs	r1, #2
 8006b3e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2270      	movs	r2, #112	; 0x70
 8006b54:	4393      	bics	r3, r2
 8006b56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	2380      	movs	r3, #128	; 0x80
 8006b70:	05db      	lsls	r3, r3, #23
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d00e      	beq.n	8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a13      	ldr	r2, [pc, #76]	; (8006bc8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d009      	beq.n	8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a11      	ldr	r2, [pc, #68]	; (8006bcc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d004      	beq.n	8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a10      	ldr	r2, [pc, #64]	; (8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d10c      	bne.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	2280      	movs	r2, #128	; 0x80
 8006b98:	4393      	bics	r3, r2
 8006b9a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	68ba      	ldr	r2, [r7, #8]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2239      	movs	r2, #57	; 0x39
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2238      	movs	r2, #56	; 0x38
 8006bba:	2100      	movs	r1, #0
 8006bbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bbe:	2300      	movs	r3, #0
}
 8006bc0:	0018      	movs	r0, r3
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	b004      	add	sp, #16
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	40000400 	.word	0x40000400
 8006bcc:	40010800 	.word	0x40010800
 8006bd0:	40011400 	.word	0x40011400

08006bd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e044      	b.n	8006c70 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d107      	bne.n	8006bfe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2278      	movs	r2, #120	; 0x78
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	0018      	movs	r0, r3
 8006bfa:	f7fd fa4d 	bl	8004098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2224      	movs	r2, #36	; 0x24
 8006c02:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2101      	movs	r1, #1
 8006c10:	438a      	bics	r2, r1
 8006c12:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	0018      	movs	r0, r3
 8006c18:	f000 f8d0 	bl	8006dbc <UART_SetConfig>
 8006c1c:	0003      	movs	r3, r0
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d101      	bne.n	8006c26 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e024      	b.n	8006c70 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d003      	beq.n	8006c36 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	0018      	movs	r0, r3
 8006c32:	f000 fb61 	bl	80072f8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	490d      	ldr	r1, [pc, #52]	; (8006c78 <HAL_UART_Init+0xa4>)
 8006c42:	400a      	ands	r2, r1
 8006c44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	689a      	ldr	r2, [r3, #8]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	212a      	movs	r1, #42	; 0x2a
 8006c52:	438a      	bics	r2, r1
 8006c54:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2101      	movs	r1, #1
 8006c62:	430a      	orrs	r2, r1
 8006c64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	0018      	movs	r0, r3
 8006c6a:	f000 fbf9 	bl	8007460 <UART_CheckIdleState>
 8006c6e:	0003      	movs	r3, r0
}
 8006c70:	0018      	movs	r0, r3
 8006c72:	46bd      	mov	sp, r7
 8006c74:	b002      	add	sp, #8
 8006c76:	bd80      	pop	{r7, pc}
 8006c78:	ffffb7ff 	.word	0xffffb7ff

08006c7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b08a      	sub	sp, #40	; 0x28
 8006c80:	af02      	add	r7, sp, #8
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	603b      	str	r3, [r7, #0]
 8006c88:	1dbb      	adds	r3, r7, #6
 8006c8a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c90:	2b20      	cmp	r3, #32
 8006c92:	d000      	beq.n	8006c96 <HAL_UART_Transmit+0x1a>
 8006c94:	e08c      	b.n	8006db0 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d003      	beq.n	8006ca4 <HAL_UART_Transmit+0x28>
 8006c9c:	1dbb      	adds	r3, r7, #6
 8006c9e:	881b      	ldrh	r3, [r3, #0]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d101      	bne.n	8006ca8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e084      	b.n	8006db2 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	689a      	ldr	r2, [r3, #8]
 8006cac:	2380      	movs	r3, #128	; 0x80
 8006cae:	015b      	lsls	r3, r3, #5
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d109      	bne.n	8006cc8 <HAL_UART_Transmit+0x4c>
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d105      	bne.n	8006cc8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	4013      	ands	r3, r2
 8006cc2:	d001      	beq.n	8006cc8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e074      	b.n	8006db2 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2284      	movs	r2, #132	; 0x84
 8006ccc:	2100      	movs	r1, #0
 8006cce:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2221      	movs	r2, #33	; 0x21
 8006cd4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cd6:	f7fd fb9b 	bl	8004410 <HAL_GetTick>
 8006cda:	0003      	movs	r3, r0
 8006cdc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	1dba      	adds	r2, r7, #6
 8006ce2:	2150      	movs	r1, #80	; 0x50
 8006ce4:	8812      	ldrh	r2, [r2, #0]
 8006ce6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	1dba      	adds	r2, r7, #6
 8006cec:	2152      	movs	r1, #82	; 0x52
 8006cee:	8812      	ldrh	r2, [r2, #0]
 8006cf0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	689a      	ldr	r2, [r3, #8]
 8006cf6:	2380      	movs	r3, #128	; 0x80
 8006cf8:	015b      	lsls	r3, r3, #5
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d108      	bne.n	8006d10 <HAL_UART_Transmit+0x94>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d104      	bne.n	8006d10 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8006d06:	2300      	movs	r3, #0
 8006d08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	61bb      	str	r3, [r7, #24]
 8006d0e:	e003      	b.n	8006d18 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d14:	2300      	movs	r3, #0
 8006d16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d18:	e02f      	b.n	8006d7a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	9300      	str	r3, [sp, #0]
 8006d22:	0013      	movs	r3, r2
 8006d24:	2200      	movs	r2, #0
 8006d26:	2180      	movs	r1, #128	; 0x80
 8006d28:	f000 fc42 	bl	80075b0 <UART_WaitOnFlagUntilTimeout>
 8006d2c:	1e03      	subs	r3, r0, #0
 8006d2e:	d004      	beq.n	8006d3a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2220      	movs	r2, #32
 8006d34:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006d36:	2303      	movs	r3, #3
 8006d38:	e03b      	b.n	8006db2 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d10b      	bne.n	8006d58 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	881b      	ldrh	r3, [r3, #0]
 8006d44:	001a      	movs	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	05d2      	lsls	r2, r2, #23
 8006d4c:	0dd2      	lsrs	r2, r2, #23
 8006d4e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	3302      	adds	r3, #2
 8006d54:	61bb      	str	r3, [r7, #24]
 8006d56:	e007      	b.n	8006d68 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	781a      	ldrb	r2, [r3, #0]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	3301      	adds	r3, #1
 8006d66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2252      	movs	r2, #82	; 0x52
 8006d6c:	5a9b      	ldrh	r3, [r3, r2]
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	3b01      	subs	r3, #1
 8006d72:	b299      	uxth	r1, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2252      	movs	r2, #82	; 0x52
 8006d78:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2252      	movs	r2, #82	; 0x52
 8006d7e:	5a9b      	ldrh	r3, [r3, r2]
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d1c9      	bne.n	8006d1a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	0013      	movs	r3, r2
 8006d90:	2200      	movs	r2, #0
 8006d92:	2140      	movs	r1, #64	; 0x40
 8006d94:	f000 fc0c 	bl	80075b0 <UART_WaitOnFlagUntilTimeout>
 8006d98:	1e03      	subs	r3, r0, #0
 8006d9a:	d004      	beq.n	8006da6 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2220      	movs	r2, #32
 8006da0:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e005      	b.n	8006db2 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2220      	movs	r2, #32
 8006daa:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006dac:	2300      	movs	r3, #0
 8006dae:	e000      	b.n	8006db2 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006db0:	2302      	movs	r3, #2
  }
}
 8006db2:	0018      	movs	r0, r3
 8006db4:	46bd      	mov	sp, r7
 8006db6:	b008      	add	sp, #32
 8006db8:	bd80      	pop	{r7, pc}
	...

08006dbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dbc:	b5b0      	push	{r4, r5, r7, lr}
 8006dbe:	b08e      	sub	sp, #56	; 0x38
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dc4:	231a      	movs	r3, #26
 8006dc6:	2218      	movs	r2, #24
 8006dc8:	189b      	adds	r3, r3, r2
 8006dca:	19db      	adds	r3, r3, r7
 8006dcc:	2200      	movs	r2, #0
 8006dce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	689a      	ldr	r2, [r3, #8]
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	431a      	orrs	r2, r3
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	695b      	ldr	r3, [r3, #20]
 8006dde:	431a      	orrs	r2, r3
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	69db      	ldr	r3, [r3, #28]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4ac3      	ldr	r2, [pc, #780]	; (80070fc <UART_SetConfig+0x340>)
 8006df0:	4013      	ands	r3, r2
 8006df2:	0019      	movs	r1, r3
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006dfa:	430a      	orrs	r2, r1
 8006dfc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4abe      	ldr	r2, [pc, #760]	; (8007100 <UART_SetConfig+0x344>)
 8006e06:	4013      	ands	r3, r2
 8006e08:	0019      	movs	r1, r3
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	68da      	ldr	r2, [r3, #12]
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4ab8      	ldr	r2, [pc, #736]	; (8007104 <UART_SetConfig+0x348>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d004      	beq.n	8006e30 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
 8006e2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	4ab4      	ldr	r2, [pc, #720]	; (8007108 <UART_SetConfig+0x34c>)
 8006e38:	4013      	ands	r3, r2
 8006e3a:	0019      	movs	r1, r3
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006e42:	430a      	orrs	r2, r1
 8006e44:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4ab0      	ldr	r2, [pc, #704]	; (800710c <UART_SetConfig+0x350>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d131      	bne.n	8006eb4 <UART_SetConfig+0xf8>
 8006e50:	4baf      	ldr	r3, [pc, #700]	; (8007110 <UART_SetConfig+0x354>)
 8006e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e54:	2203      	movs	r2, #3
 8006e56:	4013      	ands	r3, r2
 8006e58:	2b03      	cmp	r3, #3
 8006e5a:	d01d      	beq.n	8006e98 <UART_SetConfig+0xdc>
 8006e5c:	d823      	bhi.n	8006ea6 <UART_SetConfig+0xea>
 8006e5e:	2b02      	cmp	r3, #2
 8006e60:	d00c      	beq.n	8006e7c <UART_SetConfig+0xc0>
 8006e62:	d820      	bhi.n	8006ea6 <UART_SetConfig+0xea>
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d002      	beq.n	8006e6e <UART_SetConfig+0xb2>
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	d00e      	beq.n	8006e8a <UART_SetConfig+0xce>
 8006e6c:	e01b      	b.n	8006ea6 <UART_SetConfig+0xea>
 8006e6e:	231b      	movs	r3, #27
 8006e70:	2218      	movs	r2, #24
 8006e72:	189b      	adds	r3, r3, r2
 8006e74:	19db      	adds	r3, r3, r7
 8006e76:	2201      	movs	r2, #1
 8006e78:	701a      	strb	r2, [r3, #0]
 8006e7a:	e0b4      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006e7c:	231b      	movs	r3, #27
 8006e7e:	2218      	movs	r2, #24
 8006e80:	189b      	adds	r3, r3, r2
 8006e82:	19db      	adds	r3, r3, r7
 8006e84:	2202      	movs	r2, #2
 8006e86:	701a      	strb	r2, [r3, #0]
 8006e88:	e0ad      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006e8a:	231b      	movs	r3, #27
 8006e8c:	2218      	movs	r2, #24
 8006e8e:	189b      	adds	r3, r3, r2
 8006e90:	19db      	adds	r3, r3, r7
 8006e92:	2204      	movs	r2, #4
 8006e94:	701a      	strb	r2, [r3, #0]
 8006e96:	e0a6      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006e98:	231b      	movs	r3, #27
 8006e9a:	2218      	movs	r2, #24
 8006e9c:	189b      	adds	r3, r3, r2
 8006e9e:	19db      	adds	r3, r3, r7
 8006ea0:	2208      	movs	r2, #8
 8006ea2:	701a      	strb	r2, [r3, #0]
 8006ea4:	e09f      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006ea6:	231b      	movs	r3, #27
 8006ea8:	2218      	movs	r2, #24
 8006eaa:	189b      	adds	r3, r3, r2
 8006eac:	19db      	adds	r3, r3, r7
 8006eae:	2210      	movs	r2, #16
 8006eb0:	701a      	strb	r2, [r3, #0]
 8006eb2:	e098      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006eb4:	69fb      	ldr	r3, [r7, #28]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a96      	ldr	r2, [pc, #600]	; (8007114 <UART_SetConfig+0x358>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d131      	bne.n	8006f22 <UART_SetConfig+0x166>
 8006ebe:	4b94      	ldr	r3, [pc, #592]	; (8007110 <UART_SetConfig+0x354>)
 8006ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ec2:	220c      	movs	r2, #12
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	2b0c      	cmp	r3, #12
 8006ec8:	d01d      	beq.n	8006f06 <UART_SetConfig+0x14a>
 8006eca:	d823      	bhi.n	8006f14 <UART_SetConfig+0x158>
 8006ecc:	2b08      	cmp	r3, #8
 8006ece:	d00c      	beq.n	8006eea <UART_SetConfig+0x12e>
 8006ed0:	d820      	bhi.n	8006f14 <UART_SetConfig+0x158>
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d002      	beq.n	8006edc <UART_SetConfig+0x120>
 8006ed6:	2b04      	cmp	r3, #4
 8006ed8:	d00e      	beq.n	8006ef8 <UART_SetConfig+0x13c>
 8006eda:	e01b      	b.n	8006f14 <UART_SetConfig+0x158>
 8006edc:	231b      	movs	r3, #27
 8006ede:	2218      	movs	r2, #24
 8006ee0:	189b      	adds	r3, r3, r2
 8006ee2:	19db      	adds	r3, r3, r7
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	701a      	strb	r2, [r3, #0]
 8006ee8:	e07d      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006eea:	231b      	movs	r3, #27
 8006eec:	2218      	movs	r2, #24
 8006eee:	189b      	adds	r3, r3, r2
 8006ef0:	19db      	adds	r3, r3, r7
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	701a      	strb	r2, [r3, #0]
 8006ef6:	e076      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006ef8:	231b      	movs	r3, #27
 8006efa:	2218      	movs	r2, #24
 8006efc:	189b      	adds	r3, r3, r2
 8006efe:	19db      	adds	r3, r3, r7
 8006f00:	2204      	movs	r2, #4
 8006f02:	701a      	strb	r2, [r3, #0]
 8006f04:	e06f      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006f06:	231b      	movs	r3, #27
 8006f08:	2218      	movs	r2, #24
 8006f0a:	189b      	adds	r3, r3, r2
 8006f0c:	19db      	adds	r3, r3, r7
 8006f0e:	2208      	movs	r2, #8
 8006f10:	701a      	strb	r2, [r3, #0]
 8006f12:	e068      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006f14:	231b      	movs	r3, #27
 8006f16:	2218      	movs	r2, #24
 8006f18:	189b      	adds	r3, r3, r2
 8006f1a:	19db      	adds	r3, r3, r7
 8006f1c:	2210      	movs	r2, #16
 8006f1e:	701a      	strb	r2, [r3, #0]
 8006f20:	e061      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a7c      	ldr	r2, [pc, #496]	; (8007118 <UART_SetConfig+0x35c>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d106      	bne.n	8006f3a <UART_SetConfig+0x17e>
 8006f2c:	231b      	movs	r3, #27
 8006f2e:	2218      	movs	r2, #24
 8006f30:	189b      	adds	r3, r3, r2
 8006f32:	19db      	adds	r3, r3, r7
 8006f34:	2200      	movs	r2, #0
 8006f36:	701a      	strb	r2, [r3, #0]
 8006f38:	e055      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a77      	ldr	r2, [pc, #476]	; (800711c <UART_SetConfig+0x360>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d106      	bne.n	8006f52 <UART_SetConfig+0x196>
 8006f44:	231b      	movs	r3, #27
 8006f46:	2218      	movs	r2, #24
 8006f48:	189b      	adds	r3, r3, r2
 8006f4a:	19db      	adds	r3, r3, r7
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	701a      	strb	r2, [r3, #0]
 8006f50:	e049      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a6b      	ldr	r2, [pc, #428]	; (8007104 <UART_SetConfig+0x348>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d13e      	bne.n	8006fda <UART_SetConfig+0x21e>
 8006f5c:	4b6c      	ldr	r3, [pc, #432]	; (8007110 <UART_SetConfig+0x354>)
 8006f5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f60:	23c0      	movs	r3, #192	; 0xc0
 8006f62:	011b      	lsls	r3, r3, #4
 8006f64:	4013      	ands	r3, r2
 8006f66:	22c0      	movs	r2, #192	; 0xc0
 8006f68:	0112      	lsls	r2, r2, #4
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d027      	beq.n	8006fbe <UART_SetConfig+0x202>
 8006f6e:	22c0      	movs	r2, #192	; 0xc0
 8006f70:	0112      	lsls	r2, r2, #4
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d82a      	bhi.n	8006fcc <UART_SetConfig+0x210>
 8006f76:	2280      	movs	r2, #128	; 0x80
 8006f78:	0112      	lsls	r2, r2, #4
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d011      	beq.n	8006fa2 <UART_SetConfig+0x1e6>
 8006f7e:	2280      	movs	r2, #128	; 0x80
 8006f80:	0112      	lsls	r2, r2, #4
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d822      	bhi.n	8006fcc <UART_SetConfig+0x210>
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d004      	beq.n	8006f94 <UART_SetConfig+0x1d8>
 8006f8a:	2280      	movs	r2, #128	; 0x80
 8006f8c:	00d2      	lsls	r2, r2, #3
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d00e      	beq.n	8006fb0 <UART_SetConfig+0x1f4>
 8006f92:	e01b      	b.n	8006fcc <UART_SetConfig+0x210>
 8006f94:	231b      	movs	r3, #27
 8006f96:	2218      	movs	r2, #24
 8006f98:	189b      	adds	r3, r3, r2
 8006f9a:	19db      	adds	r3, r3, r7
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	701a      	strb	r2, [r3, #0]
 8006fa0:	e021      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006fa2:	231b      	movs	r3, #27
 8006fa4:	2218      	movs	r2, #24
 8006fa6:	189b      	adds	r3, r3, r2
 8006fa8:	19db      	adds	r3, r3, r7
 8006faa:	2202      	movs	r2, #2
 8006fac:	701a      	strb	r2, [r3, #0]
 8006fae:	e01a      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006fb0:	231b      	movs	r3, #27
 8006fb2:	2218      	movs	r2, #24
 8006fb4:	189b      	adds	r3, r3, r2
 8006fb6:	19db      	adds	r3, r3, r7
 8006fb8:	2204      	movs	r2, #4
 8006fba:	701a      	strb	r2, [r3, #0]
 8006fbc:	e013      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006fbe:	231b      	movs	r3, #27
 8006fc0:	2218      	movs	r2, #24
 8006fc2:	189b      	adds	r3, r3, r2
 8006fc4:	19db      	adds	r3, r3, r7
 8006fc6:	2208      	movs	r2, #8
 8006fc8:	701a      	strb	r2, [r3, #0]
 8006fca:	e00c      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006fcc:	231b      	movs	r3, #27
 8006fce:	2218      	movs	r2, #24
 8006fd0:	189b      	adds	r3, r3, r2
 8006fd2:	19db      	adds	r3, r3, r7
 8006fd4:	2210      	movs	r2, #16
 8006fd6:	701a      	strb	r2, [r3, #0]
 8006fd8:	e005      	b.n	8006fe6 <UART_SetConfig+0x22a>
 8006fda:	231b      	movs	r3, #27
 8006fdc:	2218      	movs	r2, #24
 8006fde:	189b      	adds	r3, r3, r2
 8006fe0:	19db      	adds	r3, r3, r7
 8006fe2:	2210      	movs	r2, #16
 8006fe4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a46      	ldr	r2, [pc, #280]	; (8007104 <UART_SetConfig+0x348>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d000      	beq.n	8006ff2 <UART_SetConfig+0x236>
 8006ff0:	e09a      	b.n	8007128 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ff2:	231b      	movs	r3, #27
 8006ff4:	2218      	movs	r2, #24
 8006ff6:	189b      	adds	r3, r3, r2
 8006ff8:	19db      	adds	r3, r3, r7
 8006ffa:	781b      	ldrb	r3, [r3, #0]
 8006ffc:	2b08      	cmp	r3, #8
 8006ffe:	d01d      	beq.n	800703c <UART_SetConfig+0x280>
 8007000:	dc20      	bgt.n	8007044 <UART_SetConfig+0x288>
 8007002:	2b04      	cmp	r3, #4
 8007004:	d015      	beq.n	8007032 <UART_SetConfig+0x276>
 8007006:	dc1d      	bgt.n	8007044 <UART_SetConfig+0x288>
 8007008:	2b00      	cmp	r3, #0
 800700a:	d002      	beq.n	8007012 <UART_SetConfig+0x256>
 800700c:	2b02      	cmp	r3, #2
 800700e:	d005      	beq.n	800701c <UART_SetConfig+0x260>
 8007010:	e018      	b.n	8007044 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007012:	f7fe fa71 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 8007016:	0003      	movs	r3, r0
 8007018:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800701a:	e01c      	b.n	8007056 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800701c:	4b3c      	ldr	r3, [pc, #240]	; (8007110 <UART_SetConfig+0x354>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2210      	movs	r2, #16
 8007022:	4013      	ands	r3, r2
 8007024:	d002      	beq.n	800702c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007026:	4b3e      	ldr	r3, [pc, #248]	; (8007120 <UART_SetConfig+0x364>)
 8007028:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800702a:	e014      	b.n	8007056 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 800702c:	4b3d      	ldr	r3, [pc, #244]	; (8007124 <UART_SetConfig+0x368>)
 800702e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007030:	e011      	b.n	8007056 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007032:	f7fe f9b1 	bl	8005398 <HAL_RCC_GetSysClockFreq>
 8007036:	0003      	movs	r3, r0
 8007038:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800703a:	e00c      	b.n	8007056 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800703c:	2380      	movs	r3, #128	; 0x80
 800703e:	021b      	lsls	r3, r3, #8
 8007040:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007042:	e008      	b.n	8007056 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8007044:	2300      	movs	r3, #0
 8007046:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007048:	231a      	movs	r3, #26
 800704a:	2218      	movs	r2, #24
 800704c:	189b      	adds	r3, r3, r2
 800704e:	19db      	adds	r3, r3, r7
 8007050:	2201      	movs	r2, #1
 8007052:	701a      	strb	r2, [r3, #0]
        break;
 8007054:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007058:	2b00      	cmp	r3, #0
 800705a:	d100      	bne.n	800705e <UART_SetConfig+0x2a2>
 800705c:	e133      	b.n	80072c6 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	685a      	ldr	r2, [r3, #4]
 8007062:	0013      	movs	r3, r2
 8007064:	005b      	lsls	r3, r3, #1
 8007066:	189b      	adds	r3, r3, r2
 8007068:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800706a:	429a      	cmp	r2, r3
 800706c:	d305      	bcc.n	800707a <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800706e:	69fb      	ldr	r3, [r7, #28]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007074:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007076:	429a      	cmp	r2, r3
 8007078:	d906      	bls.n	8007088 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800707a:	231a      	movs	r3, #26
 800707c:	2218      	movs	r2, #24
 800707e:	189b      	adds	r3, r3, r2
 8007080:	19db      	adds	r3, r3, r7
 8007082:	2201      	movs	r2, #1
 8007084:	701a      	strb	r2, [r3, #0]
 8007086:	e11e      	b.n	80072c6 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708a:	613b      	str	r3, [r7, #16]
 800708c:	2300      	movs	r3, #0
 800708e:	617b      	str	r3, [r7, #20]
 8007090:	6939      	ldr	r1, [r7, #16]
 8007092:	697a      	ldr	r2, [r7, #20]
 8007094:	000b      	movs	r3, r1
 8007096:	0e1b      	lsrs	r3, r3, #24
 8007098:	0010      	movs	r0, r2
 800709a:	0205      	lsls	r5, r0, #8
 800709c:	431d      	orrs	r5, r3
 800709e:	000b      	movs	r3, r1
 80070a0:	021c      	lsls	r4, r3, #8
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	085b      	lsrs	r3, r3, #1
 80070a8:	60bb      	str	r3, [r7, #8]
 80070aa:	2300      	movs	r3, #0
 80070ac:	60fb      	str	r3, [r7, #12]
 80070ae:	68b8      	ldr	r0, [r7, #8]
 80070b0:	68f9      	ldr	r1, [r7, #12]
 80070b2:	1900      	adds	r0, r0, r4
 80070b4:	4169      	adcs	r1, r5
 80070b6:	69fb      	ldr	r3, [r7, #28]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	603b      	str	r3, [r7, #0]
 80070bc:	2300      	movs	r3, #0
 80070be:	607b      	str	r3, [r7, #4]
 80070c0:	683a      	ldr	r2, [r7, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f7f9 f9f0 	bl	80004a8 <__aeabi_uldivmod>
 80070c8:	0002      	movs	r2, r0
 80070ca:	000b      	movs	r3, r1
 80070cc:	0013      	movs	r3, r2
 80070ce:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070d2:	23c0      	movs	r3, #192	; 0xc0
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d309      	bcc.n	80070ee <UART_SetConfig+0x332>
 80070da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070dc:	2380      	movs	r3, #128	; 0x80
 80070de:	035b      	lsls	r3, r3, #13
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d204      	bcs.n	80070ee <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070ea:	60da      	str	r2, [r3, #12]
 80070ec:	e0eb      	b.n	80072c6 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80070ee:	231a      	movs	r3, #26
 80070f0:	2218      	movs	r2, #24
 80070f2:	189b      	adds	r3, r3, r2
 80070f4:	19db      	adds	r3, r3, r7
 80070f6:	2201      	movs	r2, #1
 80070f8:	701a      	strb	r2, [r3, #0]
 80070fa:	e0e4      	b.n	80072c6 <UART_SetConfig+0x50a>
 80070fc:	efff69f3 	.word	0xefff69f3
 8007100:	ffffcfff 	.word	0xffffcfff
 8007104:	40004800 	.word	0x40004800
 8007108:	fffff4ff 	.word	0xfffff4ff
 800710c:	40013800 	.word	0x40013800
 8007110:	40021000 	.word	0x40021000
 8007114:	40004400 	.word	0x40004400
 8007118:	40004c00 	.word	0x40004c00
 800711c:	40005000 	.word	0x40005000
 8007120:	003d0900 	.word	0x003d0900
 8007124:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	69da      	ldr	r2, [r3, #28]
 800712c:	2380      	movs	r3, #128	; 0x80
 800712e:	021b      	lsls	r3, r3, #8
 8007130:	429a      	cmp	r2, r3
 8007132:	d000      	beq.n	8007136 <UART_SetConfig+0x37a>
 8007134:	e070      	b.n	8007218 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8007136:	231b      	movs	r3, #27
 8007138:	2218      	movs	r2, #24
 800713a:	189b      	adds	r3, r3, r2
 800713c:	19db      	adds	r3, r3, r7
 800713e:	781b      	ldrb	r3, [r3, #0]
 8007140:	2b08      	cmp	r3, #8
 8007142:	d822      	bhi.n	800718a <UART_SetConfig+0x3ce>
 8007144:	009a      	lsls	r2, r3, #2
 8007146:	4b67      	ldr	r3, [pc, #412]	; (80072e4 <UART_SetConfig+0x528>)
 8007148:	18d3      	adds	r3, r2, r3
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800714e:	f7fe f9d3 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 8007152:	0003      	movs	r3, r0
 8007154:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007156:	e021      	b.n	800719c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007158:	f7fe f9e4 	bl	8005524 <HAL_RCC_GetPCLK2Freq>
 800715c:	0003      	movs	r3, r0
 800715e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007160:	e01c      	b.n	800719c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007162:	4b61      	ldr	r3, [pc, #388]	; (80072e8 <UART_SetConfig+0x52c>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2210      	movs	r2, #16
 8007168:	4013      	ands	r3, r2
 800716a:	d002      	beq.n	8007172 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800716c:	4b5f      	ldr	r3, [pc, #380]	; (80072ec <UART_SetConfig+0x530>)
 800716e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007170:	e014      	b.n	800719c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8007172:	4b5f      	ldr	r3, [pc, #380]	; (80072f0 <UART_SetConfig+0x534>)
 8007174:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007176:	e011      	b.n	800719c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007178:	f7fe f90e 	bl	8005398 <HAL_RCC_GetSysClockFreq>
 800717c:	0003      	movs	r3, r0
 800717e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007180:	e00c      	b.n	800719c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007182:	2380      	movs	r3, #128	; 0x80
 8007184:	021b      	lsls	r3, r3, #8
 8007186:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007188:	e008      	b.n	800719c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800718a:	2300      	movs	r3, #0
 800718c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800718e:	231a      	movs	r3, #26
 8007190:	2218      	movs	r2, #24
 8007192:	189b      	adds	r3, r3, r2
 8007194:	19db      	adds	r3, r3, r7
 8007196:	2201      	movs	r2, #1
 8007198:	701a      	strb	r2, [r3, #0]
        break;
 800719a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800719c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d100      	bne.n	80071a4 <UART_SetConfig+0x3e8>
 80071a2:	e090      	b.n	80072c6 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80071a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a6:	005a      	lsls	r2, r3, #1
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	085b      	lsrs	r3, r3, #1
 80071ae:	18d2      	adds	r2, r2, r3
 80071b0:	69fb      	ldr	r3, [r7, #28]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	0019      	movs	r1, r3
 80071b6:	0010      	movs	r0, r2
 80071b8:	f7f8 ffc2 	bl	8000140 <__udivsi3>
 80071bc:	0003      	movs	r3, r0
 80071be:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071c2:	2b0f      	cmp	r3, #15
 80071c4:	d921      	bls.n	800720a <UART_SetConfig+0x44e>
 80071c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80071c8:	2380      	movs	r3, #128	; 0x80
 80071ca:	025b      	lsls	r3, r3, #9
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d21c      	bcs.n	800720a <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d2:	b29a      	uxth	r2, r3
 80071d4:	200e      	movs	r0, #14
 80071d6:	2418      	movs	r4, #24
 80071d8:	1903      	adds	r3, r0, r4
 80071da:	19db      	adds	r3, r3, r7
 80071dc:	210f      	movs	r1, #15
 80071de:	438a      	bics	r2, r1
 80071e0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e4:	085b      	lsrs	r3, r3, #1
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	2207      	movs	r2, #7
 80071ea:	4013      	ands	r3, r2
 80071ec:	b299      	uxth	r1, r3
 80071ee:	1903      	adds	r3, r0, r4
 80071f0:	19db      	adds	r3, r3, r7
 80071f2:	1902      	adds	r2, r0, r4
 80071f4:	19d2      	adds	r2, r2, r7
 80071f6:	8812      	ldrh	r2, [r2, #0]
 80071f8:	430a      	orrs	r2, r1
 80071fa:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	1902      	adds	r2, r0, r4
 8007202:	19d2      	adds	r2, r2, r7
 8007204:	8812      	ldrh	r2, [r2, #0]
 8007206:	60da      	str	r2, [r3, #12]
 8007208:	e05d      	b.n	80072c6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800720a:	231a      	movs	r3, #26
 800720c:	2218      	movs	r2, #24
 800720e:	189b      	adds	r3, r3, r2
 8007210:	19db      	adds	r3, r3, r7
 8007212:	2201      	movs	r2, #1
 8007214:	701a      	strb	r2, [r3, #0]
 8007216:	e056      	b.n	80072c6 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007218:	231b      	movs	r3, #27
 800721a:	2218      	movs	r2, #24
 800721c:	189b      	adds	r3, r3, r2
 800721e:	19db      	adds	r3, r3, r7
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	2b08      	cmp	r3, #8
 8007224:	d822      	bhi.n	800726c <UART_SetConfig+0x4b0>
 8007226:	009a      	lsls	r2, r3, #2
 8007228:	4b32      	ldr	r3, [pc, #200]	; (80072f4 <UART_SetConfig+0x538>)
 800722a:	18d3      	adds	r3, r2, r3
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007230:	f7fe f962 	bl	80054f8 <HAL_RCC_GetPCLK1Freq>
 8007234:	0003      	movs	r3, r0
 8007236:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007238:	e021      	b.n	800727e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800723a:	f7fe f973 	bl	8005524 <HAL_RCC_GetPCLK2Freq>
 800723e:	0003      	movs	r3, r0
 8007240:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007242:	e01c      	b.n	800727e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007244:	4b28      	ldr	r3, [pc, #160]	; (80072e8 <UART_SetConfig+0x52c>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	2210      	movs	r2, #16
 800724a:	4013      	ands	r3, r2
 800724c:	d002      	beq.n	8007254 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800724e:	4b27      	ldr	r3, [pc, #156]	; (80072ec <UART_SetConfig+0x530>)
 8007250:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007252:	e014      	b.n	800727e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8007254:	4b26      	ldr	r3, [pc, #152]	; (80072f0 <UART_SetConfig+0x534>)
 8007256:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007258:	e011      	b.n	800727e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800725a:	f7fe f89d 	bl	8005398 <HAL_RCC_GetSysClockFreq>
 800725e:	0003      	movs	r3, r0
 8007260:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007262:	e00c      	b.n	800727e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007264:	2380      	movs	r3, #128	; 0x80
 8007266:	021b      	lsls	r3, r3, #8
 8007268:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800726a:	e008      	b.n	800727e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007270:	231a      	movs	r3, #26
 8007272:	2218      	movs	r2, #24
 8007274:	189b      	adds	r3, r3, r2
 8007276:	19db      	adds	r3, r3, r7
 8007278:	2201      	movs	r2, #1
 800727a:	701a      	strb	r2, [r3, #0]
        break;
 800727c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800727e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007280:	2b00      	cmp	r3, #0
 8007282:	d020      	beq.n	80072c6 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	085a      	lsrs	r2, r3, #1
 800728a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800728c:	18d2      	adds	r2, r2, r3
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	0019      	movs	r1, r3
 8007294:	0010      	movs	r0, r2
 8007296:	f7f8 ff53 	bl	8000140 <__udivsi3>
 800729a:	0003      	movs	r3, r0
 800729c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800729e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072a0:	2b0f      	cmp	r3, #15
 80072a2:	d90a      	bls.n	80072ba <UART_SetConfig+0x4fe>
 80072a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072a6:	2380      	movs	r3, #128	; 0x80
 80072a8:	025b      	lsls	r3, r3, #9
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d205      	bcs.n	80072ba <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80072ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	60da      	str	r2, [r3, #12]
 80072b8:	e005      	b.n	80072c6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80072ba:	231a      	movs	r3, #26
 80072bc:	2218      	movs	r2, #24
 80072be:	189b      	adds	r3, r3, r2
 80072c0:	19db      	adds	r3, r3, r7
 80072c2:	2201      	movs	r2, #1
 80072c4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80072c6:	69fb      	ldr	r3, [r7, #28]
 80072c8:	2200      	movs	r2, #0
 80072ca:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	2200      	movs	r2, #0
 80072d0:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80072d2:	231a      	movs	r3, #26
 80072d4:	2218      	movs	r2, #24
 80072d6:	189b      	adds	r3, r3, r2
 80072d8:	19db      	adds	r3, r3, r7
 80072da:	781b      	ldrb	r3, [r3, #0]
}
 80072dc:	0018      	movs	r0, r3
 80072de:	46bd      	mov	sp, r7
 80072e0:	b00e      	add	sp, #56	; 0x38
 80072e2:	bdb0      	pop	{r4, r5, r7, pc}
 80072e4:	0800a7fc 	.word	0x0800a7fc
 80072e8:	40021000 	.word	0x40021000
 80072ec:	003d0900 	.word	0x003d0900
 80072f0:	00f42400 	.word	0x00f42400
 80072f4:	0800a820 	.word	0x0800a820

080072f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007304:	2201      	movs	r2, #1
 8007306:	4013      	ands	r3, r2
 8007308:	d00b      	beq.n	8007322 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	4a4a      	ldr	r2, [pc, #296]	; (800743c <UART_AdvFeatureConfig+0x144>)
 8007312:	4013      	ands	r3, r2
 8007314:	0019      	movs	r1, r3
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	430a      	orrs	r2, r1
 8007320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	2202      	movs	r2, #2
 8007328:	4013      	ands	r3, r2
 800732a:	d00b      	beq.n	8007344 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	4a43      	ldr	r2, [pc, #268]	; (8007440 <UART_AdvFeatureConfig+0x148>)
 8007334:	4013      	ands	r3, r2
 8007336:	0019      	movs	r1, r3
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	430a      	orrs	r2, r1
 8007342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007348:	2204      	movs	r2, #4
 800734a:	4013      	ands	r3, r2
 800734c:	d00b      	beq.n	8007366 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	4a3b      	ldr	r2, [pc, #236]	; (8007444 <UART_AdvFeatureConfig+0x14c>)
 8007356:	4013      	ands	r3, r2
 8007358:	0019      	movs	r1, r3
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	430a      	orrs	r2, r1
 8007364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736a:	2208      	movs	r2, #8
 800736c:	4013      	ands	r3, r2
 800736e:	d00b      	beq.n	8007388 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	4a34      	ldr	r2, [pc, #208]	; (8007448 <UART_AdvFeatureConfig+0x150>)
 8007378:	4013      	ands	r3, r2
 800737a:	0019      	movs	r1, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	430a      	orrs	r2, r1
 8007386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800738c:	2210      	movs	r2, #16
 800738e:	4013      	ands	r3, r2
 8007390:	d00b      	beq.n	80073aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	4a2c      	ldr	r2, [pc, #176]	; (800744c <UART_AdvFeatureConfig+0x154>)
 800739a:	4013      	ands	r3, r2
 800739c:	0019      	movs	r1, r3
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	430a      	orrs	r2, r1
 80073a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ae:	2220      	movs	r2, #32
 80073b0:	4013      	ands	r3, r2
 80073b2:	d00b      	beq.n	80073cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	4a25      	ldr	r2, [pc, #148]	; (8007450 <UART_AdvFeatureConfig+0x158>)
 80073bc:	4013      	ands	r3, r2
 80073be:	0019      	movs	r1, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	430a      	orrs	r2, r1
 80073ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d0:	2240      	movs	r2, #64	; 0x40
 80073d2:	4013      	ands	r3, r2
 80073d4:	d01d      	beq.n	8007412 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	4a1d      	ldr	r2, [pc, #116]	; (8007454 <UART_AdvFeatureConfig+0x15c>)
 80073de:	4013      	ands	r3, r2
 80073e0:	0019      	movs	r1, r3
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	430a      	orrs	r2, r1
 80073ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073f2:	2380      	movs	r3, #128	; 0x80
 80073f4:	035b      	lsls	r3, r3, #13
 80073f6:	429a      	cmp	r2, r3
 80073f8:	d10b      	bne.n	8007412 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	4a15      	ldr	r2, [pc, #84]	; (8007458 <UART_AdvFeatureConfig+0x160>)
 8007402:	4013      	ands	r3, r2
 8007404:	0019      	movs	r1, r3
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007416:	2280      	movs	r2, #128	; 0x80
 8007418:	4013      	ands	r3, r2
 800741a:	d00b      	beq.n	8007434 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	4a0e      	ldr	r2, [pc, #56]	; (800745c <UART_AdvFeatureConfig+0x164>)
 8007424:	4013      	ands	r3, r2
 8007426:	0019      	movs	r1, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	605a      	str	r2, [r3, #4]
  }
}
 8007434:	46c0      	nop			; (mov r8, r8)
 8007436:	46bd      	mov	sp, r7
 8007438:	b002      	add	sp, #8
 800743a:	bd80      	pop	{r7, pc}
 800743c:	fffdffff 	.word	0xfffdffff
 8007440:	fffeffff 	.word	0xfffeffff
 8007444:	fffbffff 	.word	0xfffbffff
 8007448:	ffff7fff 	.word	0xffff7fff
 800744c:	ffffefff 	.word	0xffffefff
 8007450:	ffffdfff 	.word	0xffffdfff
 8007454:	ffefffff 	.word	0xffefffff
 8007458:	ff9fffff 	.word	0xff9fffff
 800745c:	fff7ffff 	.word	0xfff7ffff

08007460 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b092      	sub	sp, #72	; 0x48
 8007464:	af02      	add	r7, sp, #8
 8007466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2284      	movs	r2, #132	; 0x84
 800746c:	2100      	movs	r1, #0
 800746e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007470:	f7fc ffce 	bl	8004410 <HAL_GetTick>
 8007474:	0003      	movs	r3, r0
 8007476:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2208      	movs	r2, #8
 8007480:	4013      	ands	r3, r2
 8007482:	2b08      	cmp	r3, #8
 8007484:	d12c      	bne.n	80074e0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007488:	2280      	movs	r2, #128	; 0x80
 800748a:	0391      	lsls	r1, r2, #14
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	4a46      	ldr	r2, [pc, #280]	; (80075a8 <UART_CheckIdleState+0x148>)
 8007490:	9200      	str	r2, [sp, #0]
 8007492:	2200      	movs	r2, #0
 8007494:	f000 f88c 	bl	80075b0 <UART_WaitOnFlagUntilTimeout>
 8007498:	1e03      	subs	r3, r0, #0
 800749a:	d021      	beq.n	80074e0 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800749c:	f3ef 8310 	mrs	r3, PRIMASK
 80074a0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80074a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80074a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80074a6:	2301      	movs	r3, #1
 80074a8:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ac:	f383 8810 	msr	PRIMASK, r3
}
 80074b0:	46c0      	nop			; (mov r8, r8)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2180      	movs	r1, #128	; 0x80
 80074be:	438a      	bics	r2, r1
 80074c0:	601a      	str	r2, [r3, #0]
 80074c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c8:	f383 8810 	msr	PRIMASK, r3
}
 80074cc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2220      	movs	r2, #32
 80074d2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2278      	movs	r2, #120	; 0x78
 80074d8:	2100      	movs	r1, #0
 80074da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e05f      	b.n	80075a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2204      	movs	r2, #4
 80074e8:	4013      	ands	r3, r2
 80074ea:	2b04      	cmp	r3, #4
 80074ec:	d146      	bne.n	800757c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074f0:	2280      	movs	r2, #128	; 0x80
 80074f2:	03d1      	lsls	r1, r2, #15
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	4a2c      	ldr	r2, [pc, #176]	; (80075a8 <UART_CheckIdleState+0x148>)
 80074f8:	9200      	str	r2, [sp, #0]
 80074fa:	2200      	movs	r2, #0
 80074fc:	f000 f858 	bl	80075b0 <UART_WaitOnFlagUntilTimeout>
 8007500:	1e03      	subs	r3, r0, #0
 8007502:	d03b      	beq.n	800757c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007504:	f3ef 8310 	mrs	r3, PRIMASK
 8007508:	60fb      	str	r3, [r7, #12]
  return(result);
 800750a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800750c:	637b      	str	r3, [r7, #52]	; 0x34
 800750e:	2301      	movs	r3, #1
 8007510:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	f383 8810 	msr	PRIMASK, r3
}
 8007518:	46c0      	nop			; (mov r8, r8)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4921      	ldr	r1, [pc, #132]	; (80075ac <UART_CheckIdleState+0x14c>)
 8007526:	400a      	ands	r2, r1
 8007528:	601a      	str	r2, [r3, #0]
 800752a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800752c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f383 8810 	msr	PRIMASK, r3
}
 8007534:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007536:	f3ef 8310 	mrs	r3, PRIMASK
 800753a:	61bb      	str	r3, [r7, #24]
  return(result);
 800753c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800753e:	633b      	str	r3, [r7, #48]	; 0x30
 8007540:	2301      	movs	r3, #1
 8007542:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007544:	69fb      	ldr	r3, [r7, #28]
 8007546:	f383 8810 	msr	PRIMASK, r3
}
 800754a:	46c0      	nop			; (mov r8, r8)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	689a      	ldr	r2, [r3, #8]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2101      	movs	r1, #1
 8007558:	438a      	bics	r2, r1
 800755a:	609a      	str	r2, [r3, #8]
 800755c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800755e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007560:	6a3b      	ldr	r3, [r7, #32]
 8007562:	f383 8810 	msr	PRIMASK, r3
}
 8007566:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2280      	movs	r2, #128	; 0x80
 800756c:	2120      	movs	r1, #32
 800756e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2278      	movs	r2, #120	; 0x78
 8007574:	2100      	movs	r1, #0
 8007576:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007578:	2303      	movs	r3, #3
 800757a:	e011      	b.n	80075a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2220      	movs	r2, #32
 8007580:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2280      	movs	r2, #128	; 0x80
 8007586:	2120      	movs	r1, #32
 8007588:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2278      	movs	r2, #120	; 0x78
 800759a:	2100      	movs	r1, #0
 800759c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800759e:	2300      	movs	r3, #0
}
 80075a0:	0018      	movs	r0, r3
 80075a2:	46bd      	mov	sp, r7
 80075a4:	b010      	add	sp, #64	; 0x40
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	01ffffff 	.word	0x01ffffff
 80075ac:	fffffedf 	.word	0xfffffedf

080075b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	603b      	str	r3, [r7, #0]
 80075bc:	1dfb      	adds	r3, r7, #7
 80075be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075c0:	e04b      	b.n	800765a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	3301      	adds	r3, #1
 80075c6:	d048      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075c8:	f7fc ff22 	bl	8004410 <HAL_GetTick>
 80075cc:	0002      	movs	r2, r0
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d302      	bcc.n	80075de <UART_WaitOnFlagUntilTimeout+0x2e>
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d101      	bne.n	80075e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80075de:	2303      	movs	r3, #3
 80075e0:	e04b      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2204      	movs	r2, #4
 80075ea:	4013      	ands	r3, r2
 80075ec:	d035      	beq.n	800765a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	69db      	ldr	r3, [r3, #28]
 80075f4:	2208      	movs	r2, #8
 80075f6:	4013      	ands	r3, r2
 80075f8:	2b08      	cmp	r3, #8
 80075fa:	d111      	bne.n	8007620 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2208      	movs	r2, #8
 8007602:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	0018      	movs	r0, r3
 8007608:	f000 f83c 	bl	8007684 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2284      	movs	r2, #132	; 0x84
 8007610:	2108      	movs	r1, #8
 8007612:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2278      	movs	r2, #120	; 0x78
 8007618:	2100      	movs	r1, #0
 800761a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	e02c      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	69da      	ldr	r2, [r3, #28]
 8007626:	2380      	movs	r3, #128	; 0x80
 8007628:	011b      	lsls	r3, r3, #4
 800762a:	401a      	ands	r2, r3
 800762c:	2380      	movs	r3, #128	; 0x80
 800762e:	011b      	lsls	r3, r3, #4
 8007630:	429a      	cmp	r2, r3
 8007632:	d112      	bne.n	800765a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2280      	movs	r2, #128	; 0x80
 800763a:	0112      	lsls	r2, r2, #4
 800763c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	0018      	movs	r0, r3
 8007642:	f000 f81f 	bl	8007684 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2284      	movs	r2, #132	; 0x84
 800764a:	2120      	movs	r1, #32
 800764c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2278      	movs	r2, #120	; 0x78
 8007652:	2100      	movs	r1, #0
 8007654:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e00f      	b.n	800767a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	69db      	ldr	r3, [r3, #28]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	4013      	ands	r3, r2
 8007664:	68ba      	ldr	r2, [r7, #8]
 8007666:	1ad3      	subs	r3, r2, r3
 8007668:	425a      	negs	r2, r3
 800766a:	4153      	adcs	r3, r2
 800766c:	b2db      	uxtb	r3, r3
 800766e:	001a      	movs	r2, r3
 8007670:	1dfb      	adds	r3, r7, #7
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	429a      	cmp	r2, r3
 8007676:	d0a4      	beq.n	80075c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	0018      	movs	r0, r3
 800767c:	46bd      	mov	sp, r7
 800767e:	b004      	add	sp, #16
 8007680:	bd80      	pop	{r7, pc}
	...

08007684 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b08e      	sub	sp, #56	; 0x38
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800768c:	f3ef 8310 	mrs	r3, PRIMASK
 8007690:	617b      	str	r3, [r7, #20]
  return(result);
 8007692:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007694:	637b      	str	r3, [r7, #52]	; 0x34
 8007696:	2301      	movs	r3, #1
 8007698:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	f383 8810 	msr	PRIMASK, r3
}
 80076a0:	46c0      	nop			; (mov r8, r8)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4926      	ldr	r1, [pc, #152]	; (8007748 <UART_EndRxTransfer+0xc4>)
 80076ae:	400a      	ands	r2, r1
 80076b0:	601a      	str	r2, [r3, #0]
 80076b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	f383 8810 	msr	PRIMASK, r3
}
 80076bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076be:	f3ef 8310 	mrs	r3, PRIMASK
 80076c2:	623b      	str	r3, [r7, #32]
  return(result);
 80076c4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c6:	633b      	str	r3, [r7, #48]	; 0x30
 80076c8:	2301      	movs	r3, #1
 80076ca:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ce:	f383 8810 	msr	PRIMASK, r3
}
 80076d2:	46c0      	nop			; (mov r8, r8)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	689a      	ldr	r2, [r3, #8]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2101      	movs	r1, #1
 80076e0:	438a      	bics	r2, r1
 80076e2:	609a      	str	r2, [r3, #8]
 80076e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076e6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ea:	f383 8810 	msr	PRIMASK, r3
}
 80076ee:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d118      	bne.n	800772a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076f8:	f3ef 8310 	mrs	r3, PRIMASK
 80076fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80076fe:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007700:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007702:	2301      	movs	r3, #1
 8007704:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f383 8810 	msr	PRIMASK, r3
}
 800770c:	46c0      	nop			; (mov r8, r8)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2110      	movs	r1, #16
 800771a:	438a      	bics	r2, r1
 800771c:	601a      	str	r2, [r3, #0]
 800771e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007720:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	f383 8810 	msr	PRIMASK, r3
}
 8007728:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2280      	movs	r2, #128	; 0x80
 800772e:	2120      	movs	r1, #32
 8007730:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800773e:	46c0      	nop			; (mov r8, r8)
 8007740:	46bd      	mov	sp, r7
 8007742:	b00e      	add	sp, #56	; 0x38
 8007744:	bd80      	pop	{r7, pc}
 8007746:	46c0      	nop			; (mov r8, r8)
 8007748:	fffffedf 	.word	0xfffffedf

0800774c <__errno>:
 800774c:	4b01      	ldr	r3, [pc, #4]	; (8007754 <__errno+0x8>)
 800774e:	6818      	ldr	r0, [r3, #0]
 8007750:	4770      	bx	lr
 8007752:	46c0      	nop			; (mov r8, r8)
 8007754:	2000000c 	.word	0x2000000c

08007758 <__libc_init_array>:
 8007758:	b570      	push	{r4, r5, r6, lr}
 800775a:	2600      	movs	r6, #0
 800775c:	4d0c      	ldr	r5, [pc, #48]	; (8007790 <__libc_init_array+0x38>)
 800775e:	4c0d      	ldr	r4, [pc, #52]	; (8007794 <__libc_init_array+0x3c>)
 8007760:	1b64      	subs	r4, r4, r5
 8007762:	10a4      	asrs	r4, r4, #2
 8007764:	42a6      	cmp	r6, r4
 8007766:	d109      	bne.n	800777c <__libc_init_array+0x24>
 8007768:	2600      	movs	r6, #0
 800776a:	f002 ffbb 	bl	800a6e4 <_init>
 800776e:	4d0a      	ldr	r5, [pc, #40]	; (8007798 <__libc_init_array+0x40>)
 8007770:	4c0a      	ldr	r4, [pc, #40]	; (800779c <__libc_init_array+0x44>)
 8007772:	1b64      	subs	r4, r4, r5
 8007774:	10a4      	asrs	r4, r4, #2
 8007776:	42a6      	cmp	r6, r4
 8007778:	d105      	bne.n	8007786 <__libc_init_array+0x2e>
 800777a:	bd70      	pop	{r4, r5, r6, pc}
 800777c:	00b3      	lsls	r3, r6, #2
 800777e:	58eb      	ldr	r3, [r5, r3]
 8007780:	4798      	blx	r3
 8007782:	3601      	adds	r6, #1
 8007784:	e7ee      	b.n	8007764 <__libc_init_array+0xc>
 8007786:	00b3      	lsls	r3, r6, #2
 8007788:	58eb      	ldr	r3, [r5, r3]
 800778a:	4798      	blx	r3
 800778c:	3601      	adds	r6, #1
 800778e:	e7f2      	b.n	8007776 <__libc_init_array+0x1e>
 8007790:	0800ac24 	.word	0x0800ac24
 8007794:	0800ac24 	.word	0x0800ac24
 8007798:	0800ac24 	.word	0x0800ac24
 800779c:	0800ac28 	.word	0x0800ac28

080077a0 <memset>:
 80077a0:	0003      	movs	r3, r0
 80077a2:	1882      	adds	r2, r0, r2
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d100      	bne.n	80077aa <memset+0xa>
 80077a8:	4770      	bx	lr
 80077aa:	7019      	strb	r1, [r3, #0]
 80077ac:	3301      	adds	r3, #1
 80077ae:	e7f9      	b.n	80077a4 <memset+0x4>

080077b0 <__cvt>:
 80077b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077b2:	001e      	movs	r6, r3
 80077b4:	2300      	movs	r3, #0
 80077b6:	0014      	movs	r4, r2
 80077b8:	b08b      	sub	sp, #44	; 0x2c
 80077ba:	429e      	cmp	r6, r3
 80077bc:	da04      	bge.n	80077c8 <__cvt+0x18>
 80077be:	2180      	movs	r1, #128	; 0x80
 80077c0:	0609      	lsls	r1, r1, #24
 80077c2:	1873      	adds	r3, r6, r1
 80077c4:	001e      	movs	r6, r3
 80077c6:	232d      	movs	r3, #45	; 0x2d
 80077c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80077ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80077cc:	7013      	strb	r3, [r2, #0]
 80077ce:	2320      	movs	r3, #32
 80077d0:	2203      	movs	r2, #3
 80077d2:	439f      	bics	r7, r3
 80077d4:	2f46      	cmp	r7, #70	; 0x46
 80077d6:	d007      	beq.n	80077e8 <__cvt+0x38>
 80077d8:	003b      	movs	r3, r7
 80077da:	3b45      	subs	r3, #69	; 0x45
 80077dc:	4259      	negs	r1, r3
 80077de:	414b      	adcs	r3, r1
 80077e0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80077e2:	3a01      	subs	r2, #1
 80077e4:	18cb      	adds	r3, r1, r3
 80077e6:	9310      	str	r3, [sp, #64]	; 0x40
 80077e8:	ab09      	add	r3, sp, #36	; 0x24
 80077ea:	9304      	str	r3, [sp, #16]
 80077ec:	ab08      	add	r3, sp, #32
 80077ee:	9303      	str	r3, [sp, #12]
 80077f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077f2:	9200      	str	r2, [sp, #0]
 80077f4:	9302      	str	r3, [sp, #8]
 80077f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077f8:	0022      	movs	r2, r4
 80077fa:	9301      	str	r3, [sp, #4]
 80077fc:	0033      	movs	r3, r6
 80077fe:	f000 fcf1 	bl	80081e4 <_dtoa_r>
 8007802:	0005      	movs	r5, r0
 8007804:	2f47      	cmp	r7, #71	; 0x47
 8007806:	d102      	bne.n	800780e <__cvt+0x5e>
 8007808:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800780a:	07db      	lsls	r3, r3, #31
 800780c:	d528      	bpl.n	8007860 <__cvt+0xb0>
 800780e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007810:	18eb      	adds	r3, r5, r3
 8007812:	9307      	str	r3, [sp, #28]
 8007814:	2f46      	cmp	r7, #70	; 0x46
 8007816:	d114      	bne.n	8007842 <__cvt+0x92>
 8007818:	782b      	ldrb	r3, [r5, #0]
 800781a:	2b30      	cmp	r3, #48	; 0x30
 800781c:	d10c      	bne.n	8007838 <__cvt+0x88>
 800781e:	2200      	movs	r2, #0
 8007820:	2300      	movs	r3, #0
 8007822:	0020      	movs	r0, r4
 8007824:	0031      	movs	r1, r6
 8007826:	f7f8 fe11 	bl	800044c <__aeabi_dcmpeq>
 800782a:	2800      	cmp	r0, #0
 800782c:	d104      	bne.n	8007838 <__cvt+0x88>
 800782e:	2301      	movs	r3, #1
 8007830:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007832:	1a9b      	subs	r3, r3, r2
 8007834:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007836:	6013      	str	r3, [r2, #0]
 8007838:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800783a:	9a07      	ldr	r2, [sp, #28]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	18d3      	adds	r3, r2, r3
 8007840:	9307      	str	r3, [sp, #28]
 8007842:	2200      	movs	r2, #0
 8007844:	2300      	movs	r3, #0
 8007846:	0020      	movs	r0, r4
 8007848:	0031      	movs	r1, r6
 800784a:	f7f8 fdff 	bl	800044c <__aeabi_dcmpeq>
 800784e:	2800      	cmp	r0, #0
 8007850:	d001      	beq.n	8007856 <__cvt+0xa6>
 8007852:	9b07      	ldr	r3, [sp, #28]
 8007854:	9309      	str	r3, [sp, #36]	; 0x24
 8007856:	2230      	movs	r2, #48	; 0x30
 8007858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800785a:	9907      	ldr	r1, [sp, #28]
 800785c:	428b      	cmp	r3, r1
 800785e:	d306      	bcc.n	800786e <__cvt+0xbe>
 8007860:	0028      	movs	r0, r5
 8007862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007864:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007866:	1b5b      	subs	r3, r3, r5
 8007868:	6013      	str	r3, [r2, #0]
 800786a:	b00b      	add	sp, #44	; 0x2c
 800786c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800786e:	1c59      	adds	r1, r3, #1
 8007870:	9109      	str	r1, [sp, #36]	; 0x24
 8007872:	701a      	strb	r2, [r3, #0]
 8007874:	e7f0      	b.n	8007858 <__cvt+0xa8>

08007876 <__exponent>:
 8007876:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007878:	1c83      	adds	r3, r0, #2
 800787a:	b087      	sub	sp, #28
 800787c:	9303      	str	r3, [sp, #12]
 800787e:	0005      	movs	r5, r0
 8007880:	000c      	movs	r4, r1
 8007882:	232b      	movs	r3, #43	; 0x2b
 8007884:	7002      	strb	r2, [r0, #0]
 8007886:	2900      	cmp	r1, #0
 8007888:	da01      	bge.n	800788e <__exponent+0x18>
 800788a:	424c      	negs	r4, r1
 800788c:	3302      	adds	r3, #2
 800788e:	706b      	strb	r3, [r5, #1]
 8007890:	2c09      	cmp	r4, #9
 8007892:	dd31      	ble.n	80078f8 <__exponent+0x82>
 8007894:	270a      	movs	r7, #10
 8007896:	ab04      	add	r3, sp, #16
 8007898:	1dde      	adds	r6, r3, #7
 800789a:	0020      	movs	r0, r4
 800789c:	0039      	movs	r1, r7
 800789e:	9601      	str	r6, [sp, #4]
 80078a0:	f7f8 fdbe 	bl	8000420 <__aeabi_idivmod>
 80078a4:	3e01      	subs	r6, #1
 80078a6:	3130      	adds	r1, #48	; 0x30
 80078a8:	0020      	movs	r0, r4
 80078aa:	7031      	strb	r1, [r6, #0]
 80078ac:	0039      	movs	r1, r7
 80078ae:	9402      	str	r4, [sp, #8]
 80078b0:	f7f8 fcd0 	bl	8000254 <__divsi3>
 80078b4:	9b02      	ldr	r3, [sp, #8]
 80078b6:	0004      	movs	r4, r0
 80078b8:	2b63      	cmp	r3, #99	; 0x63
 80078ba:	dcee      	bgt.n	800789a <__exponent+0x24>
 80078bc:	9b01      	ldr	r3, [sp, #4]
 80078be:	3430      	adds	r4, #48	; 0x30
 80078c0:	1e9a      	subs	r2, r3, #2
 80078c2:	0013      	movs	r3, r2
 80078c4:	9903      	ldr	r1, [sp, #12]
 80078c6:	7014      	strb	r4, [r2, #0]
 80078c8:	a804      	add	r0, sp, #16
 80078ca:	3007      	adds	r0, #7
 80078cc:	4298      	cmp	r0, r3
 80078ce:	d80e      	bhi.n	80078ee <__exponent+0x78>
 80078d0:	ab04      	add	r3, sp, #16
 80078d2:	3307      	adds	r3, #7
 80078d4:	2000      	movs	r0, #0
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d804      	bhi.n	80078e4 <__exponent+0x6e>
 80078da:	ab04      	add	r3, sp, #16
 80078dc:	3009      	adds	r0, #9
 80078de:	18c0      	adds	r0, r0, r3
 80078e0:	9b01      	ldr	r3, [sp, #4]
 80078e2:	1ac0      	subs	r0, r0, r3
 80078e4:	9b03      	ldr	r3, [sp, #12]
 80078e6:	1818      	adds	r0, r3, r0
 80078e8:	1b40      	subs	r0, r0, r5
 80078ea:	b007      	add	sp, #28
 80078ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078ee:	7818      	ldrb	r0, [r3, #0]
 80078f0:	3301      	adds	r3, #1
 80078f2:	7008      	strb	r0, [r1, #0]
 80078f4:	3101      	adds	r1, #1
 80078f6:	e7e7      	b.n	80078c8 <__exponent+0x52>
 80078f8:	2330      	movs	r3, #48	; 0x30
 80078fa:	18e4      	adds	r4, r4, r3
 80078fc:	70ab      	strb	r3, [r5, #2]
 80078fe:	1d28      	adds	r0, r5, #4
 8007900:	70ec      	strb	r4, [r5, #3]
 8007902:	e7f1      	b.n	80078e8 <__exponent+0x72>

08007904 <_printf_float>:
 8007904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007906:	b095      	sub	sp, #84	; 0x54
 8007908:	000c      	movs	r4, r1
 800790a:	9209      	str	r2, [sp, #36]	; 0x24
 800790c:	001e      	movs	r6, r3
 800790e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8007910:	0007      	movs	r7, r0
 8007912:	f001 fa81 	bl	8008e18 <_localeconv_r>
 8007916:	6803      	ldr	r3, [r0, #0]
 8007918:	0018      	movs	r0, r3
 800791a:	930c      	str	r3, [sp, #48]	; 0x30
 800791c:	f7f8 fbf4 	bl	8000108 <strlen>
 8007920:	2300      	movs	r3, #0
 8007922:	9312      	str	r3, [sp, #72]	; 0x48
 8007924:	7e23      	ldrb	r3, [r4, #24]
 8007926:	2207      	movs	r2, #7
 8007928:	930a      	str	r3, [sp, #40]	; 0x28
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	900e      	str	r0, [sp, #56]	; 0x38
 800792e:	930d      	str	r3, [sp, #52]	; 0x34
 8007930:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007932:	682b      	ldr	r3, [r5, #0]
 8007934:	05c9      	lsls	r1, r1, #23
 8007936:	d547      	bpl.n	80079c8 <_printf_float+0xc4>
 8007938:	189b      	adds	r3, r3, r2
 800793a:	4393      	bics	r3, r2
 800793c:	001a      	movs	r2, r3
 800793e:	3208      	adds	r2, #8
 8007940:	602a      	str	r2, [r5, #0]
 8007942:	681a      	ldr	r2, [r3, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	64a2      	str	r2, [r4, #72]	; 0x48
 8007948:	64e3      	str	r3, [r4, #76]	; 0x4c
 800794a:	2201      	movs	r2, #1
 800794c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800794e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8007950:	930b      	str	r3, [sp, #44]	; 0x2c
 8007952:	006b      	lsls	r3, r5, #1
 8007954:	085b      	lsrs	r3, r3, #1
 8007956:	930f      	str	r3, [sp, #60]	; 0x3c
 8007958:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800795a:	4ba7      	ldr	r3, [pc, #668]	; (8007bf8 <_printf_float+0x2f4>)
 800795c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800795e:	4252      	negs	r2, r2
 8007960:	f7fa fbf8 	bl	8002154 <__aeabi_dcmpun>
 8007964:	2800      	cmp	r0, #0
 8007966:	d131      	bne.n	80079cc <_printf_float+0xc8>
 8007968:	2201      	movs	r2, #1
 800796a:	4ba3      	ldr	r3, [pc, #652]	; (8007bf8 <_printf_float+0x2f4>)
 800796c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800796e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007970:	4252      	negs	r2, r2
 8007972:	f7f8 fd7b 	bl	800046c <__aeabi_dcmple>
 8007976:	2800      	cmp	r0, #0
 8007978:	d128      	bne.n	80079cc <_printf_float+0xc8>
 800797a:	2200      	movs	r2, #0
 800797c:	2300      	movs	r3, #0
 800797e:	0029      	movs	r1, r5
 8007980:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007982:	f7f8 fd69 	bl	8000458 <__aeabi_dcmplt>
 8007986:	2800      	cmp	r0, #0
 8007988:	d003      	beq.n	8007992 <_printf_float+0x8e>
 800798a:	0023      	movs	r3, r4
 800798c:	222d      	movs	r2, #45	; 0x2d
 800798e:	3343      	adds	r3, #67	; 0x43
 8007990:	701a      	strb	r2, [r3, #0]
 8007992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007994:	4d99      	ldr	r5, [pc, #612]	; (8007bfc <_printf_float+0x2f8>)
 8007996:	2b47      	cmp	r3, #71	; 0x47
 8007998:	d900      	bls.n	800799c <_printf_float+0x98>
 800799a:	4d99      	ldr	r5, [pc, #612]	; (8007c00 <_printf_float+0x2fc>)
 800799c:	2303      	movs	r3, #3
 800799e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079a0:	6123      	str	r3, [r4, #16]
 80079a2:	3301      	adds	r3, #1
 80079a4:	439a      	bics	r2, r3
 80079a6:	2300      	movs	r3, #0
 80079a8:	6022      	str	r2, [r4, #0]
 80079aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80079ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ae:	0021      	movs	r1, r4
 80079b0:	0038      	movs	r0, r7
 80079b2:	9600      	str	r6, [sp, #0]
 80079b4:	aa13      	add	r2, sp, #76	; 0x4c
 80079b6:	f000 f9e7 	bl	8007d88 <_printf_common>
 80079ba:	1c43      	adds	r3, r0, #1
 80079bc:	d000      	beq.n	80079c0 <_printf_float+0xbc>
 80079be:	e0a2      	b.n	8007b06 <_printf_float+0x202>
 80079c0:	2001      	movs	r0, #1
 80079c2:	4240      	negs	r0, r0
 80079c4:	b015      	add	sp, #84	; 0x54
 80079c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079c8:	3307      	adds	r3, #7
 80079ca:	e7b6      	b.n	800793a <_printf_float+0x36>
 80079cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079ce:	002b      	movs	r3, r5
 80079d0:	0010      	movs	r0, r2
 80079d2:	0029      	movs	r1, r5
 80079d4:	f7fa fbbe 	bl	8002154 <__aeabi_dcmpun>
 80079d8:	2800      	cmp	r0, #0
 80079da:	d00b      	beq.n	80079f4 <_printf_float+0xf0>
 80079dc:	2d00      	cmp	r5, #0
 80079de:	da03      	bge.n	80079e8 <_printf_float+0xe4>
 80079e0:	0023      	movs	r3, r4
 80079e2:	222d      	movs	r2, #45	; 0x2d
 80079e4:	3343      	adds	r3, #67	; 0x43
 80079e6:	701a      	strb	r2, [r3, #0]
 80079e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079ea:	4d86      	ldr	r5, [pc, #536]	; (8007c04 <_printf_float+0x300>)
 80079ec:	2b47      	cmp	r3, #71	; 0x47
 80079ee:	d9d5      	bls.n	800799c <_printf_float+0x98>
 80079f0:	4d85      	ldr	r5, [pc, #532]	; (8007c08 <_printf_float+0x304>)
 80079f2:	e7d3      	b.n	800799c <_printf_float+0x98>
 80079f4:	2220      	movs	r2, #32
 80079f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079f8:	6863      	ldr	r3, [r4, #4]
 80079fa:	4391      	bics	r1, r2
 80079fc:	910f      	str	r1, [sp, #60]	; 0x3c
 80079fe:	1c5a      	adds	r2, r3, #1
 8007a00:	d149      	bne.n	8007a96 <_printf_float+0x192>
 8007a02:	3307      	adds	r3, #7
 8007a04:	6063      	str	r3, [r4, #4]
 8007a06:	2380      	movs	r3, #128	; 0x80
 8007a08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a0a:	00db      	lsls	r3, r3, #3
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	2200      	movs	r2, #0
 8007a10:	9206      	str	r2, [sp, #24]
 8007a12:	aa12      	add	r2, sp, #72	; 0x48
 8007a14:	9205      	str	r2, [sp, #20]
 8007a16:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a18:	a908      	add	r1, sp, #32
 8007a1a:	9204      	str	r2, [sp, #16]
 8007a1c:	aa11      	add	r2, sp, #68	; 0x44
 8007a1e:	9203      	str	r2, [sp, #12]
 8007a20:	2223      	movs	r2, #35	; 0x23
 8007a22:	6023      	str	r3, [r4, #0]
 8007a24:	9301      	str	r3, [sp, #4]
 8007a26:	6863      	ldr	r3, [r4, #4]
 8007a28:	1852      	adds	r2, r2, r1
 8007a2a:	9202      	str	r2, [sp, #8]
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	0038      	movs	r0, r7
 8007a30:	002b      	movs	r3, r5
 8007a32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a34:	f7ff febc 	bl	80077b0 <__cvt>
 8007a38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a3a:	0005      	movs	r5, r0
 8007a3c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007a3e:	2b47      	cmp	r3, #71	; 0x47
 8007a40:	d108      	bne.n	8007a54 <_printf_float+0x150>
 8007a42:	1ccb      	adds	r3, r1, #3
 8007a44:	db02      	blt.n	8007a4c <_printf_float+0x148>
 8007a46:	6863      	ldr	r3, [r4, #4]
 8007a48:	4299      	cmp	r1, r3
 8007a4a:	dd48      	ble.n	8007ade <_printf_float+0x1da>
 8007a4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a4e:	3b02      	subs	r3, #2
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	930a      	str	r3, [sp, #40]	; 0x28
 8007a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a56:	2b65      	cmp	r3, #101	; 0x65
 8007a58:	d824      	bhi.n	8007aa4 <_printf_float+0x1a0>
 8007a5a:	0020      	movs	r0, r4
 8007a5c:	001a      	movs	r2, r3
 8007a5e:	3901      	subs	r1, #1
 8007a60:	3050      	adds	r0, #80	; 0x50
 8007a62:	9111      	str	r1, [sp, #68]	; 0x44
 8007a64:	f7ff ff07 	bl	8007876 <__exponent>
 8007a68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a6a:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a6c:	1813      	adds	r3, r2, r0
 8007a6e:	6123      	str	r3, [r4, #16]
 8007a70:	2a01      	cmp	r2, #1
 8007a72:	dc02      	bgt.n	8007a7a <_printf_float+0x176>
 8007a74:	6822      	ldr	r2, [r4, #0]
 8007a76:	07d2      	lsls	r2, r2, #31
 8007a78:	d501      	bpl.n	8007a7e <_printf_float+0x17a>
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	6123      	str	r3, [r4, #16]
 8007a7e:	2323      	movs	r3, #35	; 0x23
 8007a80:	aa08      	add	r2, sp, #32
 8007a82:	189b      	adds	r3, r3, r2
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d100      	bne.n	8007a8c <_printf_float+0x188>
 8007a8a:	e78f      	b.n	80079ac <_printf_float+0xa8>
 8007a8c:	0023      	movs	r3, r4
 8007a8e:	222d      	movs	r2, #45	; 0x2d
 8007a90:	3343      	adds	r3, #67	; 0x43
 8007a92:	701a      	strb	r2, [r3, #0]
 8007a94:	e78a      	b.n	80079ac <_printf_float+0xa8>
 8007a96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a98:	2a47      	cmp	r2, #71	; 0x47
 8007a9a:	d1b4      	bne.n	8007a06 <_printf_float+0x102>
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d1b2      	bne.n	8007a06 <_printf_float+0x102>
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	e7af      	b.n	8007a04 <_printf_float+0x100>
 8007aa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa6:	2b66      	cmp	r3, #102	; 0x66
 8007aa8:	d11b      	bne.n	8007ae2 <_printf_float+0x1de>
 8007aaa:	6863      	ldr	r3, [r4, #4]
 8007aac:	2900      	cmp	r1, #0
 8007aae:	dd0d      	ble.n	8007acc <_printf_float+0x1c8>
 8007ab0:	6121      	str	r1, [r4, #16]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d102      	bne.n	8007abc <_printf_float+0x1b8>
 8007ab6:	6822      	ldr	r2, [r4, #0]
 8007ab8:	07d2      	lsls	r2, r2, #31
 8007aba:	d502      	bpl.n	8007ac2 <_printf_float+0x1be>
 8007abc:	3301      	adds	r3, #1
 8007abe:	1859      	adds	r1, r3, r1
 8007ac0:	6121      	str	r1, [r4, #16]
 8007ac2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ac4:	65a3      	str	r3, [r4, #88]	; 0x58
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007aca:	e7d8      	b.n	8007a7e <_printf_float+0x17a>
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d103      	bne.n	8007ad8 <_printf_float+0x1d4>
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	6821      	ldr	r1, [r4, #0]
 8007ad4:	4211      	tst	r1, r2
 8007ad6:	d000      	beq.n	8007ada <_printf_float+0x1d6>
 8007ad8:	1c9a      	adds	r2, r3, #2
 8007ada:	6122      	str	r2, [r4, #16]
 8007adc:	e7f1      	b.n	8007ac2 <_printf_float+0x1be>
 8007ade:	2367      	movs	r3, #103	; 0x67
 8007ae0:	930a      	str	r3, [sp, #40]	; 0x28
 8007ae2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ae4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	db06      	blt.n	8007af8 <_printf_float+0x1f4>
 8007aea:	6822      	ldr	r2, [r4, #0]
 8007aec:	6123      	str	r3, [r4, #16]
 8007aee:	07d2      	lsls	r2, r2, #31
 8007af0:	d5e7      	bpl.n	8007ac2 <_printf_float+0x1be>
 8007af2:	3301      	adds	r3, #1
 8007af4:	6123      	str	r3, [r4, #16]
 8007af6:	e7e4      	b.n	8007ac2 <_printf_float+0x1be>
 8007af8:	2101      	movs	r1, #1
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	dc01      	bgt.n	8007b02 <_printf_float+0x1fe>
 8007afe:	1849      	adds	r1, r1, r1
 8007b00:	1ac9      	subs	r1, r1, r3
 8007b02:	1852      	adds	r2, r2, r1
 8007b04:	e7e9      	b.n	8007ada <_printf_float+0x1d6>
 8007b06:	6822      	ldr	r2, [r4, #0]
 8007b08:	0553      	lsls	r3, r2, #21
 8007b0a:	d407      	bmi.n	8007b1c <_printf_float+0x218>
 8007b0c:	6923      	ldr	r3, [r4, #16]
 8007b0e:	002a      	movs	r2, r5
 8007b10:	0038      	movs	r0, r7
 8007b12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b14:	47b0      	blx	r6
 8007b16:	1c43      	adds	r3, r0, #1
 8007b18:	d128      	bne.n	8007b6c <_printf_float+0x268>
 8007b1a:	e751      	b.n	80079c0 <_printf_float+0xbc>
 8007b1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b1e:	2b65      	cmp	r3, #101	; 0x65
 8007b20:	d800      	bhi.n	8007b24 <_printf_float+0x220>
 8007b22:	e0e1      	b.n	8007ce8 <_printf_float+0x3e4>
 8007b24:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007b26:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007b28:	2200      	movs	r2, #0
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	f7f8 fc8e 	bl	800044c <__aeabi_dcmpeq>
 8007b30:	2800      	cmp	r0, #0
 8007b32:	d031      	beq.n	8007b98 <_printf_float+0x294>
 8007b34:	2301      	movs	r3, #1
 8007b36:	0038      	movs	r0, r7
 8007b38:	4a34      	ldr	r2, [pc, #208]	; (8007c0c <_printf_float+0x308>)
 8007b3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b3c:	47b0      	blx	r6
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	d100      	bne.n	8007b44 <_printf_float+0x240>
 8007b42:	e73d      	b.n	80079c0 <_printf_float+0xbc>
 8007b44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b46:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	db02      	blt.n	8007b52 <_printf_float+0x24e>
 8007b4c:	6823      	ldr	r3, [r4, #0]
 8007b4e:	07db      	lsls	r3, r3, #31
 8007b50:	d50c      	bpl.n	8007b6c <_printf_float+0x268>
 8007b52:	0038      	movs	r0, r7
 8007b54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b5a:	47b0      	blx	r6
 8007b5c:	2500      	movs	r5, #0
 8007b5e:	1c43      	adds	r3, r0, #1
 8007b60:	d100      	bne.n	8007b64 <_printf_float+0x260>
 8007b62:	e72d      	b.n	80079c0 <_printf_float+0xbc>
 8007b64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b66:	3b01      	subs	r3, #1
 8007b68:	42ab      	cmp	r3, r5
 8007b6a:	dc0a      	bgt.n	8007b82 <_printf_float+0x27e>
 8007b6c:	6823      	ldr	r3, [r4, #0]
 8007b6e:	079b      	lsls	r3, r3, #30
 8007b70:	d500      	bpl.n	8007b74 <_printf_float+0x270>
 8007b72:	e106      	b.n	8007d82 <_printf_float+0x47e>
 8007b74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007b76:	68e0      	ldr	r0, [r4, #12]
 8007b78:	4298      	cmp	r0, r3
 8007b7a:	db00      	blt.n	8007b7e <_printf_float+0x27a>
 8007b7c:	e722      	b.n	80079c4 <_printf_float+0xc0>
 8007b7e:	0018      	movs	r0, r3
 8007b80:	e720      	b.n	80079c4 <_printf_float+0xc0>
 8007b82:	0022      	movs	r2, r4
 8007b84:	2301      	movs	r3, #1
 8007b86:	0038      	movs	r0, r7
 8007b88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b8a:	321a      	adds	r2, #26
 8007b8c:	47b0      	blx	r6
 8007b8e:	1c43      	adds	r3, r0, #1
 8007b90:	d100      	bne.n	8007b94 <_printf_float+0x290>
 8007b92:	e715      	b.n	80079c0 <_printf_float+0xbc>
 8007b94:	3501      	adds	r5, #1
 8007b96:	e7e5      	b.n	8007b64 <_printf_float+0x260>
 8007b98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	dc38      	bgt.n	8007c10 <_printf_float+0x30c>
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	0038      	movs	r0, r7
 8007ba2:	4a1a      	ldr	r2, [pc, #104]	; (8007c0c <_printf_float+0x308>)
 8007ba4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ba6:	47b0      	blx	r6
 8007ba8:	1c43      	adds	r3, r0, #1
 8007baa:	d100      	bne.n	8007bae <_printf_float+0x2aa>
 8007bac:	e708      	b.n	80079c0 <_printf_float+0xbc>
 8007bae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bb0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	d102      	bne.n	8007bbc <_printf_float+0x2b8>
 8007bb6:	6823      	ldr	r3, [r4, #0]
 8007bb8:	07db      	lsls	r3, r3, #31
 8007bba:	d5d7      	bpl.n	8007b6c <_printf_float+0x268>
 8007bbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bbe:	0038      	movs	r0, r7
 8007bc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007bc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bc4:	47b0      	blx	r6
 8007bc6:	1c43      	adds	r3, r0, #1
 8007bc8:	d100      	bne.n	8007bcc <_printf_float+0x2c8>
 8007bca:	e6f9      	b.n	80079c0 <_printf_float+0xbc>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	930a      	str	r3, [sp, #40]	; 0x28
 8007bd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bd4:	425b      	negs	r3, r3
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	dc01      	bgt.n	8007bde <_printf_float+0x2da>
 8007bda:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007bdc:	e797      	b.n	8007b0e <_printf_float+0x20a>
 8007bde:	0022      	movs	r2, r4
 8007be0:	2301      	movs	r3, #1
 8007be2:	0038      	movs	r0, r7
 8007be4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007be6:	321a      	adds	r2, #26
 8007be8:	47b0      	blx	r6
 8007bea:	1c43      	adds	r3, r0, #1
 8007bec:	d100      	bne.n	8007bf0 <_printf_float+0x2ec>
 8007bee:	e6e7      	b.n	80079c0 <_printf_float+0xbc>
 8007bf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	e7eb      	b.n	8007bce <_printf_float+0x2ca>
 8007bf6:	46c0      	nop			; (mov r8, r8)
 8007bf8:	7fefffff 	.word	0x7fefffff
 8007bfc:	0800a848 	.word	0x0800a848
 8007c00:	0800a84c 	.word	0x0800a84c
 8007c04:	0800a850 	.word	0x0800a850
 8007c08:	0800a854 	.word	0x0800a854
 8007c0c:	0800a858 	.word	0x0800a858
 8007c10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c14:	920a      	str	r2, [sp, #40]	; 0x28
 8007c16:	429a      	cmp	r2, r3
 8007c18:	dd00      	ble.n	8007c1c <_printf_float+0x318>
 8007c1a:	930a      	str	r3, [sp, #40]	; 0x28
 8007c1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	dc3c      	bgt.n	8007c9c <_printf_float+0x398>
 8007c22:	2300      	movs	r3, #0
 8007c24:	930d      	str	r3, [sp, #52]	; 0x34
 8007c26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c28:	43db      	mvns	r3, r3
 8007c2a:	17db      	asrs	r3, r3, #31
 8007c2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c32:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c36:	4013      	ands	r3, r2
 8007c38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	dc34      	bgt.n	8007cac <_printf_float+0x3a8>
 8007c42:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c46:	4293      	cmp	r3, r2
 8007c48:	db3d      	blt.n	8007cc6 <_printf_float+0x3c2>
 8007c4a:	6823      	ldr	r3, [r4, #0]
 8007c4c:	07db      	lsls	r3, r3, #31
 8007c4e:	d43a      	bmi.n	8007cc6 <_printf_float+0x3c2>
 8007c50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c54:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	1a52      	subs	r2, r2, r1
 8007c5a:	920a      	str	r2, [sp, #40]	; 0x28
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	dd00      	ble.n	8007c62 <_printf_float+0x35e>
 8007c60:	930a      	str	r3, [sp, #40]	; 0x28
 8007c62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	dc36      	bgt.n	8007cd6 <_printf_float+0x3d2>
 8007c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c6a:	2500      	movs	r5, #0
 8007c6c:	43db      	mvns	r3, r3
 8007c6e:	17db      	asrs	r3, r3, #31
 8007c70:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007c74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c76:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c78:	1a9b      	subs	r3, r3, r2
 8007c7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c7c:	400a      	ands	r2, r1
 8007c7e:	1a9b      	subs	r3, r3, r2
 8007c80:	42ab      	cmp	r3, r5
 8007c82:	dc00      	bgt.n	8007c86 <_printf_float+0x382>
 8007c84:	e772      	b.n	8007b6c <_printf_float+0x268>
 8007c86:	0022      	movs	r2, r4
 8007c88:	2301      	movs	r3, #1
 8007c8a:	0038      	movs	r0, r7
 8007c8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c8e:	321a      	adds	r2, #26
 8007c90:	47b0      	blx	r6
 8007c92:	1c43      	adds	r3, r0, #1
 8007c94:	d100      	bne.n	8007c98 <_printf_float+0x394>
 8007c96:	e693      	b.n	80079c0 <_printf_float+0xbc>
 8007c98:	3501      	adds	r5, #1
 8007c9a:	e7ea      	b.n	8007c72 <_printf_float+0x36e>
 8007c9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c9e:	002a      	movs	r2, r5
 8007ca0:	0038      	movs	r0, r7
 8007ca2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ca4:	47b0      	blx	r6
 8007ca6:	1c43      	adds	r3, r0, #1
 8007ca8:	d1bb      	bne.n	8007c22 <_printf_float+0x31e>
 8007caa:	e689      	b.n	80079c0 <_printf_float+0xbc>
 8007cac:	0022      	movs	r2, r4
 8007cae:	2301      	movs	r3, #1
 8007cb0:	0038      	movs	r0, r7
 8007cb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007cb4:	321a      	adds	r2, #26
 8007cb6:	47b0      	blx	r6
 8007cb8:	1c43      	adds	r3, r0, #1
 8007cba:	d100      	bne.n	8007cbe <_printf_float+0x3ba>
 8007cbc:	e680      	b.n	80079c0 <_printf_float+0xbc>
 8007cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	930d      	str	r3, [sp, #52]	; 0x34
 8007cc4:	e7b3      	b.n	8007c2e <_printf_float+0x32a>
 8007cc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cc8:	0038      	movs	r0, r7
 8007cca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ccc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007cce:	47b0      	blx	r6
 8007cd0:	1c43      	adds	r3, r0, #1
 8007cd2:	d1bd      	bne.n	8007c50 <_printf_float+0x34c>
 8007cd4:	e674      	b.n	80079c0 <_printf_float+0xbc>
 8007cd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cd8:	0038      	movs	r0, r7
 8007cda:	18ea      	adds	r2, r5, r3
 8007cdc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ce0:	47b0      	blx	r6
 8007ce2:	1c43      	adds	r3, r0, #1
 8007ce4:	d1c0      	bne.n	8007c68 <_printf_float+0x364>
 8007ce6:	e66b      	b.n	80079c0 <_printf_float+0xbc>
 8007ce8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	dc02      	bgt.n	8007cf4 <_printf_float+0x3f0>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	421a      	tst	r2, r3
 8007cf2:	d034      	beq.n	8007d5e <_printf_float+0x45a>
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	002a      	movs	r2, r5
 8007cf8:	0038      	movs	r0, r7
 8007cfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007cfc:	47b0      	blx	r6
 8007cfe:	1c43      	adds	r3, r0, #1
 8007d00:	d100      	bne.n	8007d04 <_printf_float+0x400>
 8007d02:	e65d      	b.n	80079c0 <_printf_float+0xbc>
 8007d04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d06:	0038      	movs	r0, r7
 8007d08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d0c:	47b0      	blx	r6
 8007d0e:	1c43      	adds	r3, r0, #1
 8007d10:	d100      	bne.n	8007d14 <_printf_float+0x410>
 8007d12:	e655      	b.n	80079c0 <_printf_float+0xbc>
 8007d14:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007d16:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007d18:	2200      	movs	r2, #0
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	f7f8 fb96 	bl	800044c <__aeabi_dcmpeq>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	d11a      	bne.n	8007d5a <_printf_float+0x456>
 8007d24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d26:	1c6a      	adds	r2, r5, #1
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	0038      	movs	r0, r7
 8007d2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d2e:	47b0      	blx	r6
 8007d30:	1c43      	adds	r3, r0, #1
 8007d32:	d10e      	bne.n	8007d52 <_printf_float+0x44e>
 8007d34:	e644      	b.n	80079c0 <_printf_float+0xbc>
 8007d36:	0022      	movs	r2, r4
 8007d38:	2301      	movs	r3, #1
 8007d3a:	0038      	movs	r0, r7
 8007d3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d3e:	321a      	adds	r2, #26
 8007d40:	47b0      	blx	r6
 8007d42:	1c43      	adds	r3, r0, #1
 8007d44:	d100      	bne.n	8007d48 <_printf_float+0x444>
 8007d46:	e63b      	b.n	80079c0 <_printf_float+0xbc>
 8007d48:	3501      	adds	r5, #1
 8007d4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	42ab      	cmp	r3, r5
 8007d50:	dcf1      	bgt.n	8007d36 <_printf_float+0x432>
 8007d52:	0022      	movs	r2, r4
 8007d54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d56:	3250      	adds	r2, #80	; 0x50
 8007d58:	e6da      	b.n	8007b10 <_printf_float+0x20c>
 8007d5a:	2500      	movs	r5, #0
 8007d5c:	e7f5      	b.n	8007d4a <_printf_float+0x446>
 8007d5e:	002a      	movs	r2, r5
 8007d60:	e7e3      	b.n	8007d2a <_printf_float+0x426>
 8007d62:	0022      	movs	r2, r4
 8007d64:	2301      	movs	r3, #1
 8007d66:	0038      	movs	r0, r7
 8007d68:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d6a:	3219      	adds	r2, #25
 8007d6c:	47b0      	blx	r6
 8007d6e:	1c43      	adds	r3, r0, #1
 8007d70:	d100      	bne.n	8007d74 <_printf_float+0x470>
 8007d72:	e625      	b.n	80079c0 <_printf_float+0xbc>
 8007d74:	3501      	adds	r5, #1
 8007d76:	68e3      	ldr	r3, [r4, #12]
 8007d78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007d7a:	1a9b      	subs	r3, r3, r2
 8007d7c:	42ab      	cmp	r3, r5
 8007d7e:	dcf0      	bgt.n	8007d62 <_printf_float+0x45e>
 8007d80:	e6f8      	b.n	8007b74 <_printf_float+0x270>
 8007d82:	2500      	movs	r5, #0
 8007d84:	e7f7      	b.n	8007d76 <_printf_float+0x472>
 8007d86:	46c0      	nop			; (mov r8, r8)

08007d88 <_printf_common>:
 8007d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d8a:	0015      	movs	r5, r2
 8007d8c:	9301      	str	r3, [sp, #4]
 8007d8e:	688a      	ldr	r2, [r1, #8]
 8007d90:	690b      	ldr	r3, [r1, #16]
 8007d92:	000c      	movs	r4, r1
 8007d94:	9000      	str	r0, [sp, #0]
 8007d96:	4293      	cmp	r3, r2
 8007d98:	da00      	bge.n	8007d9c <_printf_common+0x14>
 8007d9a:	0013      	movs	r3, r2
 8007d9c:	0022      	movs	r2, r4
 8007d9e:	602b      	str	r3, [r5, #0]
 8007da0:	3243      	adds	r2, #67	; 0x43
 8007da2:	7812      	ldrb	r2, [r2, #0]
 8007da4:	2a00      	cmp	r2, #0
 8007da6:	d001      	beq.n	8007dac <_printf_common+0x24>
 8007da8:	3301      	adds	r3, #1
 8007daa:	602b      	str	r3, [r5, #0]
 8007dac:	6823      	ldr	r3, [r4, #0]
 8007dae:	069b      	lsls	r3, r3, #26
 8007db0:	d502      	bpl.n	8007db8 <_printf_common+0x30>
 8007db2:	682b      	ldr	r3, [r5, #0]
 8007db4:	3302      	adds	r3, #2
 8007db6:	602b      	str	r3, [r5, #0]
 8007db8:	6822      	ldr	r2, [r4, #0]
 8007dba:	2306      	movs	r3, #6
 8007dbc:	0017      	movs	r7, r2
 8007dbe:	401f      	ands	r7, r3
 8007dc0:	421a      	tst	r2, r3
 8007dc2:	d027      	beq.n	8007e14 <_printf_common+0x8c>
 8007dc4:	0023      	movs	r3, r4
 8007dc6:	3343      	adds	r3, #67	; 0x43
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	1e5a      	subs	r2, r3, #1
 8007dcc:	4193      	sbcs	r3, r2
 8007dce:	6822      	ldr	r2, [r4, #0]
 8007dd0:	0692      	lsls	r2, r2, #26
 8007dd2:	d430      	bmi.n	8007e36 <_printf_common+0xae>
 8007dd4:	0022      	movs	r2, r4
 8007dd6:	9901      	ldr	r1, [sp, #4]
 8007dd8:	9800      	ldr	r0, [sp, #0]
 8007dda:	9e08      	ldr	r6, [sp, #32]
 8007ddc:	3243      	adds	r2, #67	; 0x43
 8007dde:	47b0      	blx	r6
 8007de0:	1c43      	adds	r3, r0, #1
 8007de2:	d025      	beq.n	8007e30 <_printf_common+0xa8>
 8007de4:	2306      	movs	r3, #6
 8007de6:	6820      	ldr	r0, [r4, #0]
 8007de8:	682a      	ldr	r2, [r5, #0]
 8007dea:	68e1      	ldr	r1, [r4, #12]
 8007dec:	2500      	movs	r5, #0
 8007dee:	4003      	ands	r3, r0
 8007df0:	2b04      	cmp	r3, #4
 8007df2:	d103      	bne.n	8007dfc <_printf_common+0x74>
 8007df4:	1a8d      	subs	r5, r1, r2
 8007df6:	43eb      	mvns	r3, r5
 8007df8:	17db      	asrs	r3, r3, #31
 8007dfa:	401d      	ands	r5, r3
 8007dfc:	68a3      	ldr	r3, [r4, #8]
 8007dfe:	6922      	ldr	r2, [r4, #16]
 8007e00:	4293      	cmp	r3, r2
 8007e02:	dd01      	ble.n	8007e08 <_printf_common+0x80>
 8007e04:	1a9b      	subs	r3, r3, r2
 8007e06:	18ed      	adds	r5, r5, r3
 8007e08:	2700      	movs	r7, #0
 8007e0a:	42bd      	cmp	r5, r7
 8007e0c:	d120      	bne.n	8007e50 <_printf_common+0xc8>
 8007e0e:	2000      	movs	r0, #0
 8007e10:	e010      	b.n	8007e34 <_printf_common+0xac>
 8007e12:	3701      	adds	r7, #1
 8007e14:	68e3      	ldr	r3, [r4, #12]
 8007e16:	682a      	ldr	r2, [r5, #0]
 8007e18:	1a9b      	subs	r3, r3, r2
 8007e1a:	42bb      	cmp	r3, r7
 8007e1c:	ddd2      	ble.n	8007dc4 <_printf_common+0x3c>
 8007e1e:	0022      	movs	r2, r4
 8007e20:	2301      	movs	r3, #1
 8007e22:	9901      	ldr	r1, [sp, #4]
 8007e24:	9800      	ldr	r0, [sp, #0]
 8007e26:	9e08      	ldr	r6, [sp, #32]
 8007e28:	3219      	adds	r2, #25
 8007e2a:	47b0      	blx	r6
 8007e2c:	1c43      	adds	r3, r0, #1
 8007e2e:	d1f0      	bne.n	8007e12 <_printf_common+0x8a>
 8007e30:	2001      	movs	r0, #1
 8007e32:	4240      	negs	r0, r0
 8007e34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007e36:	2030      	movs	r0, #48	; 0x30
 8007e38:	18e1      	adds	r1, r4, r3
 8007e3a:	3143      	adds	r1, #67	; 0x43
 8007e3c:	7008      	strb	r0, [r1, #0]
 8007e3e:	0021      	movs	r1, r4
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	3145      	adds	r1, #69	; 0x45
 8007e44:	7809      	ldrb	r1, [r1, #0]
 8007e46:	18a2      	adds	r2, r4, r2
 8007e48:	3243      	adds	r2, #67	; 0x43
 8007e4a:	3302      	adds	r3, #2
 8007e4c:	7011      	strb	r1, [r2, #0]
 8007e4e:	e7c1      	b.n	8007dd4 <_printf_common+0x4c>
 8007e50:	0022      	movs	r2, r4
 8007e52:	2301      	movs	r3, #1
 8007e54:	9901      	ldr	r1, [sp, #4]
 8007e56:	9800      	ldr	r0, [sp, #0]
 8007e58:	9e08      	ldr	r6, [sp, #32]
 8007e5a:	321a      	adds	r2, #26
 8007e5c:	47b0      	blx	r6
 8007e5e:	1c43      	adds	r3, r0, #1
 8007e60:	d0e6      	beq.n	8007e30 <_printf_common+0xa8>
 8007e62:	3701      	adds	r7, #1
 8007e64:	e7d1      	b.n	8007e0a <_printf_common+0x82>
	...

08007e68 <_printf_i>:
 8007e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e6a:	b08b      	sub	sp, #44	; 0x2c
 8007e6c:	9206      	str	r2, [sp, #24]
 8007e6e:	000a      	movs	r2, r1
 8007e70:	3243      	adds	r2, #67	; 0x43
 8007e72:	9307      	str	r3, [sp, #28]
 8007e74:	9005      	str	r0, [sp, #20]
 8007e76:	9204      	str	r2, [sp, #16]
 8007e78:	7e0a      	ldrb	r2, [r1, #24]
 8007e7a:	000c      	movs	r4, r1
 8007e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e7e:	2a78      	cmp	r2, #120	; 0x78
 8007e80:	d807      	bhi.n	8007e92 <_printf_i+0x2a>
 8007e82:	2a62      	cmp	r2, #98	; 0x62
 8007e84:	d809      	bhi.n	8007e9a <_printf_i+0x32>
 8007e86:	2a00      	cmp	r2, #0
 8007e88:	d100      	bne.n	8007e8c <_printf_i+0x24>
 8007e8a:	e0c1      	b.n	8008010 <_printf_i+0x1a8>
 8007e8c:	2a58      	cmp	r2, #88	; 0x58
 8007e8e:	d100      	bne.n	8007e92 <_printf_i+0x2a>
 8007e90:	e08c      	b.n	8007fac <_printf_i+0x144>
 8007e92:	0026      	movs	r6, r4
 8007e94:	3642      	adds	r6, #66	; 0x42
 8007e96:	7032      	strb	r2, [r6, #0]
 8007e98:	e022      	b.n	8007ee0 <_printf_i+0x78>
 8007e9a:	0010      	movs	r0, r2
 8007e9c:	3863      	subs	r0, #99	; 0x63
 8007e9e:	2815      	cmp	r0, #21
 8007ea0:	d8f7      	bhi.n	8007e92 <_printf_i+0x2a>
 8007ea2:	f7f8 f943 	bl	800012c <__gnu_thumb1_case_shi>
 8007ea6:	0016      	.short	0x0016
 8007ea8:	fff6001f 	.word	0xfff6001f
 8007eac:	fff6fff6 	.word	0xfff6fff6
 8007eb0:	001ffff6 	.word	0x001ffff6
 8007eb4:	fff6fff6 	.word	0xfff6fff6
 8007eb8:	fff6fff6 	.word	0xfff6fff6
 8007ebc:	003600a8 	.word	0x003600a8
 8007ec0:	fff6009a 	.word	0xfff6009a
 8007ec4:	00b9fff6 	.word	0x00b9fff6
 8007ec8:	0036fff6 	.word	0x0036fff6
 8007ecc:	fff6fff6 	.word	0xfff6fff6
 8007ed0:	009e      	.short	0x009e
 8007ed2:	0026      	movs	r6, r4
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	3642      	adds	r6, #66	; 0x42
 8007ed8:	1d11      	adds	r1, r2, #4
 8007eda:	6019      	str	r1, [r3, #0]
 8007edc:	6813      	ldr	r3, [r2, #0]
 8007ede:	7033      	strb	r3, [r6, #0]
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	e0a7      	b.n	8008034 <_printf_i+0x1cc>
 8007ee4:	6808      	ldr	r0, [r1, #0]
 8007ee6:	6819      	ldr	r1, [r3, #0]
 8007ee8:	1d0a      	adds	r2, r1, #4
 8007eea:	0605      	lsls	r5, r0, #24
 8007eec:	d50b      	bpl.n	8007f06 <_printf_i+0x9e>
 8007eee:	680d      	ldr	r5, [r1, #0]
 8007ef0:	601a      	str	r2, [r3, #0]
 8007ef2:	2d00      	cmp	r5, #0
 8007ef4:	da03      	bge.n	8007efe <_printf_i+0x96>
 8007ef6:	232d      	movs	r3, #45	; 0x2d
 8007ef8:	9a04      	ldr	r2, [sp, #16]
 8007efa:	426d      	negs	r5, r5
 8007efc:	7013      	strb	r3, [r2, #0]
 8007efe:	4b61      	ldr	r3, [pc, #388]	; (8008084 <_printf_i+0x21c>)
 8007f00:	270a      	movs	r7, #10
 8007f02:	9303      	str	r3, [sp, #12]
 8007f04:	e01b      	b.n	8007f3e <_printf_i+0xd6>
 8007f06:	680d      	ldr	r5, [r1, #0]
 8007f08:	601a      	str	r2, [r3, #0]
 8007f0a:	0641      	lsls	r1, r0, #25
 8007f0c:	d5f1      	bpl.n	8007ef2 <_printf_i+0x8a>
 8007f0e:	b22d      	sxth	r5, r5
 8007f10:	e7ef      	b.n	8007ef2 <_printf_i+0x8a>
 8007f12:	680d      	ldr	r5, [r1, #0]
 8007f14:	6819      	ldr	r1, [r3, #0]
 8007f16:	1d08      	adds	r0, r1, #4
 8007f18:	6018      	str	r0, [r3, #0]
 8007f1a:	062e      	lsls	r6, r5, #24
 8007f1c:	d501      	bpl.n	8007f22 <_printf_i+0xba>
 8007f1e:	680d      	ldr	r5, [r1, #0]
 8007f20:	e003      	b.n	8007f2a <_printf_i+0xc2>
 8007f22:	066d      	lsls	r5, r5, #25
 8007f24:	d5fb      	bpl.n	8007f1e <_printf_i+0xb6>
 8007f26:	680d      	ldr	r5, [r1, #0]
 8007f28:	b2ad      	uxth	r5, r5
 8007f2a:	4b56      	ldr	r3, [pc, #344]	; (8008084 <_printf_i+0x21c>)
 8007f2c:	2708      	movs	r7, #8
 8007f2e:	9303      	str	r3, [sp, #12]
 8007f30:	2a6f      	cmp	r2, #111	; 0x6f
 8007f32:	d000      	beq.n	8007f36 <_printf_i+0xce>
 8007f34:	3702      	adds	r7, #2
 8007f36:	0023      	movs	r3, r4
 8007f38:	2200      	movs	r2, #0
 8007f3a:	3343      	adds	r3, #67	; 0x43
 8007f3c:	701a      	strb	r2, [r3, #0]
 8007f3e:	6863      	ldr	r3, [r4, #4]
 8007f40:	60a3      	str	r3, [r4, #8]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	db03      	blt.n	8007f4e <_printf_i+0xe6>
 8007f46:	2204      	movs	r2, #4
 8007f48:	6821      	ldr	r1, [r4, #0]
 8007f4a:	4391      	bics	r1, r2
 8007f4c:	6021      	str	r1, [r4, #0]
 8007f4e:	2d00      	cmp	r5, #0
 8007f50:	d102      	bne.n	8007f58 <_printf_i+0xf0>
 8007f52:	9e04      	ldr	r6, [sp, #16]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d00c      	beq.n	8007f72 <_printf_i+0x10a>
 8007f58:	9e04      	ldr	r6, [sp, #16]
 8007f5a:	0028      	movs	r0, r5
 8007f5c:	0039      	movs	r1, r7
 8007f5e:	f7f8 f975 	bl	800024c <__aeabi_uidivmod>
 8007f62:	9b03      	ldr	r3, [sp, #12]
 8007f64:	3e01      	subs	r6, #1
 8007f66:	5c5b      	ldrb	r3, [r3, r1]
 8007f68:	7033      	strb	r3, [r6, #0]
 8007f6a:	002b      	movs	r3, r5
 8007f6c:	0005      	movs	r5, r0
 8007f6e:	429f      	cmp	r7, r3
 8007f70:	d9f3      	bls.n	8007f5a <_printf_i+0xf2>
 8007f72:	2f08      	cmp	r7, #8
 8007f74:	d109      	bne.n	8007f8a <_printf_i+0x122>
 8007f76:	6823      	ldr	r3, [r4, #0]
 8007f78:	07db      	lsls	r3, r3, #31
 8007f7a:	d506      	bpl.n	8007f8a <_printf_i+0x122>
 8007f7c:	6863      	ldr	r3, [r4, #4]
 8007f7e:	6922      	ldr	r2, [r4, #16]
 8007f80:	4293      	cmp	r3, r2
 8007f82:	dc02      	bgt.n	8007f8a <_printf_i+0x122>
 8007f84:	2330      	movs	r3, #48	; 0x30
 8007f86:	3e01      	subs	r6, #1
 8007f88:	7033      	strb	r3, [r6, #0]
 8007f8a:	9b04      	ldr	r3, [sp, #16]
 8007f8c:	1b9b      	subs	r3, r3, r6
 8007f8e:	6123      	str	r3, [r4, #16]
 8007f90:	9b07      	ldr	r3, [sp, #28]
 8007f92:	0021      	movs	r1, r4
 8007f94:	9300      	str	r3, [sp, #0]
 8007f96:	9805      	ldr	r0, [sp, #20]
 8007f98:	9b06      	ldr	r3, [sp, #24]
 8007f9a:	aa09      	add	r2, sp, #36	; 0x24
 8007f9c:	f7ff fef4 	bl	8007d88 <_printf_common>
 8007fa0:	1c43      	adds	r3, r0, #1
 8007fa2:	d14c      	bne.n	800803e <_printf_i+0x1d6>
 8007fa4:	2001      	movs	r0, #1
 8007fa6:	4240      	negs	r0, r0
 8007fa8:	b00b      	add	sp, #44	; 0x2c
 8007faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fac:	3145      	adds	r1, #69	; 0x45
 8007fae:	700a      	strb	r2, [r1, #0]
 8007fb0:	4a34      	ldr	r2, [pc, #208]	; (8008084 <_printf_i+0x21c>)
 8007fb2:	9203      	str	r2, [sp, #12]
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	6821      	ldr	r1, [r4, #0]
 8007fb8:	ca20      	ldmia	r2!, {r5}
 8007fba:	601a      	str	r2, [r3, #0]
 8007fbc:	0608      	lsls	r0, r1, #24
 8007fbe:	d516      	bpl.n	8007fee <_printf_i+0x186>
 8007fc0:	07cb      	lsls	r3, r1, #31
 8007fc2:	d502      	bpl.n	8007fca <_printf_i+0x162>
 8007fc4:	2320      	movs	r3, #32
 8007fc6:	4319      	orrs	r1, r3
 8007fc8:	6021      	str	r1, [r4, #0]
 8007fca:	2710      	movs	r7, #16
 8007fcc:	2d00      	cmp	r5, #0
 8007fce:	d1b2      	bne.n	8007f36 <_printf_i+0xce>
 8007fd0:	2320      	movs	r3, #32
 8007fd2:	6822      	ldr	r2, [r4, #0]
 8007fd4:	439a      	bics	r2, r3
 8007fd6:	6022      	str	r2, [r4, #0]
 8007fd8:	e7ad      	b.n	8007f36 <_printf_i+0xce>
 8007fda:	2220      	movs	r2, #32
 8007fdc:	6809      	ldr	r1, [r1, #0]
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	6022      	str	r2, [r4, #0]
 8007fe2:	0022      	movs	r2, r4
 8007fe4:	2178      	movs	r1, #120	; 0x78
 8007fe6:	3245      	adds	r2, #69	; 0x45
 8007fe8:	7011      	strb	r1, [r2, #0]
 8007fea:	4a27      	ldr	r2, [pc, #156]	; (8008088 <_printf_i+0x220>)
 8007fec:	e7e1      	b.n	8007fb2 <_printf_i+0x14a>
 8007fee:	0648      	lsls	r0, r1, #25
 8007ff0:	d5e6      	bpl.n	8007fc0 <_printf_i+0x158>
 8007ff2:	b2ad      	uxth	r5, r5
 8007ff4:	e7e4      	b.n	8007fc0 <_printf_i+0x158>
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	680d      	ldr	r5, [r1, #0]
 8007ffa:	1d10      	adds	r0, r2, #4
 8007ffc:	6949      	ldr	r1, [r1, #20]
 8007ffe:	6018      	str	r0, [r3, #0]
 8008000:	6813      	ldr	r3, [r2, #0]
 8008002:	062e      	lsls	r6, r5, #24
 8008004:	d501      	bpl.n	800800a <_printf_i+0x1a2>
 8008006:	6019      	str	r1, [r3, #0]
 8008008:	e002      	b.n	8008010 <_printf_i+0x1a8>
 800800a:	066d      	lsls	r5, r5, #25
 800800c:	d5fb      	bpl.n	8008006 <_printf_i+0x19e>
 800800e:	8019      	strh	r1, [r3, #0]
 8008010:	2300      	movs	r3, #0
 8008012:	9e04      	ldr	r6, [sp, #16]
 8008014:	6123      	str	r3, [r4, #16]
 8008016:	e7bb      	b.n	8007f90 <_printf_i+0x128>
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	1d11      	adds	r1, r2, #4
 800801c:	6019      	str	r1, [r3, #0]
 800801e:	6816      	ldr	r6, [r2, #0]
 8008020:	2100      	movs	r1, #0
 8008022:	0030      	movs	r0, r6
 8008024:	6862      	ldr	r2, [r4, #4]
 8008026:	f000 ff05 	bl	8008e34 <memchr>
 800802a:	2800      	cmp	r0, #0
 800802c:	d001      	beq.n	8008032 <_printf_i+0x1ca>
 800802e:	1b80      	subs	r0, r0, r6
 8008030:	6060      	str	r0, [r4, #4]
 8008032:	6863      	ldr	r3, [r4, #4]
 8008034:	6123      	str	r3, [r4, #16]
 8008036:	2300      	movs	r3, #0
 8008038:	9a04      	ldr	r2, [sp, #16]
 800803a:	7013      	strb	r3, [r2, #0]
 800803c:	e7a8      	b.n	8007f90 <_printf_i+0x128>
 800803e:	6923      	ldr	r3, [r4, #16]
 8008040:	0032      	movs	r2, r6
 8008042:	9906      	ldr	r1, [sp, #24]
 8008044:	9805      	ldr	r0, [sp, #20]
 8008046:	9d07      	ldr	r5, [sp, #28]
 8008048:	47a8      	blx	r5
 800804a:	1c43      	adds	r3, r0, #1
 800804c:	d0aa      	beq.n	8007fa4 <_printf_i+0x13c>
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	079b      	lsls	r3, r3, #30
 8008052:	d415      	bmi.n	8008080 <_printf_i+0x218>
 8008054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008056:	68e0      	ldr	r0, [r4, #12]
 8008058:	4298      	cmp	r0, r3
 800805a:	daa5      	bge.n	8007fa8 <_printf_i+0x140>
 800805c:	0018      	movs	r0, r3
 800805e:	e7a3      	b.n	8007fa8 <_printf_i+0x140>
 8008060:	0022      	movs	r2, r4
 8008062:	2301      	movs	r3, #1
 8008064:	9906      	ldr	r1, [sp, #24]
 8008066:	9805      	ldr	r0, [sp, #20]
 8008068:	9e07      	ldr	r6, [sp, #28]
 800806a:	3219      	adds	r2, #25
 800806c:	47b0      	blx	r6
 800806e:	1c43      	adds	r3, r0, #1
 8008070:	d098      	beq.n	8007fa4 <_printf_i+0x13c>
 8008072:	3501      	adds	r5, #1
 8008074:	68e3      	ldr	r3, [r4, #12]
 8008076:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008078:	1a9b      	subs	r3, r3, r2
 800807a:	42ab      	cmp	r3, r5
 800807c:	dcf0      	bgt.n	8008060 <_printf_i+0x1f8>
 800807e:	e7e9      	b.n	8008054 <_printf_i+0x1ec>
 8008080:	2500      	movs	r5, #0
 8008082:	e7f7      	b.n	8008074 <_printf_i+0x20c>
 8008084:	0800a85a 	.word	0x0800a85a
 8008088:	0800a86b 	.word	0x0800a86b

0800808c <siprintf>:
 800808c:	b40e      	push	{r1, r2, r3}
 800808e:	b500      	push	{lr}
 8008090:	490b      	ldr	r1, [pc, #44]	; (80080c0 <siprintf+0x34>)
 8008092:	b09c      	sub	sp, #112	; 0x70
 8008094:	ab1d      	add	r3, sp, #116	; 0x74
 8008096:	9002      	str	r0, [sp, #8]
 8008098:	9006      	str	r0, [sp, #24]
 800809a:	9107      	str	r1, [sp, #28]
 800809c:	9104      	str	r1, [sp, #16]
 800809e:	4809      	ldr	r0, [pc, #36]	; (80080c4 <siprintf+0x38>)
 80080a0:	4909      	ldr	r1, [pc, #36]	; (80080c8 <siprintf+0x3c>)
 80080a2:	cb04      	ldmia	r3!, {r2}
 80080a4:	9105      	str	r1, [sp, #20]
 80080a6:	6800      	ldr	r0, [r0, #0]
 80080a8:	a902      	add	r1, sp, #8
 80080aa:	9301      	str	r3, [sp, #4]
 80080ac:	f001 fbe2 	bl	8009874 <_svfiprintf_r>
 80080b0:	2300      	movs	r3, #0
 80080b2:	9a02      	ldr	r2, [sp, #8]
 80080b4:	7013      	strb	r3, [r2, #0]
 80080b6:	b01c      	add	sp, #112	; 0x70
 80080b8:	bc08      	pop	{r3}
 80080ba:	b003      	add	sp, #12
 80080bc:	4718      	bx	r3
 80080be:	46c0      	nop			; (mov r8, r8)
 80080c0:	7fffffff 	.word	0x7fffffff
 80080c4:	2000000c 	.word	0x2000000c
 80080c8:	ffff0208 	.word	0xffff0208

080080cc <quorem>:
 80080cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080ce:	0006      	movs	r6, r0
 80080d0:	690b      	ldr	r3, [r1, #16]
 80080d2:	6932      	ldr	r2, [r6, #16]
 80080d4:	b087      	sub	sp, #28
 80080d6:	2000      	movs	r0, #0
 80080d8:	9103      	str	r1, [sp, #12]
 80080da:	429a      	cmp	r2, r3
 80080dc:	db65      	blt.n	80081aa <quorem+0xde>
 80080de:	3b01      	subs	r3, #1
 80080e0:	009c      	lsls	r4, r3, #2
 80080e2:	9300      	str	r3, [sp, #0]
 80080e4:	000b      	movs	r3, r1
 80080e6:	3314      	adds	r3, #20
 80080e8:	9305      	str	r3, [sp, #20]
 80080ea:	191b      	adds	r3, r3, r4
 80080ec:	9304      	str	r3, [sp, #16]
 80080ee:	0033      	movs	r3, r6
 80080f0:	3314      	adds	r3, #20
 80080f2:	9302      	str	r3, [sp, #8]
 80080f4:	191c      	adds	r4, r3, r4
 80080f6:	9b04      	ldr	r3, [sp, #16]
 80080f8:	6827      	ldr	r7, [r4, #0]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	0038      	movs	r0, r7
 80080fe:	1c5d      	adds	r5, r3, #1
 8008100:	0029      	movs	r1, r5
 8008102:	9301      	str	r3, [sp, #4]
 8008104:	f7f8 f81c 	bl	8000140 <__udivsi3>
 8008108:	9001      	str	r0, [sp, #4]
 800810a:	42af      	cmp	r7, r5
 800810c:	d324      	bcc.n	8008158 <quorem+0x8c>
 800810e:	2500      	movs	r5, #0
 8008110:	46ac      	mov	ip, r5
 8008112:	9802      	ldr	r0, [sp, #8]
 8008114:	9f05      	ldr	r7, [sp, #20]
 8008116:	cf08      	ldmia	r7!, {r3}
 8008118:	9a01      	ldr	r2, [sp, #4]
 800811a:	b299      	uxth	r1, r3
 800811c:	4351      	muls	r1, r2
 800811e:	0c1b      	lsrs	r3, r3, #16
 8008120:	4353      	muls	r3, r2
 8008122:	1949      	adds	r1, r1, r5
 8008124:	0c0a      	lsrs	r2, r1, #16
 8008126:	189b      	adds	r3, r3, r2
 8008128:	6802      	ldr	r2, [r0, #0]
 800812a:	b289      	uxth	r1, r1
 800812c:	b292      	uxth	r2, r2
 800812e:	4462      	add	r2, ip
 8008130:	1a52      	subs	r2, r2, r1
 8008132:	6801      	ldr	r1, [r0, #0]
 8008134:	0c1d      	lsrs	r5, r3, #16
 8008136:	0c09      	lsrs	r1, r1, #16
 8008138:	b29b      	uxth	r3, r3
 800813a:	1acb      	subs	r3, r1, r3
 800813c:	1411      	asrs	r1, r2, #16
 800813e:	185b      	adds	r3, r3, r1
 8008140:	1419      	asrs	r1, r3, #16
 8008142:	b292      	uxth	r2, r2
 8008144:	041b      	lsls	r3, r3, #16
 8008146:	431a      	orrs	r2, r3
 8008148:	9b04      	ldr	r3, [sp, #16]
 800814a:	468c      	mov	ip, r1
 800814c:	c004      	stmia	r0!, {r2}
 800814e:	42bb      	cmp	r3, r7
 8008150:	d2e1      	bcs.n	8008116 <quorem+0x4a>
 8008152:	6823      	ldr	r3, [r4, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d030      	beq.n	80081ba <quorem+0xee>
 8008158:	0030      	movs	r0, r6
 800815a:	9903      	ldr	r1, [sp, #12]
 800815c:	f001 f902 	bl	8009364 <__mcmp>
 8008160:	2800      	cmp	r0, #0
 8008162:	db21      	blt.n	80081a8 <quorem+0xdc>
 8008164:	0030      	movs	r0, r6
 8008166:	2400      	movs	r4, #0
 8008168:	9b01      	ldr	r3, [sp, #4]
 800816a:	9903      	ldr	r1, [sp, #12]
 800816c:	3301      	adds	r3, #1
 800816e:	9301      	str	r3, [sp, #4]
 8008170:	3014      	adds	r0, #20
 8008172:	3114      	adds	r1, #20
 8008174:	6803      	ldr	r3, [r0, #0]
 8008176:	c920      	ldmia	r1!, {r5}
 8008178:	b29a      	uxth	r2, r3
 800817a:	1914      	adds	r4, r2, r4
 800817c:	b2aa      	uxth	r2, r5
 800817e:	1aa2      	subs	r2, r4, r2
 8008180:	0c1b      	lsrs	r3, r3, #16
 8008182:	0c2d      	lsrs	r5, r5, #16
 8008184:	1414      	asrs	r4, r2, #16
 8008186:	1b5b      	subs	r3, r3, r5
 8008188:	191b      	adds	r3, r3, r4
 800818a:	141c      	asrs	r4, r3, #16
 800818c:	b292      	uxth	r2, r2
 800818e:	041b      	lsls	r3, r3, #16
 8008190:	4313      	orrs	r3, r2
 8008192:	c008      	stmia	r0!, {r3}
 8008194:	9b04      	ldr	r3, [sp, #16]
 8008196:	428b      	cmp	r3, r1
 8008198:	d2ec      	bcs.n	8008174 <quorem+0xa8>
 800819a:	9b00      	ldr	r3, [sp, #0]
 800819c:	9a02      	ldr	r2, [sp, #8]
 800819e:	009b      	lsls	r3, r3, #2
 80081a0:	18d3      	adds	r3, r2, r3
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	2a00      	cmp	r2, #0
 80081a6:	d015      	beq.n	80081d4 <quorem+0x108>
 80081a8:	9801      	ldr	r0, [sp, #4]
 80081aa:	b007      	add	sp, #28
 80081ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081ae:	6823      	ldr	r3, [r4, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d106      	bne.n	80081c2 <quorem+0xf6>
 80081b4:	9b00      	ldr	r3, [sp, #0]
 80081b6:	3b01      	subs	r3, #1
 80081b8:	9300      	str	r3, [sp, #0]
 80081ba:	9b02      	ldr	r3, [sp, #8]
 80081bc:	3c04      	subs	r4, #4
 80081be:	42a3      	cmp	r3, r4
 80081c0:	d3f5      	bcc.n	80081ae <quorem+0xe2>
 80081c2:	9b00      	ldr	r3, [sp, #0]
 80081c4:	6133      	str	r3, [r6, #16]
 80081c6:	e7c7      	b.n	8008158 <quorem+0x8c>
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	2a00      	cmp	r2, #0
 80081cc:	d106      	bne.n	80081dc <quorem+0x110>
 80081ce:	9a00      	ldr	r2, [sp, #0]
 80081d0:	3a01      	subs	r2, #1
 80081d2:	9200      	str	r2, [sp, #0]
 80081d4:	9a02      	ldr	r2, [sp, #8]
 80081d6:	3b04      	subs	r3, #4
 80081d8:	429a      	cmp	r2, r3
 80081da:	d3f5      	bcc.n	80081c8 <quorem+0xfc>
 80081dc:	9b00      	ldr	r3, [sp, #0]
 80081de:	6133      	str	r3, [r6, #16]
 80081e0:	e7e2      	b.n	80081a8 <quorem+0xdc>
	...

080081e4 <_dtoa_r>:
 80081e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081e6:	b09d      	sub	sp, #116	; 0x74
 80081e8:	9202      	str	r2, [sp, #8]
 80081ea:	9303      	str	r3, [sp, #12]
 80081ec:	9b02      	ldr	r3, [sp, #8]
 80081ee:	9c03      	ldr	r4, [sp, #12]
 80081f0:	9308      	str	r3, [sp, #32]
 80081f2:	9409      	str	r4, [sp, #36]	; 0x24
 80081f4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80081f6:	0007      	movs	r7, r0
 80081f8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80081fa:	2c00      	cmp	r4, #0
 80081fc:	d10e      	bne.n	800821c <_dtoa_r+0x38>
 80081fe:	2010      	movs	r0, #16
 8008200:	f000 fe0e 	bl	8008e20 <malloc>
 8008204:	1e02      	subs	r2, r0, #0
 8008206:	6278      	str	r0, [r7, #36]	; 0x24
 8008208:	d104      	bne.n	8008214 <_dtoa_r+0x30>
 800820a:	21ea      	movs	r1, #234	; 0xea
 800820c:	4bc7      	ldr	r3, [pc, #796]	; (800852c <_dtoa_r+0x348>)
 800820e:	48c8      	ldr	r0, [pc, #800]	; (8008530 <_dtoa_r+0x34c>)
 8008210:	f001 fc42 	bl	8009a98 <__assert_func>
 8008214:	6044      	str	r4, [r0, #4]
 8008216:	6084      	str	r4, [r0, #8]
 8008218:	6004      	str	r4, [r0, #0]
 800821a:	60c4      	str	r4, [r0, #12]
 800821c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800821e:	6819      	ldr	r1, [r3, #0]
 8008220:	2900      	cmp	r1, #0
 8008222:	d00a      	beq.n	800823a <_dtoa_r+0x56>
 8008224:	685a      	ldr	r2, [r3, #4]
 8008226:	2301      	movs	r3, #1
 8008228:	4093      	lsls	r3, r2
 800822a:	604a      	str	r2, [r1, #4]
 800822c:	608b      	str	r3, [r1, #8]
 800822e:	0038      	movs	r0, r7
 8008230:	f000 fe58 	bl	8008ee4 <_Bfree>
 8008234:	2200      	movs	r2, #0
 8008236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008238:	601a      	str	r2, [r3, #0]
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	2b00      	cmp	r3, #0
 800823e:	da20      	bge.n	8008282 <_dtoa_r+0x9e>
 8008240:	2301      	movs	r3, #1
 8008242:	602b      	str	r3, [r5, #0]
 8008244:	9b03      	ldr	r3, [sp, #12]
 8008246:	005b      	lsls	r3, r3, #1
 8008248:	085b      	lsrs	r3, r3, #1
 800824a:	9309      	str	r3, [sp, #36]	; 0x24
 800824c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800824e:	4bb9      	ldr	r3, [pc, #740]	; (8008534 <_dtoa_r+0x350>)
 8008250:	4ab8      	ldr	r2, [pc, #736]	; (8008534 <_dtoa_r+0x350>)
 8008252:	402b      	ands	r3, r5
 8008254:	4293      	cmp	r3, r2
 8008256:	d117      	bne.n	8008288 <_dtoa_r+0xa4>
 8008258:	4bb7      	ldr	r3, [pc, #732]	; (8008538 <_dtoa_r+0x354>)
 800825a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800825c:	0328      	lsls	r0, r5, #12
 800825e:	6013      	str	r3, [r2, #0]
 8008260:	9b02      	ldr	r3, [sp, #8]
 8008262:	0b00      	lsrs	r0, r0, #12
 8008264:	4318      	orrs	r0, r3
 8008266:	d101      	bne.n	800826c <_dtoa_r+0x88>
 8008268:	f000 fdbf 	bl	8008dea <_dtoa_r+0xc06>
 800826c:	48b3      	ldr	r0, [pc, #716]	; (800853c <_dtoa_r+0x358>)
 800826e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008270:	9006      	str	r0, [sp, #24]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d002      	beq.n	800827c <_dtoa_r+0x98>
 8008276:	4bb2      	ldr	r3, [pc, #712]	; (8008540 <_dtoa_r+0x35c>)
 8008278:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800827a:	6013      	str	r3, [r2, #0]
 800827c:	9806      	ldr	r0, [sp, #24]
 800827e:	b01d      	add	sp, #116	; 0x74
 8008280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008282:	2300      	movs	r3, #0
 8008284:	602b      	str	r3, [r5, #0]
 8008286:	e7e1      	b.n	800824c <_dtoa_r+0x68>
 8008288:	9b08      	ldr	r3, [sp, #32]
 800828a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800828c:	9312      	str	r3, [sp, #72]	; 0x48
 800828e:	9413      	str	r4, [sp, #76]	; 0x4c
 8008290:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008292:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008294:	2200      	movs	r2, #0
 8008296:	2300      	movs	r3, #0
 8008298:	f7f8 f8d8 	bl	800044c <__aeabi_dcmpeq>
 800829c:	1e04      	subs	r4, r0, #0
 800829e:	d009      	beq.n	80082b4 <_dtoa_r+0xd0>
 80082a0:	2301      	movs	r3, #1
 80082a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80082a4:	6013      	str	r3, [r2, #0]
 80082a6:	4ba7      	ldr	r3, [pc, #668]	; (8008544 <_dtoa_r+0x360>)
 80082a8:	9306      	str	r3, [sp, #24]
 80082aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d0e5      	beq.n	800827c <_dtoa_r+0x98>
 80082b0:	4ba5      	ldr	r3, [pc, #660]	; (8008548 <_dtoa_r+0x364>)
 80082b2:	e7e1      	b.n	8008278 <_dtoa_r+0x94>
 80082b4:	ab1a      	add	r3, sp, #104	; 0x68
 80082b6:	9301      	str	r3, [sp, #4]
 80082b8:	ab1b      	add	r3, sp, #108	; 0x6c
 80082ba:	9300      	str	r3, [sp, #0]
 80082bc:	0038      	movs	r0, r7
 80082be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80082c2:	f001 f903 	bl	80094cc <__d2b>
 80082c6:	006e      	lsls	r6, r5, #1
 80082c8:	9005      	str	r0, [sp, #20]
 80082ca:	0d76      	lsrs	r6, r6, #21
 80082cc:	d100      	bne.n	80082d0 <_dtoa_r+0xec>
 80082ce:	e07c      	b.n	80083ca <_dtoa_r+0x1e6>
 80082d0:	9812      	ldr	r0, [sp, #72]	; 0x48
 80082d2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80082d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80082d6:	4a9d      	ldr	r2, [pc, #628]	; (800854c <_dtoa_r+0x368>)
 80082d8:	031b      	lsls	r3, r3, #12
 80082da:	0b1b      	lsrs	r3, r3, #12
 80082dc:	431a      	orrs	r2, r3
 80082de:	0011      	movs	r1, r2
 80082e0:	4b9b      	ldr	r3, [pc, #620]	; (8008550 <_dtoa_r+0x36c>)
 80082e2:	9418      	str	r4, [sp, #96]	; 0x60
 80082e4:	18f6      	adds	r6, r6, r3
 80082e6:	2200      	movs	r2, #0
 80082e8:	4b9a      	ldr	r3, [pc, #616]	; (8008554 <_dtoa_r+0x370>)
 80082ea:	f7f9 fba1 	bl	8001a30 <__aeabi_dsub>
 80082ee:	4a9a      	ldr	r2, [pc, #616]	; (8008558 <_dtoa_r+0x374>)
 80082f0:	4b9a      	ldr	r3, [pc, #616]	; (800855c <_dtoa_r+0x378>)
 80082f2:	f7f9 f931 	bl	8001558 <__aeabi_dmul>
 80082f6:	4a9a      	ldr	r2, [pc, #616]	; (8008560 <_dtoa_r+0x37c>)
 80082f8:	4b9a      	ldr	r3, [pc, #616]	; (8008564 <_dtoa_r+0x380>)
 80082fa:	f7f8 f9ef 	bl	80006dc <__aeabi_dadd>
 80082fe:	0004      	movs	r4, r0
 8008300:	0030      	movs	r0, r6
 8008302:	000d      	movs	r5, r1
 8008304:	f7f9 ff7a 	bl	80021fc <__aeabi_i2d>
 8008308:	4a97      	ldr	r2, [pc, #604]	; (8008568 <_dtoa_r+0x384>)
 800830a:	4b98      	ldr	r3, [pc, #608]	; (800856c <_dtoa_r+0x388>)
 800830c:	f7f9 f924 	bl	8001558 <__aeabi_dmul>
 8008310:	0002      	movs	r2, r0
 8008312:	000b      	movs	r3, r1
 8008314:	0020      	movs	r0, r4
 8008316:	0029      	movs	r1, r5
 8008318:	f7f8 f9e0 	bl	80006dc <__aeabi_dadd>
 800831c:	0004      	movs	r4, r0
 800831e:	000d      	movs	r5, r1
 8008320:	f7f9 ff36 	bl	8002190 <__aeabi_d2iz>
 8008324:	2200      	movs	r2, #0
 8008326:	9002      	str	r0, [sp, #8]
 8008328:	2300      	movs	r3, #0
 800832a:	0020      	movs	r0, r4
 800832c:	0029      	movs	r1, r5
 800832e:	f7f8 f893 	bl	8000458 <__aeabi_dcmplt>
 8008332:	2800      	cmp	r0, #0
 8008334:	d00b      	beq.n	800834e <_dtoa_r+0x16a>
 8008336:	9802      	ldr	r0, [sp, #8]
 8008338:	f7f9 ff60 	bl	80021fc <__aeabi_i2d>
 800833c:	002b      	movs	r3, r5
 800833e:	0022      	movs	r2, r4
 8008340:	f7f8 f884 	bl	800044c <__aeabi_dcmpeq>
 8008344:	4243      	negs	r3, r0
 8008346:	4158      	adcs	r0, r3
 8008348:	9b02      	ldr	r3, [sp, #8]
 800834a:	1a1b      	subs	r3, r3, r0
 800834c:	9302      	str	r3, [sp, #8]
 800834e:	2301      	movs	r3, #1
 8008350:	9316      	str	r3, [sp, #88]	; 0x58
 8008352:	9b02      	ldr	r3, [sp, #8]
 8008354:	2b16      	cmp	r3, #22
 8008356:	d80f      	bhi.n	8008378 <_dtoa_r+0x194>
 8008358:	9812      	ldr	r0, [sp, #72]	; 0x48
 800835a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800835c:	00da      	lsls	r2, r3, #3
 800835e:	4b84      	ldr	r3, [pc, #528]	; (8008570 <_dtoa_r+0x38c>)
 8008360:	189b      	adds	r3, r3, r2
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f7f8 f877 	bl	8000458 <__aeabi_dcmplt>
 800836a:	2800      	cmp	r0, #0
 800836c:	d049      	beq.n	8008402 <_dtoa_r+0x21e>
 800836e:	9b02      	ldr	r3, [sp, #8]
 8008370:	3b01      	subs	r3, #1
 8008372:	9302      	str	r3, [sp, #8]
 8008374:	2300      	movs	r3, #0
 8008376:	9316      	str	r3, [sp, #88]	; 0x58
 8008378:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800837a:	1b9e      	subs	r6, r3, r6
 800837c:	2300      	movs	r3, #0
 800837e:	930a      	str	r3, [sp, #40]	; 0x28
 8008380:	0033      	movs	r3, r6
 8008382:	3b01      	subs	r3, #1
 8008384:	930d      	str	r3, [sp, #52]	; 0x34
 8008386:	d504      	bpl.n	8008392 <_dtoa_r+0x1ae>
 8008388:	2301      	movs	r3, #1
 800838a:	1b9b      	subs	r3, r3, r6
 800838c:	930a      	str	r3, [sp, #40]	; 0x28
 800838e:	2300      	movs	r3, #0
 8008390:	930d      	str	r3, [sp, #52]	; 0x34
 8008392:	9b02      	ldr	r3, [sp, #8]
 8008394:	2b00      	cmp	r3, #0
 8008396:	db36      	blt.n	8008406 <_dtoa_r+0x222>
 8008398:	9a02      	ldr	r2, [sp, #8]
 800839a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800839c:	4694      	mov	ip, r2
 800839e:	4463      	add	r3, ip
 80083a0:	930d      	str	r3, [sp, #52]	; 0x34
 80083a2:	2300      	movs	r3, #0
 80083a4:	9215      	str	r2, [sp, #84]	; 0x54
 80083a6:	930e      	str	r3, [sp, #56]	; 0x38
 80083a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80083aa:	2401      	movs	r4, #1
 80083ac:	2b09      	cmp	r3, #9
 80083ae:	d864      	bhi.n	800847a <_dtoa_r+0x296>
 80083b0:	2b05      	cmp	r3, #5
 80083b2:	dd02      	ble.n	80083ba <_dtoa_r+0x1d6>
 80083b4:	2400      	movs	r4, #0
 80083b6:	3b04      	subs	r3, #4
 80083b8:	9322      	str	r3, [sp, #136]	; 0x88
 80083ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80083bc:	1e98      	subs	r0, r3, #2
 80083be:	2803      	cmp	r0, #3
 80083c0:	d864      	bhi.n	800848c <_dtoa_r+0x2a8>
 80083c2:	f7f7 fea9 	bl	8000118 <__gnu_thumb1_case_uqi>
 80083c6:	3829      	.short	0x3829
 80083c8:	5836      	.short	0x5836
 80083ca:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80083cc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80083ce:	189e      	adds	r6, r3, r2
 80083d0:	4b68      	ldr	r3, [pc, #416]	; (8008574 <_dtoa_r+0x390>)
 80083d2:	18f2      	adds	r2, r6, r3
 80083d4:	2a20      	cmp	r2, #32
 80083d6:	dd0f      	ble.n	80083f8 <_dtoa_r+0x214>
 80083d8:	2340      	movs	r3, #64	; 0x40
 80083da:	1a9b      	subs	r3, r3, r2
 80083dc:	409d      	lsls	r5, r3
 80083de:	4b66      	ldr	r3, [pc, #408]	; (8008578 <_dtoa_r+0x394>)
 80083e0:	9802      	ldr	r0, [sp, #8]
 80083e2:	18f3      	adds	r3, r6, r3
 80083e4:	40d8      	lsrs	r0, r3
 80083e6:	4328      	orrs	r0, r5
 80083e8:	f7f9 ff38 	bl	800225c <__aeabi_ui2d>
 80083ec:	2301      	movs	r3, #1
 80083ee:	4c63      	ldr	r4, [pc, #396]	; (800857c <_dtoa_r+0x398>)
 80083f0:	3e01      	subs	r6, #1
 80083f2:	1909      	adds	r1, r1, r4
 80083f4:	9318      	str	r3, [sp, #96]	; 0x60
 80083f6:	e776      	b.n	80082e6 <_dtoa_r+0x102>
 80083f8:	2320      	movs	r3, #32
 80083fa:	9802      	ldr	r0, [sp, #8]
 80083fc:	1a9b      	subs	r3, r3, r2
 80083fe:	4098      	lsls	r0, r3
 8008400:	e7f2      	b.n	80083e8 <_dtoa_r+0x204>
 8008402:	9016      	str	r0, [sp, #88]	; 0x58
 8008404:	e7b8      	b.n	8008378 <_dtoa_r+0x194>
 8008406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008408:	9a02      	ldr	r2, [sp, #8]
 800840a:	1a9b      	subs	r3, r3, r2
 800840c:	930a      	str	r3, [sp, #40]	; 0x28
 800840e:	4253      	negs	r3, r2
 8008410:	930e      	str	r3, [sp, #56]	; 0x38
 8008412:	2300      	movs	r3, #0
 8008414:	9315      	str	r3, [sp, #84]	; 0x54
 8008416:	e7c7      	b.n	80083a8 <_dtoa_r+0x1c4>
 8008418:	2300      	movs	r3, #0
 800841a:	930f      	str	r3, [sp, #60]	; 0x3c
 800841c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800841e:	930c      	str	r3, [sp, #48]	; 0x30
 8008420:	9307      	str	r3, [sp, #28]
 8008422:	2b00      	cmp	r3, #0
 8008424:	dc13      	bgt.n	800844e <_dtoa_r+0x26a>
 8008426:	2301      	movs	r3, #1
 8008428:	001a      	movs	r2, r3
 800842a:	930c      	str	r3, [sp, #48]	; 0x30
 800842c:	9307      	str	r3, [sp, #28]
 800842e:	9223      	str	r2, [sp, #140]	; 0x8c
 8008430:	e00d      	b.n	800844e <_dtoa_r+0x26a>
 8008432:	2301      	movs	r3, #1
 8008434:	e7f1      	b.n	800841a <_dtoa_r+0x236>
 8008436:	2300      	movs	r3, #0
 8008438:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800843a:	930f      	str	r3, [sp, #60]	; 0x3c
 800843c:	4694      	mov	ip, r2
 800843e:	9b02      	ldr	r3, [sp, #8]
 8008440:	4463      	add	r3, ip
 8008442:	930c      	str	r3, [sp, #48]	; 0x30
 8008444:	3301      	adds	r3, #1
 8008446:	9307      	str	r3, [sp, #28]
 8008448:	2b00      	cmp	r3, #0
 800844a:	dc00      	bgt.n	800844e <_dtoa_r+0x26a>
 800844c:	2301      	movs	r3, #1
 800844e:	2200      	movs	r2, #0
 8008450:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008452:	6042      	str	r2, [r0, #4]
 8008454:	3204      	adds	r2, #4
 8008456:	0015      	movs	r5, r2
 8008458:	3514      	adds	r5, #20
 800845a:	6841      	ldr	r1, [r0, #4]
 800845c:	429d      	cmp	r5, r3
 800845e:	d919      	bls.n	8008494 <_dtoa_r+0x2b0>
 8008460:	0038      	movs	r0, r7
 8008462:	f000 fcfb 	bl	8008e5c <_Balloc>
 8008466:	9006      	str	r0, [sp, #24]
 8008468:	2800      	cmp	r0, #0
 800846a:	d117      	bne.n	800849c <_dtoa_r+0x2b8>
 800846c:	21d5      	movs	r1, #213	; 0xd5
 800846e:	0002      	movs	r2, r0
 8008470:	4b43      	ldr	r3, [pc, #268]	; (8008580 <_dtoa_r+0x39c>)
 8008472:	0049      	lsls	r1, r1, #1
 8008474:	e6cb      	b.n	800820e <_dtoa_r+0x2a>
 8008476:	2301      	movs	r3, #1
 8008478:	e7de      	b.n	8008438 <_dtoa_r+0x254>
 800847a:	2300      	movs	r3, #0
 800847c:	940f      	str	r4, [sp, #60]	; 0x3c
 800847e:	9322      	str	r3, [sp, #136]	; 0x88
 8008480:	3b01      	subs	r3, #1
 8008482:	930c      	str	r3, [sp, #48]	; 0x30
 8008484:	9307      	str	r3, [sp, #28]
 8008486:	2200      	movs	r2, #0
 8008488:	3313      	adds	r3, #19
 800848a:	e7d0      	b.n	800842e <_dtoa_r+0x24a>
 800848c:	2301      	movs	r3, #1
 800848e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008490:	3b02      	subs	r3, #2
 8008492:	e7f6      	b.n	8008482 <_dtoa_r+0x29e>
 8008494:	3101      	adds	r1, #1
 8008496:	6041      	str	r1, [r0, #4]
 8008498:	0052      	lsls	r2, r2, #1
 800849a:	e7dc      	b.n	8008456 <_dtoa_r+0x272>
 800849c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849e:	9a06      	ldr	r2, [sp, #24]
 80084a0:	601a      	str	r2, [r3, #0]
 80084a2:	9b07      	ldr	r3, [sp, #28]
 80084a4:	2b0e      	cmp	r3, #14
 80084a6:	d900      	bls.n	80084aa <_dtoa_r+0x2c6>
 80084a8:	e0eb      	b.n	8008682 <_dtoa_r+0x49e>
 80084aa:	2c00      	cmp	r4, #0
 80084ac:	d100      	bne.n	80084b0 <_dtoa_r+0x2cc>
 80084ae:	e0e8      	b.n	8008682 <_dtoa_r+0x49e>
 80084b0:	9b02      	ldr	r3, [sp, #8]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	dd68      	ble.n	8008588 <_dtoa_r+0x3a4>
 80084b6:	001a      	movs	r2, r3
 80084b8:	210f      	movs	r1, #15
 80084ba:	4b2d      	ldr	r3, [pc, #180]	; (8008570 <_dtoa_r+0x38c>)
 80084bc:	400a      	ands	r2, r1
 80084be:	00d2      	lsls	r2, r2, #3
 80084c0:	189b      	adds	r3, r3, r2
 80084c2:	681d      	ldr	r5, [r3, #0]
 80084c4:	685e      	ldr	r6, [r3, #4]
 80084c6:	9b02      	ldr	r3, [sp, #8]
 80084c8:	111c      	asrs	r4, r3, #4
 80084ca:	2302      	movs	r3, #2
 80084cc:	9310      	str	r3, [sp, #64]	; 0x40
 80084ce:	9b02      	ldr	r3, [sp, #8]
 80084d0:	05db      	lsls	r3, r3, #23
 80084d2:	d50b      	bpl.n	80084ec <_dtoa_r+0x308>
 80084d4:	4b2b      	ldr	r3, [pc, #172]	; (8008584 <_dtoa_r+0x3a0>)
 80084d6:	400c      	ands	r4, r1
 80084d8:	6a1a      	ldr	r2, [r3, #32]
 80084da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084dc:	9812      	ldr	r0, [sp, #72]	; 0x48
 80084de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80084e0:	f7f8 fc38 	bl	8000d54 <__aeabi_ddiv>
 80084e4:	2303      	movs	r3, #3
 80084e6:	9008      	str	r0, [sp, #32]
 80084e8:	9109      	str	r1, [sp, #36]	; 0x24
 80084ea:	9310      	str	r3, [sp, #64]	; 0x40
 80084ec:	4b25      	ldr	r3, [pc, #148]	; (8008584 <_dtoa_r+0x3a0>)
 80084ee:	9314      	str	r3, [sp, #80]	; 0x50
 80084f0:	2c00      	cmp	r4, #0
 80084f2:	d108      	bne.n	8008506 <_dtoa_r+0x322>
 80084f4:	9808      	ldr	r0, [sp, #32]
 80084f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084f8:	002a      	movs	r2, r5
 80084fa:	0033      	movs	r3, r6
 80084fc:	f7f8 fc2a 	bl	8000d54 <__aeabi_ddiv>
 8008500:	9008      	str	r0, [sp, #32]
 8008502:	9109      	str	r1, [sp, #36]	; 0x24
 8008504:	e05c      	b.n	80085c0 <_dtoa_r+0x3dc>
 8008506:	2301      	movs	r3, #1
 8008508:	421c      	tst	r4, r3
 800850a:	d00b      	beq.n	8008524 <_dtoa_r+0x340>
 800850c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800850e:	0028      	movs	r0, r5
 8008510:	3301      	adds	r3, #1
 8008512:	9310      	str	r3, [sp, #64]	; 0x40
 8008514:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008516:	0031      	movs	r1, r6
 8008518:	681a      	ldr	r2, [r3, #0]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	f7f9 f81c 	bl	8001558 <__aeabi_dmul>
 8008520:	0005      	movs	r5, r0
 8008522:	000e      	movs	r6, r1
 8008524:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008526:	1064      	asrs	r4, r4, #1
 8008528:	3308      	adds	r3, #8
 800852a:	e7e0      	b.n	80084ee <_dtoa_r+0x30a>
 800852c:	0800a889 	.word	0x0800a889
 8008530:	0800a8a0 	.word	0x0800a8a0
 8008534:	7ff00000 	.word	0x7ff00000
 8008538:	0000270f 	.word	0x0000270f
 800853c:	0800a885 	.word	0x0800a885
 8008540:	0800a888 	.word	0x0800a888
 8008544:	0800a858 	.word	0x0800a858
 8008548:	0800a859 	.word	0x0800a859
 800854c:	3ff00000 	.word	0x3ff00000
 8008550:	fffffc01 	.word	0xfffffc01
 8008554:	3ff80000 	.word	0x3ff80000
 8008558:	636f4361 	.word	0x636f4361
 800855c:	3fd287a7 	.word	0x3fd287a7
 8008560:	8b60c8b3 	.word	0x8b60c8b3
 8008564:	3fc68a28 	.word	0x3fc68a28
 8008568:	509f79fb 	.word	0x509f79fb
 800856c:	3fd34413 	.word	0x3fd34413
 8008570:	0800a990 	.word	0x0800a990
 8008574:	00000432 	.word	0x00000432
 8008578:	00000412 	.word	0x00000412
 800857c:	fe100000 	.word	0xfe100000
 8008580:	0800a8fb 	.word	0x0800a8fb
 8008584:	0800a968 	.word	0x0800a968
 8008588:	2302      	movs	r3, #2
 800858a:	9310      	str	r3, [sp, #64]	; 0x40
 800858c:	9b02      	ldr	r3, [sp, #8]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d016      	beq.n	80085c0 <_dtoa_r+0x3dc>
 8008592:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008594:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8008596:	425c      	negs	r4, r3
 8008598:	230f      	movs	r3, #15
 800859a:	4ab6      	ldr	r2, [pc, #728]	; (8008874 <_dtoa_r+0x690>)
 800859c:	4023      	ands	r3, r4
 800859e:	00db      	lsls	r3, r3, #3
 80085a0:	18d3      	adds	r3, r2, r3
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	f7f8 ffd7 	bl	8001558 <__aeabi_dmul>
 80085aa:	2601      	movs	r6, #1
 80085ac:	2300      	movs	r3, #0
 80085ae:	9008      	str	r0, [sp, #32]
 80085b0:	9109      	str	r1, [sp, #36]	; 0x24
 80085b2:	4db1      	ldr	r5, [pc, #708]	; (8008878 <_dtoa_r+0x694>)
 80085b4:	1124      	asrs	r4, r4, #4
 80085b6:	2c00      	cmp	r4, #0
 80085b8:	d000      	beq.n	80085bc <_dtoa_r+0x3d8>
 80085ba:	e094      	b.n	80086e6 <_dtoa_r+0x502>
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d19f      	bne.n	8008500 <_dtoa_r+0x31c>
 80085c0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d100      	bne.n	80085c8 <_dtoa_r+0x3e4>
 80085c6:	e09b      	b.n	8008700 <_dtoa_r+0x51c>
 80085c8:	9c08      	ldr	r4, [sp, #32]
 80085ca:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80085cc:	2200      	movs	r2, #0
 80085ce:	0020      	movs	r0, r4
 80085d0:	0029      	movs	r1, r5
 80085d2:	4baa      	ldr	r3, [pc, #680]	; (800887c <_dtoa_r+0x698>)
 80085d4:	f7f7 ff40 	bl	8000458 <__aeabi_dcmplt>
 80085d8:	2800      	cmp	r0, #0
 80085da:	d100      	bne.n	80085de <_dtoa_r+0x3fa>
 80085dc:	e090      	b.n	8008700 <_dtoa_r+0x51c>
 80085de:	9b07      	ldr	r3, [sp, #28]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d100      	bne.n	80085e6 <_dtoa_r+0x402>
 80085e4:	e08c      	b.n	8008700 <_dtoa_r+0x51c>
 80085e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	dd46      	ble.n	800867a <_dtoa_r+0x496>
 80085ec:	9b02      	ldr	r3, [sp, #8]
 80085ee:	2200      	movs	r2, #0
 80085f0:	0020      	movs	r0, r4
 80085f2:	0029      	movs	r1, r5
 80085f4:	1e5e      	subs	r6, r3, #1
 80085f6:	4ba2      	ldr	r3, [pc, #648]	; (8008880 <_dtoa_r+0x69c>)
 80085f8:	f7f8 ffae 	bl	8001558 <__aeabi_dmul>
 80085fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085fe:	9008      	str	r0, [sp, #32]
 8008600:	9109      	str	r1, [sp, #36]	; 0x24
 8008602:	3301      	adds	r3, #1
 8008604:	9310      	str	r3, [sp, #64]	; 0x40
 8008606:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008608:	9810      	ldr	r0, [sp, #64]	; 0x40
 800860a:	9c08      	ldr	r4, [sp, #32]
 800860c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800860e:	9314      	str	r3, [sp, #80]	; 0x50
 8008610:	f7f9 fdf4 	bl	80021fc <__aeabi_i2d>
 8008614:	0022      	movs	r2, r4
 8008616:	002b      	movs	r3, r5
 8008618:	f7f8 ff9e 	bl	8001558 <__aeabi_dmul>
 800861c:	2200      	movs	r2, #0
 800861e:	4b99      	ldr	r3, [pc, #612]	; (8008884 <_dtoa_r+0x6a0>)
 8008620:	f7f8 f85c 	bl	80006dc <__aeabi_dadd>
 8008624:	9010      	str	r0, [sp, #64]	; 0x40
 8008626:	9111      	str	r1, [sp, #68]	; 0x44
 8008628:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800862a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800862c:	9208      	str	r2, [sp, #32]
 800862e:	9309      	str	r3, [sp, #36]	; 0x24
 8008630:	4a95      	ldr	r2, [pc, #596]	; (8008888 <_dtoa_r+0x6a4>)
 8008632:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008634:	4694      	mov	ip, r2
 8008636:	4463      	add	r3, ip
 8008638:	9317      	str	r3, [sp, #92]	; 0x5c
 800863a:	9309      	str	r3, [sp, #36]	; 0x24
 800863c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800863e:	2b00      	cmp	r3, #0
 8008640:	d161      	bne.n	8008706 <_dtoa_r+0x522>
 8008642:	2200      	movs	r2, #0
 8008644:	0020      	movs	r0, r4
 8008646:	0029      	movs	r1, r5
 8008648:	4b90      	ldr	r3, [pc, #576]	; (800888c <_dtoa_r+0x6a8>)
 800864a:	f7f9 f9f1 	bl	8001a30 <__aeabi_dsub>
 800864e:	9a08      	ldr	r2, [sp, #32]
 8008650:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008652:	0004      	movs	r4, r0
 8008654:	000d      	movs	r5, r1
 8008656:	f7f7 ff13 	bl	8000480 <__aeabi_dcmpgt>
 800865a:	2800      	cmp	r0, #0
 800865c:	d000      	beq.n	8008660 <_dtoa_r+0x47c>
 800865e:	e2af      	b.n	8008bc0 <_dtoa_r+0x9dc>
 8008660:	488b      	ldr	r0, [pc, #556]	; (8008890 <_dtoa_r+0x6ac>)
 8008662:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008664:	4684      	mov	ip, r0
 8008666:	4461      	add	r1, ip
 8008668:	000b      	movs	r3, r1
 800866a:	0020      	movs	r0, r4
 800866c:	0029      	movs	r1, r5
 800866e:	9a08      	ldr	r2, [sp, #32]
 8008670:	f7f7 fef2 	bl	8000458 <__aeabi_dcmplt>
 8008674:	2800      	cmp	r0, #0
 8008676:	d000      	beq.n	800867a <_dtoa_r+0x496>
 8008678:	e29f      	b.n	8008bba <_dtoa_r+0x9d6>
 800867a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800867c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800867e:	9308      	str	r3, [sp, #32]
 8008680:	9409      	str	r4, [sp, #36]	; 0x24
 8008682:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008684:	2b00      	cmp	r3, #0
 8008686:	da00      	bge.n	800868a <_dtoa_r+0x4a6>
 8008688:	e172      	b.n	8008970 <_dtoa_r+0x78c>
 800868a:	9a02      	ldr	r2, [sp, #8]
 800868c:	2a0e      	cmp	r2, #14
 800868e:	dd00      	ble.n	8008692 <_dtoa_r+0x4ae>
 8008690:	e16e      	b.n	8008970 <_dtoa_r+0x78c>
 8008692:	4b78      	ldr	r3, [pc, #480]	; (8008874 <_dtoa_r+0x690>)
 8008694:	00d2      	lsls	r2, r2, #3
 8008696:	189b      	adds	r3, r3, r2
 8008698:	685c      	ldr	r4, [r3, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	930a      	str	r3, [sp, #40]	; 0x28
 800869e:	940b      	str	r4, [sp, #44]	; 0x2c
 80086a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	db00      	blt.n	80086a8 <_dtoa_r+0x4c4>
 80086a6:	e0f7      	b.n	8008898 <_dtoa_r+0x6b4>
 80086a8:	9b07      	ldr	r3, [sp, #28]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	dd00      	ble.n	80086b0 <_dtoa_r+0x4cc>
 80086ae:	e0f3      	b.n	8008898 <_dtoa_r+0x6b4>
 80086b0:	d000      	beq.n	80086b4 <_dtoa_r+0x4d0>
 80086b2:	e282      	b.n	8008bba <_dtoa_r+0x9d6>
 80086b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80086b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80086b8:	2200      	movs	r2, #0
 80086ba:	4b74      	ldr	r3, [pc, #464]	; (800888c <_dtoa_r+0x6a8>)
 80086bc:	f7f8 ff4c 	bl	8001558 <__aeabi_dmul>
 80086c0:	9a08      	ldr	r2, [sp, #32]
 80086c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c4:	f7f7 fee6 	bl	8000494 <__aeabi_dcmpge>
 80086c8:	9e07      	ldr	r6, [sp, #28]
 80086ca:	0035      	movs	r5, r6
 80086cc:	2800      	cmp	r0, #0
 80086ce:	d000      	beq.n	80086d2 <_dtoa_r+0x4ee>
 80086d0:	e259      	b.n	8008b86 <_dtoa_r+0x9a2>
 80086d2:	9b06      	ldr	r3, [sp, #24]
 80086d4:	9a06      	ldr	r2, [sp, #24]
 80086d6:	3301      	adds	r3, #1
 80086d8:	9308      	str	r3, [sp, #32]
 80086da:	2331      	movs	r3, #49	; 0x31
 80086dc:	7013      	strb	r3, [r2, #0]
 80086de:	9b02      	ldr	r3, [sp, #8]
 80086e0:	3301      	adds	r3, #1
 80086e2:	9302      	str	r3, [sp, #8]
 80086e4:	e254      	b.n	8008b90 <_dtoa_r+0x9ac>
 80086e6:	4234      	tst	r4, r6
 80086e8:	d007      	beq.n	80086fa <_dtoa_r+0x516>
 80086ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80086ec:	3301      	adds	r3, #1
 80086ee:	9310      	str	r3, [sp, #64]	; 0x40
 80086f0:	682a      	ldr	r2, [r5, #0]
 80086f2:	686b      	ldr	r3, [r5, #4]
 80086f4:	f7f8 ff30 	bl	8001558 <__aeabi_dmul>
 80086f8:	0033      	movs	r3, r6
 80086fa:	1064      	asrs	r4, r4, #1
 80086fc:	3508      	adds	r5, #8
 80086fe:	e75a      	b.n	80085b6 <_dtoa_r+0x3d2>
 8008700:	9e02      	ldr	r6, [sp, #8]
 8008702:	9b07      	ldr	r3, [sp, #28]
 8008704:	e780      	b.n	8008608 <_dtoa_r+0x424>
 8008706:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008708:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800870a:	1e5a      	subs	r2, r3, #1
 800870c:	4b59      	ldr	r3, [pc, #356]	; (8008874 <_dtoa_r+0x690>)
 800870e:	00d2      	lsls	r2, r2, #3
 8008710:	189b      	adds	r3, r3, r2
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	2900      	cmp	r1, #0
 8008718:	d051      	beq.n	80087be <_dtoa_r+0x5da>
 800871a:	2000      	movs	r0, #0
 800871c:	495d      	ldr	r1, [pc, #372]	; (8008894 <_dtoa_r+0x6b0>)
 800871e:	f7f8 fb19 	bl	8000d54 <__aeabi_ddiv>
 8008722:	9a08      	ldr	r2, [sp, #32]
 8008724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008726:	f7f9 f983 	bl	8001a30 <__aeabi_dsub>
 800872a:	9a06      	ldr	r2, [sp, #24]
 800872c:	9b06      	ldr	r3, [sp, #24]
 800872e:	4694      	mov	ip, r2
 8008730:	9317      	str	r3, [sp, #92]	; 0x5c
 8008732:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008734:	9010      	str	r0, [sp, #64]	; 0x40
 8008736:	9111      	str	r1, [sp, #68]	; 0x44
 8008738:	4463      	add	r3, ip
 800873a:	9319      	str	r3, [sp, #100]	; 0x64
 800873c:	0029      	movs	r1, r5
 800873e:	0020      	movs	r0, r4
 8008740:	f7f9 fd26 	bl	8002190 <__aeabi_d2iz>
 8008744:	9014      	str	r0, [sp, #80]	; 0x50
 8008746:	f7f9 fd59 	bl	80021fc <__aeabi_i2d>
 800874a:	0002      	movs	r2, r0
 800874c:	000b      	movs	r3, r1
 800874e:	0020      	movs	r0, r4
 8008750:	0029      	movs	r1, r5
 8008752:	f7f9 f96d 	bl	8001a30 <__aeabi_dsub>
 8008756:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008758:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800875a:	3301      	adds	r3, #1
 800875c:	9308      	str	r3, [sp, #32]
 800875e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008760:	0004      	movs	r4, r0
 8008762:	3330      	adds	r3, #48	; 0x30
 8008764:	7013      	strb	r3, [r2, #0]
 8008766:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008768:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800876a:	000d      	movs	r5, r1
 800876c:	f7f7 fe74 	bl	8000458 <__aeabi_dcmplt>
 8008770:	2800      	cmp	r0, #0
 8008772:	d175      	bne.n	8008860 <_dtoa_r+0x67c>
 8008774:	0022      	movs	r2, r4
 8008776:	002b      	movs	r3, r5
 8008778:	2000      	movs	r0, #0
 800877a:	4940      	ldr	r1, [pc, #256]	; (800887c <_dtoa_r+0x698>)
 800877c:	f7f9 f958 	bl	8001a30 <__aeabi_dsub>
 8008780:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008782:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008784:	f7f7 fe68 	bl	8000458 <__aeabi_dcmplt>
 8008788:	2800      	cmp	r0, #0
 800878a:	d000      	beq.n	800878e <_dtoa_r+0x5aa>
 800878c:	e0d2      	b.n	8008934 <_dtoa_r+0x750>
 800878e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008790:	9a08      	ldr	r2, [sp, #32]
 8008792:	4293      	cmp	r3, r2
 8008794:	d100      	bne.n	8008798 <_dtoa_r+0x5b4>
 8008796:	e770      	b.n	800867a <_dtoa_r+0x496>
 8008798:	9810      	ldr	r0, [sp, #64]	; 0x40
 800879a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800879c:	2200      	movs	r2, #0
 800879e:	4b38      	ldr	r3, [pc, #224]	; (8008880 <_dtoa_r+0x69c>)
 80087a0:	f7f8 feda 	bl	8001558 <__aeabi_dmul>
 80087a4:	4b36      	ldr	r3, [pc, #216]	; (8008880 <_dtoa_r+0x69c>)
 80087a6:	9010      	str	r0, [sp, #64]	; 0x40
 80087a8:	9111      	str	r1, [sp, #68]	; 0x44
 80087aa:	2200      	movs	r2, #0
 80087ac:	0020      	movs	r0, r4
 80087ae:	0029      	movs	r1, r5
 80087b0:	f7f8 fed2 	bl	8001558 <__aeabi_dmul>
 80087b4:	9b08      	ldr	r3, [sp, #32]
 80087b6:	0004      	movs	r4, r0
 80087b8:	000d      	movs	r5, r1
 80087ba:	9317      	str	r3, [sp, #92]	; 0x5c
 80087bc:	e7be      	b.n	800873c <_dtoa_r+0x558>
 80087be:	9808      	ldr	r0, [sp, #32]
 80087c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80087c2:	f7f8 fec9 	bl	8001558 <__aeabi_dmul>
 80087c6:	9a06      	ldr	r2, [sp, #24]
 80087c8:	9b06      	ldr	r3, [sp, #24]
 80087ca:	4694      	mov	ip, r2
 80087cc:	9308      	str	r3, [sp, #32]
 80087ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087d0:	9010      	str	r0, [sp, #64]	; 0x40
 80087d2:	9111      	str	r1, [sp, #68]	; 0x44
 80087d4:	4463      	add	r3, ip
 80087d6:	9319      	str	r3, [sp, #100]	; 0x64
 80087d8:	0029      	movs	r1, r5
 80087da:	0020      	movs	r0, r4
 80087dc:	f7f9 fcd8 	bl	8002190 <__aeabi_d2iz>
 80087e0:	9017      	str	r0, [sp, #92]	; 0x5c
 80087e2:	f7f9 fd0b 	bl	80021fc <__aeabi_i2d>
 80087e6:	0002      	movs	r2, r0
 80087e8:	000b      	movs	r3, r1
 80087ea:	0020      	movs	r0, r4
 80087ec:	0029      	movs	r1, r5
 80087ee:	f7f9 f91f 	bl	8001a30 <__aeabi_dsub>
 80087f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087f4:	9a08      	ldr	r2, [sp, #32]
 80087f6:	3330      	adds	r3, #48	; 0x30
 80087f8:	7013      	strb	r3, [r2, #0]
 80087fa:	0013      	movs	r3, r2
 80087fc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80087fe:	3301      	adds	r3, #1
 8008800:	0004      	movs	r4, r0
 8008802:	000d      	movs	r5, r1
 8008804:	9308      	str	r3, [sp, #32]
 8008806:	4293      	cmp	r3, r2
 8008808:	d12c      	bne.n	8008864 <_dtoa_r+0x680>
 800880a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800880c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800880e:	9a06      	ldr	r2, [sp, #24]
 8008810:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008812:	4694      	mov	ip, r2
 8008814:	4463      	add	r3, ip
 8008816:	2200      	movs	r2, #0
 8008818:	9308      	str	r3, [sp, #32]
 800881a:	4b1e      	ldr	r3, [pc, #120]	; (8008894 <_dtoa_r+0x6b0>)
 800881c:	f7f7 ff5e 	bl	80006dc <__aeabi_dadd>
 8008820:	0002      	movs	r2, r0
 8008822:	000b      	movs	r3, r1
 8008824:	0020      	movs	r0, r4
 8008826:	0029      	movs	r1, r5
 8008828:	f7f7 fe2a 	bl	8000480 <__aeabi_dcmpgt>
 800882c:	2800      	cmp	r0, #0
 800882e:	d000      	beq.n	8008832 <_dtoa_r+0x64e>
 8008830:	e080      	b.n	8008934 <_dtoa_r+0x750>
 8008832:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008834:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008836:	2000      	movs	r0, #0
 8008838:	4916      	ldr	r1, [pc, #88]	; (8008894 <_dtoa_r+0x6b0>)
 800883a:	f7f9 f8f9 	bl	8001a30 <__aeabi_dsub>
 800883e:	0002      	movs	r2, r0
 8008840:	000b      	movs	r3, r1
 8008842:	0020      	movs	r0, r4
 8008844:	0029      	movs	r1, r5
 8008846:	f7f7 fe07 	bl	8000458 <__aeabi_dcmplt>
 800884a:	2800      	cmp	r0, #0
 800884c:	d100      	bne.n	8008850 <_dtoa_r+0x66c>
 800884e:	e714      	b.n	800867a <_dtoa_r+0x496>
 8008850:	9b08      	ldr	r3, [sp, #32]
 8008852:	001a      	movs	r2, r3
 8008854:	3a01      	subs	r2, #1
 8008856:	9208      	str	r2, [sp, #32]
 8008858:	7812      	ldrb	r2, [r2, #0]
 800885a:	2a30      	cmp	r2, #48	; 0x30
 800885c:	d0f8      	beq.n	8008850 <_dtoa_r+0x66c>
 800885e:	9308      	str	r3, [sp, #32]
 8008860:	9602      	str	r6, [sp, #8]
 8008862:	e055      	b.n	8008910 <_dtoa_r+0x72c>
 8008864:	2200      	movs	r2, #0
 8008866:	4b06      	ldr	r3, [pc, #24]	; (8008880 <_dtoa_r+0x69c>)
 8008868:	f7f8 fe76 	bl	8001558 <__aeabi_dmul>
 800886c:	0004      	movs	r4, r0
 800886e:	000d      	movs	r5, r1
 8008870:	e7b2      	b.n	80087d8 <_dtoa_r+0x5f4>
 8008872:	46c0      	nop			; (mov r8, r8)
 8008874:	0800a990 	.word	0x0800a990
 8008878:	0800a968 	.word	0x0800a968
 800887c:	3ff00000 	.word	0x3ff00000
 8008880:	40240000 	.word	0x40240000
 8008884:	401c0000 	.word	0x401c0000
 8008888:	fcc00000 	.word	0xfcc00000
 800888c:	40140000 	.word	0x40140000
 8008890:	7cc00000 	.word	0x7cc00000
 8008894:	3fe00000 	.word	0x3fe00000
 8008898:	9b07      	ldr	r3, [sp, #28]
 800889a:	9e06      	ldr	r6, [sp, #24]
 800889c:	3b01      	subs	r3, #1
 800889e:	199b      	adds	r3, r3, r6
 80088a0:	930c      	str	r3, [sp, #48]	; 0x30
 80088a2:	9c08      	ldr	r4, [sp, #32]
 80088a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80088a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088aa:	0020      	movs	r0, r4
 80088ac:	0029      	movs	r1, r5
 80088ae:	f7f8 fa51 	bl	8000d54 <__aeabi_ddiv>
 80088b2:	f7f9 fc6d 	bl	8002190 <__aeabi_d2iz>
 80088b6:	9007      	str	r0, [sp, #28]
 80088b8:	f7f9 fca0 	bl	80021fc <__aeabi_i2d>
 80088bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088c0:	f7f8 fe4a 	bl	8001558 <__aeabi_dmul>
 80088c4:	0002      	movs	r2, r0
 80088c6:	000b      	movs	r3, r1
 80088c8:	0020      	movs	r0, r4
 80088ca:	0029      	movs	r1, r5
 80088cc:	f7f9 f8b0 	bl	8001a30 <__aeabi_dsub>
 80088d0:	0033      	movs	r3, r6
 80088d2:	9a07      	ldr	r2, [sp, #28]
 80088d4:	3601      	adds	r6, #1
 80088d6:	3230      	adds	r2, #48	; 0x30
 80088d8:	701a      	strb	r2, [r3, #0]
 80088da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088dc:	9608      	str	r6, [sp, #32]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d139      	bne.n	8008956 <_dtoa_r+0x772>
 80088e2:	0002      	movs	r2, r0
 80088e4:	000b      	movs	r3, r1
 80088e6:	f7f7 fef9 	bl	80006dc <__aeabi_dadd>
 80088ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088ee:	0004      	movs	r4, r0
 80088f0:	000d      	movs	r5, r1
 80088f2:	f7f7 fdc5 	bl	8000480 <__aeabi_dcmpgt>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d11b      	bne.n	8008932 <_dtoa_r+0x74e>
 80088fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088fe:	0020      	movs	r0, r4
 8008900:	0029      	movs	r1, r5
 8008902:	f7f7 fda3 	bl	800044c <__aeabi_dcmpeq>
 8008906:	2800      	cmp	r0, #0
 8008908:	d002      	beq.n	8008910 <_dtoa_r+0x72c>
 800890a:	9b07      	ldr	r3, [sp, #28]
 800890c:	07db      	lsls	r3, r3, #31
 800890e:	d410      	bmi.n	8008932 <_dtoa_r+0x74e>
 8008910:	0038      	movs	r0, r7
 8008912:	9905      	ldr	r1, [sp, #20]
 8008914:	f000 fae6 	bl	8008ee4 <_Bfree>
 8008918:	2300      	movs	r3, #0
 800891a:	9a08      	ldr	r2, [sp, #32]
 800891c:	9802      	ldr	r0, [sp, #8]
 800891e:	7013      	strb	r3, [r2, #0]
 8008920:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008922:	3001      	adds	r0, #1
 8008924:	6018      	str	r0, [r3, #0]
 8008926:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008928:	2b00      	cmp	r3, #0
 800892a:	d100      	bne.n	800892e <_dtoa_r+0x74a>
 800892c:	e4a6      	b.n	800827c <_dtoa_r+0x98>
 800892e:	601a      	str	r2, [r3, #0]
 8008930:	e4a4      	b.n	800827c <_dtoa_r+0x98>
 8008932:	9e02      	ldr	r6, [sp, #8]
 8008934:	9b08      	ldr	r3, [sp, #32]
 8008936:	9308      	str	r3, [sp, #32]
 8008938:	3b01      	subs	r3, #1
 800893a:	781a      	ldrb	r2, [r3, #0]
 800893c:	2a39      	cmp	r2, #57	; 0x39
 800893e:	d106      	bne.n	800894e <_dtoa_r+0x76a>
 8008940:	9a06      	ldr	r2, [sp, #24]
 8008942:	429a      	cmp	r2, r3
 8008944:	d1f7      	bne.n	8008936 <_dtoa_r+0x752>
 8008946:	2230      	movs	r2, #48	; 0x30
 8008948:	9906      	ldr	r1, [sp, #24]
 800894a:	3601      	adds	r6, #1
 800894c:	700a      	strb	r2, [r1, #0]
 800894e:	781a      	ldrb	r2, [r3, #0]
 8008950:	3201      	adds	r2, #1
 8008952:	701a      	strb	r2, [r3, #0]
 8008954:	e784      	b.n	8008860 <_dtoa_r+0x67c>
 8008956:	2200      	movs	r2, #0
 8008958:	4baa      	ldr	r3, [pc, #680]	; (8008c04 <_dtoa_r+0xa20>)
 800895a:	f7f8 fdfd 	bl	8001558 <__aeabi_dmul>
 800895e:	2200      	movs	r2, #0
 8008960:	2300      	movs	r3, #0
 8008962:	0004      	movs	r4, r0
 8008964:	000d      	movs	r5, r1
 8008966:	f7f7 fd71 	bl	800044c <__aeabi_dcmpeq>
 800896a:	2800      	cmp	r0, #0
 800896c:	d09b      	beq.n	80088a6 <_dtoa_r+0x6c2>
 800896e:	e7cf      	b.n	8008910 <_dtoa_r+0x72c>
 8008970:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008972:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008974:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008976:	2d00      	cmp	r5, #0
 8008978:	d012      	beq.n	80089a0 <_dtoa_r+0x7bc>
 800897a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800897c:	2a01      	cmp	r2, #1
 800897e:	dc66      	bgt.n	8008a4e <_dtoa_r+0x86a>
 8008980:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008982:	2a00      	cmp	r2, #0
 8008984:	d05d      	beq.n	8008a42 <_dtoa_r+0x85e>
 8008986:	4aa0      	ldr	r2, [pc, #640]	; (8008c08 <_dtoa_r+0xa24>)
 8008988:	189b      	adds	r3, r3, r2
 800898a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800898c:	2101      	movs	r1, #1
 800898e:	18d2      	adds	r2, r2, r3
 8008990:	920a      	str	r2, [sp, #40]	; 0x28
 8008992:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008994:	0038      	movs	r0, r7
 8008996:	18d3      	adds	r3, r2, r3
 8008998:	930d      	str	r3, [sp, #52]	; 0x34
 800899a:	f000 fb53 	bl	8009044 <__i2b>
 800899e:	0005      	movs	r5, r0
 80089a0:	2c00      	cmp	r4, #0
 80089a2:	dd0e      	ble.n	80089c2 <_dtoa_r+0x7de>
 80089a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	dd0b      	ble.n	80089c2 <_dtoa_r+0x7de>
 80089aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089ac:	0023      	movs	r3, r4
 80089ae:	4294      	cmp	r4, r2
 80089b0:	dd00      	ble.n	80089b4 <_dtoa_r+0x7d0>
 80089b2:	0013      	movs	r3, r2
 80089b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089b6:	1ae4      	subs	r4, r4, r3
 80089b8:	1ad2      	subs	r2, r2, r3
 80089ba:	920a      	str	r2, [sp, #40]	; 0x28
 80089bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089be:	1ad3      	subs	r3, r2, r3
 80089c0:	930d      	str	r3, [sp, #52]	; 0x34
 80089c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d01f      	beq.n	8008a08 <_dtoa_r+0x824>
 80089c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d054      	beq.n	8008a78 <_dtoa_r+0x894>
 80089ce:	2e00      	cmp	r6, #0
 80089d0:	dd11      	ble.n	80089f6 <_dtoa_r+0x812>
 80089d2:	0029      	movs	r1, r5
 80089d4:	0032      	movs	r2, r6
 80089d6:	0038      	movs	r0, r7
 80089d8:	f000 fbfa 	bl	80091d0 <__pow5mult>
 80089dc:	9a05      	ldr	r2, [sp, #20]
 80089de:	0001      	movs	r1, r0
 80089e0:	0005      	movs	r5, r0
 80089e2:	0038      	movs	r0, r7
 80089e4:	f000 fb44 	bl	8009070 <__multiply>
 80089e8:	9905      	ldr	r1, [sp, #20]
 80089ea:	9014      	str	r0, [sp, #80]	; 0x50
 80089ec:	0038      	movs	r0, r7
 80089ee:	f000 fa79 	bl	8008ee4 <_Bfree>
 80089f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089f4:	9305      	str	r3, [sp, #20]
 80089f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089f8:	1b9a      	subs	r2, r3, r6
 80089fa:	42b3      	cmp	r3, r6
 80089fc:	d004      	beq.n	8008a08 <_dtoa_r+0x824>
 80089fe:	0038      	movs	r0, r7
 8008a00:	9905      	ldr	r1, [sp, #20]
 8008a02:	f000 fbe5 	bl	80091d0 <__pow5mult>
 8008a06:	9005      	str	r0, [sp, #20]
 8008a08:	2101      	movs	r1, #1
 8008a0a:	0038      	movs	r0, r7
 8008a0c:	f000 fb1a 	bl	8009044 <__i2b>
 8008a10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a12:	0006      	movs	r6, r0
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	dd31      	ble.n	8008a7c <_dtoa_r+0x898>
 8008a18:	001a      	movs	r2, r3
 8008a1a:	0001      	movs	r1, r0
 8008a1c:	0038      	movs	r0, r7
 8008a1e:	f000 fbd7 	bl	80091d0 <__pow5mult>
 8008a22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a24:	0006      	movs	r6, r0
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	dd2d      	ble.n	8008a86 <_dtoa_r+0x8a2>
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	930e      	str	r3, [sp, #56]	; 0x38
 8008a2e:	6933      	ldr	r3, [r6, #16]
 8008a30:	3303      	adds	r3, #3
 8008a32:	009b      	lsls	r3, r3, #2
 8008a34:	18f3      	adds	r3, r6, r3
 8008a36:	6858      	ldr	r0, [r3, #4]
 8008a38:	f000 fabc 	bl	8008fb4 <__hi0bits>
 8008a3c:	2320      	movs	r3, #32
 8008a3e:	1a18      	subs	r0, r3, r0
 8008a40:	e039      	b.n	8008ab6 <_dtoa_r+0x8d2>
 8008a42:	2336      	movs	r3, #54	; 0x36
 8008a44:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008a46:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008a48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a4a:	1a9b      	subs	r3, r3, r2
 8008a4c:	e79d      	b.n	800898a <_dtoa_r+0x7a6>
 8008a4e:	9b07      	ldr	r3, [sp, #28]
 8008a50:	1e5e      	subs	r6, r3, #1
 8008a52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a54:	42b3      	cmp	r3, r6
 8008a56:	db07      	blt.n	8008a68 <_dtoa_r+0x884>
 8008a58:	1b9e      	subs	r6, r3, r6
 8008a5a:	9b07      	ldr	r3, [sp, #28]
 8008a5c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	da93      	bge.n	800898a <_dtoa_r+0x7a6>
 8008a62:	1ae4      	subs	r4, r4, r3
 8008a64:	2300      	movs	r3, #0
 8008a66:	e790      	b.n	800898a <_dtoa_r+0x7a6>
 8008a68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a6a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008a6c:	1af3      	subs	r3, r6, r3
 8008a6e:	18d3      	adds	r3, r2, r3
 8008a70:	960e      	str	r6, [sp, #56]	; 0x38
 8008a72:	9315      	str	r3, [sp, #84]	; 0x54
 8008a74:	2600      	movs	r6, #0
 8008a76:	e7f0      	b.n	8008a5a <_dtoa_r+0x876>
 8008a78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a7a:	e7c0      	b.n	80089fe <_dtoa_r+0x81a>
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	930e      	str	r3, [sp, #56]	; 0x38
 8008a80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a82:	2b01      	cmp	r3, #1
 8008a84:	dc13      	bgt.n	8008aae <_dtoa_r+0x8ca>
 8008a86:	2300      	movs	r3, #0
 8008a88:	930e      	str	r3, [sp, #56]	; 0x38
 8008a8a:	9b08      	ldr	r3, [sp, #32]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d10e      	bne.n	8008aae <_dtoa_r+0x8ca>
 8008a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a92:	031b      	lsls	r3, r3, #12
 8008a94:	d10b      	bne.n	8008aae <_dtoa_r+0x8ca>
 8008a96:	4b5d      	ldr	r3, [pc, #372]	; (8008c0c <_dtoa_r+0xa28>)
 8008a98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a9a:	4213      	tst	r3, r2
 8008a9c:	d007      	beq.n	8008aae <_dtoa_r+0x8ca>
 8008a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	930a      	str	r3, [sp, #40]	; 0x28
 8008aa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	930d      	str	r3, [sp, #52]	; 0x34
 8008aaa:	2301      	movs	r3, #1
 8008aac:	930e      	str	r3, [sp, #56]	; 0x38
 8008aae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ab0:	2001      	movs	r0, #1
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1bb      	bne.n	8008a2e <_dtoa_r+0x84a>
 8008ab6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ab8:	221f      	movs	r2, #31
 8008aba:	1818      	adds	r0, r3, r0
 8008abc:	0003      	movs	r3, r0
 8008abe:	4013      	ands	r3, r2
 8008ac0:	4210      	tst	r0, r2
 8008ac2:	d046      	beq.n	8008b52 <_dtoa_r+0x96e>
 8008ac4:	3201      	adds	r2, #1
 8008ac6:	1ad2      	subs	r2, r2, r3
 8008ac8:	2a04      	cmp	r2, #4
 8008aca:	dd3f      	ble.n	8008b4c <_dtoa_r+0x968>
 8008acc:	221c      	movs	r2, #28
 8008ace:	1ad3      	subs	r3, r2, r3
 8008ad0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ad2:	18e4      	adds	r4, r4, r3
 8008ad4:	18d2      	adds	r2, r2, r3
 8008ad6:	920a      	str	r2, [sp, #40]	; 0x28
 8008ad8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ada:	18d3      	adds	r3, r2, r3
 8008adc:	930d      	str	r3, [sp, #52]	; 0x34
 8008ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	dd05      	ble.n	8008af0 <_dtoa_r+0x90c>
 8008ae4:	001a      	movs	r2, r3
 8008ae6:	0038      	movs	r0, r7
 8008ae8:	9905      	ldr	r1, [sp, #20]
 8008aea:	f000 fbcd 	bl	8009288 <__lshift>
 8008aee:	9005      	str	r0, [sp, #20]
 8008af0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	dd05      	ble.n	8008b02 <_dtoa_r+0x91e>
 8008af6:	0031      	movs	r1, r6
 8008af8:	001a      	movs	r2, r3
 8008afa:	0038      	movs	r0, r7
 8008afc:	f000 fbc4 	bl	8009288 <__lshift>
 8008b00:	0006      	movs	r6, r0
 8008b02:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d026      	beq.n	8008b56 <_dtoa_r+0x972>
 8008b08:	0031      	movs	r1, r6
 8008b0a:	9805      	ldr	r0, [sp, #20]
 8008b0c:	f000 fc2a 	bl	8009364 <__mcmp>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	da20      	bge.n	8008b56 <_dtoa_r+0x972>
 8008b14:	9b02      	ldr	r3, [sp, #8]
 8008b16:	220a      	movs	r2, #10
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	9302      	str	r3, [sp, #8]
 8008b1c:	0038      	movs	r0, r7
 8008b1e:	2300      	movs	r3, #0
 8008b20:	9905      	ldr	r1, [sp, #20]
 8008b22:	f000 fa03 	bl	8008f2c <__multadd>
 8008b26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b28:	9005      	str	r0, [sp, #20]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d100      	bne.n	8008b30 <_dtoa_r+0x94c>
 8008b2e:	e166      	b.n	8008dfe <_dtoa_r+0xc1a>
 8008b30:	2300      	movs	r3, #0
 8008b32:	0029      	movs	r1, r5
 8008b34:	220a      	movs	r2, #10
 8008b36:	0038      	movs	r0, r7
 8008b38:	f000 f9f8 	bl	8008f2c <__multadd>
 8008b3c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b3e:	0005      	movs	r5, r0
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	dc47      	bgt.n	8008bd4 <_dtoa_r+0x9f0>
 8008b44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b46:	2b02      	cmp	r3, #2
 8008b48:	dc0d      	bgt.n	8008b66 <_dtoa_r+0x982>
 8008b4a:	e043      	b.n	8008bd4 <_dtoa_r+0x9f0>
 8008b4c:	2a04      	cmp	r2, #4
 8008b4e:	d0c6      	beq.n	8008ade <_dtoa_r+0x8fa>
 8008b50:	0013      	movs	r3, r2
 8008b52:	331c      	adds	r3, #28
 8008b54:	e7bc      	b.n	8008ad0 <_dtoa_r+0x8ec>
 8008b56:	9b07      	ldr	r3, [sp, #28]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	dc35      	bgt.n	8008bc8 <_dtoa_r+0x9e4>
 8008b5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b5e:	2b02      	cmp	r3, #2
 8008b60:	dd32      	ble.n	8008bc8 <_dtoa_r+0x9e4>
 8008b62:	9b07      	ldr	r3, [sp, #28]
 8008b64:	930c      	str	r3, [sp, #48]	; 0x30
 8008b66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d10c      	bne.n	8008b86 <_dtoa_r+0x9a2>
 8008b6c:	0031      	movs	r1, r6
 8008b6e:	2205      	movs	r2, #5
 8008b70:	0038      	movs	r0, r7
 8008b72:	f000 f9db 	bl	8008f2c <__multadd>
 8008b76:	0006      	movs	r6, r0
 8008b78:	0001      	movs	r1, r0
 8008b7a:	9805      	ldr	r0, [sp, #20]
 8008b7c:	f000 fbf2 	bl	8009364 <__mcmp>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	dd00      	ble.n	8008b86 <_dtoa_r+0x9a2>
 8008b84:	e5a5      	b.n	80086d2 <_dtoa_r+0x4ee>
 8008b86:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008b88:	43db      	mvns	r3, r3
 8008b8a:	9302      	str	r3, [sp, #8]
 8008b8c:	9b06      	ldr	r3, [sp, #24]
 8008b8e:	9308      	str	r3, [sp, #32]
 8008b90:	2400      	movs	r4, #0
 8008b92:	0031      	movs	r1, r6
 8008b94:	0038      	movs	r0, r7
 8008b96:	f000 f9a5 	bl	8008ee4 <_Bfree>
 8008b9a:	2d00      	cmp	r5, #0
 8008b9c:	d100      	bne.n	8008ba0 <_dtoa_r+0x9bc>
 8008b9e:	e6b7      	b.n	8008910 <_dtoa_r+0x72c>
 8008ba0:	2c00      	cmp	r4, #0
 8008ba2:	d005      	beq.n	8008bb0 <_dtoa_r+0x9cc>
 8008ba4:	42ac      	cmp	r4, r5
 8008ba6:	d003      	beq.n	8008bb0 <_dtoa_r+0x9cc>
 8008ba8:	0021      	movs	r1, r4
 8008baa:	0038      	movs	r0, r7
 8008bac:	f000 f99a 	bl	8008ee4 <_Bfree>
 8008bb0:	0029      	movs	r1, r5
 8008bb2:	0038      	movs	r0, r7
 8008bb4:	f000 f996 	bl	8008ee4 <_Bfree>
 8008bb8:	e6aa      	b.n	8008910 <_dtoa_r+0x72c>
 8008bba:	2600      	movs	r6, #0
 8008bbc:	0035      	movs	r5, r6
 8008bbe:	e7e2      	b.n	8008b86 <_dtoa_r+0x9a2>
 8008bc0:	9602      	str	r6, [sp, #8]
 8008bc2:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8008bc4:	0035      	movs	r5, r6
 8008bc6:	e584      	b.n	80086d2 <_dtoa_r+0x4ee>
 8008bc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d100      	bne.n	8008bd0 <_dtoa_r+0x9ec>
 8008bce:	e0ce      	b.n	8008d6e <_dtoa_r+0xb8a>
 8008bd0:	9b07      	ldr	r3, [sp, #28]
 8008bd2:	930c      	str	r3, [sp, #48]	; 0x30
 8008bd4:	2c00      	cmp	r4, #0
 8008bd6:	dd05      	ble.n	8008be4 <_dtoa_r+0xa00>
 8008bd8:	0029      	movs	r1, r5
 8008bda:	0022      	movs	r2, r4
 8008bdc:	0038      	movs	r0, r7
 8008bde:	f000 fb53 	bl	8009288 <__lshift>
 8008be2:	0005      	movs	r5, r0
 8008be4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008be6:	0028      	movs	r0, r5
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d022      	beq.n	8008c32 <_dtoa_r+0xa4e>
 8008bec:	0038      	movs	r0, r7
 8008bee:	6869      	ldr	r1, [r5, #4]
 8008bf0:	f000 f934 	bl	8008e5c <_Balloc>
 8008bf4:	1e04      	subs	r4, r0, #0
 8008bf6:	d10f      	bne.n	8008c18 <_dtoa_r+0xa34>
 8008bf8:	0002      	movs	r2, r0
 8008bfa:	4b05      	ldr	r3, [pc, #20]	; (8008c10 <_dtoa_r+0xa2c>)
 8008bfc:	4905      	ldr	r1, [pc, #20]	; (8008c14 <_dtoa_r+0xa30>)
 8008bfe:	f7ff fb06 	bl	800820e <_dtoa_r+0x2a>
 8008c02:	46c0      	nop			; (mov r8, r8)
 8008c04:	40240000 	.word	0x40240000
 8008c08:	00000433 	.word	0x00000433
 8008c0c:	7ff00000 	.word	0x7ff00000
 8008c10:	0800a8fb 	.word	0x0800a8fb
 8008c14:	000002ea 	.word	0x000002ea
 8008c18:	0029      	movs	r1, r5
 8008c1a:	692b      	ldr	r3, [r5, #16]
 8008c1c:	310c      	adds	r1, #12
 8008c1e:	1c9a      	adds	r2, r3, #2
 8008c20:	0092      	lsls	r2, r2, #2
 8008c22:	300c      	adds	r0, #12
 8008c24:	f000 f911 	bl	8008e4a <memcpy>
 8008c28:	2201      	movs	r2, #1
 8008c2a:	0021      	movs	r1, r4
 8008c2c:	0038      	movs	r0, r7
 8008c2e:	f000 fb2b 	bl	8009288 <__lshift>
 8008c32:	9b06      	ldr	r3, [sp, #24]
 8008c34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c36:	930a      	str	r3, [sp, #40]	; 0x28
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	189b      	adds	r3, r3, r2
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	002c      	movs	r4, r5
 8008c40:	0005      	movs	r5, r0
 8008c42:	9314      	str	r3, [sp, #80]	; 0x50
 8008c44:	9b08      	ldr	r3, [sp, #32]
 8008c46:	4013      	ands	r3, r2
 8008c48:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c4a:	0031      	movs	r1, r6
 8008c4c:	9805      	ldr	r0, [sp, #20]
 8008c4e:	f7ff fa3d 	bl	80080cc <quorem>
 8008c52:	0003      	movs	r3, r0
 8008c54:	0021      	movs	r1, r4
 8008c56:	3330      	adds	r3, #48	; 0x30
 8008c58:	900d      	str	r0, [sp, #52]	; 0x34
 8008c5a:	9805      	ldr	r0, [sp, #20]
 8008c5c:	9307      	str	r3, [sp, #28]
 8008c5e:	f000 fb81 	bl	8009364 <__mcmp>
 8008c62:	002a      	movs	r2, r5
 8008c64:	900e      	str	r0, [sp, #56]	; 0x38
 8008c66:	0031      	movs	r1, r6
 8008c68:	0038      	movs	r0, r7
 8008c6a:	f000 fb97 	bl	800939c <__mdiff>
 8008c6e:	68c3      	ldr	r3, [r0, #12]
 8008c70:	9008      	str	r0, [sp, #32]
 8008c72:	9310      	str	r3, [sp, #64]	; 0x40
 8008c74:	2301      	movs	r3, #1
 8008c76:	930c      	str	r3, [sp, #48]	; 0x30
 8008c78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d104      	bne.n	8008c88 <_dtoa_r+0xaa4>
 8008c7e:	0001      	movs	r1, r0
 8008c80:	9805      	ldr	r0, [sp, #20]
 8008c82:	f000 fb6f 	bl	8009364 <__mcmp>
 8008c86:	900c      	str	r0, [sp, #48]	; 0x30
 8008c88:	0038      	movs	r0, r7
 8008c8a:	9908      	ldr	r1, [sp, #32]
 8008c8c:	f000 f92a 	bl	8008ee4 <_Bfree>
 8008c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c94:	3301      	adds	r3, #1
 8008c96:	9308      	str	r3, [sp, #32]
 8008c98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	d10c      	bne.n	8008cbc <_dtoa_r+0xad8>
 8008ca2:	9b07      	ldr	r3, [sp, #28]
 8008ca4:	2b39      	cmp	r3, #57	; 0x39
 8008ca6:	d026      	beq.n	8008cf6 <_dtoa_r+0xb12>
 8008ca8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	dd02      	ble.n	8008cb4 <_dtoa_r+0xad0>
 8008cae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008cb0:	3331      	adds	r3, #49	; 0x31
 8008cb2:	9307      	str	r3, [sp, #28]
 8008cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cb6:	9a07      	ldr	r2, [sp, #28]
 8008cb8:	701a      	strb	r2, [r3, #0]
 8008cba:	e76a      	b.n	8008b92 <_dtoa_r+0x9ae>
 8008cbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	db04      	blt.n	8008ccc <_dtoa_r+0xae8>
 8008cc2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	d11f      	bne.n	8008d0c <_dtoa_r+0xb28>
 8008ccc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	ddf0      	ble.n	8008cb4 <_dtoa_r+0xad0>
 8008cd2:	9905      	ldr	r1, [sp, #20]
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	0038      	movs	r0, r7
 8008cd8:	f000 fad6 	bl	8009288 <__lshift>
 8008cdc:	0031      	movs	r1, r6
 8008cde:	9005      	str	r0, [sp, #20]
 8008ce0:	f000 fb40 	bl	8009364 <__mcmp>
 8008ce4:	2800      	cmp	r0, #0
 8008ce6:	dc03      	bgt.n	8008cf0 <_dtoa_r+0xb0c>
 8008ce8:	d1e4      	bne.n	8008cb4 <_dtoa_r+0xad0>
 8008cea:	9b07      	ldr	r3, [sp, #28]
 8008cec:	07db      	lsls	r3, r3, #31
 8008cee:	d5e1      	bpl.n	8008cb4 <_dtoa_r+0xad0>
 8008cf0:	9b07      	ldr	r3, [sp, #28]
 8008cf2:	2b39      	cmp	r3, #57	; 0x39
 8008cf4:	d1db      	bne.n	8008cae <_dtoa_r+0xaca>
 8008cf6:	2339      	movs	r3, #57	; 0x39
 8008cf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cfa:	7013      	strb	r3, [r2, #0]
 8008cfc:	9b08      	ldr	r3, [sp, #32]
 8008cfe:	9308      	str	r3, [sp, #32]
 8008d00:	3b01      	subs	r3, #1
 8008d02:	781a      	ldrb	r2, [r3, #0]
 8008d04:	2a39      	cmp	r2, #57	; 0x39
 8008d06:	d068      	beq.n	8008dda <_dtoa_r+0xbf6>
 8008d08:	3201      	adds	r2, #1
 8008d0a:	e7d5      	b.n	8008cb8 <_dtoa_r+0xad4>
 8008d0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	dd07      	ble.n	8008d22 <_dtoa_r+0xb3e>
 8008d12:	9b07      	ldr	r3, [sp, #28]
 8008d14:	2b39      	cmp	r3, #57	; 0x39
 8008d16:	d0ee      	beq.n	8008cf6 <_dtoa_r+0xb12>
 8008d18:	9b07      	ldr	r3, [sp, #28]
 8008d1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	7013      	strb	r3, [r2, #0]
 8008d20:	e737      	b.n	8008b92 <_dtoa_r+0x9ae>
 8008d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d24:	9a07      	ldr	r2, [sp, #28]
 8008d26:	701a      	strb	r2, [r3, #0]
 8008d28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d03e      	beq.n	8008dae <_dtoa_r+0xbca>
 8008d30:	2300      	movs	r3, #0
 8008d32:	220a      	movs	r2, #10
 8008d34:	9905      	ldr	r1, [sp, #20]
 8008d36:	0038      	movs	r0, r7
 8008d38:	f000 f8f8 	bl	8008f2c <__multadd>
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	9005      	str	r0, [sp, #20]
 8008d40:	220a      	movs	r2, #10
 8008d42:	0021      	movs	r1, r4
 8008d44:	0038      	movs	r0, r7
 8008d46:	42ac      	cmp	r4, r5
 8008d48:	d106      	bne.n	8008d58 <_dtoa_r+0xb74>
 8008d4a:	f000 f8ef 	bl	8008f2c <__multadd>
 8008d4e:	0004      	movs	r4, r0
 8008d50:	0005      	movs	r5, r0
 8008d52:	9b08      	ldr	r3, [sp, #32]
 8008d54:	930a      	str	r3, [sp, #40]	; 0x28
 8008d56:	e778      	b.n	8008c4a <_dtoa_r+0xa66>
 8008d58:	f000 f8e8 	bl	8008f2c <__multadd>
 8008d5c:	0029      	movs	r1, r5
 8008d5e:	0004      	movs	r4, r0
 8008d60:	2300      	movs	r3, #0
 8008d62:	220a      	movs	r2, #10
 8008d64:	0038      	movs	r0, r7
 8008d66:	f000 f8e1 	bl	8008f2c <__multadd>
 8008d6a:	0005      	movs	r5, r0
 8008d6c:	e7f1      	b.n	8008d52 <_dtoa_r+0xb6e>
 8008d6e:	9b07      	ldr	r3, [sp, #28]
 8008d70:	930c      	str	r3, [sp, #48]	; 0x30
 8008d72:	2400      	movs	r4, #0
 8008d74:	0031      	movs	r1, r6
 8008d76:	9805      	ldr	r0, [sp, #20]
 8008d78:	f7ff f9a8 	bl	80080cc <quorem>
 8008d7c:	9b06      	ldr	r3, [sp, #24]
 8008d7e:	3030      	adds	r0, #48	; 0x30
 8008d80:	5518      	strb	r0, [r3, r4]
 8008d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d84:	3401      	adds	r4, #1
 8008d86:	9007      	str	r0, [sp, #28]
 8008d88:	42a3      	cmp	r3, r4
 8008d8a:	dd07      	ble.n	8008d9c <_dtoa_r+0xbb8>
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	220a      	movs	r2, #10
 8008d90:	0038      	movs	r0, r7
 8008d92:	9905      	ldr	r1, [sp, #20]
 8008d94:	f000 f8ca 	bl	8008f2c <__multadd>
 8008d98:	9005      	str	r0, [sp, #20]
 8008d9a:	e7eb      	b.n	8008d74 <_dtoa_r+0xb90>
 8008d9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d9e:	2001      	movs	r0, #1
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	dd00      	ble.n	8008da6 <_dtoa_r+0xbc2>
 8008da4:	0018      	movs	r0, r3
 8008da6:	2400      	movs	r4, #0
 8008da8:	9b06      	ldr	r3, [sp, #24]
 8008daa:	181b      	adds	r3, r3, r0
 8008dac:	9308      	str	r3, [sp, #32]
 8008dae:	9905      	ldr	r1, [sp, #20]
 8008db0:	2201      	movs	r2, #1
 8008db2:	0038      	movs	r0, r7
 8008db4:	f000 fa68 	bl	8009288 <__lshift>
 8008db8:	0031      	movs	r1, r6
 8008dba:	9005      	str	r0, [sp, #20]
 8008dbc:	f000 fad2 	bl	8009364 <__mcmp>
 8008dc0:	2800      	cmp	r0, #0
 8008dc2:	dc9b      	bgt.n	8008cfc <_dtoa_r+0xb18>
 8008dc4:	d102      	bne.n	8008dcc <_dtoa_r+0xbe8>
 8008dc6:	9b07      	ldr	r3, [sp, #28]
 8008dc8:	07db      	lsls	r3, r3, #31
 8008dca:	d497      	bmi.n	8008cfc <_dtoa_r+0xb18>
 8008dcc:	9b08      	ldr	r3, [sp, #32]
 8008dce:	9308      	str	r3, [sp, #32]
 8008dd0:	3b01      	subs	r3, #1
 8008dd2:	781a      	ldrb	r2, [r3, #0]
 8008dd4:	2a30      	cmp	r2, #48	; 0x30
 8008dd6:	d0fa      	beq.n	8008dce <_dtoa_r+0xbea>
 8008dd8:	e6db      	b.n	8008b92 <_dtoa_r+0x9ae>
 8008dda:	9a06      	ldr	r2, [sp, #24]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d18e      	bne.n	8008cfe <_dtoa_r+0xb1a>
 8008de0:	9b02      	ldr	r3, [sp, #8]
 8008de2:	3301      	adds	r3, #1
 8008de4:	9302      	str	r3, [sp, #8]
 8008de6:	2331      	movs	r3, #49	; 0x31
 8008de8:	e799      	b.n	8008d1e <_dtoa_r+0xb3a>
 8008dea:	4b09      	ldr	r3, [pc, #36]	; (8008e10 <_dtoa_r+0xc2c>)
 8008dec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008dee:	9306      	str	r3, [sp, #24]
 8008df0:	4b08      	ldr	r3, [pc, #32]	; (8008e14 <_dtoa_r+0xc30>)
 8008df2:	2a00      	cmp	r2, #0
 8008df4:	d001      	beq.n	8008dfa <_dtoa_r+0xc16>
 8008df6:	f7ff fa3f 	bl	8008278 <_dtoa_r+0x94>
 8008dfa:	f7ff fa3f 	bl	800827c <_dtoa_r+0x98>
 8008dfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	dcb6      	bgt.n	8008d72 <_dtoa_r+0xb8e>
 8008e04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	dd00      	ble.n	8008e0c <_dtoa_r+0xc28>
 8008e0a:	e6ac      	b.n	8008b66 <_dtoa_r+0x982>
 8008e0c:	e7b1      	b.n	8008d72 <_dtoa_r+0xb8e>
 8008e0e:	46c0      	nop			; (mov r8, r8)
 8008e10:	0800a87c 	.word	0x0800a87c
 8008e14:	0800a884 	.word	0x0800a884

08008e18 <_localeconv_r>:
 8008e18:	4800      	ldr	r0, [pc, #0]	; (8008e1c <_localeconv_r+0x4>)
 8008e1a:	4770      	bx	lr
 8008e1c:	20000160 	.word	0x20000160

08008e20 <malloc>:
 8008e20:	b510      	push	{r4, lr}
 8008e22:	4b03      	ldr	r3, [pc, #12]	; (8008e30 <malloc+0x10>)
 8008e24:	0001      	movs	r1, r0
 8008e26:	6818      	ldr	r0, [r3, #0]
 8008e28:	f000 fc4c 	bl	80096c4 <_malloc_r>
 8008e2c:	bd10      	pop	{r4, pc}
 8008e2e:	46c0      	nop			; (mov r8, r8)
 8008e30:	2000000c 	.word	0x2000000c

08008e34 <memchr>:
 8008e34:	b2c9      	uxtb	r1, r1
 8008e36:	1882      	adds	r2, r0, r2
 8008e38:	4290      	cmp	r0, r2
 8008e3a:	d101      	bne.n	8008e40 <memchr+0xc>
 8008e3c:	2000      	movs	r0, #0
 8008e3e:	4770      	bx	lr
 8008e40:	7803      	ldrb	r3, [r0, #0]
 8008e42:	428b      	cmp	r3, r1
 8008e44:	d0fb      	beq.n	8008e3e <memchr+0xa>
 8008e46:	3001      	adds	r0, #1
 8008e48:	e7f6      	b.n	8008e38 <memchr+0x4>

08008e4a <memcpy>:
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	b510      	push	{r4, lr}
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d100      	bne.n	8008e54 <memcpy+0xa>
 8008e52:	bd10      	pop	{r4, pc}
 8008e54:	5ccc      	ldrb	r4, [r1, r3]
 8008e56:	54c4      	strb	r4, [r0, r3]
 8008e58:	3301      	adds	r3, #1
 8008e5a:	e7f8      	b.n	8008e4e <memcpy+0x4>

08008e5c <_Balloc>:
 8008e5c:	b570      	push	{r4, r5, r6, lr}
 8008e5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008e60:	0006      	movs	r6, r0
 8008e62:	000c      	movs	r4, r1
 8008e64:	2d00      	cmp	r5, #0
 8008e66:	d10e      	bne.n	8008e86 <_Balloc+0x2a>
 8008e68:	2010      	movs	r0, #16
 8008e6a:	f7ff ffd9 	bl	8008e20 <malloc>
 8008e6e:	1e02      	subs	r2, r0, #0
 8008e70:	6270      	str	r0, [r6, #36]	; 0x24
 8008e72:	d104      	bne.n	8008e7e <_Balloc+0x22>
 8008e74:	2166      	movs	r1, #102	; 0x66
 8008e76:	4b19      	ldr	r3, [pc, #100]	; (8008edc <_Balloc+0x80>)
 8008e78:	4819      	ldr	r0, [pc, #100]	; (8008ee0 <_Balloc+0x84>)
 8008e7a:	f000 fe0d 	bl	8009a98 <__assert_func>
 8008e7e:	6045      	str	r5, [r0, #4]
 8008e80:	6085      	str	r5, [r0, #8]
 8008e82:	6005      	str	r5, [r0, #0]
 8008e84:	60c5      	str	r5, [r0, #12]
 8008e86:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8008e88:	68eb      	ldr	r3, [r5, #12]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d013      	beq.n	8008eb6 <_Balloc+0x5a>
 8008e8e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008e90:	00a2      	lsls	r2, r4, #2
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	189b      	adds	r3, r3, r2
 8008e96:	6818      	ldr	r0, [r3, #0]
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	d118      	bne.n	8008ece <_Balloc+0x72>
 8008e9c:	2101      	movs	r1, #1
 8008e9e:	000d      	movs	r5, r1
 8008ea0:	40a5      	lsls	r5, r4
 8008ea2:	1d6a      	adds	r2, r5, #5
 8008ea4:	0030      	movs	r0, r6
 8008ea6:	0092      	lsls	r2, r2, #2
 8008ea8:	f000 fb74 	bl	8009594 <_calloc_r>
 8008eac:	2800      	cmp	r0, #0
 8008eae:	d00c      	beq.n	8008eca <_Balloc+0x6e>
 8008eb0:	6044      	str	r4, [r0, #4]
 8008eb2:	6085      	str	r5, [r0, #8]
 8008eb4:	e00d      	b.n	8008ed2 <_Balloc+0x76>
 8008eb6:	2221      	movs	r2, #33	; 0x21
 8008eb8:	2104      	movs	r1, #4
 8008eba:	0030      	movs	r0, r6
 8008ebc:	f000 fb6a 	bl	8009594 <_calloc_r>
 8008ec0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008ec2:	60e8      	str	r0, [r5, #12]
 8008ec4:	68db      	ldr	r3, [r3, #12]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d1e1      	bne.n	8008e8e <_Balloc+0x32>
 8008eca:	2000      	movs	r0, #0
 8008ecc:	bd70      	pop	{r4, r5, r6, pc}
 8008ece:	6802      	ldr	r2, [r0, #0]
 8008ed0:	601a      	str	r2, [r3, #0]
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	6103      	str	r3, [r0, #16]
 8008ed6:	60c3      	str	r3, [r0, #12]
 8008ed8:	e7f8      	b.n	8008ecc <_Balloc+0x70>
 8008eda:	46c0      	nop			; (mov r8, r8)
 8008edc:	0800a889 	.word	0x0800a889
 8008ee0:	0800a90c 	.word	0x0800a90c

08008ee4 <_Bfree>:
 8008ee4:	b570      	push	{r4, r5, r6, lr}
 8008ee6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ee8:	0005      	movs	r5, r0
 8008eea:	000c      	movs	r4, r1
 8008eec:	2e00      	cmp	r6, #0
 8008eee:	d10e      	bne.n	8008f0e <_Bfree+0x2a>
 8008ef0:	2010      	movs	r0, #16
 8008ef2:	f7ff ff95 	bl	8008e20 <malloc>
 8008ef6:	1e02      	subs	r2, r0, #0
 8008ef8:	6268      	str	r0, [r5, #36]	; 0x24
 8008efa:	d104      	bne.n	8008f06 <_Bfree+0x22>
 8008efc:	218a      	movs	r1, #138	; 0x8a
 8008efe:	4b09      	ldr	r3, [pc, #36]	; (8008f24 <_Bfree+0x40>)
 8008f00:	4809      	ldr	r0, [pc, #36]	; (8008f28 <_Bfree+0x44>)
 8008f02:	f000 fdc9 	bl	8009a98 <__assert_func>
 8008f06:	6046      	str	r6, [r0, #4]
 8008f08:	6086      	str	r6, [r0, #8]
 8008f0a:	6006      	str	r6, [r0, #0]
 8008f0c:	60c6      	str	r6, [r0, #12]
 8008f0e:	2c00      	cmp	r4, #0
 8008f10:	d007      	beq.n	8008f22 <_Bfree+0x3e>
 8008f12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008f14:	6862      	ldr	r2, [r4, #4]
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	0092      	lsls	r2, r2, #2
 8008f1a:	189b      	adds	r3, r3, r2
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	6022      	str	r2, [r4, #0]
 8008f20:	601c      	str	r4, [r3, #0]
 8008f22:	bd70      	pop	{r4, r5, r6, pc}
 8008f24:	0800a889 	.word	0x0800a889
 8008f28:	0800a90c 	.word	0x0800a90c

08008f2c <__multadd>:
 8008f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f2e:	000e      	movs	r6, r1
 8008f30:	9001      	str	r0, [sp, #4]
 8008f32:	000c      	movs	r4, r1
 8008f34:	001d      	movs	r5, r3
 8008f36:	2000      	movs	r0, #0
 8008f38:	690f      	ldr	r7, [r1, #16]
 8008f3a:	3614      	adds	r6, #20
 8008f3c:	6833      	ldr	r3, [r6, #0]
 8008f3e:	3001      	adds	r0, #1
 8008f40:	b299      	uxth	r1, r3
 8008f42:	4351      	muls	r1, r2
 8008f44:	0c1b      	lsrs	r3, r3, #16
 8008f46:	4353      	muls	r3, r2
 8008f48:	1949      	adds	r1, r1, r5
 8008f4a:	0c0d      	lsrs	r5, r1, #16
 8008f4c:	195b      	adds	r3, r3, r5
 8008f4e:	0c1d      	lsrs	r5, r3, #16
 8008f50:	b289      	uxth	r1, r1
 8008f52:	041b      	lsls	r3, r3, #16
 8008f54:	185b      	adds	r3, r3, r1
 8008f56:	c608      	stmia	r6!, {r3}
 8008f58:	4287      	cmp	r7, r0
 8008f5a:	dcef      	bgt.n	8008f3c <__multadd+0x10>
 8008f5c:	2d00      	cmp	r5, #0
 8008f5e:	d022      	beq.n	8008fa6 <__multadd+0x7a>
 8008f60:	68a3      	ldr	r3, [r4, #8]
 8008f62:	42bb      	cmp	r3, r7
 8008f64:	dc19      	bgt.n	8008f9a <__multadd+0x6e>
 8008f66:	6863      	ldr	r3, [r4, #4]
 8008f68:	9801      	ldr	r0, [sp, #4]
 8008f6a:	1c59      	adds	r1, r3, #1
 8008f6c:	f7ff ff76 	bl	8008e5c <_Balloc>
 8008f70:	1e06      	subs	r6, r0, #0
 8008f72:	d105      	bne.n	8008f80 <__multadd+0x54>
 8008f74:	0002      	movs	r2, r0
 8008f76:	21b5      	movs	r1, #181	; 0xb5
 8008f78:	4b0c      	ldr	r3, [pc, #48]	; (8008fac <__multadd+0x80>)
 8008f7a:	480d      	ldr	r0, [pc, #52]	; (8008fb0 <__multadd+0x84>)
 8008f7c:	f000 fd8c 	bl	8009a98 <__assert_func>
 8008f80:	0021      	movs	r1, r4
 8008f82:	6923      	ldr	r3, [r4, #16]
 8008f84:	310c      	adds	r1, #12
 8008f86:	1c9a      	adds	r2, r3, #2
 8008f88:	0092      	lsls	r2, r2, #2
 8008f8a:	300c      	adds	r0, #12
 8008f8c:	f7ff ff5d 	bl	8008e4a <memcpy>
 8008f90:	0021      	movs	r1, r4
 8008f92:	9801      	ldr	r0, [sp, #4]
 8008f94:	f7ff ffa6 	bl	8008ee4 <_Bfree>
 8008f98:	0034      	movs	r4, r6
 8008f9a:	1d3b      	adds	r3, r7, #4
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	18e3      	adds	r3, r4, r3
 8008fa0:	605d      	str	r5, [r3, #4]
 8008fa2:	1c7b      	adds	r3, r7, #1
 8008fa4:	6123      	str	r3, [r4, #16]
 8008fa6:	0020      	movs	r0, r4
 8008fa8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008faa:	46c0      	nop			; (mov r8, r8)
 8008fac:	0800a8fb 	.word	0x0800a8fb
 8008fb0:	0800a90c 	.word	0x0800a90c

08008fb4 <__hi0bits>:
 8008fb4:	0003      	movs	r3, r0
 8008fb6:	0c02      	lsrs	r2, r0, #16
 8008fb8:	2000      	movs	r0, #0
 8008fba:	4282      	cmp	r2, r0
 8008fbc:	d101      	bne.n	8008fc2 <__hi0bits+0xe>
 8008fbe:	041b      	lsls	r3, r3, #16
 8008fc0:	3010      	adds	r0, #16
 8008fc2:	0e1a      	lsrs	r2, r3, #24
 8008fc4:	d101      	bne.n	8008fca <__hi0bits+0x16>
 8008fc6:	3008      	adds	r0, #8
 8008fc8:	021b      	lsls	r3, r3, #8
 8008fca:	0f1a      	lsrs	r2, r3, #28
 8008fcc:	d101      	bne.n	8008fd2 <__hi0bits+0x1e>
 8008fce:	3004      	adds	r0, #4
 8008fd0:	011b      	lsls	r3, r3, #4
 8008fd2:	0f9a      	lsrs	r2, r3, #30
 8008fd4:	d101      	bne.n	8008fda <__hi0bits+0x26>
 8008fd6:	3002      	adds	r0, #2
 8008fd8:	009b      	lsls	r3, r3, #2
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	db03      	blt.n	8008fe6 <__hi0bits+0x32>
 8008fde:	3001      	adds	r0, #1
 8008fe0:	005b      	lsls	r3, r3, #1
 8008fe2:	d400      	bmi.n	8008fe6 <__hi0bits+0x32>
 8008fe4:	2020      	movs	r0, #32
 8008fe6:	4770      	bx	lr

08008fe8 <__lo0bits>:
 8008fe8:	6803      	ldr	r3, [r0, #0]
 8008fea:	0002      	movs	r2, r0
 8008fec:	2107      	movs	r1, #7
 8008fee:	0018      	movs	r0, r3
 8008ff0:	4008      	ands	r0, r1
 8008ff2:	420b      	tst	r3, r1
 8008ff4:	d00d      	beq.n	8009012 <__lo0bits+0x2a>
 8008ff6:	3906      	subs	r1, #6
 8008ff8:	2000      	movs	r0, #0
 8008ffa:	420b      	tst	r3, r1
 8008ffc:	d105      	bne.n	800900a <__lo0bits+0x22>
 8008ffe:	3002      	adds	r0, #2
 8009000:	4203      	tst	r3, r0
 8009002:	d003      	beq.n	800900c <__lo0bits+0x24>
 8009004:	40cb      	lsrs	r3, r1
 8009006:	0008      	movs	r0, r1
 8009008:	6013      	str	r3, [r2, #0]
 800900a:	4770      	bx	lr
 800900c:	089b      	lsrs	r3, r3, #2
 800900e:	6013      	str	r3, [r2, #0]
 8009010:	e7fb      	b.n	800900a <__lo0bits+0x22>
 8009012:	b299      	uxth	r1, r3
 8009014:	2900      	cmp	r1, #0
 8009016:	d101      	bne.n	800901c <__lo0bits+0x34>
 8009018:	2010      	movs	r0, #16
 800901a:	0c1b      	lsrs	r3, r3, #16
 800901c:	b2d9      	uxtb	r1, r3
 800901e:	2900      	cmp	r1, #0
 8009020:	d101      	bne.n	8009026 <__lo0bits+0x3e>
 8009022:	3008      	adds	r0, #8
 8009024:	0a1b      	lsrs	r3, r3, #8
 8009026:	0719      	lsls	r1, r3, #28
 8009028:	d101      	bne.n	800902e <__lo0bits+0x46>
 800902a:	3004      	adds	r0, #4
 800902c:	091b      	lsrs	r3, r3, #4
 800902e:	0799      	lsls	r1, r3, #30
 8009030:	d101      	bne.n	8009036 <__lo0bits+0x4e>
 8009032:	3002      	adds	r0, #2
 8009034:	089b      	lsrs	r3, r3, #2
 8009036:	07d9      	lsls	r1, r3, #31
 8009038:	d4e9      	bmi.n	800900e <__lo0bits+0x26>
 800903a:	3001      	adds	r0, #1
 800903c:	085b      	lsrs	r3, r3, #1
 800903e:	d1e6      	bne.n	800900e <__lo0bits+0x26>
 8009040:	2020      	movs	r0, #32
 8009042:	e7e2      	b.n	800900a <__lo0bits+0x22>

08009044 <__i2b>:
 8009044:	b510      	push	{r4, lr}
 8009046:	000c      	movs	r4, r1
 8009048:	2101      	movs	r1, #1
 800904a:	f7ff ff07 	bl	8008e5c <_Balloc>
 800904e:	2800      	cmp	r0, #0
 8009050:	d106      	bne.n	8009060 <__i2b+0x1c>
 8009052:	21a0      	movs	r1, #160	; 0xa0
 8009054:	0002      	movs	r2, r0
 8009056:	4b04      	ldr	r3, [pc, #16]	; (8009068 <__i2b+0x24>)
 8009058:	4804      	ldr	r0, [pc, #16]	; (800906c <__i2b+0x28>)
 800905a:	0049      	lsls	r1, r1, #1
 800905c:	f000 fd1c 	bl	8009a98 <__assert_func>
 8009060:	2301      	movs	r3, #1
 8009062:	6144      	str	r4, [r0, #20]
 8009064:	6103      	str	r3, [r0, #16]
 8009066:	bd10      	pop	{r4, pc}
 8009068:	0800a8fb 	.word	0x0800a8fb
 800906c:	0800a90c 	.word	0x0800a90c

08009070 <__multiply>:
 8009070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009072:	690b      	ldr	r3, [r1, #16]
 8009074:	0014      	movs	r4, r2
 8009076:	6912      	ldr	r2, [r2, #16]
 8009078:	000d      	movs	r5, r1
 800907a:	b089      	sub	sp, #36	; 0x24
 800907c:	4293      	cmp	r3, r2
 800907e:	da01      	bge.n	8009084 <__multiply+0x14>
 8009080:	0025      	movs	r5, r4
 8009082:	000c      	movs	r4, r1
 8009084:	692f      	ldr	r7, [r5, #16]
 8009086:	6926      	ldr	r6, [r4, #16]
 8009088:	6869      	ldr	r1, [r5, #4]
 800908a:	19bb      	adds	r3, r7, r6
 800908c:	9302      	str	r3, [sp, #8]
 800908e:	68ab      	ldr	r3, [r5, #8]
 8009090:	19ba      	adds	r2, r7, r6
 8009092:	4293      	cmp	r3, r2
 8009094:	da00      	bge.n	8009098 <__multiply+0x28>
 8009096:	3101      	adds	r1, #1
 8009098:	f7ff fee0 	bl	8008e5c <_Balloc>
 800909c:	9001      	str	r0, [sp, #4]
 800909e:	2800      	cmp	r0, #0
 80090a0:	d106      	bne.n	80090b0 <__multiply+0x40>
 80090a2:	215e      	movs	r1, #94	; 0x5e
 80090a4:	0002      	movs	r2, r0
 80090a6:	4b48      	ldr	r3, [pc, #288]	; (80091c8 <__multiply+0x158>)
 80090a8:	4848      	ldr	r0, [pc, #288]	; (80091cc <__multiply+0x15c>)
 80090aa:	31ff      	adds	r1, #255	; 0xff
 80090ac:	f000 fcf4 	bl	8009a98 <__assert_func>
 80090b0:	9b01      	ldr	r3, [sp, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	3314      	adds	r3, #20
 80090b6:	469c      	mov	ip, r3
 80090b8:	19bb      	adds	r3, r7, r6
 80090ba:	009b      	lsls	r3, r3, #2
 80090bc:	4463      	add	r3, ip
 80090be:	9303      	str	r3, [sp, #12]
 80090c0:	4663      	mov	r3, ip
 80090c2:	9903      	ldr	r1, [sp, #12]
 80090c4:	428b      	cmp	r3, r1
 80090c6:	d32c      	bcc.n	8009122 <__multiply+0xb2>
 80090c8:	002b      	movs	r3, r5
 80090ca:	0022      	movs	r2, r4
 80090cc:	3314      	adds	r3, #20
 80090ce:	00bf      	lsls	r7, r7, #2
 80090d0:	3214      	adds	r2, #20
 80090d2:	9306      	str	r3, [sp, #24]
 80090d4:	00b6      	lsls	r6, r6, #2
 80090d6:	19db      	adds	r3, r3, r7
 80090d8:	9304      	str	r3, [sp, #16]
 80090da:	1993      	adds	r3, r2, r6
 80090dc:	9307      	str	r3, [sp, #28]
 80090de:	2304      	movs	r3, #4
 80090e0:	9305      	str	r3, [sp, #20]
 80090e2:	002b      	movs	r3, r5
 80090e4:	9904      	ldr	r1, [sp, #16]
 80090e6:	3315      	adds	r3, #21
 80090e8:	9200      	str	r2, [sp, #0]
 80090ea:	4299      	cmp	r1, r3
 80090ec:	d305      	bcc.n	80090fa <__multiply+0x8a>
 80090ee:	1b4b      	subs	r3, r1, r5
 80090f0:	3b15      	subs	r3, #21
 80090f2:	089b      	lsrs	r3, r3, #2
 80090f4:	3301      	adds	r3, #1
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	9305      	str	r3, [sp, #20]
 80090fa:	9b07      	ldr	r3, [sp, #28]
 80090fc:	9a00      	ldr	r2, [sp, #0]
 80090fe:	429a      	cmp	r2, r3
 8009100:	d311      	bcc.n	8009126 <__multiply+0xb6>
 8009102:	9b02      	ldr	r3, [sp, #8]
 8009104:	2b00      	cmp	r3, #0
 8009106:	dd06      	ble.n	8009116 <__multiply+0xa6>
 8009108:	9b03      	ldr	r3, [sp, #12]
 800910a:	3b04      	subs	r3, #4
 800910c:	9303      	str	r3, [sp, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	9300      	str	r3, [sp, #0]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d053      	beq.n	80091be <__multiply+0x14e>
 8009116:	9b01      	ldr	r3, [sp, #4]
 8009118:	9a02      	ldr	r2, [sp, #8]
 800911a:	0018      	movs	r0, r3
 800911c:	611a      	str	r2, [r3, #16]
 800911e:	b009      	add	sp, #36	; 0x24
 8009120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009122:	c304      	stmia	r3!, {r2}
 8009124:	e7cd      	b.n	80090c2 <__multiply+0x52>
 8009126:	9b00      	ldr	r3, [sp, #0]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	b298      	uxth	r0, r3
 800912c:	2800      	cmp	r0, #0
 800912e:	d01b      	beq.n	8009168 <__multiply+0xf8>
 8009130:	4667      	mov	r7, ip
 8009132:	2400      	movs	r4, #0
 8009134:	9e06      	ldr	r6, [sp, #24]
 8009136:	ce02      	ldmia	r6!, {r1}
 8009138:	683a      	ldr	r2, [r7, #0]
 800913a:	b28b      	uxth	r3, r1
 800913c:	4343      	muls	r3, r0
 800913e:	b292      	uxth	r2, r2
 8009140:	189b      	adds	r3, r3, r2
 8009142:	191b      	adds	r3, r3, r4
 8009144:	0c0c      	lsrs	r4, r1, #16
 8009146:	4344      	muls	r4, r0
 8009148:	683a      	ldr	r2, [r7, #0]
 800914a:	0c11      	lsrs	r1, r2, #16
 800914c:	1861      	adds	r1, r4, r1
 800914e:	0c1c      	lsrs	r4, r3, #16
 8009150:	1909      	adds	r1, r1, r4
 8009152:	0c0c      	lsrs	r4, r1, #16
 8009154:	b29b      	uxth	r3, r3
 8009156:	0409      	lsls	r1, r1, #16
 8009158:	430b      	orrs	r3, r1
 800915a:	c708      	stmia	r7!, {r3}
 800915c:	9b04      	ldr	r3, [sp, #16]
 800915e:	42b3      	cmp	r3, r6
 8009160:	d8e9      	bhi.n	8009136 <__multiply+0xc6>
 8009162:	4663      	mov	r3, ip
 8009164:	9a05      	ldr	r2, [sp, #20]
 8009166:	509c      	str	r4, [r3, r2]
 8009168:	9b00      	ldr	r3, [sp, #0]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	0c1e      	lsrs	r6, r3, #16
 800916e:	d020      	beq.n	80091b2 <__multiply+0x142>
 8009170:	4663      	mov	r3, ip
 8009172:	002c      	movs	r4, r5
 8009174:	4660      	mov	r0, ip
 8009176:	2700      	movs	r7, #0
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3414      	adds	r4, #20
 800917c:	6822      	ldr	r2, [r4, #0]
 800917e:	b29b      	uxth	r3, r3
 8009180:	b291      	uxth	r1, r2
 8009182:	4371      	muls	r1, r6
 8009184:	6802      	ldr	r2, [r0, #0]
 8009186:	0c12      	lsrs	r2, r2, #16
 8009188:	1889      	adds	r1, r1, r2
 800918a:	19cf      	adds	r7, r1, r7
 800918c:	0439      	lsls	r1, r7, #16
 800918e:	430b      	orrs	r3, r1
 8009190:	6003      	str	r3, [r0, #0]
 8009192:	cc02      	ldmia	r4!, {r1}
 8009194:	6843      	ldr	r3, [r0, #4]
 8009196:	0c09      	lsrs	r1, r1, #16
 8009198:	4371      	muls	r1, r6
 800919a:	b29b      	uxth	r3, r3
 800919c:	0c3f      	lsrs	r7, r7, #16
 800919e:	18cb      	adds	r3, r1, r3
 80091a0:	9a04      	ldr	r2, [sp, #16]
 80091a2:	19db      	adds	r3, r3, r7
 80091a4:	0c1f      	lsrs	r7, r3, #16
 80091a6:	3004      	adds	r0, #4
 80091a8:	42a2      	cmp	r2, r4
 80091aa:	d8e7      	bhi.n	800917c <__multiply+0x10c>
 80091ac:	4662      	mov	r2, ip
 80091ae:	9905      	ldr	r1, [sp, #20]
 80091b0:	5053      	str	r3, [r2, r1]
 80091b2:	9b00      	ldr	r3, [sp, #0]
 80091b4:	3304      	adds	r3, #4
 80091b6:	9300      	str	r3, [sp, #0]
 80091b8:	2304      	movs	r3, #4
 80091ba:	449c      	add	ip, r3
 80091bc:	e79d      	b.n	80090fa <__multiply+0x8a>
 80091be:	9b02      	ldr	r3, [sp, #8]
 80091c0:	3b01      	subs	r3, #1
 80091c2:	9302      	str	r3, [sp, #8]
 80091c4:	e79d      	b.n	8009102 <__multiply+0x92>
 80091c6:	46c0      	nop			; (mov r8, r8)
 80091c8:	0800a8fb 	.word	0x0800a8fb
 80091cc:	0800a90c 	.word	0x0800a90c

080091d0 <__pow5mult>:
 80091d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091d2:	2303      	movs	r3, #3
 80091d4:	0015      	movs	r5, r2
 80091d6:	0007      	movs	r7, r0
 80091d8:	000e      	movs	r6, r1
 80091da:	401a      	ands	r2, r3
 80091dc:	421d      	tst	r5, r3
 80091de:	d008      	beq.n	80091f2 <__pow5mult+0x22>
 80091e0:	4925      	ldr	r1, [pc, #148]	; (8009278 <__pow5mult+0xa8>)
 80091e2:	3a01      	subs	r2, #1
 80091e4:	0092      	lsls	r2, r2, #2
 80091e6:	5852      	ldr	r2, [r2, r1]
 80091e8:	2300      	movs	r3, #0
 80091ea:	0031      	movs	r1, r6
 80091ec:	f7ff fe9e 	bl	8008f2c <__multadd>
 80091f0:	0006      	movs	r6, r0
 80091f2:	10ad      	asrs	r5, r5, #2
 80091f4:	d03d      	beq.n	8009272 <__pow5mult+0xa2>
 80091f6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80091f8:	2c00      	cmp	r4, #0
 80091fa:	d10f      	bne.n	800921c <__pow5mult+0x4c>
 80091fc:	2010      	movs	r0, #16
 80091fe:	f7ff fe0f 	bl	8008e20 <malloc>
 8009202:	1e02      	subs	r2, r0, #0
 8009204:	6278      	str	r0, [r7, #36]	; 0x24
 8009206:	d105      	bne.n	8009214 <__pow5mult+0x44>
 8009208:	21d7      	movs	r1, #215	; 0xd7
 800920a:	4b1c      	ldr	r3, [pc, #112]	; (800927c <__pow5mult+0xac>)
 800920c:	481c      	ldr	r0, [pc, #112]	; (8009280 <__pow5mult+0xb0>)
 800920e:	0049      	lsls	r1, r1, #1
 8009210:	f000 fc42 	bl	8009a98 <__assert_func>
 8009214:	6044      	str	r4, [r0, #4]
 8009216:	6084      	str	r4, [r0, #8]
 8009218:	6004      	str	r4, [r0, #0]
 800921a:	60c4      	str	r4, [r0, #12]
 800921c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800921e:	689c      	ldr	r4, [r3, #8]
 8009220:	9301      	str	r3, [sp, #4]
 8009222:	2c00      	cmp	r4, #0
 8009224:	d108      	bne.n	8009238 <__pow5mult+0x68>
 8009226:	0038      	movs	r0, r7
 8009228:	4916      	ldr	r1, [pc, #88]	; (8009284 <__pow5mult+0xb4>)
 800922a:	f7ff ff0b 	bl	8009044 <__i2b>
 800922e:	9b01      	ldr	r3, [sp, #4]
 8009230:	0004      	movs	r4, r0
 8009232:	6098      	str	r0, [r3, #8]
 8009234:	2300      	movs	r3, #0
 8009236:	6003      	str	r3, [r0, #0]
 8009238:	2301      	movs	r3, #1
 800923a:	421d      	tst	r5, r3
 800923c:	d00a      	beq.n	8009254 <__pow5mult+0x84>
 800923e:	0031      	movs	r1, r6
 8009240:	0022      	movs	r2, r4
 8009242:	0038      	movs	r0, r7
 8009244:	f7ff ff14 	bl	8009070 <__multiply>
 8009248:	0031      	movs	r1, r6
 800924a:	9001      	str	r0, [sp, #4]
 800924c:	0038      	movs	r0, r7
 800924e:	f7ff fe49 	bl	8008ee4 <_Bfree>
 8009252:	9e01      	ldr	r6, [sp, #4]
 8009254:	106d      	asrs	r5, r5, #1
 8009256:	d00c      	beq.n	8009272 <__pow5mult+0xa2>
 8009258:	6820      	ldr	r0, [r4, #0]
 800925a:	2800      	cmp	r0, #0
 800925c:	d107      	bne.n	800926e <__pow5mult+0x9e>
 800925e:	0022      	movs	r2, r4
 8009260:	0021      	movs	r1, r4
 8009262:	0038      	movs	r0, r7
 8009264:	f7ff ff04 	bl	8009070 <__multiply>
 8009268:	2300      	movs	r3, #0
 800926a:	6020      	str	r0, [r4, #0]
 800926c:	6003      	str	r3, [r0, #0]
 800926e:	0004      	movs	r4, r0
 8009270:	e7e2      	b.n	8009238 <__pow5mult+0x68>
 8009272:	0030      	movs	r0, r6
 8009274:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009276:	46c0      	nop			; (mov r8, r8)
 8009278:	0800aa58 	.word	0x0800aa58
 800927c:	0800a889 	.word	0x0800a889
 8009280:	0800a90c 	.word	0x0800a90c
 8009284:	00000271 	.word	0x00000271

08009288 <__lshift>:
 8009288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800928a:	000c      	movs	r4, r1
 800928c:	0017      	movs	r7, r2
 800928e:	6923      	ldr	r3, [r4, #16]
 8009290:	1155      	asrs	r5, r2, #5
 8009292:	b087      	sub	sp, #28
 8009294:	18eb      	adds	r3, r5, r3
 8009296:	9302      	str	r3, [sp, #8]
 8009298:	3301      	adds	r3, #1
 800929a:	9301      	str	r3, [sp, #4]
 800929c:	6849      	ldr	r1, [r1, #4]
 800929e:	68a3      	ldr	r3, [r4, #8]
 80092a0:	9004      	str	r0, [sp, #16]
 80092a2:	9a01      	ldr	r2, [sp, #4]
 80092a4:	4293      	cmp	r3, r2
 80092a6:	db10      	blt.n	80092ca <__lshift+0x42>
 80092a8:	9804      	ldr	r0, [sp, #16]
 80092aa:	f7ff fdd7 	bl	8008e5c <_Balloc>
 80092ae:	2300      	movs	r3, #0
 80092b0:	0002      	movs	r2, r0
 80092b2:	0006      	movs	r6, r0
 80092b4:	0019      	movs	r1, r3
 80092b6:	3214      	adds	r2, #20
 80092b8:	4298      	cmp	r0, r3
 80092ba:	d10c      	bne.n	80092d6 <__lshift+0x4e>
 80092bc:	21da      	movs	r1, #218	; 0xda
 80092be:	0002      	movs	r2, r0
 80092c0:	4b26      	ldr	r3, [pc, #152]	; (800935c <__lshift+0xd4>)
 80092c2:	4827      	ldr	r0, [pc, #156]	; (8009360 <__lshift+0xd8>)
 80092c4:	31ff      	adds	r1, #255	; 0xff
 80092c6:	f000 fbe7 	bl	8009a98 <__assert_func>
 80092ca:	3101      	adds	r1, #1
 80092cc:	005b      	lsls	r3, r3, #1
 80092ce:	e7e8      	b.n	80092a2 <__lshift+0x1a>
 80092d0:	0098      	lsls	r0, r3, #2
 80092d2:	5011      	str	r1, [r2, r0]
 80092d4:	3301      	adds	r3, #1
 80092d6:	42ab      	cmp	r3, r5
 80092d8:	dbfa      	blt.n	80092d0 <__lshift+0x48>
 80092da:	43eb      	mvns	r3, r5
 80092dc:	17db      	asrs	r3, r3, #31
 80092de:	401d      	ands	r5, r3
 80092e0:	211f      	movs	r1, #31
 80092e2:	0023      	movs	r3, r4
 80092e4:	0038      	movs	r0, r7
 80092e6:	00ad      	lsls	r5, r5, #2
 80092e8:	1955      	adds	r5, r2, r5
 80092ea:	6922      	ldr	r2, [r4, #16]
 80092ec:	3314      	adds	r3, #20
 80092ee:	0092      	lsls	r2, r2, #2
 80092f0:	4008      	ands	r0, r1
 80092f2:	4684      	mov	ip, r0
 80092f4:	189a      	adds	r2, r3, r2
 80092f6:	420f      	tst	r7, r1
 80092f8:	d02a      	beq.n	8009350 <__lshift+0xc8>
 80092fa:	3101      	adds	r1, #1
 80092fc:	1a09      	subs	r1, r1, r0
 80092fe:	9105      	str	r1, [sp, #20]
 8009300:	2100      	movs	r1, #0
 8009302:	9503      	str	r5, [sp, #12]
 8009304:	4667      	mov	r7, ip
 8009306:	6818      	ldr	r0, [r3, #0]
 8009308:	40b8      	lsls	r0, r7
 800930a:	4301      	orrs	r1, r0
 800930c:	9803      	ldr	r0, [sp, #12]
 800930e:	c002      	stmia	r0!, {r1}
 8009310:	cb02      	ldmia	r3!, {r1}
 8009312:	9003      	str	r0, [sp, #12]
 8009314:	9805      	ldr	r0, [sp, #20]
 8009316:	40c1      	lsrs	r1, r0
 8009318:	429a      	cmp	r2, r3
 800931a:	d8f3      	bhi.n	8009304 <__lshift+0x7c>
 800931c:	0020      	movs	r0, r4
 800931e:	3015      	adds	r0, #21
 8009320:	2304      	movs	r3, #4
 8009322:	4282      	cmp	r2, r0
 8009324:	d304      	bcc.n	8009330 <__lshift+0xa8>
 8009326:	1b13      	subs	r3, r2, r4
 8009328:	3b15      	subs	r3, #21
 800932a:	089b      	lsrs	r3, r3, #2
 800932c:	3301      	adds	r3, #1
 800932e:	009b      	lsls	r3, r3, #2
 8009330:	50e9      	str	r1, [r5, r3]
 8009332:	2900      	cmp	r1, #0
 8009334:	d002      	beq.n	800933c <__lshift+0xb4>
 8009336:	9b02      	ldr	r3, [sp, #8]
 8009338:	3302      	adds	r3, #2
 800933a:	9301      	str	r3, [sp, #4]
 800933c:	9b01      	ldr	r3, [sp, #4]
 800933e:	9804      	ldr	r0, [sp, #16]
 8009340:	3b01      	subs	r3, #1
 8009342:	0021      	movs	r1, r4
 8009344:	6133      	str	r3, [r6, #16]
 8009346:	f7ff fdcd 	bl	8008ee4 <_Bfree>
 800934a:	0030      	movs	r0, r6
 800934c:	b007      	add	sp, #28
 800934e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009350:	cb02      	ldmia	r3!, {r1}
 8009352:	c502      	stmia	r5!, {r1}
 8009354:	429a      	cmp	r2, r3
 8009356:	d8fb      	bhi.n	8009350 <__lshift+0xc8>
 8009358:	e7f0      	b.n	800933c <__lshift+0xb4>
 800935a:	46c0      	nop			; (mov r8, r8)
 800935c:	0800a8fb 	.word	0x0800a8fb
 8009360:	0800a90c 	.word	0x0800a90c

08009364 <__mcmp>:
 8009364:	6902      	ldr	r2, [r0, #16]
 8009366:	690b      	ldr	r3, [r1, #16]
 8009368:	b530      	push	{r4, r5, lr}
 800936a:	0004      	movs	r4, r0
 800936c:	1ad0      	subs	r0, r2, r3
 800936e:	429a      	cmp	r2, r3
 8009370:	d10d      	bne.n	800938e <__mcmp+0x2a>
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	3414      	adds	r4, #20
 8009376:	3114      	adds	r1, #20
 8009378:	18e2      	adds	r2, r4, r3
 800937a:	18c9      	adds	r1, r1, r3
 800937c:	3a04      	subs	r2, #4
 800937e:	3904      	subs	r1, #4
 8009380:	6815      	ldr	r5, [r2, #0]
 8009382:	680b      	ldr	r3, [r1, #0]
 8009384:	429d      	cmp	r5, r3
 8009386:	d003      	beq.n	8009390 <__mcmp+0x2c>
 8009388:	2001      	movs	r0, #1
 800938a:	429d      	cmp	r5, r3
 800938c:	d303      	bcc.n	8009396 <__mcmp+0x32>
 800938e:	bd30      	pop	{r4, r5, pc}
 8009390:	4294      	cmp	r4, r2
 8009392:	d3f3      	bcc.n	800937c <__mcmp+0x18>
 8009394:	e7fb      	b.n	800938e <__mcmp+0x2a>
 8009396:	4240      	negs	r0, r0
 8009398:	e7f9      	b.n	800938e <__mcmp+0x2a>
	...

0800939c <__mdiff>:
 800939c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800939e:	000e      	movs	r6, r1
 80093a0:	0007      	movs	r7, r0
 80093a2:	0011      	movs	r1, r2
 80093a4:	0030      	movs	r0, r6
 80093a6:	b087      	sub	sp, #28
 80093a8:	0014      	movs	r4, r2
 80093aa:	f7ff ffdb 	bl	8009364 <__mcmp>
 80093ae:	1e05      	subs	r5, r0, #0
 80093b0:	d110      	bne.n	80093d4 <__mdiff+0x38>
 80093b2:	0001      	movs	r1, r0
 80093b4:	0038      	movs	r0, r7
 80093b6:	f7ff fd51 	bl	8008e5c <_Balloc>
 80093ba:	1e02      	subs	r2, r0, #0
 80093bc:	d104      	bne.n	80093c8 <__mdiff+0x2c>
 80093be:	4b40      	ldr	r3, [pc, #256]	; (80094c0 <__mdiff+0x124>)
 80093c0:	4940      	ldr	r1, [pc, #256]	; (80094c4 <__mdiff+0x128>)
 80093c2:	4841      	ldr	r0, [pc, #260]	; (80094c8 <__mdiff+0x12c>)
 80093c4:	f000 fb68 	bl	8009a98 <__assert_func>
 80093c8:	2301      	movs	r3, #1
 80093ca:	6145      	str	r5, [r0, #20]
 80093cc:	6103      	str	r3, [r0, #16]
 80093ce:	0010      	movs	r0, r2
 80093d0:	b007      	add	sp, #28
 80093d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093d4:	2301      	movs	r3, #1
 80093d6:	9301      	str	r3, [sp, #4]
 80093d8:	2800      	cmp	r0, #0
 80093da:	db04      	blt.n	80093e6 <__mdiff+0x4a>
 80093dc:	0023      	movs	r3, r4
 80093de:	0034      	movs	r4, r6
 80093e0:	001e      	movs	r6, r3
 80093e2:	2300      	movs	r3, #0
 80093e4:	9301      	str	r3, [sp, #4]
 80093e6:	0038      	movs	r0, r7
 80093e8:	6861      	ldr	r1, [r4, #4]
 80093ea:	f7ff fd37 	bl	8008e5c <_Balloc>
 80093ee:	1e02      	subs	r2, r0, #0
 80093f0:	d103      	bne.n	80093fa <__mdiff+0x5e>
 80093f2:	2190      	movs	r1, #144	; 0x90
 80093f4:	4b32      	ldr	r3, [pc, #200]	; (80094c0 <__mdiff+0x124>)
 80093f6:	0089      	lsls	r1, r1, #2
 80093f8:	e7e3      	b.n	80093c2 <__mdiff+0x26>
 80093fa:	9b01      	ldr	r3, [sp, #4]
 80093fc:	2700      	movs	r7, #0
 80093fe:	60c3      	str	r3, [r0, #12]
 8009400:	6920      	ldr	r0, [r4, #16]
 8009402:	3414      	adds	r4, #20
 8009404:	9401      	str	r4, [sp, #4]
 8009406:	9b01      	ldr	r3, [sp, #4]
 8009408:	0084      	lsls	r4, r0, #2
 800940a:	191b      	adds	r3, r3, r4
 800940c:	0034      	movs	r4, r6
 800940e:	9302      	str	r3, [sp, #8]
 8009410:	6933      	ldr	r3, [r6, #16]
 8009412:	3414      	adds	r4, #20
 8009414:	0099      	lsls	r1, r3, #2
 8009416:	1863      	adds	r3, r4, r1
 8009418:	9303      	str	r3, [sp, #12]
 800941a:	0013      	movs	r3, r2
 800941c:	3314      	adds	r3, #20
 800941e:	469c      	mov	ip, r3
 8009420:	9305      	str	r3, [sp, #20]
 8009422:	9b01      	ldr	r3, [sp, #4]
 8009424:	9304      	str	r3, [sp, #16]
 8009426:	9b04      	ldr	r3, [sp, #16]
 8009428:	cc02      	ldmia	r4!, {r1}
 800942a:	cb20      	ldmia	r3!, {r5}
 800942c:	9304      	str	r3, [sp, #16]
 800942e:	b2ab      	uxth	r3, r5
 8009430:	19df      	adds	r7, r3, r7
 8009432:	b28b      	uxth	r3, r1
 8009434:	1afb      	subs	r3, r7, r3
 8009436:	0c09      	lsrs	r1, r1, #16
 8009438:	0c2d      	lsrs	r5, r5, #16
 800943a:	1a6d      	subs	r5, r5, r1
 800943c:	1419      	asrs	r1, r3, #16
 800943e:	186d      	adds	r5, r5, r1
 8009440:	4661      	mov	r1, ip
 8009442:	142f      	asrs	r7, r5, #16
 8009444:	b29b      	uxth	r3, r3
 8009446:	042d      	lsls	r5, r5, #16
 8009448:	432b      	orrs	r3, r5
 800944a:	c108      	stmia	r1!, {r3}
 800944c:	9b03      	ldr	r3, [sp, #12]
 800944e:	468c      	mov	ip, r1
 8009450:	42a3      	cmp	r3, r4
 8009452:	d8e8      	bhi.n	8009426 <__mdiff+0x8a>
 8009454:	0031      	movs	r1, r6
 8009456:	9c03      	ldr	r4, [sp, #12]
 8009458:	3115      	adds	r1, #21
 800945a:	2304      	movs	r3, #4
 800945c:	428c      	cmp	r4, r1
 800945e:	d304      	bcc.n	800946a <__mdiff+0xce>
 8009460:	1ba3      	subs	r3, r4, r6
 8009462:	3b15      	subs	r3, #21
 8009464:	089b      	lsrs	r3, r3, #2
 8009466:	3301      	adds	r3, #1
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	9901      	ldr	r1, [sp, #4]
 800946c:	18cc      	adds	r4, r1, r3
 800946e:	9905      	ldr	r1, [sp, #20]
 8009470:	0026      	movs	r6, r4
 8009472:	18cb      	adds	r3, r1, r3
 8009474:	469c      	mov	ip, r3
 8009476:	9902      	ldr	r1, [sp, #8]
 8009478:	428e      	cmp	r6, r1
 800947a:	d310      	bcc.n	800949e <__mdiff+0x102>
 800947c:	9e02      	ldr	r6, [sp, #8]
 800947e:	1ee1      	subs	r1, r4, #3
 8009480:	2500      	movs	r5, #0
 8009482:	428e      	cmp	r6, r1
 8009484:	d304      	bcc.n	8009490 <__mdiff+0xf4>
 8009486:	0031      	movs	r1, r6
 8009488:	3103      	adds	r1, #3
 800948a:	1b0c      	subs	r4, r1, r4
 800948c:	08a4      	lsrs	r4, r4, #2
 800948e:	00a5      	lsls	r5, r4, #2
 8009490:	195b      	adds	r3, r3, r5
 8009492:	3b04      	subs	r3, #4
 8009494:	6819      	ldr	r1, [r3, #0]
 8009496:	2900      	cmp	r1, #0
 8009498:	d00f      	beq.n	80094ba <__mdiff+0x11e>
 800949a:	6110      	str	r0, [r2, #16]
 800949c:	e797      	b.n	80093ce <__mdiff+0x32>
 800949e:	ce02      	ldmia	r6!, {r1}
 80094a0:	b28d      	uxth	r5, r1
 80094a2:	19ed      	adds	r5, r5, r7
 80094a4:	0c0f      	lsrs	r7, r1, #16
 80094a6:	1429      	asrs	r1, r5, #16
 80094a8:	1879      	adds	r1, r7, r1
 80094aa:	140f      	asrs	r7, r1, #16
 80094ac:	b2ad      	uxth	r5, r5
 80094ae:	0409      	lsls	r1, r1, #16
 80094b0:	430d      	orrs	r5, r1
 80094b2:	4661      	mov	r1, ip
 80094b4:	c120      	stmia	r1!, {r5}
 80094b6:	468c      	mov	ip, r1
 80094b8:	e7dd      	b.n	8009476 <__mdiff+0xda>
 80094ba:	3801      	subs	r0, #1
 80094bc:	e7e9      	b.n	8009492 <__mdiff+0xf6>
 80094be:	46c0      	nop			; (mov r8, r8)
 80094c0:	0800a8fb 	.word	0x0800a8fb
 80094c4:	00000232 	.word	0x00000232
 80094c8:	0800a90c 	.word	0x0800a90c

080094cc <__d2b>:
 80094cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094ce:	2101      	movs	r1, #1
 80094d0:	0014      	movs	r4, r2
 80094d2:	001e      	movs	r6, r3
 80094d4:	9f08      	ldr	r7, [sp, #32]
 80094d6:	f7ff fcc1 	bl	8008e5c <_Balloc>
 80094da:	1e05      	subs	r5, r0, #0
 80094dc:	d105      	bne.n	80094ea <__d2b+0x1e>
 80094de:	0002      	movs	r2, r0
 80094e0:	4b26      	ldr	r3, [pc, #152]	; (800957c <__d2b+0xb0>)
 80094e2:	4927      	ldr	r1, [pc, #156]	; (8009580 <__d2b+0xb4>)
 80094e4:	4827      	ldr	r0, [pc, #156]	; (8009584 <__d2b+0xb8>)
 80094e6:	f000 fad7 	bl	8009a98 <__assert_func>
 80094ea:	0333      	lsls	r3, r6, #12
 80094ec:	0076      	lsls	r6, r6, #1
 80094ee:	0b1b      	lsrs	r3, r3, #12
 80094f0:	0d76      	lsrs	r6, r6, #21
 80094f2:	d124      	bne.n	800953e <__d2b+0x72>
 80094f4:	9301      	str	r3, [sp, #4]
 80094f6:	2c00      	cmp	r4, #0
 80094f8:	d027      	beq.n	800954a <__d2b+0x7e>
 80094fa:	4668      	mov	r0, sp
 80094fc:	9400      	str	r4, [sp, #0]
 80094fe:	f7ff fd73 	bl	8008fe8 <__lo0bits>
 8009502:	9c00      	ldr	r4, [sp, #0]
 8009504:	2800      	cmp	r0, #0
 8009506:	d01e      	beq.n	8009546 <__d2b+0x7a>
 8009508:	9b01      	ldr	r3, [sp, #4]
 800950a:	2120      	movs	r1, #32
 800950c:	001a      	movs	r2, r3
 800950e:	1a09      	subs	r1, r1, r0
 8009510:	408a      	lsls	r2, r1
 8009512:	40c3      	lsrs	r3, r0
 8009514:	4322      	orrs	r2, r4
 8009516:	616a      	str	r2, [r5, #20]
 8009518:	9301      	str	r3, [sp, #4]
 800951a:	9c01      	ldr	r4, [sp, #4]
 800951c:	61ac      	str	r4, [r5, #24]
 800951e:	1e63      	subs	r3, r4, #1
 8009520:	419c      	sbcs	r4, r3
 8009522:	3401      	adds	r4, #1
 8009524:	612c      	str	r4, [r5, #16]
 8009526:	2e00      	cmp	r6, #0
 8009528:	d018      	beq.n	800955c <__d2b+0x90>
 800952a:	4b17      	ldr	r3, [pc, #92]	; (8009588 <__d2b+0xbc>)
 800952c:	18f6      	adds	r6, r6, r3
 800952e:	2335      	movs	r3, #53	; 0x35
 8009530:	1836      	adds	r6, r6, r0
 8009532:	1a18      	subs	r0, r3, r0
 8009534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009536:	603e      	str	r6, [r7, #0]
 8009538:	6018      	str	r0, [r3, #0]
 800953a:	0028      	movs	r0, r5
 800953c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800953e:	2280      	movs	r2, #128	; 0x80
 8009540:	0352      	lsls	r2, r2, #13
 8009542:	4313      	orrs	r3, r2
 8009544:	e7d6      	b.n	80094f4 <__d2b+0x28>
 8009546:	616c      	str	r4, [r5, #20]
 8009548:	e7e7      	b.n	800951a <__d2b+0x4e>
 800954a:	a801      	add	r0, sp, #4
 800954c:	f7ff fd4c 	bl	8008fe8 <__lo0bits>
 8009550:	2401      	movs	r4, #1
 8009552:	9b01      	ldr	r3, [sp, #4]
 8009554:	612c      	str	r4, [r5, #16]
 8009556:	616b      	str	r3, [r5, #20]
 8009558:	3020      	adds	r0, #32
 800955a:	e7e4      	b.n	8009526 <__d2b+0x5a>
 800955c:	4b0b      	ldr	r3, [pc, #44]	; (800958c <__d2b+0xc0>)
 800955e:	18c0      	adds	r0, r0, r3
 8009560:	4b0b      	ldr	r3, [pc, #44]	; (8009590 <__d2b+0xc4>)
 8009562:	6038      	str	r0, [r7, #0]
 8009564:	18e3      	adds	r3, r4, r3
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	18eb      	adds	r3, r5, r3
 800956a:	6958      	ldr	r0, [r3, #20]
 800956c:	f7ff fd22 	bl	8008fb4 <__hi0bits>
 8009570:	0164      	lsls	r4, r4, #5
 8009572:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009574:	1a24      	subs	r4, r4, r0
 8009576:	601c      	str	r4, [r3, #0]
 8009578:	e7df      	b.n	800953a <__d2b+0x6e>
 800957a:	46c0      	nop			; (mov r8, r8)
 800957c:	0800a8fb 	.word	0x0800a8fb
 8009580:	0000030a 	.word	0x0000030a
 8009584:	0800a90c 	.word	0x0800a90c
 8009588:	fffffbcd 	.word	0xfffffbcd
 800958c:	fffffbce 	.word	0xfffffbce
 8009590:	3fffffff 	.word	0x3fffffff

08009594 <_calloc_r>:
 8009594:	b570      	push	{r4, r5, r6, lr}
 8009596:	0c13      	lsrs	r3, r2, #16
 8009598:	0c0d      	lsrs	r5, r1, #16
 800959a:	d11e      	bne.n	80095da <_calloc_r+0x46>
 800959c:	2b00      	cmp	r3, #0
 800959e:	d10c      	bne.n	80095ba <_calloc_r+0x26>
 80095a0:	b289      	uxth	r1, r1
 80095a2:	b294      	uxth	r4, r2
 80095a4:	434c      	muls	r4, r1
 80095a6:	0021      	movs	r1, r4
 80095a8:	f000 f88c 	bl	80096c4 <_malloc_r>
 80095ac:	1e05      	subs	r5, r0, #0
 80095ae:	d01b      	beq.n	80095e8 <_calloc_r+0x54>
 80095b0:	0022      	movs	r2, r4
 80095b2:	2100      	movs	r1, #0
 80095b4:	f7fe f8f4 	bl	80077a0 <memset>
 80095b8:	e016      	b.n	80095e8 <_calloc_r+0x54>
 80095ba:	1c1d      	adds	r5, r3, #0
 80095bc:	1c0b      	adds	r3, r1, #0
 80095be:	b292      	uxth	r2, r2
 80095c0:	b289      	uxth	r1, r1
 80095c2:	b29c      	uxth	r4, r3
 80095c4:	4351      	muls	r1, r2
 80095c6:	b2ab      	uxth	r3, r5
 80095c8:	4363      	muls	r3, r4
 80095ca:	0c0c      	lsrs	r4, r1, #16
 80095cc:	191c      	adds	r4, r3, r4
 80095ce:	0c22      	lsrs	r2, r4, #16
 80095d0:	d107      	bne.n	80095e2 <_calloc_r+0x4e>
 80095d2:	0424      	lsls	r4, r4, #16
 80095d4:	b289      	uxth	r1, r1
 80095d6:	430c      	orrs	r4, r1
 80095d8:	e7e5      	b.n	80095a6 <_calloc_r+0x12>
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d101      	bne.n	80095e2 <_calloc_r+0x4e>
 80095de:	1c13      	adds	r3, r2, #0
 80095e0:	e7ed      	b.n	80095be <_calloc_r+0x2a>
 80095e2:	230c      	movs	r3, #12
 80095e4:	2500      	movs	r5, #0
 80095e6:	6003      	str	r3, [r0, #0]
 80095e8:	0028      	movs	r0, r5
 80095ea:	bd70      	pop	{r4, r5, r6, pc}

080095ec <_free_r>:
 80095ec:	b570      	push	{r4, r5, r6, lr}
 80095ee:	0005      	movs	r5, r0
 80095f0:	2900      	cmp	r1, #0
 80095f2:	d010      	beq.n	8009616 <_free_r+0x2a>
 80095f4:	1f0c      	subs	r4, r1, #4
 80095f6:	6823      	ldr	r3, [r4, #0]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	da00      	bge.n	80095fe <_free_r+0x12>
 80095fc:	18e4      	adds	r4, r4, r3
 80095fe:	0028      	movs	r0, r5
 8009600:	f000 fa9e 	bl	8009b40 <__malloc_lock>
 8009604:	4a1d      	ldr	r2, [pc, #116]	; (800967c <_free_r+0x90>)
 8009606:	6813      	ldr	r3, [r2, #0]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d105      	bne.n	8009618 <_free_r+0x2c>
 800960c:	6063      	str	r3, [r4, #4]
 800960e:	6014      	str	r4, [r2, #0]
 8009610:	0028      	movs	r0, r5
 8009612:	f000 fa9d 	bl	8009b50 <__malloc_unlock>
 8009616:	bd70      	pop	{r4, r5, r6, pc}
 8009618:	42a3      	cmp	r3, r4
 800961a:	d908      	bls.n	800962e <_free_r+0x42>
 800961c:	6821      	ldr	r1, [r4, #0]
 800961e:	1860      	adds	r0, r4, r1
 8009620:	4283      	cmp	r3, r0
 8009622:	d1f3      	bne.n	800960c <_free_r+0x20>
 8009624:	6818      	ldr	r0, [r3, #0]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	1841      	adds	r1, r0, r1
 800962a:	6021      	str	r1, [r4, #0]
 800962c:	e7ee      	b.n	800960c <_free_r+0x20>
 800962e:	001a      	movs	r2, r3
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d001      	beq.n	800963a <_free_r+0x4e>
 8009636:	42a3      	cmp	r3, r4
 8009638:	d9f9      	bls.n	800962e <_free_r+0x42>
 800963a:	6811      	ldr	r1, [r2, #0]
 800963c:	1850      	adds	r0, r2, r1
 800963e:	42a0      	cmp	r0, r4
 8009640:	d10b      	bne.n	800965a <_free_r+0x6e>
 8009642:	6820      	ldr	r0, [r4, #0]
 8009644:	1809      	adds	r1, r1, r0
 8009646:	1850      	adds	r0, r2, r1
 8009648:	6011      	str	r1, [r2, #0]
 800964a:	4283      	cmp	r3, r0
 800964c:	d1e0      	bne.n	8009610 <_free_r+0x24>
 800964e:	6818      	ldr	r0, [r3, #0]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	1841      	adds	r1, r0, r1
 8009654:	6011      	str	r1, [r2, #0]
 8009656:	6053      	str	r3, [r2, #4]
 8009658:	e7da      	b.n	8009610 <_free_r+0x24>
 800965a:	42a0      	cmp	r0, r4
 800965c:	d902      	bls.n	8009664 <_free_r+0x78>
 800965e:	230c      	movs	r3, #12
 8009660:	602b      	str	r3, [r5, #0]
 8009662:	e7d5      	b.n	8009610 <_free_r+0x24>
 8009664:	6821      	ldr	r1, [r4, #0]
 8009666:	1860      	adds	r0, r4, r1
 8009668:	4283      	cmp	r3, r0
 800966a:	d103      	bne.n	8009674 <_free_r+0x88>
 800966c:	6818      	ldr	r0, [r3, #0]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	1841      	adds	r1, r0, r1
 8009672:	6021      	str	r1, [r4, #0]
 8009674:	6063      	str	r3, [r4, #4]
 8009676:	6054      	str	r4, [r2, #4]
 8009678:	e7ca      	b.n	8009610 <_free_r+0x24>
 800967a:	46c0      	nop			; (mov r8, r8)
 800967c:	20000708 	.word	0x20000708

08009680 <sbrk_aligned>:
 8009680:	b570      	push	{r4, r5, r6, lr}
 8009682:	4e0f      	ldr	r6, [pc, #60]	; (80096c0 <sbrk_aligned+0x40>)
 8009684:	000d      	movs	r5, r1
 8009686:	6831      	ldr	r1, [r6, #0]
 8009688:	0004      	movs	r4, r0
 800968a:	2900      	cmp	r1, #0
 800968c:	d102      	bne.n	8009694 <sbrk_aligned+0x14>
 800968e:	f000 f9f1 	bl	8009a74 <_sbrk_r>
 8009692:	6030      	str	r0, [r6, #0]
 8009694:	0029      	movs	r1, r5
 8009696:	0020      	movs	r0, r4
 8009698:	f000 f9ec 	bl	8009a74 <_sbrk_r>
 800969c:	1c43      	adds	r3, r0, #1
 800969e:	d00a      	beq.n	80096b6 <sbrk_aligned+0x36>
 80096a0:	2303      	movs	r3, #3
 80096a2:	1cc5      	adds	r5, r0, #3
 80096a4:	439d      	bics	r5, r3
 80096a6:	42a8      	cmp	r0, r5
 80096a8:	d007      	beq.n	80096ba <sbrk_aligned+0x3a>
 80096aa:	1a29      	subs	r1, r5, r0
 80096ac:	0020      	movs	r0, r4
 80096ae:	f000 f9e1 	bl	8009a74 <_sbrk_r>
 80096b2:	1c43      	adds	r3, r0, #1
 80096b4:	d101      	bne.n	80096ba <sbrk_aligned+0x3a>
 80096b6:	2501      	movs	r5, #1
 80096b8:	426d      	negs	r5, r5
 80096ba:	0028      	movs	r0, r5
 80096bc:	bd70      	pop	{r4, r5, r6, pc}
 80096be:	46c0      	nop			; (mov r8, r8)
 80096c0:	2000070c 	.word	0x2000070c

080096c4 <_malloc_r>:
 80096c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096c6:	2203      	movs	r2, #3
 80096c8:	1ccb      	adds	r3, r1, #3
 80096ca:	4393      	bics	r3, r2
 80096cc:	3308      	adds	r3, #8
 80096ce:	0006      	movs	r6, r0
 80096d0:	001f      	movs	r7, r3
 80096d2:	2b0c      	cmp	r3, #12
 80096d4:	d232      	bcs.n	800973c <_malloc_r+0x78>
 80096d6:	270c      	movs	r7, #12
 80096d8:	42b9      	cmp	r1, r7
 80096da:	d831      	bhi.n	8009740 <_malloc_r+0x7c>
 80096dc:	0030      	movs	r0, r6
 80096de:	f000 fa2f 	bl	8009b40 <__malloc_lock>
 80096e2:	4d32      	ldr	r5, [pc, #200]	; (80097ac <_malloc_r+0xe8>)
 80096e4:	682b      	ldr	r3, [r5, #0]
 80096e6:	001c      	movs	r4, r3
 80096e8:	2c00      	cmp	r4, #0
 80096ea:	d12e      	bne.n	800974a <_malloc_r+0x86>
 80096ec:	0039      	movs	r1, r7
 80096ee:	0030      	movs	r0, r6
 80096f0:	f7ff ffc6 	bl	8009680 <sbrk_aligned>
 80096f4:	0004      	movs	r4, r0
 80096f6:	1c43      	adds	r3, r0, #1
 80096f8:	d11e      	bne.n	8009738 <_malloc_r+0x74>
 80096fa:	682c      	ldr	r4, [r5, #0]
 80096fc:	0025      	movs	r5, r4
 80096fe:	2d00      	cmp	r5, #0
 8009700:	d14a      	bne.n	8009798 <_malloc_r+0xd4>
 8009702:	6823      	ldr	r3, [r4, #0]
 8009704:	0029      	movs	r1, r5
 8009706:	18e3      	adds	r3, r4, r3
 8009708:	0030      	movs	r0, r6
 800970a:	9301      	str	r3, [sp, #4]
 800970c:	f000 f9b2 	bl	8009a74 <_sbrk_r>
 8009710:	9b01      	ldr	r3, [sp, #4]
 8009712:	4283      	cmp	r3, r0
 8009714:	d143      	bne.n	800979e <_malloc_r+0xda>
 8009716:	6823      	ldr	r3, [r4, #0]
 8009718:	3703      	adds	r7, #3
 800971a:	1aff      	subs	r7, r7, r3
 800971c:	2303      	movs	r3, #3
 800971e:	439f      	bics	r7, r3
 8009720:	3708      	adds	r7, #8
 8009722:	2f0c      	cmp	r7, #12
 8009724:	d200      	bcs.n	8009728 <_malloc_r+0x64>
 8009726:	270c      	movs	r7, #12
 8009728:	0039      	movs	r1, r7
 800972a:	0030      	movs	r0, r6
 800972c:	f7ff ffa8 	bl	8009680 <sbrk_aligned>
 8009730:	1c43      	adds	r3, r0, #1
 8009732:	d034      	beq.n	800979e <_malloc_r+0xda>
 8009734:	6823      	ldr	r3, [r4, #0]
 8009736:	19df      	adds	r7, r3, r7
 8009738:	6027      	str	r7, [r4, #0]
 800973a:	e013      	b.n	8009764 <_malloc_r+0xa0>
 800973c:	2b00      	cmp	r3, #0
 800973e:	dacb      	bge.n	80096d8 <_malloc_r+0x14>
 8009740:	230c      	movs	r3, #12
 8009742:	2500      	movs	r5, #0
 8009744:	6033      	str	r3, [r6, #0]
 8009746:	0028      	movs	r0, r5
 8009748:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800974a:	6822      	ldr	r2, [r4, #0]
 800974c:	1bd1      	subs	r1, r2, r7
 800974e:	d420      	bmi.n	8009792 <_malloc_r+0xce>
 8009750:	290b      	cmp	r1, #11
 8009752:	d917      	bls.n	8009784 <_malloc_r+0xc0>
 8009754:	19e2      	adds	r2, r4, r7
 8009756:	6027      	str	r7, [r4, #0]
 8009758:	42a3      	cmp	r3, r4
 800975a:	d111      	bne.n	8009780 <_malloc_r+0xbc>
 800975c:	602a      	str	r2, [r5, #0]
 800975e:	6863      	ldr	r3, [r4, #4]
 8009760:	6011      	str	r1, [r2, #0]
 8009762:	6053      	str	r3, [r2, #4]
 8009764:	0030      	movs	r0, r6
 8009766:	0025      	movs	r5, r4
 8009768:	f000 f9f2 	bl	8009b50 <__malloc_unlock>
 800976c:	2207      	movs	r2, #7
 800976e:	350b      	adds	r5, #11
 8009770:	1d23      	adds	r3, r4, #4
 8009772:	4395      	bics	r5, r2
 8009774:	1aea      	subs	r2, r5, r3
 8009776:	429d      	cmp	r5, r3
 8009778:	d0e5      	beq.n	8009746 <_malloc_r+0x82>
 800977a:	1b5b      	subs	r3, r3, r5
 800977c:	50a3      	str	r3, [r4, r2]
 800977e:	e7e2      	b.n	8009746 <_malloc_r+0x82>
 8009780:	605a      	str	r2, [r3, #4]
 8009782:	e7ec      	b.n	800975e <_malloc_r+0x9a>
 8009784:	6862      	ldr	r2, [r4, #4]
 8009786:	42a3      	cmp	r3, r4
 8009788:	d101      	bne.n	800978e <_malloc_r+0xca>
 800978a:	602a      	str	r2, [r5, #0]
 800978c:	e7ea      	b.n	8009764 <_malloc_r+0xa0>
 800978e:	605a      	str	r2, [r3, #4]
 8009790:	e7e8      	b.n	8009764 <_malloc_r+0xa0>
 8009792:	0023      	movs	r3, r4
 8009794:	6864      	ldr	r4, [r4, #4]
 8009796:	e7a7      	b.n	80096e8 <_malloc_r+0x24>
 8009798:	002c      	movs	r4, r5
 800979a:	686d      	ldr	r5, [r5, #4]
 800979c:	e7af      	b.n	80096fe <_malloc_r+0x3a>
 800979e:	230c      	movs	r3, #12
 80097a0:	0030      	movs	r0, r6
 80097a2:	6033      	str	r3, [r6, #0]
 80097a4:	f000 f9d4 	bl	8009b50 <__malloc_unlock>
 80097a8:	e7cd      	b.n	8009746 <_malloc_r+0x82>
 80097aa:	46c0      	nop			; (mov r8, r8)
 80097ac:	20000708 	.word	0x20000708

080097b0 <__ssputs_r>:
 80097b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097b2:	688e      	ldr	r6, [r1, #8]
 80097b4:	b085      	sub	sp, #20
 80097b6:	0007      	movs	r7, r0
 80097b8:	000c      	movs	r4, r1
 80097ba:	9203      	str	r2, [sp, #12]
 80097bc:	9301      	str	r3, [sp, #4]
 80097be:	429e      	cmp	r6, r3
 80097c0:	d83c      	bhi.n	800983c <__ssputs_r+0x8c>
 80097c2:	2390      	movs	r3, #144	; 0x90
 80097c4:	898a      	ldrh	r2, [r1, #12]
 80097c6:	00db      	lsls	r3, r3, #3
 80097c8:	421a      	tst	r2, r3
 80097ca:	d034      	beq.n	8009836 <__ssputs_r+0x86>
 80097cc:	6909      	ldr	r1, [r1, #16]
 80097ce:	6823      	ldr	r3, [r4, #0]
 80097d0:	6960      	ldr	r0, [r4, #20]
 80097d2:	1a5b      	subs	r3, r3, r1
 80097d4:	9302      	str	r3, [sp, #8]
 80097d6:	2303      	movs	r3, #3
 80097d8:	4343      	muls	r3, r0
 80097da:	0fdd      	lsrs	r5, r3, #31
 80097dc:	18ed      	adds	r5, r5, r3
 80097de:	9b01      	ldr	r3, [sp, #4]
 80097e0:	9802      	ldr	r0, [sp, #8]
 80097e2:	3301      	adds	r3, #1
 80097e4:	181b      	adds	r3, r3, r0
 80097e6:	106d      	asrs	r5, r5, #1
 80097e8:	42ab      	cmp	r3, r5
 80097ea:	d900      	bls.n	80097ee <__ssputs_r+0x3e>
 80097ec:	001d      	movs	r5, r3
 80097ee:	0553      	lsls	r3, r2, #21
 80097f0:	d532      	bpl.n	8009858 <__ssputs_r+0xa8>
 80097f2:	0029      	movs	r1, r5
 80097f4:	0038      	movs	r0, r7
 80097f6:	f7ff ff65 	bl	80096c4 <_malloc_r>
 80097fa:	1e06      	subs	r6, r0, #0
 80097fc:	d109      	bne.n	8009812 <__ssputs_r+0x62>
 80097fe:	230c      	movs	r3, #12
 8009800:	603b      	str	r3, [r7, #0]
 8009802:	2340      	movs	r3, #64	; 0x40
 8009804:	2001      	movs	r0, #1
 8009806:	89a2      	ldrh	r2, [r4, #12]
 8009808:	4240      	negs	r0, r0
 800980a:	4313      	orrs	r3, r2
 800980c:	81a3      	strh	r3, [r4, #12]
 800980e:	b005      	add	sp, #20
 8009810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009812:	9a02      	ldr	r2, [sp, #8]
 8009814:	6921      	ldr	r1, [r4, #16]
 8009816:	f7ff fb18 	bl	8008e4a <memcpy>
 800981a:	89a3      	ldrh	r3, [r4, #12]
 800981c:	4a14      	ldr	r2, [pc, #80]	; (8009870 <__ssputs_r+0xc0>)
 800981e:	401a      	ands	r2, r3
 8009820:	2380      	movs	r3, #128	; 0x80
 8009822:	4313      	orrs	r3, r2
 8009824:	81a3      	strh	r3, [r4, #12]
 8009826:	9b02      	ldr	r3, [sp, #8]
 8009828:	6126      	str	r6, [r4, #16]
 800982a:	18f6      	adds	r6, r6, r3
 800982c:	6026      	str	r6, [r4, #0]
 800982e:	6165      	str	r5, [r4, #20]
 8009830:	9e01      	ldr	r6, [sp, #4]
 8009832:	1aed      	subs	r5, r5, r3
 8009834:	60a5      	str	r5, [r4, #8]
 8009836:	9b01      	ldr	r3, [sp, #4]
 8009838:	429e      	cmp	r6, r3
 800983a:	d900      	bls.n	800983e <__ssputs_r+0x8e>
 800983c:	9e01      	ldr	r6, [sp, #4]
 800983e:	0032      	movs	r2, r6
 8009840:	9903      	ldr	r1, [sp, #12]
 8009842:	6820      	ldr	r0, [r4, #0]
 8009844:	f000 f968 	bl	8009b18 <memmove>
 8009848:	68a3      	ldr	r3, [r4, #8]
 800984a:	2000      	movs	r0, #0
 800984c:	1b9b      	subs	r3, r3, r6
 800984e:	60a3      	str	r3, [r4, #8]
 8009850:	6823      	ldr	r3, [r4, #0]
 8009852:	199e      	adds	r6, r3, r6
 8009854:	6026      	str	r6, [r4, #0]
 8009856:	e7da      	b.n	800980e <__ssputs_r+0x5e>
 8009858:	002a      	movs	r2, r5
 800985a:	0038      	movs	r0, r7
 800985c:	f000 f980 	bl	8009b60 <_realloc_r>
 8009860:	1e06      	subs	r6, r0, #0
 8009862:	d1e0      	bne.n	8009826 <__ssputs_r+0x76>
 8009864:	0038      	movs	r0, r7
 8009866:	6921      	ldr	r1, [r4, #16]
 8009868:	f7ff fec0 	bl	80095ec <_free_r>
 800986c:	e7c7      	b.n	80097fe <__ssputs_r+0x4e>
 800986e:	46c0      	nop			; (mov r8, r8)
 8009870:	fffffb7f 	.word	0xfffffb7f

08009874 <_svfiprintf_r>:
 8009874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009876:	b0a1      	sub	sp, #132	; 0x84
 8009878:	9003      	str	r0, [sp, #12]
 800987a:	001d      	movs	r5, r3
 800987c:	898b      	ldrh	r3, [r1, #12]
 800987e:	000f      	movs	r7, r1
 8009880:	0016      	movs	r6, r2
 8009882:	061b      	lsls	r3, r3, #24
 8009884:	d511      	bpl.n	80098aa <_svfiprintf_r+0x36>
 8009886:	690b      	ldr	r3, [r1, #16]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d10e      	bne.n	80098aa <_svfiprintf_r+0x36>
 800988c:	2140      	movs	r1, #64	; 0x40
 800988e:	f7ff ff19 	bl	80096c4 <_malloc_r>
 8009892:	6038      	str	r0, [r7, #0]
 8009894:	6138      	str	r0, [r7, #16]
 8009896:	2800      	cmp	r0, #0
 8009898:	d105      	bne.n	80098a6 <_svfiprintf_r+0x32>
 800989a:	230c      	movs	r3, #12
 800989c:	9a03      	ldr	r2, [sp, #12]
 800989e:	3801      	subs	r0, #1
 80098a0:	6013      	str	r3, [r2, #0]
 80098a2:	b021      	add	sp, #132	; 0x84
 80098a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098a6:	2340      	movs	r3, #64	; 0x40
 80098a8:	617b      	str	r3, [r7, #20]
 80098aa:	2300      	movs	r3, #0
 80098ac:	ac08      	add	r4, sp, #32
 80098ae:	6163      	str	r3, [r4, #20]
 80098b0:	3320      	adds	r3, #32
 80098b2:	7663      	strb	r3, [r4, #25]
 80098b4:	3310      	adds	r3, #16
 80098b6:	76a3      	strb	r3, [r4, #26]
 80098b8:	9507      	str	r5, [sp, #28]
 80098ba:	0035      	movs	r5, r6
 80098bc:	782b      	ldrb	r3, [r5, #0]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d001      	beq.n	80098c6 <_svfiprintf_r+0x52>
 80098c2:	2b25      	cmp	r3, #37	; 0x25
 80098c4:	d147      	bne.n	8009956 <_svfiprintf_r+0xe2>
 80098c6:	1bab      	subs	r3, r5, r6
 80098c8:	9305      	str	r3, [sp, #20]
 80098ca:	42b5      	cmp	r5, r6
 80098cc:	d00c      	beq.n	80098e8 <_svfiprintf_r+0x74>
 80098ce:	0032      	movs	r2, r6
 80098d0:	0039      	movs	r1, r7
 80098d2:	9803      	ldr	r0, [sp, #12]
 80098d4:	f7ff ff6c 	bl	80097b0 <__ssputs_r>
 80098d8:	1c43      	adds	r3, r0, #1
 80098da:	d100      	bne.n	80098de <_svfiprintf_r+0x6a>
 80098dc:	e0ae      	b.n	8009a3c <_svfiprintf_r+0x1c8>
 80098de:	6962      	ldr	r2, [r4, #20]
 80098e0:	9b05      	ldr	r3, [sp, #20]
 80098e2:	4694      	mov	ip, r2
 80098e4:	4463      	add	r3, ip
 80098e6:	6163      	str	r3, [r4, #20]
 80098e8:	782b      	ldrb	r3, [r5, #0]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d100      	bne.n	80098f0 <_svfiprintf_r+0x7c>
 80098ee:	e0a5      	b.n	8009a3c <_svfiprintf_r+0x1c8>
 80098f0:	2201      	movs	r2, #1
 80098f2:	2300      	movs	r3, #0
 80098f4:	4252      	negs	r2, r2
 80098f6:	6062      	str	r2, [r4, #4]
 80098f8:	a904      	add	r1, sp, #16
 80098fa:	3254      	adds	r2, #84	; 0x54
 80098fc:	1852      	adds	r2, r2, r1
 80098fe:	1c6e      	adds	r6, r5, #1
 8009900:	6023      	str	r3, [r4, #0]
 8009902:	60e3      	str	r3, [r4, #12]
 8009904:	60a3      	str	r3, [r4, #8]
 8009906:	7013      	strb	r3, [r2, #0]
 8009908:	65a3      	str	r3, [r4, #88]	; 0x58
 800990a:	2205      	movs	r2, #5
 800990c:	7831      	ldrb	r1, [r6, #0]
 800990e:	4854      	ldr	r0, [pc, #336]	; (8009a60 <_svfiprintf_r+0x1ec>)
 8009910:	f7ff fa90 	bl	8008e34 <memchr>
 8009914:	1c75      	adds	r5, r6, #1
 8009916:	2800      	cmp	r0, #0
 8009918:	d11f      	bne.n	800995a <_svfiprintf_r+0xe6>
 800991a:	6822      	ldr	r2, [r4, #0]
 800991c:	06d3      	lsls	r3, r2, #27
 800991e:	d504      	bpl.n	800992a <_svfiprintf_r+0xb6>
 8009920:	2353      	movs	r3, #83	; 0x53
 8009922:	a904      	add	r1, sp, #16
 8009924:	185b      	adds	r3, r3, r1
 8009926:	2120      	movs	r1, #32
 8009928:	7019      	strb	r1, [r3, #0]
 800992a:	0713      	lsls	r3, r2, #28
 800992c:	d504      	bpl.n	8009938 <_svfiprintf_r+0xc4>
 800992e:	2353      	movs	r3, #83	; 0x53
 8009930:	a904      	add	r1, sp, #16
 8009932:	185b      	adds	r3, r3, r1
 8009934:	212b      	movs	r1, #43	; 0x2b
 8009936:	7019      	strb	r1, [r3, #0]
 8009938:	7833      	ldrb	r3, [r6, #0]
 800993a:	2b2a      	cmp	r3, #42	; 0x2a
 800993c:	d016      	beq.n	800996c <_svfiprintf_r+0xf8>
 800993e:	0035      	movs	r5, r6
 8009940:	2100      	movs	r1, #0
 8009942:	200a      	movs	r0, #10
 8009944:	68e3      	ldr	r3, [r4, #12]
 8009946:	782a      	ldrb	r2, [r5, #0]
 8009948:	1c6e      	adds	r6, r5, #1
 800994a:	3a30      	subs	r2, #48	; 0x30
 800994c:	2a09      	cmp	r2, #9
 800994e:	d94e      	bls.n	80099ee <_svfiprintf_r+0x17a>
 8009950:	2900      	cmp	r1, #0
 8009952:	d111      	bne.n	8009978 <_svfiprintf_r+0x104>
 8009954:	e017      	b.n	8009986 <_svfiprintf_r+0x112>
 8009956:	3501      	adds	r5, #1
 8009958:	e7b0      	b.n	80098bc <_svfiprintf_r+0x48>
 800995a:	4b41      	ldr	r3, [pc, #260]	; (8009a60 <_svfiprintf_r+0x1ec>)
 800995c:	6822      	ldr	r2, [r4, #0]
 800995e:	1ac0      	subs	r0, r0, r3
 8009960:	2301      	movs	r3, #1
 8009962:	4083      	lsls	r3, r0
 8009964:	4313      	orrs	r3, r2
 8009966:	002e      	movs	r6, r5
 8009968:	6023      	str	r3, [r4, #0]
 800996a:	e7ce      	b.n	800990a <_svfiprintf_r+0x96>
 800996c:	9b07      	ldr	r3, [sp, #28]
 800996e:	1d19      	adds	r1, r3, #4
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	9107      	str	r1, [sp, #28]
 8009974:	2b00      	cmp	r3, #0
 8009976:	db01      	blt.n	800997c <_svfiprintf_r+0x108>
 8009978:	930b      	str	r3, [sp, #44]	; 0x2c
 800997a:	e004      	b.n	8009986 <_svfiprintf_r+0x112>
 800997c:	425b      	negs	r3, r3
 800997e:	60e3      	str	r3, [r4, #12]
 8009980:	2302      	movs	r3, #2
 8009982:	4313      	orrs	r3, r2
 8009984:	6023      	str	r3, [r4, #0]
 8009986:	782b      	ldrb	r3, [r5, #0]
 8009988:	2b2e      	cmp	r3, #46	; 0x2e
 800998a:	d10a      	bne.n	80099a2 <_svfiprintf_r+0x12e>
 800998c:	786b      	ldrb	r3, [r5, #1]
 800998e:	2b2a      	cmp	r3, #42	; 0x2a
 8009990:	d135      	bne.n	80099fe <_svfiprintf_r+0x18a>
 8009992:	9b07      	ldr	r3, [sp, #28]
 8009994:	3502      	adds	r5, #2
 8009996:	1d1a      	adds	r2, r3, #4
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	9207      	str	r2, [sp, #28]
 800999c:	2b00      	cmp	r3, #0
 800999e:	db2b      	blt.n	80099f8 <_svfiprintf_r+0x184>
 80099a0:	9309      	str	r3, [sp, #36]	; 0x24
 80099a2:	4e30      	ldr	r6, [pc, #192]	; (8009a64 <_svfiprintf_r+0x1f0>)
 80099a4:	2203      	movs	r2, #3
 80099a6:	0030      	movs	r0, r6
 80099a8:	7829      	ldrb	r1, [r5, #0]
 80099aa:	f7ff fa43 	bl	8008e34 <memchr>
 80099ae:	2800      	cmp	r0, #0
 80099b0:	d006      	beq.n	80099c0 <_svfiprintf_r+0x14c>
 80099b2:	2340      	movs	r3, #64	; 0x40
 80099b4:	1b80      	subs	r0, r0, r6
 80099b6:	4083      	lsls	r3, r0
 80099b8:	6822      	ldr	r2, [r4, #0]
 80099ba:	3501      	adds	r5, #1
 80099bc:	4313      	orrs	r3, r2
 80099be:	6023      	str	r3, [r4, #0]
 80099c0:	7829      	ldrb	r1, [r5, #0]
 80099c2:	2206      	movs	r2, #6
 80099c4:	4828      	ldr	r0, [pc, #160]	; (8009a68 <_svfiprintf_r+0x1f4>)
 80099c6:	1c6e      	adds	r6, r5, #1
 80099c8:	7621      	strb	r1, [r4, #24]
 80099ca:	f7ff fa33 	bl	8008e34 <memchr>
 80099ce:	2800      	cmp	r0, #0
 80099d0:	d03c      	beq.n	8009a4c <_svfiprintf_r+0x1d8>
 80099d2:	4b26      	ldr	r3, [pc, #152]	; (8009a6c <_svfiprintf_r+0x1f8>)
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d125      	bne.n	8009a24 <_svfiprintf_r+0x1b0>
 80099d8:	2207      	movs	r2, #7
 80099da:	9b07      	ldr	r3, [sp, #28]
 80099dc:	3307      	adds	r3, #7
 80099de:	4393      	bics	r3, r2
 80099e0:	3308      	adds	r3, #8
 80099e2:	9307      	str	r3, [sp, #28]
 80099e4:	6963      	ldr	r3, [r4, #20]
 80099e6:	9a04      	ldr	r2, [sp, #16]
 80099e8:	189b      	adds	r3, r3, r2
 80099ea:	6163      	str	r3, [r4, #20]
 80099ec:	e765      	b.n	80098ba <_svfiprintf_r+0x46>
 80099ee:	4343      	muls	r3, r0
 80099f0:	0035      	movs	r5, r6
 80099f2:	2101      	movs	r1, #1
 80099f4:	189b      	adds	r3, r3, r2
 80099f6:	e7a6      	b.n	8009946 <_svfiprintf_r+0xd2>
 80099f8:	2301      	movs	r3, #1
 80099fa:	425b      	negs	r3, r3
 80099fc:	e7d0      	b.n	80099a0 <_svfiprintf_r+0x12c>
 80099fe:	2300      	movs	r3, #0
 8009a00:	200a      	movs	r0, #10
 8009a02:	001a      	movs	r2, r3
 8009a04:	3501      	adds	r5, #1
 8009a06:	6063      	str	r3, [r4, #4]
 8009a08:	7829      	ldrb	r1, [r5, #0]
 8009a0a:	1c6e      	adds	r6, r5, #1
 8009a0c:	3930      	subs	r1, #48	; 0x30
 8009a0e:	2909      	cmp	r1, #9
 8009a10:	d903      	bls.n	8009a1a <_svfiprintf_r+0x1a6>
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d0c5      	beq.n	80099a2 <_svfiprintf_r+0x12e>
 8009a16:	9209      	str	r2, [sp, #36]	; 0x24
 8009a18:	e7c3      	b.n	80099a2 <_svfiprintf_r+0x12e>
 8009a1a:	4342      	muls	r2, r0
 8009a1c:	0035      	movs	r5, r6
 8009a1e:	2301      	movs	r3, #1
 8009a20:	1852      	adds	r2, r2, r1
 8009a22:	e7f1      	b.n	8009a08 <_svfiprintf_r+0x194>
 8009a24:	ab07      	add	r3, sp, #28
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	003a      	movs	r2, r7
 8009a2a:	0021      	movs	r1, r4
 8009a2c:	4b10      	ldr	r3, [pc, #64]	; (8009a70 <_svfiprintf_r+0x1fc>)
 8009a2e:	9803      	ldr	r0, [sp, #12]
 8009a30:	f7fd ff68 	bl	8007904 <_printf_float>
 8009a34:	9004      	str	r0, [sp, #16]
 8009a36:	9b04      	ldr	r3, [sp, #16]
 8009a38:	3301      	adds	r3, #1
 8009a3a:	d1d3      	bne.n	80099e4 <_svfiprintf_r+0x170>
 8009a3c:	89bb      	ldrh	r3, [r7, #12]
 8009a3e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009a40:	065b      	lsls	r3, r3, #25
 8009a42:	d400      	bmi.n	8009a46 <_svfiprintf_r+0x1d2>
 8009a44:	e72d      	b.n	80098a2 <_svfiprintf_r+0x2e>
 8009a46:	2001      	movs	r0, #1
 8009a48:	4240      	negs	r0, r0
 8009a4a:	e72a      	b.n	80098a2 <_svfiprintf_r+0x2e>
 8009a4c:	ab07      	add	r3, sp, #28
 8009a4e:	9300      	str	r3, [sp, #0]
 8009a50:	003a      	movs	r2, r7
 8009a52:	0021      	movs	r1, r4
 8009a54:	4b06      	ldr	r3, [pc, #24]	; (8009a70 <_svfiprintf_r+0x1fc>)
 8009a56:	9803      	ldr	r0, [sp, #12]
 8009a58:	f7fe fa06 	bl	8007e68 <_printf_i>
 8009a5c:	e7ea      	b.n	8009a34 <_svfiprintf_r+0x1c0>
 8009a5e:	46c0      	nop			; (mov r8, r8)
 8009a60:	0800aa64 	.word	0x0800aa64
 8009a64:	0800aa6a 	.word	0x0800aa6a
 8009a68:	0800aa6e 	.word	0x0800aa6e
 8009a6c:	08007905 	.word	0x08007905
 8009a70:	080097b1 	.word	0x080097b1

08009a74 <_sbrk_r>:
 8009a74:	2300      	movs	r3, #0
 8009a76:	b570      	push	{r4, r5, r6, lr}
 8009a78:	4d06      	ldr	r5, [pc, #24]	; (8009a94 <_sbrk_r+0x20>)
 8009a7a:	0004      	movs	r4, r0
 8009a7c:	0008      	movs	r0, r1
 8009a7e:	602b      	str	r3, [r5, #0]
 8009a80:	f7fa fbfa 	bl	8004278 <_sbrk>
 8009a84:	1c43      	adds	r3, r0, #1
 8009a86:	d103      	bne.n	8009a90 <_sbrk_r+0x1c>
 8009a88:	682b      	ldr	r3, [r5, #0]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d000      	beq.n	8009a90 <_sbrk_r+0x1c>
 8009a8e:	6023      	str	r3, [r4, #0]
 8009a90:	bd70      	pop	{r4, r5, r6, pc}
 8009a92:	46c0      	nop			; (mov r8, r8)
 8009a94:	20000710 	.word	0x20000710

08009a98 <__assert_func>:
 8009a98:	b530      	push	{r4, r5, lr}
 8009a9a:	0014      	movs	r4, r2
 8009a9c:	001a      	movs	r2, r3
 8009a9e:	4b09      	ldr	r3, [pc, #36]	; (8009ac4 <__assert_func+0x2c>)
 8009aa0:	0005      	movs	r5, r0
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	b085      	sub	sp, #20
 8009aa6:	68d8      	ldr	r0, [r3, #12]
 8009aa8:	4b07      	ldr	r3, [pc, #28]	; (8009ac8 <__assert_func+0x30>)
 8009aaa:	2c00      	cmp	r4, #0
 8009aac:	d101      	bne.n	8009ab2 <__assert_func+0x1a>
 8009aae:	4b07      	ldr	r3, [pc, #28]	; (8009acc <__assert_func+0x34>)
 8009ab0:	001c      	movs	r4, r3
 8009ab2:	9301      	str	r3, [sp, #4]
 8009ab4:	9100      	str	r1, [sp, #0]
 8009ab6:	002b      	movs	r3, r5
 8009ab8:	4905      	ldr	r1, [pc, #20]	; (8009ad0 <__assert_func+0x38>)
 8009aba:	9402      	str	r4, [sp, #8]
 8009abc:	f000 f80a 	bl	8009ad4 <fiprintf>
 8009ac0:	f000 faba 	bl	800a038 <abort>
 8009ac4:	2000000c 	.word	0x2000000c
 8009ac8:	0800aa75 	.word	0x0800aa75
 8009acc:	0800aab0 	.word	0x0800aab0
 8009ad0:	0800aa82 	.word	0x0800aa82

08009ad4 <fiprintf>:
 8009ad4:	b40e      	push	{r1, r2, r3}
 8009ad6:	b503      	push	{r0, r1, lr}
 8009ad8:	0001      	movs	r1, r0
 8009ada:	ab03      	add	r3, sp, #12
 8009adc:	4804      	ldr	r0, [pc, #16]	; (8009af0 <fiprintf+0x1c>)
 8009ade:	cb04      	ldmia	r3!, {r2}
 8009ae0:	6800      	ldr	r0, [r0, #0]
 8009ae2:	9301      	str	r3, [sp, #4]
 8009ae4:	f000 f892 	bl	8009c0c <_vfiprintf_r>
 8009ae8:	b002      	add	sp, #8
 8009aea:	bc08      	pop	{r3}
 8009aec:	b003      	add	sp, #12
 8009aee:	4718      	bx	r3
 8009af0:	2000000c 	.word	0x2000000c

08009af4 <__ascii_mbtowc>:
 8009af4:	b082      	sub	sp, #8
 8009af6:	2900      	cmp	r1, #0
 8009af8:	d100      	bne.n	8009afc <__ascii_mbtowc+0x8>
 8009afa:	a901      	add	r1, sp, #4
 8009afc:	1e10      	subs	r0, r2, #0
 8009afe:	d006      	beq.n	8009b0e <__ascii_mbtowc+0x1a>
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d006      	beq.n	8009b12 <__ascii_mbtowc+0x1e>
 8009b04:	7813      	ldrb	r3, [r2, #0]
 8009b06:	600b      	str	r3, [r1, #0]
 8009b08:	7810      	ldrb	r0, [r2, #0]
 8009b0a:	1e43      	subs	r3, r0, #1
 8009b0c:	4198      	sbcs	r0, r3
 8009b0e:	b002      	add	sp, #8
 8009b10:	4770      	bx	lr
 8009b12:	2002      	movs	r0, #2
 8009b14:	4240      	negs	r0, r0
 8009b16:	e7fa      	b.n	8009b0e <__ascii_mbtowc+0x1a>

08009b18 <memmove>:
 8009b18:	b510      	push	{r4, lr}
 8009b1a:	4288      	cmp	r0, r1
 8009b1c:	d902      	bls.n	8009b24 <memmove+0xc>
 8009b1e:	188b      	adds	r3, r1, r2
 8009b20:	4298      	cmp	r0, r3
 8009b22:	d303      	bcc.n	8009b2c <memmove+0x14>
 8009b24:	2300      	movs	r3, #0
 8009b26:	e007      	b.n	8009b38 <memmove+0x20>
 8009b28:	5c8b      	ldrb	r3, [r1, r2]
 8009b2a:	5483      	strb	r3, [r0, r2]
 8009b2c:	3a01      	subs	r2, #1
 8009b2e:	d2fb      	bcs.n	8009b28 <memmove+0x10>
 8009b30:	bd10      	pop	{r4, pc}
 8009b32:	5ccc      	ldrb	r4, [r1, r3]
 8009b34:	54c4      	strb	r4, [r0, r3]
 8009b36:	3301      	adds	r3, #1
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d1fa      	bne.n	8009b32 <memmove+0x1a>
 8009b3c:	e7f8      	b.n	8009b30 <memmove+0x18>
	...

08009b40 <__malloc_lock>:
 8009b40:	b510      	push	{r4, lr}
 8009b42:	4802      	ldr	r0, [pc, #8]	; (8009b4c <__malloc_lock+0xc>)
 8009b44:	f000 fc4f 	bl	800a3e6 <__retarget_lock_acquire_recursive>
 8009b48:	bd10      	pop	{r4, pc}
 8009b4a:	46c0      	nop			; (mov r8, r8)
 8009b4c:	20000714 	.word	0x20000714

08009b50 <__malloc_unlock>:
 8009b50:	b510      	push	{r4, lr}
 8009b52:	4802      	ldr	r0, [pc, #8]	; (8009b5c <__malloc_unlock+0xc>)
 8009b54:	f000 fc48 	bl	800a3e8 <__retarget_lock_release_recursive>
 8009b58:	bd10      	pop	{r4, pc}
 8009b5a:	46c0      	nop			; (mov r8, r8)
 8009b5c:	20000714 	.word	0x20000714

08009b60 <_realloc_r>:
 8009b60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b62:	0007      	movs	r7, r0
 8009b64:	000e      	movs	r6, r1
 8009b66:	0014      	movs	r4, r2
 8009b68:	2900      	cmp	r1, #0
 8009b6a:	d105      	bne.n	8009b78 <_realloc_r+0x18>
 8009b6c:	0011      	movs	r1, r2
 8009b6e:	f7ff fda9 	bl	80096c4 <_malloc_r>
 8009b72:	0005      	movs	r5, r0
 8009b74:	0028      	movs	r0, r5
 8009b76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009b78:	2a00      	cmp	r2, #0
 8009b7a:	d103      	bne.n	8009b84 <_realloc_r+0x24>
 8009b7c:	f7ff fd36 	bl	80095ec <_free_r>
 8009b80:	0025      	movs	r5, r4
 8009b82:	e7f7      	b.n	8009b74 <_realloc_r+0x14>
 8009b84:	f000 fc9e 	bl	800a4c4 <_malloc_usable_size_r>
 8009b88:	9001      	str	r0, [sp, #4]
 8009b8a:	4284      	cmp	r4, r0
 8009b8c:	d803      	bhi.n	8009b96 <_realloc_r+0x36>
 8009b8e:	0035      	movs	r5, r6
 8009b90:	0843      	lsrs	r3, r0, #1
 8009b92:	42a3      	cmp	r3, r4
 8009b94:	d3ee      	bcc.n	8009b74 <_realloc_r+0x14>
 8009b96:	0021      	movs	r1, r4
 8009b98:	0038      	movs	r0, r7
 8009b9a:	f7ff fd93 	bl	80096c4 <_malloc_r>
 8009b9e:	1e05      	subs	r5, r0, #0
 8009ba0:	d0e8      	beq.n	8009b74 <_realloc_r+0x14>
 8009ba2:	9b01      	ldr	r3, [sp, #4]
 8009ba4:	0022      	movs	r2, r4
 8009ba6:	429c      	cmp	r4, r3
 8009ba8:	d900      	bls.n	8009bac <_realloc_r+0x4c>
 8009baa:	001a      	movs	r2, r3
 8009bac:	0031      	movs	r1, r6
 8009bae:	0028      	movs	r0, r5
 8009bb0:	f7ff f94b 	bl	8008e4a <memcpy>
 8009bb4:	0031      	movs	r1, r6
 8009bb6:	0038      	movs	r0, r7
 8009bb8:	f7ff fd18 	bl	80095ec <_free_r>
 8009bbc:	e7da      	b.n	8009b74 <_realloc_r+0x14>

08009bbe <__sfputc_r>:
 8009bbe:	6893      	ldr	r3, [r2, #8]
 8009bc0:	b510      	push	{r4, lr}
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	6093      	str	r3, [r2, #8]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	da04      	bge.n	8009bd4 <__sfputc_r+0x16>
 8009bca:	6994      	ldr	r4, [r2, #24]
 8009bcc:	42a3      	cmp	r3, r4
 8009bce:	db07      	blt.n	8009be0 <__sfputc_r+0x22>
 8009bd0:	290a      	cmp	r1, #10
 8009bd2:	d005      	beq.n	8009be0 <__sfputc_r+0x22>
 8009bd4:	6813      	ldr	r3, [r2, #0]
 8009bd6:	1c58      	adds	r0, r3, #1
 8009bd8:	6010      	str	r0, [r2, #0]
 8009bda:	7019      	strb	r1, [r3, #0]
 8009bdc:	0008      	movs	r0, r1
 8009bde:	bd10      	pop	{r4, pc}
 8009be0:	f000 f94e 	bl	8009e80 <__swbuf_r>
 8009be4:	0001      	movs	r1, r0
 8009be6:	e7f9      	b.n	8009bdc <__sfputc_r+0x1e>

08009be8 <__sfputs_r>:
 8009be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bea:	0006      	movs	r6, r0
 8009bec:	000f      	movs	r7, r1
 8009bee:	0014      	movs	r4, r2
 8009bf0:	18d5      	adds	r5, r2, r3
 8009bf2:	42ac      	cmp	r4, r5
 8009bf4:	d101      	bne.n	8009bfa <__sfputs_r+0x12>
 8009bf6:	2000      	movs	r0, #0
 8009bf8:	e007      	b.n	8009c0a <__sfputs_r+0x22>
 8009bfa:	7821      	ldrb	r1, [r4, #0]
 8009bfc:	003a      	movs	r2, r7
 8009bfe:	0030      	movs	r0, r6
 8009c00:	f7ff ffdd 	bl	8009bbe <__sfputc_r>
 8009c04:	3401      	adds	r4, #1
 8009c06:	1c43      	adds	r3, r0, #1
 8009c08:	d1f3      	bne.n	8009bf2 <__sfputs_r+0xa>
 8009c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c0c <_vfiprintf_r>:
 8009c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c0e:	b0a1      	sub	sp, #132	; 0x84
 8009c10:	0006      	movs	r6, r0
 8009c12:	000c      	movs	r4, r1
 8009c14:	001f      	movs	r7, r3
 8009c16:	9203      	str	r2, [sp, #12]
 8009c18:	2800      	cmp	r0, #0
 8009c1a:	d004      	beq.n	8009c26 <_vfiprintf_r+0x1a>
 8009c1c:	6983      	ldr	r3, [r0, #24]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d101      	bne.n	8009c26 <_vfiprintf_r+0x1a>
 8009c22:	f000 fb3f 	bl	800a2a4 <__sinit>
 8009c26:	4b8e      	ldr	r3, [pc, #568]	; (8009e60 <_vfiprintf_r+0x254>)
 8009c28:	429c      	cmp	r4, r3
 8009c2a:	d11c      	bne.n	8009c66 <_vfiprintf_r+0x5a>
 8009c2c:	6874      	ldr	r4, [r6, #4]
 8009c2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c30:	07db      	lsls	r3, r3, #31
 8009c32:	d405      	bmi.n	8009c40 <_vfiprintf_r+0x34>
 8009c34:	89a3      	ldrh	r3, [r4, #12]
 8009c36:	059b      	lsls	r3, r3, #22
 8009c38:	d402      	bmi.n	8009c40 <_vfiprintf_r+0x34>
 8009c3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c3c:	f000 fbd3 	bl	800a3e6 <__retarget_lock_acquire_recursive>
 8009c40:	89a3      	ldrh	r3, [r4, #12]
 8009c42:	071b      	lsls	r3, r3, #28
 8009c44:	d502      	bpl.n	8009c4c <_vfiprintf_r+0x40>
 8009c46:	6923      	ldr	r3, [r4, #16]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d11d      	bne.n	8009c88 <_vfiprintf_r+0x7c>
 8009c4c:	0021      	movs	r1, r4
 8009c4e:	0030      	movs	r0, r6
 8009c50:	f000 f97a 	bl	8009f48 <__swsetup_r>
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d017      	beq.n	8009c88 <_vfiprintf_r+0x7c>
 8009c58:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c5a:	07db      	lsls	r3, r3, #31
 8009c5c:	d50d      	bpl.n	8009c7a <_vfiprintf_r+0x6e>
 8009c5e:	2001      	movs	r0, #1
 8009c60:	4240      	negs	r0, r0
 8009c62:	b021      	add	sp, #132	; 0x84
 8009c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c66:	4b7f      	ldr	r3, [pc, #508]	; (8009e64 <_vfiprintf_r+0x258>)
 8009c68:	429c      	cmp	r4, r3
 8009c6a:	d101      	bne.n	8009c70 <_vfiprintf_r+0x64>
 8009c6c:	68b4      	ldr	r4, [r6, #8]
 8009c6e:	e7de      	b.n	8009c2e <_vfiprintf_r+0x22>
 8009c70:	4b7d      	ldr	r3, [pc, #500]	; (8009e68 <_vfiprintf_r+0x25c>)
 8009c72:	429c      	cmp	r4, r3
 8009c74:	d1db      	bne.n	8009c2e <_vfiprintf_r+0x22>
 8009c76:	68f4      	ldr	r4, [r6, #12]
 8009c78:	e7d9      	b.n	8009c2e <_vfiprintf_r+0x22>
 8009c7a:	89a3      	ldrh	r3, [r4, #12]
 8009c7c:	059b      	lsls	r3, r3, #22
 8009c7e:	d4ee      	bmi.n	8009c5e <_vfiprintf_r+0x52>
 8009c80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c82:	f000 fbb1 	bl	800a3e8 <__retarget_lock_release_recursive>
 8009c86:	e7ea      	b.n	8009c5e <_vfiprintf_r+0x52>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	ad08      	add	r5, sp, #32
 8009c8c:	616b      	str	r3, [r5, #20]
 8009c8e:	3320      	adds	r3, #32
 8009c90:	766b      	strb	r3, [r5, #25]
 8009c92:	3310      	adds	r3, #16
 8009c94:	76ab      	strb	r3, [r5, #26]
 8009c96:	9707      	str	r7, [sp, #28]
 8009c98:	9f03      	ldr	r7, [sp, #12]
 8009c9a:	783b      	ldrb	r3, [r7, #0]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d001      	beq.n	8009ca4 <_vfiprintf_r+0x98>
 8009ca0:	2b25      	cmp	r3, #37	; 0x25
 8009ca2:	d14e      	bne.n	8009d42 <_vfiprintf_r+0x136>
 8009ca4:	9b03      	ldr	r3, [sp, #12]
 8009ca6:	1afb      	subs	r3, r7, r3
 8009ca8:	9305      	str	r3, [sp, #20]
 8009caa:	9b03      	ldr	r3, [sp, #12]
 8009cac:	429f      	cmp	r7, r3
 8009cae:	d00d      	beq.n	8009ccc <_vfiprintf_r+0xc0>
 8009cb0:	9b05      	ldr	r3, [sp, #20]
 8009cb2:	0021      	movs	r1, r4
 8009cb4:	0030      	movs	r0, r6
 8009cb6:	9a03      	ldr	r2, [sp, #12]
 8009cb8:	f7ff ff96 	bl	8009be8 <__sfputs_r>
 8009cbc:	1c43      	adds	r3, r0, #1
 8009cbe:	d100      	bne.n	8009cc2 <_vfiprintf_r+0xb6>
 8009cc0:	e0b5      	b.n	8009e2e <_vfiprintf_r+0x222>
 8009cc2:	696a      	ldr	r2, [r5, #20]
 8009cc4:	9b05      	ldr	r3, [sp, #20]
 8009cc6:	4694      	mov	ip, r2
 8009cc8:	4463      	add	r3, ip
 8009cca:	616b      	str	r3, [r5, #20]
 8009ccc:	783b      	ldrb	r3, [r7, #0]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d100      	bne.n	8009cd4 <_vfiprintf_r+0xc8>
 8009cd2:	e0ac      	b.n	8009e2e <_vfiprintf_r+0x222>
 8009cd4:	2201      	movs	r2, #1
 8009cd6:	1c7b      	adds	r3, r7, #1
 8009cd8:	9303      	str	r3, [sp, #12]
 8009cda:	2300      	movs	r3, #0
 8009cdc:	4252      	negs	r2, r2
 8009cde:	606a      	str	r2, [r5, #4]
 8009ce0:	a904      	add	r1, sp, #16
 8009ce2:	3254      	adds	r2, #84	; 0x54
 8009ce4:	1852      	adds	r2, r2, r1
 8009ce6:	602b      	str	r3, [r5, #0]
 8009ce8:	60eb      	str	r3, [r5, #12]
 8009cea:	60ab      	str	r3, [r5, #8]
 8009cec:	7013      	strb	r3, [r2, #0]
 8009cee:	65ab      	str	r3, [r5, #88]	; 0x58
 8009cf0:	9b03      	ldr	r3, [sp, #12]
 8009cf2:	2205      	movs	r2, #5
 8009cf4:	7819      	ldrb	r1, [r3, #0]
 8009cf6:	485d      	ldr	r0, [pc, #372]	; (8009e6c <_vfiprintf_r+0x260>)
 8009cf8:	f7ff f89c 	bl	8008e34 <memchr>
 8009cfc:	9b03      	ldr	r3, [sp, #12]
 8009cfe:	1c5f      	adds	r7, r3, #1
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d120      	bne.n	8009d46 <_vfiprintf_r+0x13a>
 8009d04:	682a      	ldr	r2, [r5, #0]
 8009d06:	06d3      	lsls	r3, r2, #27
 8009d08:	d504      	bpl.n	8009d14 <_vfiprintf_r+0x108>
 8009d0a:	2353      	movs	r3, #83	; 0x53
 8009d0c:	a904      	add	r1, sp, #16
 8009d0e:	185b      	adds	r3, r3, r1
 8009d10:	2120      	movs	r1, #32
 8009d12:	7019      	strb	r1, [r3, #0]
 8009d14:	0713      	lsls	r3, r2, #28
 8009d16:	d504      	bpl.n	8009d22 <_vfiprintf_r+0x116>
 8009d18:	2353      	movs	r3, #83	; 0x53
 8009d1a:	a904      	add	r1, sp, #16
 8009d1c:	185b      	adds	r3, r3, r1
 8009d1e:	212b      	movs	r1, #43	; 0x2b
 8009d20:	7019      	strb	r1, [r3, #0]
 8009d22:	9b03      	ldr	r3, [sp, #12]
 8009d24:	781b      	ldrb	r3, [r3, #0]
 8009d26:	2b2a      	cmp	r3, #42	; 0x2a
 8009d28:	d016      	beq.n	8009d58 <_vfiprintf_r+0x14c>
 8009d2a:	2100      	movs	r1, #0
 8009d2c:	68eb      	ldr	r3, [r5, #12]
 8009d2e:	9f03      	ldr	r7, [sp, #12]
 8009d30:	783a      	ldrb	r2, [r7, #0]
 8009d32:	1c78      	adds	r0, r7, #1
 8009d34:	3a30      	subs	r2, #48	; 0x30
 8009d36:	4684      	mov	ip, r0
 8009d38:	2a09      	cmp	r2, #9
 8009d3a:	d94f      	bls.n	8009ddc <_vfiprintf_r+0x1d0>
 8009d3c:	2900      	cmp	r1, #0
 8009d3e:	d111      	bne.n	8009d64 <_vfiprintf_r+0x158>
 8009d40:	e017      	b.n	8009d72 <_vfiprintf_r+0x166>
 8009d42:	3701      	adds	r7, #1
 8009d44:	e7a9      	b.n	8009c9a <_vfiprintf_r+0x8e>
 8009d46:	4b49      	ldr	r3, [pc, #292]	; (8009e6c <_vfiprintf_r+0x260>)
 8009d48:	682a      	ldr	r2, [r5, #0]
 8009d4a:	1ac0      	subs	r0, r0, r3
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	4083      	lsls	r3, r0
 8009d50:	4313      	orrs	r3, r2
 8009d52:	602b      	str	r3, [r5, #0]
 8009d54:	9703      	str	r7, [sp, #12]
 8009d56:	e7cb      	b.n	8009cf0 <_vfiprintf_r+0xe4>
 8009d58:	9b07      	ldr	r3, [sp, #28]
 8009d5a:	1d19      	adds	r1, r3, #4
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	9107      	str	r1, [sp, #28]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	db01      	blt.n	8009d68 <_vfiprintf_r+0x15c>
 8009d64:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d66:	e004      	b.n	8009d72 <_vfiprintf_r+0x166>
 8009d68:	425b      	negs	r3, r3
 8009d6a:	60eb      	str	r3, [r5, #12]
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	4313      	orrs	r3, r2
 8009d70:	602b      	str	r3, [r5, #0]
 8009d72:	783b      	ldrb	r3, [r7, #0]
 8009d74:	2b2e      	cmp	r3, #46	; 0x2e
 8009d76:	d10a      	bne.n	8009d8e <_vfiprintf_r+0x182>
 8009d78:	787b      	ldrb	r3, [r7, #1]
 8009d7a:	2b2a      	cmp	r3, #42	; 0x2a
 8009d7c:	d137      	bne.n	8009dee <_vfiprintf_r+0x1e2>
 8009d7e:	9b07      	ldr	r3, [sp, #28]
 8009d80:	3702      	adds	r7, #2
 8009d82:	1d1a      	adds	r2, r3, #4
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	9207      	str	r2, [sp, #28]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	db2d      	blt.n	8009de8 <_vfiprintf_r+0x1dc>
 8009d8c:	9309      	str	r3, [sp, #36]	; 0x24
 8009d8e:	2203      	movs	r2, #3
 8009d90:	7839      	ldrb	r1, [r7, #0]
 8009d92:	4837      	ldr	r0, [pc, #220]	; (8009e70 <_vfiprintf_r+0x264>)
 8009d94:	f7ff f84e 	bl	8008e34 <memchr>
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	d007      	beq.n	8009dac <_vfiprintf_r+0x1a0>
 8009d9c:	4b34      	ldr	r3, [pc, #208]	; (8009e70 <_vfiprintf_r+0x264>)
 8009d9e:	682a      	ldr	r2, [r5, #0]
 8009da0:	1ac0      	subs	r0, r0, r3
 8009da2:	2340      	movs	r3, #64	; 0x40
 8009da4:	4083      	lsls	r3, r0
 8009da6:	4313      	orrs	r3, r2
 8009da8:	3701      	adds	r7, #1
 8009daa:	602b      	str	r3, [r5, #0]
 8009dac:	7839      	ldrb	r1, [r7, #0]
 8009dae:	1c7b      	adds	r3, r7, #1
 8009db0:	2206      	movs	r2, #6
 8009db2:	4830      	ldr	r0, [pc, #192]	; (8009e74 <_vfiprintf_r+0x268>)
 8009db4:	9303      	str	r3, [sp, #12]
 8009db6:	7629      	strb	r1, [r5, #24]
 8009db8:	f7ff f83c 	bl	8008e34 <memchr>
 8009dbc:	2800      	cmp	r0, #0
 8009dbe:	d045      	beq.n	8009e4c <_vfiprintf_r+0x240>
 8009dc0:	4b2d      	ldr	r3, [pc, #180]	; (8009e78 <_vfiprintf_r+0x26c>)
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d127      	bne.n	8009e16 <_vfiprintf_r+0x20a>
 8009dc6:	2207      	movs	r2, #7
 8009dc8:	9b07      	ldr	r3, [sp, #28]
 8009dca:	3307      	adds	r3, #7
 8009dcc:	4393      	bics	r3, r2
 8009dce:	3308      	adds	r3, #8
 8009dd0:	9307      	str	r3, [sp, #28]
 8009dd2:	696b      	ldr	r3, [r5, #20]
 8009dd4:	9a04      	ldr	r2, [sp, #16]
 8009dd6:	189b      	adds	r3, r3, r2
 8009dd8:	616b      	str	r3, [r5, #20]
 8009dda:	e75d      	b.n	8009c98 <_vfiprintf_r+0x8c>
 8009ddc:	210a      	movs	r1, #10
 8009dde:	434b      	muls	r3, r1
 8009de0:	4667      	mov	r7, ip
 8009de2:	189b      	adds	r3, r3, r2
 8009de4:	3909      	subs	r1, #9
 8009de6:	e7a3      	b.n	8009d30 <_vfiprintf_r+0x124>
 8009de8:	2301      	movs	r3, #1
 8009dea:	425b      	negs	r3, r3
 8009dec:	e7ce      	b.n	8009d8c <_vfiprintf_r+0x180>
 8009dee:	2300      	movs	r3, #0
 8009df0:	001a      	movs	r2, r3
 8009df2:	3701      	adds	r7, #1
 8009df4:	606b      	str	r3, [r5, #4]
 8009df6:	7839      	ldrb	r1, [r7, #0]
 8009df8:	1c78      	adds	r0, r7, #1
 8009dfa:	3930      	subs	r1, #48	; 0x30
 8009dfc:	4684      	mov	ip, r0
 8009dfe:	2909      	cmp	r1, #9
 8009e00:	d903      	bls.n	8009e0a <_vfiprintf_r+0x1fe>
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d0c3      	beq.n	8009d8e <_vfiprintf_r+0x182>
 8009e06:	9209      	str	r2, [sp, #36]	; 0x24
 8009e08:	e7c1      	b.n	8009d8e <_vfiprintf_r+0x182>
 8009e0a:	230a      	movs	r3, #10
 8009e0c:	435a      	muls	r2, r3
 8009e0e:	4667      	mov	r7, ip
 8009e10:	1852      	adds	r2, r2, r1
 8009e12:	3b09      	subs	r3, #9
 8009e14:	e7ef      	b.n	8009df6 <_vfiprintf_r+0x1ea>
 8009e16:	ab07      	add	r3, sp, #28
 8009e18:	9300      	str	r3, [sp, #0]
 8009e1a:	0022      	movs	r2, r4
 8009e1c:	0029      	movs	r1, r5
 8009e1e:	0030      	movs	r0, r6
 8009e20:	4b16      	ldr	r3, [pc, #88]	; (8009e7c <_vfiprintf_r+0x270>)
 8009e22:	f7fd fd6f 	bl	8007904 <_printf_float>
 8009e26:	9004      	str	r0, [sp, #16]
 8009e28:	9b04      	ldr	r3, [sp, #16]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	d1d1      	bne.n	8009dd2 <_vfiprintf_r+0x1c6>
 8009e2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e30:	07db      	lsls	r3, r3, #31
 8009e32:	d405      	bmi.n	8009e40 <_vfiprintf_r+0x234>
 8009e34:	89a3      	ldrh	r3, [r4, #12]
 8009e36:	059b      	lsls	r3, r3, #22
 8009e38:	d402      	bmi.n	8009e40 <_vfiprintf_r+0x234>
 8009e3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e3c:	f000 fad4 	bl	800a3e8 <__retarget_lock_release_recursive>
 8009e40:	89a3      	ldrh	r3, [r4, #12]
 8009e42:	065b      	lsls	r3, r3, #25
 8009e44:	d500      	bpl.n	8009e48 <_vfiprintf_r+0x23c>
 8009e46:	e70a      	b.n	8009c5e <_vfiprintf_r+0x52>
 8009e48:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009e4a:	e70a      	b.n	8009c62 <_vfiprintf_r+0x56>
 8009e4c:	ab07      	add	r3, sp, #28
 8009e4e:	9300      	str	r3, [sp, #0]
 8009e50:	0022      	movs	r2, r4
 8009e52:	0029      	movs	r1, r5
 8009e54:	0030      	movs	r0, r6
 8009e56:	4b09      	ldr	r3, [pc, #36]	; (8009e7c <_vfiprintf_r+0x270>)
 8009e58:	f7fe f806 	bl	8007e68 <_printf_i>
 8009e5c:	e7e3      	b.n	8009e26 <_vfiprintf_r+0x21a>
 8009e5e:	46c0      	nop			; (mov r8, r8)
 8009e60:	0800abdc 	.word	0x0800abdc
 8009e64:	0800abfc 	.word	0x0800abfc
 8009e68:	0800abbc 	.word	0x0800abbc
 8009e6c:	0800aa64 	.word	0x0800aa64
 8009e70:	0800aa6a 	.word	0x0800aa6a
 8009e74:	0800aa6e 	.word	0x0800aa6e
 8009e78:	08007905 	.word	0x08007905
 8009e7c:	08009be9 	.word	0x08009be9

08009e80 <__swbuf_r>:
 8009e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e82:	0005      	movs	r5, r0
 8009e84:	000e      	movs	r6, r1
 8009e86:	0014      	movs	r4, r2
 8009e88:	2800      	cmp	r0, #0
 8009e8a:	d004      	beq.n	8009e96 <__swbuf_r+0x16>
 8009e8c:	6983      	ldr	r3, [r0, #24]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d101      	bne.n	8009e96 <__swbuf_r+0x16>
 8009e92:	f000 fa07 	bl	800a2a4 <__sinit>
 8009e96:	4b22      	ldr	r3, [pc, #136]	; (8009f20 <__swbuf_r+0xa0>)
 8009e98:	429c      	cmp	r4, r3
 8009e9a:	d12e      	bne.n	8009efa <__swbuf_r+0x7a>
 8009e9c:	686c      	ldr	r4, [r5, #4]
 8009e9e:	69a3      	ldr	r3, [r4, #24]
 8009ea0:	60a3      	str	r3, [r4, #8]
 8009ea2:	89a3      	ldrh	r3, [r4, #12]
 8009ea4:	071b      	lsls	r3, r3, #28
 8009ea6:	d532      	bpl.n	8009f0e <__swbuf_r+0x8e>
 8009ea8:	6923      	ldr	r3, [r4, #16]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d02f      	beq.n	8009f0e <__swbuf_r+0x8e>
 8009eae:	6823      	ldr	r3, [r4, #0]
 8009eb0:	6922      	ldr	r2, [r4, #16]
 8009eb2:	b2f7      	uxtb	r7, r6
 8009eb4:	1a98      	subs	r0, r3, r2
 8009eb6:	6963      	ldr	r3, [r4, #20]
 8009eb8:	b2f6      	uxtb	r6, r6
 8009eba:	4283      	cmp	r3, r0
 8009ebc:	dc05      	bgt.n	8009eca <__swbuf_r+0x4a>
 8009ebe:	0021      	movs	r1, r4
 8009ec0:	0028      	movs	r0, r5
 8009ec2:	f000 f94d 	bl	800a160 <_fflush_r>
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	d127      	bne.n	8009f1a <__swbuf_r+0x9a>
 8009eca:	68a3      	ldr	r3, [r4, #8]
 8009ecc:	3001      	adds	r0, #1
 8009ece:	3b01      	subs	r3, #1
 8009ed0:	60a3      	str	r3, [r4, #8]
 8009ed2:	6823      	ldr	r3, [r4, #0]
 8009ed4:	1c5a      	adds	r2, r3, #1
 8009ed6:	6022      	str	r2, [r4, #0]
 8009ed8:	701f      	strb	r7, [r3, #0]
 8009eda:	6963      	ldr	r3, [r4, #20]
 8009edc:	4283      	cmp	r3, r0
 8009ede:	d004      	beq.n	8009eea <__swbuf_r+0x6a>
 8009ee0:	89a3      	ldrh	r3, [r4, #12]
 8009ee2:	07db      	lsls	r3, r3, #31
 8009ee4:	d507      	bpl.n	8009ef6 <__swbuf_r+0x76>
 8009ee6:	2e0a      	cmp	r6, #10
 8009ee8:	d105      	bne.n	8009ef6 <__swbuf_r+0x76>
 8009eea:	0021      	movs	r1, r4
 8009eec:	0028      	movs	r0, r5
 8009eee:	f000 f937 	bl	800a160 <_fflush_r>
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	d111      	bne.n	8009f1a <__swbuf_r+0x9a>
 8009ef6:	0030      	movs	r0, r6
 8009ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009efa:	4b0a      	ldr	r3, [pc, #40]	; (8009f24 <__swbuf_r+0xa4>)
 8009efc:	429c      	cmp	r4, r3
 8009efe:	d101      	bne.n	8009f04 <__swbuf_r+0x84>
 8009f00:	68ac      	ldr	r4, [r5, #8]
 8009f02:	e7cc      	b.n	8009e9e <__swbuf_r+0x1e>
 8009f04:	4b08      	ldr	r3, [pc, #32]	; (8009f28 <__swbuf_r+0xa8>)
 8009f06:	429c      	cmp	r4, r3
 8009f08:	d1c9      	bne.n	8009e9e <__swbuf_r+0x1e>
 8009f0a:	68ec      	ldr	r4, [r5, #12]
 8009f0c:	e7c7      	b.n	8009e9e <__swbuf_r+0x1e>
 8009f0e:	0021      	movs	r1, r4
 8009f10:	0028      	movs	r0, r5
 8009f12:	f000 f819 	bl	8009f48 <__swsetup_r>
 8009f16:	2800      	cmp	r0, #0
 8009f18:	d0c9      	beq.n	8009eae <__swbuf_r+0x2e>
 8009f1a:	2601      	movs	r6, #1
 8009f1c:	4276      	negs	r6, r6
 8009f1e:	e7ea      	b.n	8009ef6 <__swbuf_r+0x76>
 8009f20:	0800abdc 	.word	0x0800abdc
 8009f24:	0800abfc 	.word	0x0800abfc
 8009f28:	0800abbc 	.word	0x0800abbc

08009f2c <__ascii_wctomb>:
 8009f2c:	0003      	movs	r3, r0
 8009f2e:	1e08      	subs	r0, r1, #0
 8009f30:	d005      	beq.n	8009f3e <__ascii_wctomb+0x12>
 8009f32:	2aff      	cmp	r2, #255	; 0xff
 8009f34:	d904      	bls.n	8009f40 <__ascii_wctomb+0x14>
 8009f36:	228a      	movs	r2, #138	; 0x8a
 8009f38:	2001      	movs	r0, #1
 8009f3a:	601a      	str	r2, [r3, #0]
 8009f3c:	4240      	negs	r0, r0
 8009f3e:	4770      	bx	lr
 8009f40:	2001      	movs	r0, #1
 8009f42:	700a      	strb	r2, [r1, #0]
 8009f44:	e7fb      	b.n	8009f3e <__ascii_wctomb+0x12>
	...

08009f48 <__swsetup_r>:
 8009f48:	4b37      	ldr	r3, [pc, #220]	; (800a028 <__swsetup_r+0xe0>)
 8009f4a:	b570      	push	{r4, r5, r6, lr}
 8009f4c:	681d      	ldr	r5, [r3, #0]
 8009f4e:	0006      	movs	r6, r0
 8009f50:	000c      	movs	r4, r1
 8009f52:	2d00      	cmp	r5, #0
 8009f54:	d005      	beq.n	8009f62 <__swsetup_r+0x1a>
 8009f56:	69ab      	ldr	r3, [r5, #24]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d102      	bne.n	8009f62 <__swsetup_r+0x1a>
 8009f5c:	0028      	movs	r0, r5
 8009f5e:	f000 f9a1 	bl	800a2a4 <__sinit>
 8009f62:	4b32      	ldr	r3, [pc, #200]	; (800a02c <__swsetup_r+0xe4>)
 8009f64:	429c      	cmp	r4, r3
 8009f66:	d10f      	bne.n	8009f88 <__swsetup_r+0x40>
 8009f68:	686c      	ldr	r4, [r5, #4]
 8009f6a:	230c      	movs	r3, #12
 8009f6c:	5ee2      	ldrsh	r2, [r4, r3]
 8009f6e:	b293      	uxth	r3, r2
 8009f70:	0711      	lsls	r1, r2, #28
 8009f72:	d42d      	bmi.n	8009fd0 <__swsetup_r+0x88>
 8009f74:	06d9      	lsls	r1, r3, #27
 8009f76:	d411      	bmi.n	8009f9c <__swsetup_r+0x54>
 8009f78:	2309      	movs	r3, #9
 8009f7a:	2001      	movs	r0, #1
 8009f7c:	6033      	str	r3, [r6, #0]
 8009f7e:	3337      	adds	r3, #55	; 0x37
 8009f80:	4313      	orrs	r3, r2
 8009f82:	81a3      	strh	r3, [r4, #12]
 8009f84:	4240      	negs	r0, r0
 8009f86:	bd70      	pop	{r4, r5, r6, pc}
 8009f88:	4b29      	ldr	r3, [pc, #164]	; (800a030 <__swsetup_r+0xe8>)
 8009f8a:	429c      	cmp	r4, r3
 8009f8c:	d101      	bne.n	8009f92 <__swsetup_r+0x4a>
 8009f8e:	68ac      	ldr	r4, [r5, #8]
 8009f90:	e7eb      	b.n	8009f6a <__swsetup_r+0x22>
 8009f92:	4b28      	ldr	r3, [pc, #160]	; (800a034 <__swsetup_r+0xec>)
 8009f94:	429c      	cmp	r4, r3
 8009f96:	d1e8      	bne.n	8009f6a <__swsetup_r+0x22>
 8009f98:	68ec      	ldr	r4, [r5, #12]
 8009f9a:	e7e6      	b.n	8009f6a <__swsetup_r+0x22>
 8009f9c:	075b      	lsls	r3, r3, #29
 8009f9e:	d513      	bpl.n	8009fc8 <__swsetup_r+0x80>
 8009fa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fa2:	2900      	cmp	r1, #0
 8009fa4:	d008      	beq.n	8009fb8 <__swsetup_r+0x70>
 8009fa6:	0023      	movs	r3, r4
 8009fa8:	3344      	adds	r3, #68	; 0x44
 8009faa:	4299      	cmp	r1, r3
 8009fac:	d002      	beq.n	8009fb4 <__swsetup_r+0x6c>
 8009fae:	0030      	movs	r0, r6
 8009fb0:	f7ff fb1c 	bl	80095ec <_free_r>
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	6363      	str	r3, [r4, #52]	; 0x34
 8009fb8:	2224      	movs	r2, #36	; 0x24
 8009fba:	89a3      	ldrh	r3, [r4, #12]
 8009fbc:	4393      	bics	r3, r2
 8009fbe:	81a3      	strh	r3, [r4, #12]
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	6063      	str	r3, [r4, #4]
 8009fc4:	6923      	ldr	r3, [r4, #16]
 8009fc6:	6023      	str	r3, [r4, #0]
 8009fc8:	2308      	movs	r3, #8
 8009fca:	89a2      	ldrh	r2, [r4, #12]
 8009fcc:	4313      	orrs	r3, r2
 8009fce:	81a3      	strh	r3, [r4, #12]
 8009fd0:	6923      	ldr	r3, [r4, #16]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d10b      	bne.n	8009fee <__swsetup_r+0xa6>
 8009fd6:	21a0      	movs	r1, #160	; 0xa0
 8009fd8:	2280      	movs	r2, #128	; 0x80
 8009fda:	89a3      	ldrh	r3, [r4, #12]
 8009fdc:	0089      	lsls	r1, r1, #2
 8009fde:	0092      	lsls	r2, r2, #2
 8009fe0:	400b      	ands	r3, r1
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d003      	beq.n	8009fee <__swsetup_r+0xa6>
 8009fe6:	0021      	movs	r1, r4
 8009fe8:	0030      	movs	r0, r6
 8009fea:	f000 fa27 	bl	800a43c <__smakebuf_r>
 8009fee:	220c      	movs	r2, #12
 8009ff0:	5ea3      	ldrsh	r3, [r4, r2]
 8009ff2:	2001      	movs	r0, #1
 8009ff4:	001a      	movs	r2, r3
 8009ff6:	b299      	uxth	r1, r3
 8009ff8:	4002      	ands	r2, r0
 8009ffa:	4203      	tst	r3, r0
 8009ffc:	d00f      	beq.n	800a01e <__swsetup_r+0xd6>
 8009ffe:	2200      	movs	r2, #0
 800a000:	60a2      	str	r2, [r4, #8]
 800a002:	6962      	ldr	r2, [r4, #20]
 800a004:	4252      	negs	r2, r2
 800a006:	61a2      	str	r2, [r4, #24]
 800a008:	2000      	movs	r0, #0
 800a00a:	6922      	ldr	r2, [r4, #16]
 800a00c:	4282      	cmp	r2, r0
 800a00e:	d1ba      	bne.n	8009f86 <__swsetup_r+0x3e>
 800a010:	060a      	lsls	r2, r1, #24
 800a012:	d5b8      	bpl.n	8009f86 <__swsetup_r+0x3e>
 800a014:	2240      	movs	r2, #64	; 0x40
 800a016:	4313      	orrs	r3, r2
 800a018:	81a3      	strh	r3, [r4, #12]
 800a01a:	3801      	subs	r0, #1
 800a01c:	e7b3      	b.n	8009f86 <__swsetup_r+0x3e>
 800a01e:	0788      	lsls	r0, r1, #30
 800a020:	d400      	bmi.n	800a024 <__swsetup_r+0xdc>
 800a022:	6962      	ldr	r2, [r4, #20]
 800a024:	60a2      	str	r2, [r4, #8]
 800a026:	e7ef      	b.n	800a008 <__swsetup_r+0xc0>
 800a028:	2000000c 	.word	0x2000000c
 800a02c:	0800abdc 	.word	0x0800abdc
 800a030:	0800abfc 	.word	0x0800abfc
 800a034:	0800abbc 	.word	0x0800abbc

0800a038 <abort>:
 800a038:	2006      	movs	r0, #6
 800a03a:	b510      	push	{r4, lr}
 800a03c:	f000 fa74 	bl	800a528 <raise>
 800a040:	2001      	movs	r0, #1
 800a042:	f7fa f8a7 	bl	8004194 <_exit>
	...

0800a048 <__sflush_r>:
 800a048:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a04a:	898b      	ldrh	r3, [r1, #12]
 800a04c:	0005      	movs	r5, r0
 800a04e:	000c      	movs	r4, r1
 800a050:	071a      	lsls	r2, r3, #28
 800a052:	d45f      	bmi.n	800a114 <__sflush_r+0xcc>
 800a054:	684a      	ldr	r2, [r1, #4]
 800a056:	2a00      	cmp	r2, #0
 800a058:	dc04      	bgt.n	800a064 <__sflush_r+0x1c>
 800a05a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800a05c:	2a00      	cmp	r2, #0
 800a05e:	dc01      	bgt.n	800a064 <__sflush_r+0x1c>
 800a060:	2000      	movs	r0, #0
 800a062:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a064:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a066:	2f00      	cmp	r7, #0
 800a068:	d0fa      	beq.n	800a060 <__sflush_r+0x18>
 800a06a:	2200      	movs	r2, #0
 800a06c:	2180      	movs	r1, #128	; 0x80
 800a06e:	682e      	ldr	r6, [r5, #0]
 800a070:	602a      	str	r2, [r5, #0]
 800a072:	001a      	movs	r2, r3
 800a074:	0149      	lsls	r1, r1, #5
 800a076:	400a      	ands	r2, r1
 800a078:	420b      	tst	r3, r1
 800a07a:	d034      	beq.n	800a0e6 <__sflush_r+0x9e>
 800a07c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a07e:	89a3      	ldrh	r3, [r4, #12]
 800a080:	075b      	lsls	r3, r3, #29
 800a082:	d506      	bpl.n	800a092 <__sflush_r+0x4a>
 800a084:	6863      	ldr	r3, [r4, #4]
 800a086:	1ac0      	subs	r0, r0, r3
 800a088:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d001      	beq.n	800a092 <__sflush_r+0x4a>
 800a08e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a090:	1ac0      	subs	r0, r0, r3
 800a092:	0002      	movs	r2, r0
 800a094:	6a21      	ldr	r1, [r4, #32]
 800a096:	2300      	movs	r3, #0
 800a098:	0028      	movs	r0, r5
 800a09a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800a09c:	47b8      	blx	r7
 800a09e:	89a1      	ldrh	r1, [r4, #12]
 800a0a0:	1c43      	adds	r3, r0, #1
 800a0a2:	d106      	bne.n	800a0b2 <__sflush_r+0x6a>
 800a0a4:	682b      	ldr	r3, [r5, #0]
 800a0a6:	2b1d      	cmp	r3, #29
 800a0a8:	d831      	bhi.n	800a10e <__sflush_r+0xc6>
 800a0aa:	4a2c      	ldr	r2, [pc, #176]	; (800a15c <__sflush_r+0x114>)
 800a0ac:	40da      	lsrs	r2, r3
 800a0ae:	07d3      	lsls	r3, r2, #31
 800a0b0:	d52d      	bpl.n	800a10e <__sflush_r+0xc6>
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	6063      	str	r3, [r4, #4]
 800a0b6:	6923      	ldr	r3, [r4, #16]
 800a0b8:	6023      	str	r3, [r4, #0]
 800a0ba:	04cb      	lsls	r3, r1, #19
 800a0bc:	d505      	bpl.n	800a0ca <__sflush_r+0x82>
 800a0be:	1c43      	adds	r3, r0, #1
 800a0c0:	d102      	bne.n	800a0c8 <__sflush_r+0x80>
 800a0c2:	682b      	ldr	r3, [r5, #0]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d100      	bne.n	800a0ca <__sflush_r+0x82>
 800a0c8:	6560      	str	r0, [r4, #84]	; 0x54
 800a0ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0cc:	602e      	str	r6, [r5, #0]
 800a0ce:	2900      	cmp	r1, #0
 800a0d0:	d0c6      	beq.n	800a060 <__sflush_r+0x18>
 800a0d2:	0023      	movs	r3, r4
 800a0d4:	3344      	adds	r3, #68	; 0x44
 800a0d6:	4299      	cmp	r1, r3
 800a0d8:	d002      	beq.n	800a0e0 <__sflush_r+0x98>
 800a0da:	0028      	movs	r0, r5
 800a0dc:	f7ff fa86 	bl	80095ec <_free_r>
 800a0e0:	2000      	movs	r0, #0
 800a0e2:	6360      	str	r0, [r4, #52]	; 0x34
 800a0e4:	e7bd      	b.n	800a062 <__sflush_r+0x1a>
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	0028      	movs	r0, r5
 800a0ea:	6a21      	ldr	r1, [r4, #32]
 800a0ec:	47b8      	blx	r7
 800a0ee:	1c43      	adds	r3, r0, #1
 800a0f0:	d1c5      	bne.n	800a07e <__sflush_r+0x36>
 800a0f2:	682b      	ldr	r3, [r5, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d0c2      	beq.n	800a07e <__sflush_r+0x36>
 800a0f8:	2b1d      	cmp	r3, #29
 800a0fa:	d001      	beq.n	800a100 <__sflush_r+0xb8>
 800a0fc:	2b16      	cmp	r3, #22
 800a0fe:	d101      	bne.n	800a104 <__sflush_r+0xbc>
 800a100:	602e      	str	r6, [r5, #0]
 800a102:	e7ad      	b.n	800a060 <__sflush_r+0x18>
 800a104:	2340      	movs	r3, #64	; 0x40
 800a106:	89a2      	ldrh	r2, [r4, #12]
 800a108:	4313      	orrs	r3, r2
 800a10a:	81a3      	strh	r3, [r4, #12]
 800a10c:	e7a9      	b.n	800a062 <__sflush_r+0x1a>
 800a10e:	2340      	movs	r3, #64	; 0x40
 800a110:	430b      	orrs	r3, r1
 800a112:	e7fa      	b.n	800a10a <__sflush_r+0xc2>
 800a114:	690f      	ldr	r7, [r1, #16]
 800a116:	2f00      	cmp	r7, #0
 800a118:	d0a2      	beq.n	800a060 <__sflush_r+0x18>
 800a11a:	680a      	ldr	r2, [r1, #0]
 800a11c:	600f      	str	r7, [r1, #0]
 800a11e:	1bd2      	subs	r2, r2, r7
 800a120:	9201      	str	r2, [sp, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	079b      	lsls	r3, r3, #30
 800a126:	d100      	bne.n	800a12a <__sflush_r+0xe2>
 800a128:	694a      	ldr	r2, [r1, #20]
 800a12a:	60a2      	str	r2, [r4, #8]
 800a12c:	9b01      	ldr	r3, [sp, #4]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	dc00      	bgt.n	800a134 <__sflush_r+0xec>
 800a132:	e795      	b.n	800a060 <__sflush_r+0x18>
 800a134:	003a      	movs	r2, r7
 800a136:	0028      	movs	r0, r5
 800a138:	9b01      	ldr	r3, [sp, #4]
 800a13a:	6a21      	ldr	r1, [r4, #32]
 800a13c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a13e:	47b0      	blx	r6
 800a140:	2800      	cmp	r0, #0
 800a142:	dc06      	bgt.n	800a152 <__sflush_r+0x10a>
 800a144:	2340      	movs	r3, #64	; 0x40
 800a146:	2001      	movs	r0, #1
 800a148:	89a2      	ldrh	r2, [r4, #12]
 800a14a:	4240      	negs	r0, r0
 800a14c:	4313      	orrs	r3, r2
 800a14e:	81a3      	strh	r3, [r4, #12]
 800a150:	e787      	b.n	800a062 <__sflush_r+0x1a>
 800a152:	9b01      	ldr	r3, [sp, #4]
 800a154:	183f      	adds	r7, r7, r0
 800a156:	1a1b      	subs	r3, r3, r0
 800a158:	9301      	str	r3, [sp, #4]
 800a15a:	e7e7      	b.n	800a12c <__sflush_r+0xe4>
 800a15c:	20400001 	.word	0x20400001

0800a160 <_fflush_r>:
 800a160:	690b      	ldr	r3, [r1, #16]
 800a162:	b570      	push	{r4, r5, r6, lr}
 800a164:	0005      	movs	r5, r0
 800a166:	000c      	movs	r4, r1
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d102      	bne.n	800a172 <_fflush_r+0x12>
 800a16c:	2500      	movs	r5, #0
 800a16e:	0028      	movs	r0, r5
 800a170:	bd70      	pop	{r4, r5, r6, pc}
 800a172:	2800      	cmp	r0, #0
 800a174:	d004      	beq.n	800a180 <_fflush_r+0x20>
 800a176:	6983      	ldr	r3, [r0, #24]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d101      	bne.n	800a180 <_fflush_r+0x20>
 800a17c:	f000 f892 	bl	800a2a4 <__sinit>
 800a180:	4b14      	ldr	r3, [pc, #80]	; (800a1d4 <_fflush_r+0x74>)
 800a182:	429c      	cmp	r4, r3
 800a184:	d11b      	bne.n	800a1be <_fflush_r+0x5e>
 800a186:	686c      	ldr	r4, [r5, #4]
 800a188:	220c      	movs	r2, #12
 800a18a:	5ea3      	ldrsh	r3, [r4, r2]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d0ed      	beq.n	800a16c <_fflush_r+0xc>
 800a190:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a192:	07d2      	lsls	r2, r2, #31
 800a194:	d404      	bmi.n	800a1a0 <_fflush_r+0x40>
 800a196:	059b      	lsls	r3, r3, #22
 800a198:	d402      	bmi.n	800a1a0 <_fflush_r+0x40>
 800a19a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a19c:	f000 f923 	bl	800a3e6 <__retarget_lock_acquire_recursive>
 800a1a0:	0028      	movs	r0, r5
 800a1a2:	0021      	movs	r1, r4
 800a1a4:	f7ff ff50 	bl	800a048 <__sflush_r>
 800a1a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a1aa:	0005      	movs	r5, r0
 800a1ac:	07db      	lsls	r3, r3, #31
 800a1ae:	d4de      	bmi.n	800a16e <_fflush_r+0xe>
 800a1b0:	89a3      	ldrh	r3, [r4, #12]
 800a1b2:	059b      	lsls	r3, r3, #22
 800a1b4:	d4db      	bmi.n	800a16e <_fflush_r+0xe>
 800a1b6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1b8:	f000 f916 	bl	800a3e8 <__retarget_lock_release_recursive>
 800a1bc:	e7d7      	b.n	800a16e <_fflush_r+0xe>
 800a1be:	4b06      	ldr	r3, [pc, #24]	; (800a1d8 <_fflush_r+0x78>)
 800a1c0:	429c      	cmp	r4, r3
 800a1c2:	d101      	bne.n	800a1c8 <_fflush_r+0x68>
 800a1c4:	68ac      	ldr	r4, [r5, #8]
 800a1c6:	e7df      	b.n	800a188 <_fflush_r+0x28>
 800a1c8:	4b04      	ldr	r3, [pc, #16]	; (800a1dc <_fflush_r+0x7c>)
 800a1ca:	429c      	cmp	r4, r3
 800a1cc:	d1dc      	bne.n	800a188 <_fflush_r+0x28>
 800a1ce:	68ec      	ldr	r4, [r5, #12]
 800a1d0:	e7da      	b.n	800a188 <_fflush_r+0x28>
 800a1d2:	46c0      	nop			; (mov r8, r8)
 800a1d4:	0800abdc 	.word	0x0800abdc
 800a1d8:	0800abfc 	.word	0x0800abfc
 800a1dc:	0800abbc 	.word	0x0800abbc

0800a1e0 <std>:
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	b510      	push	{r4, lr}
 800a1e4:	0004      	movs	r4, r0
 800a1e6:	6003      	str	r3, [r0, #0]
 800a1e8:	6043      	str	r3, [r0, #4]
 800a1ea:	6083      	str	r3, [r0, #8]
 800a1ec:	8181      	strh	r1, [r0, #12]
 800a1ee:	6643      	str	r3, [r0, #100]	; 0x64
 800a1f0:	0019      	movs	r1, r3
 800a1f2:	81c2      	strh	r2, [r0, #14]
 800a1f4:	6103      	str	r3, [r0, #16]
 800a1f6:	6143      	str	r3, [r0, #20]
 800a1f8:	6183      	str	r3, [r0, #24]
 800a1fa:	2208      	movs	r2, #8
 800a1fc:	305c      	adds	r0, #92	; 0x5c
 800a1fe:	f7fd facf 	bl	80077a0 <memset>
 800a202:	4b05      	ldr	r3, [pc, #20]	; (800a218 <std+0x38>)
 800a204:	6224      	str	r4, [r4, #32]
 800a206:	6263      	str	r3, [r4, #36]	; 0x24
 800a208:	4b04      	ldr	r3, [pc, #16]	; (800a21c <std+0x3c>)
 800a20a:	62a3      	str	r3, [r4, #40]	; 0x28
 800a20c:	4b04      	ldr	r3, [pc, #16]	; (800a220 <std+0x40>)
 800a20e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a210:	4b04      	ldr	r3, [pc, #16]	; (800a224 <std+0x44>)
 800a212:	6323      	str	r3, [r4, #48]	; 0x30
 800a214:	bd10      	pop	{r4, pc}
 800a216:	46c0      	nop			; (mov r8, r8)
 800a218:	0800a569 	.word	0x0800a569
 800a21c:	0800a591 	.word	0x0800a591
 800a220:	0800a5c9 	.word	0x0800a5c9
 800a224:	0800a5f5 	.word	0x0800a5f5

0800a228 <_cleanup_r>:
 800a228:	b510      	push	{r4, lr}
 800a22a:	4902      	ldr	r1, [pc, #8]	; (800a234 <_cleanup_r+0xc>)
 800a22c:	f000 f8ba 	bl	800a3a4 <_fwalk_reent>
 800a230:	bd10      	pop	{r4, pc}
 800a232:	46c0      	nop			; (mov r8, r8)
 800a234:	0800a161 	.word	0x0800a161

0800a238 <__sfmoreglue>:
 800a238:	b570      	push	{r4, r5, r6, lr}
 800a23a:	2568      	movs	r5, #104	; 0x68
 800a23c:	1e4a      	subs	r2, r1, #1
 800a23e:	4355      	muls	r5, r2
 800a240:	000e      	movs	r6, r1
 800a242:	0029      	movs	r1, r5
 800a244:	3174      	adds	r1, #116	; 0x74
 800a246:	f7ff fa3d 	bl	80096c4 <_malloc_r>
 800a24a:	1e04      	subs	r4, r0, #0
 800a24c:	d008      	beq.n	800a260 <__sfmoreglue+0x28>
 800a24e:	2100      	movs	r1, #0
 800a250:	002a      	movs	r2, r5
 800a252:	6001      	str	r1, [r0, #0]
 800a254:	6046      	str	r6, [r0, #4]
 800a256:	300c      	adds	r0, #12
 800a258:	60a0      	str	r0, [r4, #8]
 800a25a:	3268      	adds	r2, #104	; 0x68
 800a25c:	f7fd faa0 	bl	80077a0 <memset>
 800a260:	0020      	movs	r0, r4
 800a262:	bd70      	pop	{r4, r5, r6, pc}

0800a264 <__sfp_lock_acquire>:
 800a264:	b510      	push	{r4, lr}
 800a266:	4802      	ldr	r0, [pc, #8]	; (800a270 <__sfp_lock_acquire+0xc>)
 800a268:	f000 f8bd 	bl	800a3e6 <__retarget_lock_acquire_recursive>
 800a26c:	bd10      	pop	{r4, pc}
 800a26e:	46c0      	nop			; (mov r8, r8)
 800a270:	20000715 	.word	0x20000715

0800a274 <__sfp_lock_release>:
 800a274:	b510      	push	{r4, lr}
 800a276:	4802      	ldr	r0, [pc, #8]	; (800a280 <__sfp_lock_release+0xc>)
 800a278:	f000 f8b6 	bl	800a3e8 <__retarget_lock_release_recursive>
 800a27c:	bd10      	pop	{r4, pc}
 800a27e:	46c0      	nop			; (mov r8, r8)
 800a280:	20000715 	.word	0x20000715

0800a284 <__sinit_lock_acquire>:
 800a284:	b510      	push	{r4, lr}
 800a286:	4802      	ldr	r0, [pc, #8]	; (800a290 <__sinit_lock_acquire+0xc>)
 800a288:	f000 f8ad 	bl	800a3e6 <__retarget_lock_acquire_recursive>
 800a28c:	bd10      	pop	{r4, pc}
 800a28e:	46c0      	nop			; (mov r8, r8)
 800a290:	20000716 	.word	0x20000716

0800a294 <__sinit_lock_release>:
 800a294:	b510      	push	{r4, lr}
 800a296:	4802      	ldr	r0, [pc, #8]	; (800a2a0 <__sinit_lock_release+0xc>)
 800a298:	f000 f8a6 	bl	800a3e8 <__retarget_lock_release_recursive>
 800a29c:	bd10      	pop	{r4, pc}
 800a29e:	46c0      	nop			; (mov r8, r8)
 800a2a0:	20000716 	.word	0x20000716

0800a2a4 <__sinit>:
 800a2a4:	b513      	push	{r0, r1, r4, lr}
 800a2a6:	0004      	movs	r4, r0
 800a2a8:	f7ff ffec 	bl	800a284 <__sinit_lock_acquire>
 800a2ac:	69a3      	ldr	r3, [r4, #24]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d002      	beq.n	800a2b8 <__sinit+0x14>
 800a2b2:	f7ff ffef 	bl	800a294 <__sinit_lock_release>
 800a2b6:	bd13      	pop	{r0, r1, r4, pc}
 800a2b8:	64a3      	str	r3, [r4, #72]	; 0x48
 800a2ba:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a2bc:	6523      	str	r3, [r4, #80]	; 0x50
 800a2be:	4b13      	ldr	r3, [pc, #76]	; (800a30c <__sinit+0x68>)
 800a2c0:	4a13      	ldr	r2, [pc, #76]	; (800a310 <__sinit+0x6c>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	62a2      	str	r2, [r4, #40]	; 0x28
 800a2c6:	9301      	str	r3, [sp, #4]
 800a2c8:	42a3      	cmp	r3, r4
 800a2ca:	d101      	bne.n	800a2d0 <__sinit+0x2c>
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	61a3      	str	r3, [r4, #24]
 800a2d0:	0020      	movs	r0, r4
 800a2d2:	f000 f81f 	bl	800a314 <__sfp>
 800a2d6:	6060      	str	r0, [r4, #4]
 800a2d8:	0020      	movs	r0, r4
 800a2da:	f000 f81b 	bl	800a314 <__sfp>
 800a2de:	60a0      	str	r0, [r4, #8]
 800a2e0:	0020      	movs	r0, r4
 800a2e2:	f000 f817 	bl	800a314 <__sfp>
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	2104      	movs	r1, #4
 800a2ea:	60e0      	str	r0, [r4, #12]
 800a2ec:	6860      	ldr	r0, [r4, #4]
 800a2ee:	f7ff ff77 	bl	800a1e0 <std>
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	2109      	movs	r1, #9
 800a2f6:	68a0      	ldr	r0, [r4, #8]
 800a2f8:	f7ff ff72 	bl	800a1e0 <std>
 800a2fc:	2202      	movs	r2, #2
 800a2fe:	2112      	movs	r1, #18
 800a300:	68e0      	ldr	r0, [r4, #12]
 800a302:	f7ff ff6d 	bl	800a1e0 <std>
 800a306:	2301      	movs	r3, #1
 800a308:	61a3      	str	r3, [r4, #24]
 800a30a:	e7d2      	b.n	800a2b2 <__sinit+0xe>
 800a30c:	0800a844 	.word	0x0800a844
 800a310:	0800a229 	.word	0x0800a229

0800a314 <__sfp>:
 800a314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a316:	0007      	movs	r7, r0
 800a318:	f7ff ffa4 	bl	800a264 <__sfp_lock_acquire>
 800a31c:	4b1f      	ldr	r3, [pc, #124]	; (800a39c <__sfp+0x88>)
 800a31e:	681e      	ldr	r6, [r3, #0]
 800a320:	69b3      	ldr	r3, [r6, #24]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d102      	bne.n	800a32c <__sfp+0x18>
 800a326:	0030      	movs	r0, r6
 800a328:	f7ff ffbc 	bl	800a2a4 <__sinit>
 800a32c:	3648      	adds	r6, #72	; 0x48
 800a32e:	68b4      	ldr	r4, [r6, #8]
 800a330:	6873      	ldr	r3, [r6, #4]
 800a332:	3b01      	subs	r3, #1
 800a334:	d504      	bpl.n	800a340 <__sfp+0x2c>
 800a336:	6833      	ldr	r3, [r6, #0]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d022      	beq.n	800a382 <__sfp+0x6e>
 800a33c:	6836      	ldr	r6, [r6, #0]
 800a33e:	e7f6      	b.n	800a32e <__sfp+0x1a>
 800a340:	220c      	movs	r2, #12
 800a342:	5ea5      	ldrsh	r5, [r4, r2]
 800a344:	2d00      	cmp	r5, #0
 800a346:	d11a      	bne.n	800a37e <__sfp+0x6a>
 800a348:	0020      	movs	r0, r4
 800a34a:	4b15      	ldr	r3, [pc, #84]	; (800a3a0 <__sfp+0x8c>)
 800a34c:	3058      	adds	r0, #88	; 0x58
 800a34e:	60e3      	str	r3, [r4, #12]
 800a350:	6665      	str	r5, [r4, #100]	; 0x64
 800a352:	f000 f847 	bl	800a3e4 <__retarget_lock_init_recursive>
 800a356:	f7ff ff8d 	bl	800a274 <__sfp_lock_release>
 800a35a:	0020      	movs	r0, r4
 800a35c:	2208      	movs	r2, #8
 800a35e:	0029      	movs	r1, r5
 800a360:	6025      	str	r5, [r4, #0]
 800a362:	60a5      	str	r5, [r4, #8]
 800a364:	6065      	str	r5, [r4, #4]
 800a366:	6125      	str	r5, [r4, #16]
 800a368:	6165      	str	r5, [r4, #20]
 800a36a:	61a5      	str	r5, [r4, #24]
 800a36c:	305c      	adds	r0, #92	; 0x5c
 800a36e:	f7fd fa17 	bl	80077a0 <memset>
 800a372:	6365      	str	r5, [r4, #52]	; 0x34
 800a374:	63a5      	str	r5, [r4, #56]	; 0x38
 800a376:	64a5      	str	r5, [r4, #72]	; 0x48
 800a378:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a37a:	0020      	movs	r0, r4
 800a37c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a37e:	3468      	adds	r4, #104	; 0x68
 800a380:	e7d7      	b.n	800a332 <__sfp+0x1e>
 800a382:	2104      	movs	r1, #4
 800a384:	0038      	movs	r0, r7
 800a386:	f7ff ff57 	bl	800a238 <__sfmoreglue>
 800a38a:	1e04      	subs	r4, r0, #0
 800a38c:	6030      	str	r0, [r6, #0]
 800a38e:	d1d5      	bne.n	800a33c <__sfp+0x28>
 800a390:	f7ff ff70 	bl	800a274 <__sfp_lock_release>
 800a394:	230c      	movs	r3, #12
 800a396:	603b      	str	r3, [r7, #0]
 800a398:	e7ef      	b.n	800a37a <__sfp+0x66>
 800a39a:	46c0      	nop			; (mov r8, r8)
 800a39c:	0800a844 	.word	0x0800a844
 800a3a0:	ffff0001 	.word	0xffff0001

0800a3a4 <_fwalk_reent>:
 800a3a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3a6:	0004      	movs	r4, r0
 800a3a8:	0006      	movs	r6, r0
 800a3aa:	2700      	movs	r7, #0
 800a3ac:	9101      	str	r1, [sp, #4]
 800a3ae:	3448      	adds	r4, #72	; 0x48
 800a3b0:	6863      	ldr	r3, [r4, #4]
 800a3b2:	68a5      	ldr	r5, [r4, #8]
 800a3b4:	9300      	str	r3, [sp, #0]
 800a3b6:	9b00      	ldr	r3, [sp, #0]
 800a3b8:	3b01      	subs	r3, #1
 800a3ba:	9300      	str	r3, [sp, #0]
 800a3bc:	d504      	bpl.n	800a3c8 <_fwalk_reent+0x24>
 800a3be:	6824      	ldr	r4, [r4, #0]
 800a3c0:	2c00      	cmp	r4, #0
 800a3c2:	d1f5      	bne.n	800a3b0 <_fwalk_reent+0xc>
 800a3c4:	0038      	movs	r0, r7
 800a3c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a3c8:	89ab      	ldrh	r3, [r5, #12]
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d908      	bls.n	800a3e0 <_fwalk_reent+0x3c>
 800a3ce:	220e      	movs	r2, #14
 800a3d0:	5eab      	ldrsh	r3, [r5, r2]
 800a3d2:	3301      	adds	r3, #1
 800a3d4:	d004      	beq.n	800a3e0 <_fwalk_reent+0x3c>
 800a3d6:	0029      	movs	r1, r5
 800a3d8:	0030      	movs	r0, r6
 800a3da:	9b01      	ldr	r3, [sp, #4]
 800a3dc:	4798      	blx	r3
 800a3de:	4307      	orrs	r7, r0
 800a3e0:	3568      	adds	r5, #104	; 0x68
 800a3e2:	e7e8      	b.n	800a3b6 <_fwalk_reent+0x12>

0800a3e4 <__retarget_lock_init_recursive>:
 800a3e4:	4770      	bx	lr

0800a3e6 <__retarget_lock_acquire_recursive>:
 800a3e6:	4770      	bx	lr

0800a3e8 <__retarget_lock_release_recursive>:
 800a3e8:	4770      	bx	lr
	...

0800a3ec <__swhatbuf_r>:
 800a3ec:	b570      	push	{r4, r5, r6, lr}
 800a3ee:	000e      	movs	r6, r1
 800a3f0:	001d      	movs	r5, r3
 800a3f2:	230e      	movs	r3, #14
 800a3f4:	5ec9      	ldrsh	r1, [r1, r3]
 800a3f6:	0014      	movs	r4, r2
 800a3f8:	b096      	sub	sp, #88	; 0x58
 800a3fa:	2900      	cmp	r1, #0
 800a3fc:	da08      	bge.n	800a410 <__swhatbuf_r+0x24>
 800a3fe:	220c      	movs	r2, #12
 800a400:	5eb3      	ldrsh	r3, [r6, r2]
 800a402:	2200      	movs	r2, #0
 800a404:	602a      	str	r2, [r5, #0]
 800a406:	061b      	lsls	r3, r3, #24
 800a408:	d411      	bmi.n	800a42e <__swhatbuf_r+0x42>
 800a40a:	2380      	movs	r3, #128	; 0x80
 800a40c:	00db      	lsls	r3, r3, #3
 800a40e:	e00f      	b.n	800a430 <__swhatbuf_r+0x44>
 800a410:	466a      	mov	r2, sp
 800a412:	f000 f91b 	bl	800a64c <_fstat_r>
 800a416:	2800      	cmp	r0, #0
 800a418:	dbf1      	blt.n	800a3fe <__swhatbuf_r+0x12>
 800a41a:	23f0      	movs	r3, #240	; 0xf0
 800a41c:	9901      	ldr	r1, [sp, #4]
 800a41e:	021b      	lsls	r3, r3, #8
 800a420:	4019      	ands	r1, r3
 800a422:	4b05      	ldr	r3, [pc, #20]	; (800a438 <__swhatbuf_r+0x4c>)
 800a424:	18c9      	adds	r1, r1, r3
 800a426:	424b      	negs	r3, r1
 800a428:	4159      	adcs	r1, r3
 800a42a:	6029      	str	r1, [r5, #0]
 800a42c:	e7ed      	b.n	800a40a <__swhatbuf_r+0x1e>
 800a42e:	2340      	movs	r3, #64	; 0x40
 800a430:	2000      	movs	r0, #0
 800a432:	6023      	str	r3, [r4, #0]
 800a434:	b016      	add	sp, #88	; 0x58
 800a436:	bd70      	pop	{r4, r5, r6, pc}
 800a438:	ffffe000 	.word	0xffffe000

0800a43c <__smakebuf_r>:
 800a43c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a43e:	2602      	movs	r6, #2
 800a440:	898b      	ldrh	r3, [r1, #12]
 800a442:	0005      	movs	r5, r0
 800a444:	000c      	movs	r4, r1
 800a446:	4233      	tst	r3, r6
 800a448:	d006      	beq.n	800a458 <__smakebuf_r+0x1c>
 800a44a:	0023      	movs	r3, r4
 800a44c:	3347      	adds	r3, #71	; 0x47
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	6123      	str	r3, [r4, #16]
 800a452:	2301      	movs	r3, #1
 800a454:	6163      	str	r3, [r4, #20]
 800a456:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800a458:	466a      	mov	r2, sp
 800a45a:	ab01      	add	r3, sp, #4
 800a45c:	f7ff ffc6 	bl	800a3ec <__swhatbuf_r>
 800a460:	9900      	ldr	r1, [sp, #0]
 800a462:	0007      	movs	r7, r0
 800a464:	0028      	movs	r0, r5
 800a466:	f7ff f92d 	bl	80096c4 <_malloc_r>
 800a46a:	2800      	cmp	r0, #0
 800a46c:	d108      	bne.n	800a480 <__smakebuf_r+0x44>
 800a46e:	220c      	movs	r2, #12
 800a470:	5ea3      	ldrsh	r3, [r4, r2]
 800a472:	059a      	lsls	r2, r3, #22
 800a474:	d4ef      	bmi.n	800a456 <__smakebuf_r+0x1a>
 800a476:	2203      	movs	r2, #3
 800a478:	4393      	bics	r3, r2
 800a47a:	431e      	orrs	r6, r3
 800a47c:	81a6      	strh	r6, [r4, #12]
 800a47e:	e7e4      	b.n	800a44a <__smakebuf_r+0xe>
 800a480:	4b0f      	ldr	r3, [pc, #60]	; (800a4c0 <__smakebuf_r+0x84>)
 800a482:	62ab      	str	r3, [r5, #40]	; 0x28
 800a484:	2380      	movs	r3, #128	; 0x80
 800a486:	89a2      	ldrh	r2, [r4, #12]
 800a488:	6020      	str	r0, [r4, #0]
 800a48a:	4313      	orrs	r3, r2
 800a48c:	81a3      	strh	r3, [r4, #12]
 800a48e:	9b00      	ldr	r3, [sp, #0]
 800a490:	6120      	str	r0, [r4, #16]
 800a492:	6163      	str	r3, [r4, #20]
 800a494:	9b01      	ldr	r3, [sp, #4]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d00d      	beq.n	800a4b6 <__smakebuf_r+0x7a>
 800a49a:	0028      	movs	r0, r5
 800a49c:	230e      	movs	r3, #14
 800a49e:	5ee1      	ldrsh	r1, [r4, r3]
 800a4a0:	f000 f8e6 	bl	800a670 <_isatty_r>
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	d006      	beq.n	800a4b6 <__smakebuf_r+0x7a>
 800a4a8:	2203      	movs	r2, #3
 800a4aa:	89a3      	ldrh	r3, [r4, #12]
 800a4ac:	4393      	bics	r3, r2
 800a4ae:	001a      	movs	r2, r3
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	81a3      	strh	r3, [r4, #12]
 800a4b6:	89a0      	ldrh	r0, [r4, #12]
 800a4b8:	4307      	orrs	r7, r0
 800a4ba:	81a7      	strh	r7, [r4, #12]
 800a4bc:	e7cb      	b.n	800a456 <__smakebuf_r+0x1a>
 800a4be:	46c0      	nop			; (mov r8, r8)
 800a4c0:	0800a229 	.word	0x0800a229

0800a4c4 <_malloc_usable_size_r>:
 800a4c4:	1f0b      	subs	r3, r1, #4
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	1f18      	subs	r0, r3, #4
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	da01      	bge.n	800a4d2 <_malloc_usable_size_r+0xe>
 800a4ce:	580b      	ldr	r3, [r1, r0]
 800a4d0:	18c0      	adds	r0, r0, r3
 800a4d2:	4770      	bx	lr

0800a4d4 <_raise_r>:
 800a4d4:	b570      	push	{r4, r5, r6, lr}
 800a4d6:	0004      	movs	r4, r0
 800a4d8:	000d      	movs	r5, r1
 800a4da:	291f      	cmp	r1, #31
 800a4dc:	d904      	bls.n	800a4e8 <_raise_r+0x14>
 800a4de:	2316      	movs	r3, #22
 800a4e0:	6003      	str	r3, [r0, #0]
 800a4e2:	2001      	movs	r0, #1
 800a4e4:	4240      	negs	r0, r0
 800a4e6:	bd70      	pop	{r4, r5, r6, pc}
 800a4e8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d004      	beq.n	800a4f8 <_raise_r+0x24>
 800a4ee:	008a      	lsls	r2, r1, #2
 800a4f0:	189b      	adds	r3, r3, r2
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	2a00      	cmp	r2, #0
 800a4f6:	d108      	bne.n	800a50a <_raise_r+0x36>
 800a4f8:	0020      	movs	r0, r4
 800a4fa:	f000 f831 	bl	800a560 <_getpid_r>
 800a4fe:	002a      	movs	r2, r5
 800a500:	0001      	movs	r1, r0
 800a502:	0020      	movs	r0, r4
 800a504:	f000 f81a 	bl	800a53c <_kill_r>
 800a508:	e7ed      	b.n	800a4e6 <_raise_r+0x12>
 800a50a:	2000      	movs	r0, #0
 800a50c:	2a01      	cmp	r2, #1
 800a50e:	d0ea      	beq.n	800a4e6 <_raise_r+0x12>
 800a510:	1c51      	adds	r1, r2, #1
 800a512:	d103      	bne.n	800a51c <_raise_r+0x48>
 800a514:	2316      	movs	r3, #22
 800a516:	3001      	adds	r0, #1
 800a518:	6023      	str	r3, [r4, #0]
 800a51a:	e7e4      	b.n	800a4e6 <_raise_r+0x12>
 800a51c:	2400      	movs	r4, #0
 800a51e:	0028      	movs	r0, r5
 800a520:	601c      	str	r4, [r3, #0]
 800a522:	4790      	blx	r2
 800a524:	0020      	movs	r0, r4
 800a526:	e7de      	b.n	800a4e6 <_raise_r+0x12>

0800a528 <raise>:
 800a528:	b510      	push	{r4, lr}
 800a52a:	4b03      	ldr	r3, [pc, #12]	; (800a538 <raise+0x10>)
 800a52c:	0001      	movs	r1, r0
 800a52e:	6818      	ldr	r0, [r3, #0]
 800a530:	f7ff ffd0 	bl	800a4d4 <_raise_r>
 800a534:	bd10      	pop	{r4, pc}
 800a536:	46c0      	nop			; (mov r8, r8)
 800a538:	2000000c 	.word	0x2000000c

0800a53c <_kill_r>:
 800a53c:	2300      	movs	r3, #0
 800a53e:	b570      	push	{r4, r5, r6, lr}
 800a540:	4d06      	ldr	r5, [pc, #24]	; (800a55c <_kill_r+0x20>)
 800a542:	0004      	movs	r4, r0
 800a544:	0008      	movs	r0, r1
 800a546:	0011      	movs	r1, r2
 800a548:	602b      	str	r3, [r5, #0]
 800a54a:	f7f9 fe13 	bl	8004174 <_kill>
 800a54e:	1c43      	adds	r3, r0, #1
 800a550:	d103      	bne.n	800a55a <_kill_r+0x1e>
 800a552:	682b      	ldr	r3, [r5, #0]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d000      	beq.n	800a55a <_kill_r+0x1e>
 800a558:	6023      	str	r3, [r4, #0]
 800a55a:	bd70      	pop	{r4, r5, r6, pc}
 800a55c:	20000710 	.word	0x20000710

0800a560 <_getpid_r>:
 800a560:	b510      	push	{r4, lr}
 800a562:	f7f9 fe01 	bl	8004168 <_getpid>
 800a566:	bd10      	pop	{r4, pc}

0800a568 <__sread>:
 800a568:	b570      	push	{r4, r5, r6, lr}
 800a56a:	000c      	movs	r4, r1
 800a56c:	250e      	movs	r5, #14
 800a56e:	5f49      	ldrsh	r1, [r1, r5]
 800a570:	f000 f8a4 	bl	800a6bc <_read_r>
 800a574:	2800      	cmp	r0, #0
 800a576:	db03      	blt.n	800a580 <__sread+0x18>
 800a578:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a57a:	181b      	adds	r3, r3, r0
 800a57c:	6563      	str	r3, [r4, #84]	; 0x54
 800a57e:	bd70      	pop	{r4, r5, r6, pc}
 800a580:	89a3      	ldrh	r3, [r4, #12]
 800a582:	4a02      	ldr	r2, [pc, #8]	; (800a58c <__sread+0x24>)
 800a584:	4013      	ands	r3, r2
 800a586:	81a3      	strh	r3, [r4, #12]
 800a588:	e7f9      	b.n	800a57e <__sread+0x16>
 800a58a:	46c0      	nop			; (mov r8, r8)
 800a58c:	ffffefff 	.word	0xffffefff

0800a590 <__swrite>:
 800a590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a592:	001f      	movs	r7, r3
 800a594:	898b      	ldrh	r3, [r1, #12]
 800a596:	0005      	movs	r5, r0
 800a598:	000c      	movs	r4, r1
 800a59a:	0016      	movs	r6, r2
 800a59c:	05db      	lsls	r3, r3, #23
 800a59e:	d505      	bpl.n	800a5ac <__swrite+0x1c>
 800a5a0:	230e      	movs	r3, #14
 800a5a2:	5ec9      	ldrsh	r1, [r1, r3]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	2302      	movs	r3, #2
 800a5a8:	f000 f874 	bl	800a694 <_lseek_r>
 800a5ac:	89a3      	ldrh	r3, [r4, #12]
 800a5ae:	4a05      	ldr	r2, [pc, #20]	; (800a5c4 <__swrite+0x34>)
 800a5b0:	0028      	movs	r0, r5
 800a5b2:	4013      	ands	r3, r2
 800a5b4:	81a3      	strh	r3, [r4, #12]
 800a5b6:	0032      	movs	r2, r6
 800a5b8:	230e      	movs	r3, #14
 800a5ba:	5ee1      	ldrsh	r1, [r4, r3]
 800a5bc:	003b      	movs	r3, r7
 800a5be:	f000 f81f 	bl	800a600 <_write_r>
 800a5c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5c4:	ffffefff 	.word	0xffffefff

0800a5c8 <__sseek>:
 800a5c8:	b570      	push	{r4, r5, r6, lr}
 800a5ca:	000c      	movs	r4, r1
 800a5cc:	250e      	movs	r5, #14
 800a5ce:	5f49      	ldrsh	r1, [r1, r5]
 800a5d0:	f000 f860 	bl	800a694 <_lseek_r>
 800a5d4:	89a3      	ldrh	r3, [r4, #12]
 800a5d6:	1c42      	adds	r2, r0, #1
 800a5d8:	d103      	bne.n	800a5e2 <__sseek+0x1a>
 800a5da:	4a05      	ldr	r2, [pc, #20]	; (800a5f0 <__sseek+0x28>)
 800a5dc:	4013      	ands	r3, r2
 800a5de:	81a3      	strh	r3, [r4, #12]
 800a5e0:	bd70      	pop	{r4, r5, r6, pc}
 800a5e2:	2280      	movs	r2, #128	; 0x80
 800a5e4:	0152      	lsls	r2, r2, #5
 800a5e6:	4313      	orrs	r3, r2
 800a5e8:	81a3      	strh	r3, [r4, #12]
 800a5ea:	6560      	str	r0, [r4, #84]	; 0x54
 800a5ec:	e7f8      	b.n	800a5e0 <__sseek+0x18>
 800a5ee:	46c0      	nop			; (mov r8, r8)
 800a5f0:	ffffefff 	.word	0xffffefff

0800a5f4 <__sclose>:
 800a5f4:	b510      	push	{r4, lr}
 800a5f6:	230e      	movs	r3, #14
 800a5f8:	5ec9      	ldrsh	r1, [r1, r3]
 800a5fa:	f000 f815 	bl	800a628 <_close_r>
 800a5fe:	bd10      	pop	{r4, pc}

0800a600 <_write_r>:
 800a600:	b570      	push	{r4, r5, r6, lr}
 800a602:	0004      	movs	r4, r0
 800a604:	0008      	movs	r0, r1
 800a606:	0011      	movs	r1, r2
 800a608:	001a      	movs	r2, r3
 800a60a:	2300      	movs	r3, #0
 800a60c:	4d05      	ldr	r5, [pc, #20]	; (800a624 <_write_r+0x24>)
 800a60e:	602b      	str	r3, [r5, #0]
 800a610:	f7f9 fde9 	bl	80041e6 <_write>
 800a614:	1c43      	adds	r3, r0, #1
 800a616:	d103      	bne.n	800a620 <_write_r+0x20>
 800a618:	682b      	ldr	r3, [r5, #0]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d000      	beq.n	800a620 <_write_r+0x20>
 800a61e:	6023      	str	r3, [r4, #0]
 800a620:	bd70      	pop	{r4, r5, r6, pc}
 800a622:	46c0      	nop			; (mov r8, r8)
 800a624:	20000710 	.word	0x20000710

0800a628 <_close_r>:
 800a628:	2300      	movs	r3, #0
 800a62a:	b570      	push	{r4, r5, r6, lr}
 800a62c:	4d06      	ldr	r5, [pc, #24]	; (800a648 <_close_r+0x20>)
 800a62e:	0004      	movs	r4, r0
 800a630:	0008      	movs	r0, r1
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	f7f9 fdf3 	bl	800421e <_close>
 800a638:	1c43      	adds	r3, r0, #1
 800a63a:	d103      	bne.n	800a644 <_close_r+0x1c>
 800a63c:	682b      	ldr	r3, [r5, #0]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d000      	beq.n	800a644 <_close_r+0x1c>
 800a642:	6023      	str	r3, [r4, #0]
 800a644:	bd70      	pop	{r4, r5, r6, pc}
 800a646:	46c0      	nop			; (mov r8, r8)
 800a648:	20000710 	.word	0x20000710

0800a64c <_fstat_r>:
 800a64c:	2300      	movs	r3, #0
 800a64e:	b570      	push	{r4, r5, r6, lr}
 800a650:	4d06      	ldr	r5, [pc, #24]	; (800a66c <_fstat_r+0x20>)
 800a652:	0004      	movs	r4, r0
 800a654:	0008      	movs	r0, r1
 800a656:	0011      	movs	r1, r2
 800a658:	602b      	str	r3, [r5, #0]
 800a65a:	f7f9 fdea 	bl	8004232 <_fstat>
 800a65e:	1c43      	adds	r3, r0, #1
 800a660:	d103      	bne.n	800a66a <_fstat_r+0x1e>
 800a662:	682b      	ldr	r3, [r5, #0]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d000      	beq.n	800a66a <_fstat_r+0x1e>
 800a668:	6023      	str	r3, [r4, #0]
 800a66a:	bd70      	pop	{r4, r5, r6, pc}
 800a66c:	20000710 	.word	0x20000710

0800a670 <_isatty_r>:
 800a670:	2300      	movs	r3, #0
 800a672:	b570      	push	{r4, r5, r6, lr}
 800a674:	4d06      	ldr	r5, [pc, #24]	; (800a690 <_isatty_r+0x20>)
 800a676:	0004      	movs	r4, r0
 800a678:	0008      	movs	r0, r1
 800a67a:	602b      	str	r3, [r5, #0]
 800a67c:	f7f9 fde7 	bl	800424e <_isatty>
 800a680:	1c43      	adds	r3, r0, #1
 800a682:	d103      	bne.n	800a68c <_isatty_r+0x1c>
 800a684:	682b      	ldr	r3, [r5, #0]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d000      	beq.n	800a68c <_isatty_r+0x1c>
 800a68a:	6023      	str	r3, [r4, #0]
 800a68c:	bd70      	pop	{r4, r5, r6, pc}
 800a68e:	46c0      	nop			; (mov r8, r8)
 800a690:	20000710 	.word	0x20000710

0800a694 <_lseek_r>:
 800a694:	b570      	push	{r4, r5, r6, lr}
 800a696:	0004      	movs	r4, r0
 800a698:	0008      	movs	r0, r1
 800a69a:	0011      	movs	r1, r2
 800a69c:	001a      	movs	r2, r3
 800a69e:	2300      	movs	r3, #0
 800a6a0:	4d05      	ldr	r5, [pc, #20]	; (800a6b8 <_lseek_r+0x24>)
 800a6a2:	602b      	str	r3, [r5, #0]
 800a6a4:	f7f9 fddc 	bl	8004260 <_lseek>
 800a6a8:	1c43      	adds	r3, r0, #1
 800a6aa:	d103      	bne.n	800a6b4 <_lseek_r+0x20>
 800a6ac:	682b      	ldr	r3, [r5, #0]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d000      	beq.n	800a6b4 <_lseek_r+0x20>
 800a6b2:	6023      	str	r3, [r4, #0]
 800a6b4:	bd70      	pop	{r4, r5, r6, pc}
 800a6b6:	46c0      	nop			; (mov r8, r8)
 800a6b8:	20000710 	.word	0x20000710

0800a6bc <_read_r>:
 800a6bc:	b570      	push	{r4, r5, r6, lr}
 800a6be:	0004      	movs	r4, r0
 800a6c0:	0008      	movs	r0, r1
 800a6c2:	0011      	movs	r1, r2
 800a6c4:	001a      	movs	r2, r3
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	4d05      	ldr	r5, [pc, #20]	; (800a6e0 <_read_r+0x24>)
 800a6ca:	602b      	str	r3, [r5, #0]
 800a6cc:	f7f9 fd6e 	bl	80041ac <_read>
 800a6d0:	1c43      	adds	r3, r0, #1
 800a6d2:	d103      	bne.n	800a6dc <_read_r+0x20>
 800a6d4:	682b      	ldr	r3, [r5, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d000      	beq.n	800a6dc <_read_r+0x20>
 800a6da:	6023      	str	r3, [r4, #0]
 800a6dc:	bd70      	pop	{r4, r5, r6, pc}
 800a6de:	46c0      	nop			; (mov r8, r8)
 800a6e0:	20000710 	.word	0x20000710

0800a6e4 <_init>:
 800a6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6e6:	46c0      	nop			; (mov r8, r8)
 800a6e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ea:	bc08      	pop	{r3}
 800a6ec:	469e      	mov	lr, r3
 800a6ee:	4770      	bx	lr

0800a6f0 <_fini>:
 800a6f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6f2:	46c0      	nop			; (mov r8, r8)
 800a6f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6f6:	bc08      	pop	{r3}
 800a6f8:	469e      	mov	lr, r3
 800a6fa:	4770      	bx	lr
