{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-581,-206",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port qsfp_tx -pg 1 -lvl 4 -x 1240 -y 370 -defaultsOSRD
preplace port qsfp_rx -pg 1 -lvl 4 -x 1240 -y 390 -defaultsOSRD -right
preplace port USER_DATA_M_AXIS_RX -pg 1 -lvl 4 -x 1240 -y 50 -defaultsOSRD
preplace port USER_DATA_S_AXIS_TX -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port S_AXI_QSFP_STATUS -pg 1 -lvl 4 -x 1240 -y 110 -defaultsOSRD -right
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 4 -x 1240 -y 350 -defaultsOSRD
preplace port port-id_user_clk_out -pg 1 -lvl 4 -x 1240 -y 490 -defaultsOSRD
preplace inst aurora_core -pg 1 -lvl 2 -x 550 -y 70 -swap {17 1 2 3 4 5 6 0 8 9 10 11 12 13 14 15 16 7 18 19 20 24 22 23 27 25 26 21 28 29 31 33 32 30 34 37 35 36 38 39 40 41 42} -defaultsOSRD -pinDir USER_DATA_S_AXIS_TX left -pinY USER_DATA_S_AXIS_TX 320L -pinDir USER_DATA_M_AXIS_RX right -pinY USER_DATA_M_AXIS_RX 0R -pinDir GT_DIFF_REFCLK1 left -pinY GT_DIFF_REFCLK1 280L -pinDir CORE_STATUS right -pinY CORE_STATUS 20R -pinDir CORE_STATUS.channel_up right -pinY CORE_STATUS.channel_up 40R -pinDir CORE_STATUS.gt_pll_lock right -pinY CORE_STATUS.gt_pll_lock 60R -pinDir CORE_STATUS.hard_err right -pinY CORE_STATUS.hard_err 80R -pinDir CORE_STATUS.lane_up right -pinY CORE_STATUS.lane_up 100R -pinDir CORE_STATUS.mmcm_not_locked_out right -pinY CORE_STATUS.mmcm_not_locked_out 120R -pinDir CORE_STATUS.soft_err right -pinY CORE_STATUS.soft_err 140R -pinDir CORE_CONTROL left -pinY CORE_CONTROL 300L -pinDir GT_SERIAL_TX right -pinY GT_SERIAL_TX 300R -pinDir GT_SERIAL_RX right -pinY GT_SERIAL_RX 320R -pinDir QPLL_CONTROL_OUT right -pinY QPLL_CONTROL_OUT 160R -pinDir reset_pb left -pinY reset_pb 360L -pinDir pma_init left -pinY pma_init 380L -pinDir tx_out_clk right -pinY tx_out_clk 340R -pinDir init_clk left -pinY init_clk 340L -pinDir link_reset_out right -pinY link_reset_out 360R -pinDir user_clk_out right -pinY user_clk_out 420R -pinDir sync_clk_out right -pinY sync_clk_out 380R -pinDir gt_qpllclk_quad1_out right -pinY gt_qpllclk_quad1_out 400R -pinDir gt_qpllrefclk_quad1_out right -pinY gt_qpllrefclk_quad1_out 440R -pinDir sys_reset_out left -pinY sys_reset_out 480L -pinDir gt_reset_out right -pinY gt_reset_out 460R -pinDir gt_refclk1_out right -pinY gt_refclk1_out 480R -pinBusDir gt_powergood right -pinBusY gt_powergood 500R
preplace inst reset_inverter -pg 1 -lvl 1 -x 170 -y 550 -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 0R -pinBusDir Res right -pinBusY Res 20R
preplace inst qsfp_ila -pg 1 -lvl 2 -x 550 -y 690 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 22} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir SLOT_1_AXIS right -pinY SLOT_1_AXIS 0R -pinDir clk right -pinY clk 40R -pinBusDir probe0 right -pinBusY probe0 20R -pinDir resetn left -pinY resetn 20L
preplace inst constant_0 -pg 1 -lvl 2 -x 550 -y 830 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst qsfp_status -pg 1 -lvl 3 -x 1030 -y 110 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 27 26 21 22 23 24 25 28 29} -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 140L -pinDir ss_channel_up left -pinY ss_channel_up 120L -pinDir ss_gt_pll_lock left -pinY ss_gt_pll_lock 20L -pinDir ss_hard_err left -pinY ss_hard_err 40L -pinBusDir ss_lane_up left -pinBusY ss_lane_up 60L -pinDir ss_mcmm_not_locked_out left -pinY ss_mcmm_not_locked_out 80L -pinDir ss_soft_err left -pinY ss_soft_err 100L -pinDir ss_c2c_link_status left -pinY ss_c2c_link_status 160L -pinDir ss_c2c_link_error left -pinY ss_c2c_link_error 180L
preplace inst reset_manager -pg 1 -lvl 1 -x 170 -y 410 -defaultsOSRD -pinDir clock left -pinY clock 0L -pinDir resetn_in left -pinY resetn_in 40L -pinDir reset_pb_out right -pinY reset_pb_out 20R -pinDir pma_init_out right -pinY pma_init_out 40R
preplace netloc aurora_64b66b_0_channel_up 1 2 2 780 350 NJ
preplace netloc aurora_64b66b_0_sys_reset_out 1 1 1 N 550
preplace netloc aurora_64b66b_0_user_clk_out 1 2 2 840 490 NJ
preplace netloc aurora_core_gt_pll_lock 1 2 1 N 130
preplace netloc aurora_core_hard_err 1 2 1 N 150
preplace netloc aurora_core_lane_up 1 2 1 N 170
preplace netloc aurora_core_mmcm_not_locked_out 1 2 1 N 190
preplace netloc aurora_core_soft_err 1 2 1 N 210
preplace netloc clock_1 1 0 3 40 330 300 10 860J
preplace netloc constant_0_dout 1 2 1 860 270n
preplace netloc reset_in_1 1 0 3 40 630 NJ 630 820
preplace netloc reset_inverter_Res 1 1 1 300 570n
preplace netloc reset_manager_pma_init_out 1 1 1 N 450
preplace netloc reset_manager_reset_pb_out 1 1 1 N 430
preplace netloc Conn1 1 2 2 800J 50 NJ
preplace netloc Conn2 1 0 2 NJ 650 320
preplace netloc Conn3 1 3 1 NJ 110
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 350 NJ
preplace netloc GT_SERIAL_RX_0_1 1 2 2 NJ 390 NJ
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 2 NJ 370 NJ
levelinfo -pg 1 0 170 550 1030 1240
pagesize -pg 1 -db -bbox -sgen -220 0 1470 890
",
   "No Loops_ScaleFactor":"0.754919",
   "No Loops_TopLeft":"-216,-36",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x -360 -y 150 -defaultsOSRD
preplace port qsfp0_tx -pg 1 -lvl 3 -x 470 -y 100 -defaultsOSRD
preplace port qsfp0_rx -pg 1 -lvl 0 -x -360 -y 190 -defaultsOSRD
preplace port port-id_clock -pg 1 -lvl 0 -x -360 -y -60 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x -360 -y -40 -defaultsOSRD
preplace inst aurora_64b66b_0 -pg 1 -lvl 2 -x 240 -y 190 -defaultsOSRD
preplace inst reset_manager -pg 1 -lvl 1 -x -210 -y -40 -defaultsOSRD
preplace netloc clock_1 1 0 1 -340J -60n
preplace netloc reset_in_1 1 0 1 -340J -40n
preplace netloc GT_DIFF_REFCLK1_0_1 1 0 2 NJ 150 N
preplace netloc aurora_64b66b_0_GT_SERIAL_TX 1 2 1 N 100
preplace netloc GT_SERIAL_RX_0_1 1 0 2 NJ 190 N
levelinfo -pg 1 -360 -210 240 470
pagesize -pg 1 -db -bbox -sgen -480 -120 580 380
"
}
0
