

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>Custom instruction &mdash; NaxRiscv  documentation</title>
  

  
  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />

  
  
    <link rel="shortcut icon" href="../../_static/logo3_32x32.png"/>
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/skins/default.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/wavedrom.min.js"></script>
    
    <script type="text/javascript" src="../../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../../index.html" class="icon icon-home"> NaxRiscv
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../introduction/index.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#naxriscv">NaxRiscv</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../introduction/index.html#project-development-and-status">Project development and status</a></li>
<li class="toctree-l3"><a class="reference internal" href="../introduction/index.html#why-a-ooo-core-targeting-fpga">Why a OoO core targeting FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../introduction/index.html#additional-resources">Additional resources</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#pipeline">Pipeline</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#how-to-use">How to use</a></li>
<li class="toctree-l2"><a class="reference internal" href="../introduction/index.html#hardware-description">Hardware description</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../frontend/index.html">Frontend</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#decoder">Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#physical-register-allocation">Physical register allocation</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#architectural-to-physical">Architectural to physical</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#physical-to-rob-id">Physical to ROB ID</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frontend/index.html#dispatch-issue">Dispatch / Issue</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html">Execution units</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#custom-instruction">Custom instruction</a><ul>
<li class="toctree-l3"><a class="reference internal" href="index.html#simd-add">SIMD add</a><ul>
<li class="toctree-l4"><a class="reference internal" href="index.html#plugin-implementation">Plugin implementation</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#naxriscv-generation">NaxRiscv generation</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#software-test">Software test</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#simulation">Simulation</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#conclusion">Conclusion</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hardcore-way">Hardcore way</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../memory/index.html">Memory system</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../memory/index.html#load-store-unite">Load store unite</a></li>
<li class="toctree-l2"><a class="reference internal" href="../memory/index.html#mmu">MMU</a></li>
<li class="toctree-l2"><a class="reference internal" href="../memory/index.html#coherency">Coherency</a></li>
<li class="toctree-l2"><a class="reference internal" href="../memory/index.html#l2-cache">L2 cache</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../branch_prediction/index.html">Branch prediction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../branch_prediction/index.html#fetch-prediction">Fetch prediction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../branch_prediction/index.html#decode-prediction">Decode prediction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../branch_prediction/index.html#jump-branch-circular-buffer">Jump/branch circular buffer</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../backend/index.html">Backend</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../backend/index.html#commit">Commit</a></li>
<li class="toctree-l2"><a class="reference internal" href="../backend/index.html#register-file">Register file</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../simulation/index.html">Simulation</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../simulation/index.html#introduction">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../simulation/index.html#spike">Spike</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../performance/index.html">Performance and Area</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../performance/index.html#rv32">RV32</a></li>
<li class="toctree-l2"><a class="reference internal" href="../performance/index.html#rv64">RV64</a></li>
<li class="toctree-l2"><a class="reference internal" href="../performance/index.html#notes">Notes</a></li>
<li class="toctree-l2"><a class="reference internal" href="../performance/index.html#how-to-run-the-benchmark">How to run the benchmark</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../abstraction/index.html">Abstractions / HDL</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../abstraction/index.html#framework">Framework</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#plugin-tasks">Plugin tasks</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-definition">Service definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-implementation">Service implementation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-usage">Service usage</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-pipeline-definition">Service Pipeline definition</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#service-pipeline-usage">Service Pipeline usage</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#execution-units">Execution units</a></li>
<li class="toctree-l3"><a class="reference internal" href="../abstraction/index.html#shiftplugin">ShiftPlugin</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../abstraction/index.html#pipeline">Pipeline</a></li>
<li class="toctree-l2"><a class="reference internal" href="../abstraction/index.html#state-machine-api">State machine API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../abstraction/index.html#automated-multiport-memory-transformation">Automated multiport memory transformation</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../misc/index.html">Misc</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../misc/index.html#jtag-openocd-gdb">Jtag / OpenOCD / GDB</a></li>
<li class="toctree-l2"><a class="reference internal" href="../misc/index.html#security">Security</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../misc/index.html#side-channel-attack">Side channel attack</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../misc/index.html#how-to-reproduce">How to reproduce</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../hardware/index.html">Hardware</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../hardware/index.html#litex">Litex</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#digilent-nexys-video">Digilent nexys video</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#putting-debian-on-the-sdcard">Putting debian on the SDCARD</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hardware/index.html#generating-everything-from-scratch">Generating everything from scratch</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">NaxRiscv</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>Custom instruction</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../_sources/NaxRiscv/execution_units/custom.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="custom-instruction">
<h1>Custom instruction<a class="headerlink" href="#custom-instruction" title="Permalink to this headline">¶</a></h1>
<p>There are multiple ways you can add custom instructions into NaxRiscv. The following chapter will provide some demo.</p>
<div class="section" id="simd-add">
<h2>SIMD add<a class="headerlink" href="#simd-add" title="Permalink to this headline">¶</a></h2>
<p>Let’s define a plugin which will implement a SIMD add (4x8bits adder), working on the integer register file.</p>
<p>The plugin will be based on the ExecutionUnitElementSimple which makes implementing ALU plugins simpler. Such a plugin can then be used to compose a given execution unit (hosted by a ExecutionUnitBase).</p>
<p>For instance the Plugin configuration could be :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">ExecutionUnitBase</span><span class="p">(</span><span class="s">&quot;ALU0&quot;</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">IntFormatPlugin</span><span class="p">(</span><span class="s">&quot;ALU0&quot;</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">SrcPlugin</span><span class="p">(</span><span class="s">&quot;ALU0&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">earlySrc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">true</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">IntAluPlugin</span><span class="p">(</span><span class="s">&quot;ALU0&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">aluStage</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">ShiftPlugin</span><span class="p">(</span><span class="s">&quot;ALU0&quot;</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">aluStage</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">ShiftPlugin</span><span class="p">(</span><span class="s">&quot;ALU0&quot;</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="n">aluStage</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="s">&quot;ALU0&quot;</span><span class="p">)</span><span class="w"> </span><span class="c1">// &lt;- We will implement this plugin</span>
</pre></div>
</div>
<div class="section" id="plugin-implementation">
<h3>Plugin implementation<a class="headerlink" href="#plugin-implementation" title="Permalink to this headline">¶</a></h3>
<p>Here is a example how this plugin could be implemented :
(<a class="reference external" href="https://github.com/SpinalHDL/NaxRiscv/blob/d44ac3a3a3a4328cf2c654f9a46171511a798fae/src/main/scala/naxriscv/execute/SimdAddPlugin.scala#L36">https://github.com/SpinalHDL/NaxRiscv/blob/d44ac3a3a3a4328cf2c654f9a46171511a798fae/src/main/scala/naxriscv/execute/SimdAddPlugin.scala#L36</a>)</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">package</span><span class="w"> </span><span class="nn">naxriscv</span><span class="p">.</span><span class="n">execute</span>

<span class="k">import</span><span class="w"> </span><span class="nn">spinal</span><span class="p">.</span><span class="nn">core</span><span class="p">.</span><span class="n">_</span>
<span class="k">import</span><span class="w"> </span><span class="nn">spinal</span><span class="p">.</span><span class="nn">lib</span><span class="p">.</span><span class="n">_</span>
<span class="k">import</span><span class="w"> </span><span class="nn">naxriscv</span><span class="p">.</span><span class="n">_</span>
<span class="k">import</span><span class="w"> </span><span class="nn">naxriscv</span><span class="p">.</span><span class="nn">riscv</span><span class="p">.</span><span class="n">_</span>
<span class="k">import</span><span class="w"> </span><span class="nn">naxriscv</span><span class="p">.</span><span class="nn">riscv</span><span class="p">.</span><span class="nc">IntRegFile</span>
<span class="k">import</span><span class="w"> </span><span class="nn">naxriscv</span><span class="p">.</span><span class="nn">interfaces</span><span class="p">.{</span><span class="nc">RS1</span><span class="p">,</span><span class="w"> </span><span class="nc">RS2</span><span class="p">}</span>
<span class="k">import</span><span class="w"> </span><span class="nn">naxriscv</span><span class="p">.</span><span class="nn">utilities</span><span class="p">.</span><span class="nc">Plugin</span>

<span class="c1">//This plugin example will add a new instruction named SIMD_ADD which do the following :</span>
<span class="c1">//</span>
<span class="c1">//RD : Regfile Destination, RS : Regfile Source</span>
<span class="c1">//RD( 7 downto  0) = RS1( 7 downto  0) + RS2( 7 downto  0)</span>
<span class="c1">//RD(16 downto  8) = RS1(16 downto  8) + RS2(16 downto  8)</span>
<span class="c1">//RD(23 downto 16) = RS1(23 downto 16) + RS2(23 downto 16)</span>
<span class="c1">//RD(31 downto 24) = RS1(31 downto 24) + RS2(31 downto 24)</span>
<span class="c1">//</span>
<span class="c1">//Instruction encoding :</span>
<span class="c1">//0000000----------000-----0001011   &lt;- Custom0 func3=0 func7=0</span>
<span class="c1">//       |RS2||RS1|   |RD |</span>
<span class="c1">//</span>
<span class="c1">//Note :  RS1, RS2, RD positions follow the RISC-V spec and are common for all instruction of the ISA</span>


<span class="k">object</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">{</span>
<span class="w">  </span><span class="c1">//Define the instruction type and encoding that we wll use</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ADD4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">IntRegFile</span><span class="p">.</span><span class="nc">TypeR</span><span class="p">(</span><span class="nc">M</span><span class="s">&quot;0000000----------000-----0001011&quot;</span><span class="p">)</span>
<span class="p">}</span>

<span class="c1">//ExecutionUnitElementSimple Is a base class which will be coupled to the pipeline provided by a ExecutionUnitBase with</span>
<span class="c1">//the same euId. It provide quite a few utilities to ease the implementation of custom instruction.</span>
<span class="c1">//Here we will implement a plugin which provide SIMD add on the register file.</span>
<span class="c1">//staticLatency=true specify that our plugin will never halt the pipeling, allowing the issue queue to statically</span>
<span class="c1">//wake up instruction which depend on its result.</span>
<span class="k">class</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="kd">val</span><span class="w"> </span><span class="n">euId</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nc">String</span><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">ExecutionUnitElementSimple</span><span class="p">(</span><span class="n">euId</span><span class="p">,</span><span class="w"> </span><span class="n">staticLatency</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">true</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="c1">//We will assume our plugin is fully combinatorial</span>
<span class="w">  </span><span class="k">override</span><span class="w"> </span><span class="k">def</span><span class="w"> </span><span class="nf">euWritebackAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span>

<span class="w">  </span><span class="c1">//The setup code is by plugins to specify things to each others before it is too late</span>
<span class="w">  </span><span class="c1">//create early blockOfCode will</span>
<span class="w">  </span><span class="k">override</span><span class="w"> </span><span class="kd">val</span><span class="w"> </span><span class="n">setup</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">create</span><span class="w"> </span><span class="n">early</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Setup</span><span class="p">{</span>
<span class="w">    </span><span class="c1">//Let&#39;s assume we only support RV32 for now</span>
<span class="w">    </span><span class="n">assert</span><span class="p">(</span><span class="nc">Global</span><span class="p">.</span><span class="nc">XLEN</span><span class="p">.</span><span class="n">get</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">32</span><span class="p">)</span>

<span class="w">    </span><span class="c1">//Specify to the ExecutionUnitBase that the current plugin will implement the ADD4 instruction</span>
<span class="w">    </span><span class="n">add</span><span class="p">(</span><span class="nc">SimdAddPlugin</span><span class="p">.</span><span class="nc">ADD4</span><span class="p">)</span>
<span class="w">  </span><span class="p">}</span>

<span class="w">  </span><span class="k">override</span><span class="w"> </span><span class="kd">val</span><span class="w"> </span><span class="n">logic</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">create</span><span class="w"> </span><span class="n">late</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Logic</span><span class="p">{</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">process</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">ExecuteArea</span><span class="p">(</span><span class="n">stageId</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">      </span><span class="c1">//Get the RISC-V RS1/RS2 values from the register file</span>
<span class="w">      </span><span class="kd">val</span><span class="w"> </span><span class="n">rs1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stage</span><span class="p">(</span><span class="n">eu</span><span class="p">(</span><span class="nc">IntRegFile</span><span class="p">,</span><span class="w"> </span><span class="nc">RS1</span><span class="p">)).</span><span class="n">asUInt</span>
<span class="w">      </span><span class="kd">val</span><span class="w"> </span><span class="n">rs2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stage</span><span class="p">(</span><span class="n">eu</span><span class="p">(</span><span class="nc">IntRegFile</span><span class="p">,</span><span class="w"> </span><span class="nc">RS2</span><span class="p">)).</span><span class="n">asUInt</span>

<span class="w">      </span><span class="c1">//Do some computation</span>
<span class="w">      </span><span class="kd">val</span><span class="w"> </span><span class="n">rd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">32</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span>
<span class="w">      </span><span class="n">rd</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span>
<span class="w">      </span><span class="n">rd</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span>
<span class="w">      </span><span class="n">rd</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span>
<span class="w">      </span><span class="n">rd</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span>

<span class="w">      </span><span class="c1">//Provide the computation value for the writeback</span>
<span class="w">      </span><span class="n">wb</span><span class="p">.</span><span class="n">payload</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rd</span><span class="p">.</span><span class="n">asBits</span>
<span class="w">    </span><span class="p">}</span>
<span class="w">  </span><span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="naxriscv-generation">
<h3>NaxRiscv generation<a class="headerlink" href="#naxriscv-generation" title="Permalink to this headline">¶</a></h3>
<p>Then, to generate a NaxRiscv with this new plugin, we could run the following App :
(<a class="reference external" href="https://github.com/SpinalHDL/NaxRiscv/blob/d44ac3a3a3a4328cf2c654f9a46171511a798fae/src/main/scala/naxriscv/execute/SimdAddPlugin.scala#L71">https://github.com/SpinalHDL/NaxRiscv/blob/d44ac3a3a3a4328cf2c654f9a46171511a798fae/src/main/scala/naxriscv/execute/SimdAddPlugin.scala#L71</a>)</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">object</span><span class="w"> </span><span class="nc">SimdAddNaxGen</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">App</span><span class="p">{</span>
<span class="w">  </span><span class="k">import</span><span class="w"> </span><span class="nn">naxriscv</span><span class="p">.</span><span class="nn">compatibility</span><span class="p">.</span><span class="n">_</span>
<span class="w">  </span><span class="k">import</span><span class="w"> </span><span class="nn">naxriscv</span><span class="p">.</span><span class="nn">utilities</span><span class="p">.</span><span class="n">_</span>

<span class="w">  </span><span class="k">def</span><span class="w"> </span><span class="nf">plugins</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="c1">//Get a default list of plugins</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">l</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Config</span><span class="p">.</span><span class="n">plugins</span><span class="p">(</span>
<span class="w">      </span><span class="n">withRdTime</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">false</span><span class="p">,</span>
<span class="w">      </span><span class="n">aluCount</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span>
<span class="w">      </span><span class="n">decodeCount</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">2</span>
<span class="w">    </span><span class="p">)</span>
<span class="w">    </span><span class="c1">//Add our plugin to the two ALUs</span>
<span class="w">    </span><span class="n">l</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="s">&quot;ALU0&quot;</span><span class="p">)</span>
<span class="w">    </span><span class="n">l</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="s">&quot;ALU1&quot;</span><span class="p">)</span>
<span class="w">    </span><span class="n">l</span>
<span class="w">  </span><span class="p">}</span>

<span class="w">  </span><span class="c1">//Create a SpinalHDL configuration that will be used to generate the hardware</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">spinalConfig</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">SpinalConfig</span><span class="p">(</span><span class="n">inlineRom</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kc">true</span><span class="p">)</span>
<span class="w">  </span><span class="n">spinalConfig</span><span class="p">.</span><span class="n">addTransformationPhase</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">MemReadDuringWriteHazardPhase</span><span class="p">)</span>
<span class="w">  </span><span class="n">spinalConfig</span><span class="p">.</span><span class="n">addTransformationPhase</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">MultiPortWritesSymplifier</span><span class="p">)</span>

<span class="w">  </span><span class="c1">//Generate the NaxRiscv verilog file</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">report</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">spinalConfig</span><span class="p">.</span><span class="n">generateVerilog</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">NaxRiscv</span><span class="p">(</span><span class="n">xlen</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">32</span><span class="p">,</span><span class="w"> </span><span class="n">plugins</span><span class="p">))</span>

<span class="w">  </span><span class="c1">//Generate some C header files used by the verilator testbench to connect to the DUT</span>
<span class="w">  </span><span class="n">report</span><span class="p">.</span><span class="n">toplevel</span><span class="p">.</span><span class="n">framework</span><span class="p">.</span><span class="n">getService</span><span class="p">[</span><span class="nc">DocPlugin</span><span class="p">].</span><span class="n">genC</span><span class="p">()</span>
<span class="p">}</span>
</pre></div>
</div>
<p>To run this App, you can go to the NaxRiscv directory and run :</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>sbt<span class="w"> </span><span class="s2">&quot;runMain naxriscv.execute.SimdAddNaxGen&quot;</span>
</pre></div>
</div>
</div>
<div class="section" id="software-test">
<h3>Software test<a class="headerlink" href="#software-test" title="Permalink to this headline">¶</a></h3>
<p>Then let’s write some assembly test code : (<a class="reference external" href="https://github.com/SpinalHDL/NaxSoftware/tree/849679c70b238ceee021bdfd18eb2e9809e7bdd0/baremetal/simdAdd">https://github.com/SpinalHDL/NaxSoftware/tree/849679c70b238ceee021bdfd18eb2e9809e7bdd0/baremetal/simdAdd</a>)</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>.globl<span class="w"> </span>_start
_start:

<span class="c1">#include &quot;../../driver/riscv_asm.h&quot;</span>
<span class="c1">#include &quot;../../driver/sim_asm.h&quot;</span>
<span class="c1">#include &quot;../../driver/custom_asm.h&quot;</span>

<span class="w">    </span>//Test<span class="w"> </span><span class="m">1</span>
<span class="w">    </span>li<span class="w"> </span>x1,<span class="w"> </span>0x01234567
<span class="w">    </span>li<span class="w"> </span>x2,<span class="w"> </span>0x01FF01FF
<span class="w">    </span>opcode_R<span class="o">(</span>CUSTOM0,<span class="w"> </span>0x0,<span class="w"> </span>0x00,<span class="w"> </span>x3,<span class="w"> </span>x1,<span class="w"> </span>x2<span class="o">)</span><span class="w"> </span>//x3<span class="w"> </span><span class="o">=</span><span class="w"> </span>ADD4<span class="o">(</span>x1,<span class="w"> </span>x2<span class="o">)</span>

<span class="w">    </span>//Print<span class="w"> </span>result<span class="w"> </span>value
<span class="w">    </span>li<span class="w"> </span>x4,<span class="w"> </span>PUT_HEX
<span class="w">    </span>sw<span class="w"> </span>x3,<span class="w"> </span><span class="m">0</span><span class="o">(</span>x4<span class="o">)</span>

<span class="w">    </span>//Check<span class="w"> </span>result
<span class="w">    </span>li<span class="w"> </span>x5,<span class="w"> </span>0x02224666
<span class="w">    </span>bne<span class="w"> </span>x3,<span class="w"> </span>x5,<span class="w"> </span>fail

<span class="w">    </span>j<span class="w"> </span>pass

pass:
<span class="w">    </span>j<span class="w"> </span>pass
fail:
<span class="w">    </span>j<span class="w"> </span>fail
</pre></div>
</div>
<p>Compile it with</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>make<span class="w"> </span>clean<span class="w"> </span>rv32im
</pre></div>
</div>
</div>
<div class="section" id="simulation">
<h3>Simulation<a class="headerlink" href="#simulation" title="Permalink to this headline">¶</a></h3>
<p>And the run a simulation in src/test/cpp/naxriscv (You will have to setup things as described in its readme first)</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>make<span class="w"> </span>clean<span class="w"> </span>compile
./obj_dir/VNaxRiscv<span class="w"> </span>--load-elf<span class="w"> </span>../../../../ext/NaxSoftware/baremetal/simdAdd/build/rv32im/simdAdd.elf<span class="w"> </span>--spike-disable<span class="w"> </span>--pass-symbol<span class="w"> </span>pass<span class="w"> </span>--fail-symbol<span class="w"> </span>fail<span class="w"> </span>--trace
</pre></div>
</div>
<p>Which will output the value 2224666 in the shell :D</p>
</div>
<div class="section" id="conclusion">
<h3>Conclusion<a class="headerlink" href="#conclusion" title="Permalink to this headline">¶</a></h3>
<p>So overall this example didn’t introduce how to specify some additional decoding, nor how to define multi-cycle ALU. (TODO).
But you can take a look in the IntAluPlugin, ShiftPlugin, DivPlugin, MulPlugin and BranchPlugin which are doing those things using the same ExecutionUnitElementSimple base class.</p>
<p>Also, you don’t have to use the ExecutionUnitElementSimple base class, you can have more fundamental accesses, as the LoadPlugin, StorePlugin, EnvCallPlugin.</p>
</div>
<div class="section" id="hardcore-way">
<h3>Hardcore way<a class="headerlink" href="#hardcore-way" title="Permalink to this headline">¶</a></h3>
<p>Note, here is an example of the same instruction, but implemented without the ExecutionUnitElementSimple facilities :
(<a class="reference external" href="https://github.com/SpinalHDL/NaxRiscv/blob/72b80e3345ecc3a25ca913f2b741e919a3f4c970/src/main/scala/naxriscv/execute/SimdAddPlugin.scala#L100">https://github.com/SpinalHDL/NaxRiscv/blob/72b80e3345ecc3a25ca913f2b741e919a3f4c970/src/main/scala/naxriscv/execute/SimdAddPlugin.scala#L100</a>)</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">object</span><span class="w"> </span><span class="nc">SimdAddRawPlugin</span><span class="p">{</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">SEL</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Stageable</span><span class="p">(</span><span class="nc">Bool</span><span class="p">())</span><span class="w"> </span><span class="c1">//Will be used to identify when we are executing a ADD4</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ADD4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">IntRegFile</span><span class="p">.</span><span class="nc">TypeR</span><span class="p">(</span><span class="nc">M</span><span class="s">&quot;0000000----------000-----0001011&quot;</span><span class="p">)</span>
<span class="p">}</span>

<span class="k">class</span><span class="w"> </span><span class="nc">SimdAddRawPlugin</span><span class="p">(</span><span class="n">euId</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nc">String</span><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Plugin</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="k">import</span><span class="w"> </span><span class="nc">SimdAddRawPlugin</span><span class="p">.</span><span class="n">_</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">setup</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">create</span><span class="w"> </span><span class="n">early</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Area</span><span class="p">{</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">eu</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">findService</span><span class="p">[</span><span class="nc">ExecutionUnitBase</span><span class="p">](</span><span class="n">_</span><span class="p">.</span><span class="n">euId</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">euId</span><span class="p">)</span>
<span class="w">    </span><span class="n">eu</span><span class="p">.</span><span class="n">retain</span><span class="p">()</span><span class="w"> </span><span class="c1">//We don&#39;t want the EU to generate itself before we are done with it</span>

<span class="w">    </span><span class="c1">//Specify all the ADD4 requirements</span>
<span class="w">    </span><span class="n">eu</span><span class="p">.</span><span class="n">addMicroOp</span><span class="p">(</span><span class="nc">ADD4</span><span class="p">)</span>
<span class="w">    </span><span class="n">eu</span><span class="p">.</span><span class="n">setCompletion</span><span class="p">(</span><span class="nc">ADD4</span><span class="p">,</span><span class="w"> </span><span class="n">stageId</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="n">eu</span><span class="p">.</span><span class="n">setStaticWake</span><span class="p">(</span><span class="nc">ADD4</span><span class="p">,</span><span class="w"> </span><span class="n">stageId</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="n">eu</span><span class="p">.</span><span class="n">setDecodingDefault</span><span class="p">(</span><span class="nc">SEL</span><span class="p">,</span><span class="w"> </span><span class="nc">False</span><span class="p">)</span>
<span class="w">    </span><span class="n">eu</span><span class="p">.</span><span class="n">addDecoding</span><span class="p">(</span><span class="nc">ADD4</span><span class="p">,</span><span class="w"> </span><span class="nc">SEL</span><span class="p">,</span><span class="w"> </span><span class="nc">True</span><span class="p">)</span>

<span class="w">    </span><span class="c1">//IntFormatPlugin provide a shared point to write into the register file with some optional carry extensions</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">intFormat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">findService</span><span class="p">[</span><span class="nc">IntFormatPlugin</span><span class="p">](</span><span class="n">_</span><span class="p">.</span><span class="n">euId</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">euId</span><span class="p">)</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">writeback</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">intFormat</span><span class="p">.</span><span class="n">access</span><span class="p">(</span><span class="n">stageId</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">writeLatency</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">  </span><span class="p">}</span>

<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">logic</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">create</span><span class="w"> </span><span class="n">late</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Area</span><span class="p">{</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">eu</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">setup</span><span class="p">.</span><span class="n">eu</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">writeback</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">setup</span><span class="p">.</span><span class="n">writeback</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">stage</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">eu</span><span class="p">.</span><span class="n">getExecute</span><span class="p">(</span><span class="n">stageId</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>

<span class="w">    </span><span class="c1">//Get the RISC-V RS1/RS2 values from the register file</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">rs1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stage</span><span class="p">(</span><span class="n">eu</span><span class="p">(</span><span class="nc">IntRegFile</span><span class="p">,</span><span class="w"> </span><span class="nc">RS1</span><span class="p">)).</span><span class="n">asUInt</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">rs2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stage</span><span class="p">(</span><span class="n">eu</span><span class="p">(</span><span class="nc">IntRegFile</span><span class="p">,</span><span class="w"> </span><span class="nc">RS2</span><span class="p">)).</span><span class="n">asUInt</span>

<span class="w">    </span><span class="c1">//Do some computation</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">rd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">32</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span>
<span class="w">    </span><span class="n">rd</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="n">rd</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span>
<span class="w">    </span><span class="n">rd</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span>
<span class="w">    </span><span class="n">rd</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span>

<span class="w">    </span><span class="c1">//Provide the computation value for the writeback</span>
<span class="w">    </span><span class="n">writeback</span><span class="p">.</span><span class="n">valid</span><span class="w">   </span><span class="o">:=</span><span class="w"> </span><span class="n">stage</span><span class="p">(</span><span class="nc">SEL</span><span class="p">)</span>
<span class="w">    </span><span class="n">writeback</span><span class="p">.</span><span class="n">payload</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rd</span><span class="p">.</span><span class="n">asBits</span>

<span class="w">    </span><span class="c1">//Now the EU has every requirements set for the generation (from this plugin perspective)</span>
<span class="w">    </span><span class="n">eu</span><span class="p">.</span><span class="n">release</span><span class="p">()</span>
<span class="w">  </span><span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
</div>
</div>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>

           </div>
           
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2022, Spaghetti god.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>