set_min_delay 10 -fall_from xor1 -rise_through [get_ports clk*] -rise_to core_clock -reset_path
