#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Aug  9 10:07:40 2018
# Process ID: 4030
# Current directory: /home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1
# Command line: vivado -log soc_axi_lite_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_axi_lite_top.tcl
# Log file: /home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_axi_lite_top.vds
# Journal file: /home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source soc_axi_lite_top.tcl -notrace
Command: synth_design -top soc_axi_lite_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4042 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1321.191 ; gain = 85.000 ; free physical = 1329 ; free virtual = 12530
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_axi_lite_top' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/soc_axi_lite_top.v:57]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4030-ubuntu-HP-Pavilion-Gaming-Notebook/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4030-ubuntu-HP-Pavilion-Gaming-Notebook/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mycpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_next' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/pc_next.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_next' (2#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/pc_next.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch_stage' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/fetch_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_stage' (3#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/fetch_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode_stage' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/decode_stage.v:23]
WARNING: [Synth 8-6014] Unused sequential element inst_sram_enD_reg was removed.  [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/decode_stage.v:90]
INFO: [Synth 8-6155] done synthesizing module 'decode_stage' (4#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/decode_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'exe_stage' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/exe_stage.v:23]
WARNING: [Synth 8-151] case item 5'b00010 is unreachable [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/exe_stage.v:174]
INFO: [Synth 8-6155] done synthesizing module 'exe_stage' (5#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/exe_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'div' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/div.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/div.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/div.v:70]
INFO: [Synth 8-6155] done synthesizing module 'div' (6#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/div.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mem_stage.v:23]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mem_stage.v:176]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mem_stage.v:196]
INFO: [Synth 8-226] default block is never used [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mem_stage.v:205]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (7#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mem_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/wb_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (8#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/wb_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (9#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/hilo_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (11#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/hilo_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/cp0_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (12#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/cp0_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'i_cache' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/i_cache.v:23]
	Parameter A_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX bound to: 6 - type: integer 
	Parameter T_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i_cache' (13#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/i_cache.v:23]
INFO: [Synth 8-6157] synthesizing module 'd_cache' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/d_cache.v:23]
	Parameter A_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX bound to: 6 - type: integer 
	Parameter T_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'd_cache' (14#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/d_cache.v:23]
INFO: [Synth 8-6157] synthesizing module 'axi_interface' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/axi_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_interface' (15#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/axi_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mycpu' (16#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mycpu.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'awlen' does not match port width (4) of module 'mycpu' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/soc_axi_lite_top.v:238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1x2' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4030-ubuntu-HP-Pavilion-Gaming-Notebook/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1x2' (17#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4030-ubuntu-HP-Pavilion-Gaming-Notebook/realtime/axi_crossbar_1x2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_wrap_ram' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:36]
INFO: [Synth 8-6157] synthesizing module 'axi_ram' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4030-ubuntu-HP-Pavilion-Gaming-Notebook/realtime/axi_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_ram' (18#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-4030-ubuntu-HP-Pavilion-Gaming-Notebook/realtime/axi_ram_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element pf_r2r_reg was removed.  [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:106]
WARNING: [Synth 8-6014] Unused sequential element pf_b2b_reg was removed.  [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:107]
INFO: [Synth 8-6155] done synthesizing module 'axi_wrap_ram' (19#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v:36]
INFO: [Synth 8-6157] synthesizing module 'confreg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/CONFREG/confreg.v:71]
	Parameter SIMULATION bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element buf_len_reg was removed.  [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/CONFREG/confreg.v:188]
WARNING: [Synth 8-6014] Unused sequential element buf_size_reg was removed.  [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/CONFREG/confreg.v:189]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (20#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/CONFREG/confreg.v:71]
WARNING: [Synth 8-689] width (4) of port connection 'arlen' does not match port width (8) of module 'confreg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/soc_axi_lite_top.v:410]
WARNING: [Synth 8-689] width (4) of port connection 'awlen' does not match port width (8) of module 'confreg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/soc_axi_lite_top.v:426]
INFO: [Synth 8-6155] done synthesizing module 'soc_axi_lite_top' (21#1) [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/soc_axi_lite_top.v:57]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arlock[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arlock[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port arprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[7]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[6]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[5]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[4]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[3]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awlen[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awsize[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awburst[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awburst[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awlock[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awlock[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[3]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awcache[0]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[2]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[1]
WARNING: [Synth 8-3331] design confreg has unconnected port awprot[0]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[3]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[2]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[1]
WARNING: [Synth 8-3331] design confreg has unconnected port wid[0]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[3]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[2]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[1]
WARNING: [Synth 8-3331] design confreg has unconnected port wstrb[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arlock[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arlock[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arcache[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_arprot[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awlock[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awlock[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awcache[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_awprot[0]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[3]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[2]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[1]
WARNING: [Synth 8-3331] design axi_wrap_ram has unconnected port axi_wid[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port rid[3]
WARNING: [Synth 8-3331] design axi_interface has unconnected port rid[2]
WARNING: [Synth 8-3331] design axi_interface has unconnected port rid[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port rid[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port rresp[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port rresp[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port rlast
WARNING: [Synth 8-3331] design axi_interface has unconnected port bid[3]
WARNING: [Synth 8-3331] design axi_interface has unconnected port bid[2]
WARNING: [Synth 8-3331] design axi_interface has unconnected port bid[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port bid[0]
WARNING: [Synth 8-3331] design axi_interface has unconnected port bresp[1]
WARNING: [Synth 8-3331] design axi_interface has unconnected port bresp[0]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[31]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[30]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[29]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[28]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[27]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[26]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[25]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[24]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[23]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[22]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[21]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[20]
WARNING: [Synth 8-3331] design mem_stage has unconnected port cp0_status[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1382.801 ; gain = 146.609 ; free physical = 1322 ; free virtual = 12524
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1382.801 ; gain = 146.609 ; free physical = 1328 ; free virtual = 12530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1382.801 ; gain = 146.609 ; free physical = 1328 ; free virtual = 12530
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2/axi_crossbar_1x2_in_context.xdc] for cell 'u_axi_crossbar_1x2'
Finished Parsing XDC File [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2/axi_crossbar_1x2_in_context.xdc] for cell 'u_axi_crossbar_1x2'
Parsing XDC File [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram/axi_ram_in_context.xdc] for cell 'u_axi_ram/ram'
Finished Parsing XDC File [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram/axi_ram_in_context.xdc] for cell 'u_axi_ram/ram'
Parsing XDC File [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/soc_lite.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT1'. [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT0'. [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/soc_lite.xdc:92]
Finished Parsing XDC File [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/soc_lite.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/soc_lite.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_axi_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_axi_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1768.723 ; gain = 0.000 ; free physical = 1010 ; free virtual = 12215
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_axi_crossbar_1x2' at clock pin 'aclk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.723 ; gain = 532.531 ; free physical = 1104 ; free virtual = 12308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.723 ; gain = 532.531 ; free physical = 1104 ; free virtual = 12308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  /home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  /home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for u_axi_crossbar_1x2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_axi_ram/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_pll. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.723 ; gain = 532.531 ; free physical = 1106 ; free virtual = 12310
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alucontrol" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "signed_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hilo_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/exe_stage.v:169]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ades" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "writedata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ades" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "writedata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ades" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_readM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "compare_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "status_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cause_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "epc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "badvaddr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "d_valid_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_valid_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "d_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pseudo_random_230" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "btn_key_tmp13" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'aluout_reg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/exe_stage.v:176]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_next_reg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/exe_stage.v:190]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
WARNING: [Synth 8-327] inferring latch for variable 'mem_readM_reg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mem_stage.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'writedata_reg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mem_stage.v:153]
WARNING: [Synth 8-327] inferring latch for variable 'size_reg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/mem_stage.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'newpc_reg' [/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/rtl/myCPU/hazard.v:141]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                  iSTATE |                              101 |                              001
                 iSTATE0 |                              100 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'confreg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1768.723 ; gain = 532.531 ; free physical = 1090 ; free virtual = 12295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 47    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 170   
+---RAMs : 
	               2K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
	              512 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 40    
	   3 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 2     
	  21 Input     32 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   6 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   5 Input     13 Bit        Muxes := 2     
	  19 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  21 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 182   
	   4 Input      1 Bit        Muxes := 7     
	  22 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_axi_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pc_next 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module fetch_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module decode_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 5     
	   5 Input     13 Bit        Muxes := 2     
	  19 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module exe_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 2     
Module div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 5     
	   4 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
Module mem_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module wb_stage 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 12    
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module hilo_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module cp0_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 4     
Module i_cache 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 65    
+---RAMs : 
	               1K Bit         RAMs := 1     
	              512 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
Module d_cache 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 64    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
	   8 Input      1 Bit        Muxes := 1     
Module axi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module mycpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_wrap_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 20    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  21 Input     32 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "alucontrol" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP hilo_temp2, operation Mode is: A*B.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: Generating DSP hilo_temp2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: Generating DSP hilo_temp2, operation Mode is: A*B.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: Generating DSP hilo_temp2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
DSP Report: operator hilo_temp2 is absorbed into DSP hilo_temp2.
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[31]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[31]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[31]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[30]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[30]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[30]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[28]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[28]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[28]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[28]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[29]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[29]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[29]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[29]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[24]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[24]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[24]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[24]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[25]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[25]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[25]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[25]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[26]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[26]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[26]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[26]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[27]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[27]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[27]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[27]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[18]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[18]' (FDSE) to 'u_cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[18]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[18]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[19]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[19]' (FDSE) to 'u_cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[19]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[19]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[16]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[16]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[16]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[16]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[17]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[17]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[17]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[17]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[22]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[22]' (FDSE) to 'u_cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[22]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[22]' (FDSE) to 'u_cpu/cp0_reg/config_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[23]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[23]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[23]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[23]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[20]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[20]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[20]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[20]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[21]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[21]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[21]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[21]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[6]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[6]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/cp0_reg/\cause_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[6]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[7]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[7]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[7]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[7]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[4]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[4]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[4]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[5]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[5]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[5]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[2]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[2]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[2]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[3]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[3]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/status_o_reg[3]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[14]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[14]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[15]' (FDSE) to 'u_cpu/cp0_reg/prid_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[15]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[12]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[12]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[13]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[13]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[8]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[8]' (FDSE) to 'u_cpu/cp0_reg/prid_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[9]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[9]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[10]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[10]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[11]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/prid_o_reg[11]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[1]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_cpu/cp0_reg/\prid_o_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/cause_o_reg[1]' (FDRE) to 'u_cpu/cp0_reg/config_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_cpu/cp0_reg/config_o_reg[0]' (FDRE) to 'u_cpu/cp0_reg/prid_o_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/cp0_reg/\cause_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_confreg/simu_flag_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/cp0_reg/\cause_o_reg[10] )
WARNING: [Synth 8-3332] Sequential element (exception_codeE_reg[7]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeE_reg[6]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeE_reg[5]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeE_reg[4]) is unused and will be removed from module exe_stage.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[16]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[15]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[14]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[13]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[12]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[11]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[10]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[9]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[8]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[7]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[6]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[5]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[4]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[3]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[2]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[1]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata1_reg[0]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[16]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[15]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[14]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[13]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[12]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[11]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[10]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[9]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[8]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[7]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[6]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[5]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[4]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[3]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[2]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[1]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (opdata2_reg[0]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (exception_codeM_reg[7]) is unused and will be removed from module mem_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeM_reg[6]) is unused and will be removed from module mem_stage.
WARNING: [Synth 8-3332] Sequential element (exception_codeM_reg[5]) is unused and will be removed from module mem_stage.
WARNING: [Synth 8-3332] Sequential element (cause_o_reg[10]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (cause_o_reg[6]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (timer_int_o_reg) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (prid_o_reg[1]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (cause_o_reg[0]) is unused and will be removed from module cp0_reg.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[31]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[30]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[29]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[28]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[27]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[26]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[25]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[24]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[23]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[22]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[21]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[20]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[19]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[18]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[17]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[16]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[15]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[14]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[13]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[12]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[11]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[10]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[9]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[8]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[7]) is unused and will be removed from module mycpu.
WARNING: [Synth 8-3332] Sequential element (wb_stage/pcW_reg[6]) is unused and will be removed from module mycpu.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:17 . Memory (MB): peak = 1768.723 ; gain = 532.531 ; free physical = 1054 ; free virtual = 12265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+-------------+-----------+----------------------+-----------------+
|Module Name   | RTL Object  | Inference | Size (Depth x Width) | Primitives      | 
+--------------+-------------+-----------+----------------------+-----------------+
|u_cpu/regfile | rf_reg      | Implied   | 32 x 32              | RAM32M x 12     | 
|u_cpu/i_cache | d_tags_reg  | Implied   | 64 x 24              | RAM64X1S x 24   | 
|u_cpu/i_cache | d_data4_reg | Implied   | 64 x 8               | RAM64X1S x 8    | 
|u_cpu/i_cache | d_data3_reg | Implied   | 64 x 8               | RAM64X1S x 8    | 
|u_cpu/i_cache | d_data2_reg | Implied   | 64 x 8               | RAM64X1S x 8    | 
|u_cpu/i_cache | d_data1_reg | Implied   | 64 x 8               | RAM64X1S x 8    | 
|u_cpu/d_cache | d_tags_reg  | Implied   | 64 x 24              | RAM64X1S x 24   | 
|u_cpu/d_cache | d_data_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
+--------------+-------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exe_stage   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exe_stage   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_pll/cpu_clk' to pin 'clk_pll/bbstub_cpu_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_pll/timer_clk' to pin 'clk_pll/bbstub_timer_clk/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:28 . Memory (MB): peak = 1768.723 ; gain = 532.531 ; free physical = 908 ; free virtual = 12120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 1768.723 ; gain = 532.531 ; free physical = 897 ; free virtual = 12108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------+-------------+-----------+----------------------+-----------------+
|Module Name   | RTL Object  | Inference | Size (Depth x Width) | Primitives      | 
+--------------+-------------+-----------+----------------------+-----------------+
|u_cpu/regfile | rf_reg      | Implied   | 32 x 32              | RAM32M x 12     | 
|u_cpu/i_cache | d_tags_reg  | Implied   | 64 x 24              | RAM64X1S x 24   | 
|u_cpu/i_cache | d_data4_reg | Implied   | 64 x 8               | RAM64X1S x 8    | 
|u_cpu/i_cache | d_data3_reg | Implied   | 64 x 8               | RAM64X1S x 8    | 
|u_cpu/i_cache | d_data2_reg | Implied   | 64 x 8               | RAM64X1S x 8    | 
|u_cpu/i_cache | d_data1_reg | Implied   | 64 x 8               | RAM64X1S x 8    | 
|u_cpu/d_cache | d_tags_reg  | Implied   | 64 x 24              | RAM64X1S x 24   | 
|u_cpu/d_cache | d_data_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
+--------------+-------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:35 . Memory (MB): peak = 1813.176 ; gain = 576.984 ; free physical = 893 ; free virtual = 12105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1813.176 ; gain = 576.984 ; free physical = 893 ; free virtual = 12104
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:36 . Memory (MB): peak = 1813.176 ; gain = 576.984 ; free physical = 893 ; free virtual = 12104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1813.176 ; gain = 576.984 ; free physical = 893 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1813.176 ; gain = 576.984 ; free physical = 893 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1813.176 ; gain = 576.984 ; free physical = 893 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1813.176 ; gain = 576.984 ; free physical = 893 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_pll          |         1|
|2     |axi_crossbar_1x2 |         1|
|3     |axi_ram          |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |axi_crossbar_1x2 |     1|
|2     |axi_ram          |     1|
|3     |clk_pll          |     1|
|4     |BUFG             |     5|
|5     |CARRY4           |   186|
|6     |DSP48E1          |     4|
|7     |LUT1             |   203|
|8     |LUT2             |   314|
|9     |LUT3             |   490|
|10    |LUT4             |   356|
|11    |LUT5             |   831|
|12    |LUT6             |  1289|
|13    |MUXF7            |    53|
|14    |MUXF8            |    10|
|15    |RAM32M           |    12|
|16    |RAM64X1S         |   112|
|17    |FDCE             |    64|
|18    |FDRE             |  1847|
|19    |FDSE             |   116|
|20    |LD               |   194|
|21    |IBUF             |    15|
|22    |OBUF             |    39|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |  6566|
|2     |  u_axi_ram      |axi_wrap_ram  |    64|
|3     |  u_confreg      |confreg       |  1337|
|4     |  u_cpu          |mycpu         |  4729|
|5     |    cp0_reg      |cp0_reg       |   180|
|6     |    d_cache      |d_cache       |   170|
|7     |    decode_stage |decode_stage  |   393|
|8     |    div          |div           |   448|
|9     |    exe_stage    |exe_stage     |  1883|
|10    |    fetch_stage  |fetch_stage   |   193|
|11    |    hazard       |hazard        |    32|
|12    |    hilo_reg     |hilo_reg      |    64|
|13    |    i_cache      |i_cache       |   190|
|14    |    interface    |axi_interface |   124|
|15    |    mem_stage    |mem_stage     |   758|
|16    |    regfile      |regfile       |    44|
|17    |    wb_stage     |wb_stage      |   250|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:36 . Memory (MB): peak = 1813.176 ; gain = 576.984 ; free physical = 893 ; free virtual = 12104
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 196 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 1813.176 ; gain = 191.062 ; free physical = 956 ; free virtual = 12168
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:37 . Memory (MB): peak = 1813.184 ; gain = 576.984 ; free physical = 965 ; free virtual = 12177
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 318 instances were transformed.
  LD => LDCE: 194 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 112 instances

INFO: [Common 17-83] Releasing license: Synthesis
321 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:40 . Memory (MB): peak = 1845.191 ; gain = 646.742 ; free physical = 963 ; free virtual = 12170
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/VivadoProjects/nscscc_2018/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_axi_lite_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_axi_lite_top_utilization_synth.rpt -pb soc_axi_lite_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1869.203 ; gain = 0.000 ; free physical = 964 ; free virtual = 12173
INFO: [Common 17-206] Exiting Vivado at Thu Aug  9 10:09:33 2018...
