{"vcs1":{"timestamp_begin":1733331589.408961157, "rt":2.32, "ut":0.73, "st":0.31}}
{"vcselab":{"timestamp_begin":1733331591.806275605, "rt":0.96, "ut":0.25, "st":0.04}}
{"link":{"timestamp_begin":1733331592.851208947, "rt":0.28, "ut":0.22, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733331588.831808112}
{"VCS_COMP_START_TIME": 1733331588.831808112}
{"VCS_COMP_END_TIME": 1733331597.618766790}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 350692}}
{"stitch_vcselab": {"peak_mem": 225672}}
