/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [21:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [29:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [29:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = in_data[115] | celloutsig_1_0z[2];
  assign celloutsig_1_3z = ~(celloutsig_1_2z[1] ^ in_data[147]);
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z } + { celloutsig_0_0z[11:7], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[187:183] & in_data[117:113];
  assign celloutsig_1_4z = { celloutsig_1_0z[5:0], celloutsig_1_1z, celloutsig_1_2z } & { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_6z[22:19] && in_data[107:104];
  assign celloutsig_0_9z = celloutsig_0_8z[12:0] && { celloutsig_0_8z[8:4], celloutsig_0_2z };
  assign celloutsig_1_11z = ! { celloutsig_1_4z[7:0], celloutsig_1_5z };
  assign celloutsig_0_1z = ! in_data[54:44];
  assign celloutsig_0_20z = ! { celloutsig_0_4z[3:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_1_6z = { celloutsig_1_4z[13:1], celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, in_data[173:153], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_6z[21:17], celloutsig_1_11z } % { 1'h1, celloutsig_1_4z[8:4] };
  assign celloutsig_1_19z = celloutsig_1_6z * { celloutsig_1_2z[1:0], celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[44:23] != { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_0z = - in_data[60:47];
  assign celloutsig_1_15z = - { celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_8z = - { celloutsig_0_7z[13:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_2z = - in_data[47:40];
  assign celloutsig_0_31z = - { celloutsig_0_24z[16:15], celloutsig_0_11z };
  assign celloutsig_0_5z = celloutsig_0_2z[4:2] !== { celloutsig_0_4z[0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_22z[2:0], celloutsig_0_20z, celloutsig_0_3z } !== celloutsig_0_4z;
  assign celloutsig_0_40z = & { celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_7z[14:8], celloutsig_0_1z };
  assign celloutsig_0_15z = & { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = | { celloutsig_0_8z[11:8], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_6z = ~^ in_data[75:65];
  assign celloutsig_0_11z = ~^ in_data[65:60];
  assign celloutsig_0_18z = ~^ celloutsig_0_2z[5:3];
  assign celloutsig_1_18z = ^ celloutsig_1_0z[3:1];
  assign celloutsig_0_10z = ^ { celloutsig_0_7z[13:1], celloutsig_0_1z };
  assign celloutsig_0_14z = ^ celloutsig_0_0z[12:7];
  assign celloutsig_0_32z = ^ { celloutsig_0_4z[3:1], celloutsig_0_9z };
  assign celloutsig_0_34z = { celloutsig_0_21z[2:0], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_14z } >> { celloutsig_0_2z[0], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_39z = { celloutsig_0_24z[18:16], celloutsig_0_1z, celloutsig_0_18z } <<< celloutsig_0_34z[5:1];
  assign celloutsig_1_0z = in_data[171:165] <<< in_data[114:108];
  assign celloutsig_0_21z = in_data[44:34] <<< { celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_12z = celloutsig_0_8z[4:2] ~^ celloutsig_0_8z[3:1];
  assign celloutsig_1_1z = in_data[130:128] ^ in_data[118:116];
  assign celloutsig_1_5z = celloutsig_1_0z[4:2] ^ in_data[112:110];
  assign celloutsig_0_22z = celloutsig_0_4z[4:1] ^ { celloutsig_0_2z[2:0], celloutsig_0_9z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_4z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = celloutsig_0_0z[8:4];
  assign { celloutsig_0_24z[12:2], celloutsig_0_24z[0], celloutsig_0_24z[21:13] } = { celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_8z[10:3], celloutsig_0_6z } ^ { celloutsig_0_8z[8:0], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_8z[13:9] };
  assign celloutsig_0_24z[1] = 1'h0;
  assign { out_data[128], out_data[125:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
