// Seed: 1384007122
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_13 = 32'd43,
    parameter id_14 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5[1] = id_4;
  logic [7:0] id_10;
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_9,
      id_7,
      id_2,
      id_11
  );
  assign id_10[1] = 1 == 1;
  int id_12;
  defparam id_13.id_14 = 1;
endmodule
