
TUATUNN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dcc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08005fac  08005fac  00006fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060d8  080060d8  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  080060d8  080060d8  000070d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060e0  080060e0  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060e0  080060e0  000070e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060e4  080060e4  000070e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080060e8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  2000006c  08006154  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08006154  00008364  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000150c7  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000295e  00000000  00000000  0001d163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001318  00000000  00000000  0001fac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eef  00000000  00000000  00020de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027947  00000000  00000000  00021ccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016429  00000000  00000000  00049616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffa39  00000000  00000000  0005fa3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f478  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c54  00000000  00000000  0015f4bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00165110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005f94 	.word	0x08005f94

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	08005f94 	.word	0x08005f94

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b96a 	b.w	80005bc <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	460c      	mov	r4, r1
 8000308:	2b00      	cmp	r3, #0
 800030a:	d14e      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030c:	4694      	mov	ip, r2
 800030e:	458c      	cmp	ip, r1
 8000310:	4686      	mov	lr, r0
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	d962      	bls.n	80003de <__udivmoddi4+0xde>
 8000318:	b14a      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031a:	f1c2 0320 	rsb	r3, r2, #32
 800031e:	4091      	lsls	r1, r2
 8000320:	fa20 f303 	lsr.w	r3, r0, r3
 8000324:	fa0c fc02 	lsl.w	ip, ip, r2
 8000328:	4319      	orrs	r1, r3
 800032a:	fa00 fe02 	lsl.w	lr, r0, r2
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f f68c 	uxth.w	r6, ip
 8000336:	fbb1 f4f7 	udiv	r4, r1, r7
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb07 1114 	mls	r1, r7, r4, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb04 f106 	mul.w	r1, r4, r6
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f104 30ff 	add.w	r0, r4, #4294967295
 8000356:	f080 8112 	bcs.w	800057e <__udivmoddi4+0x27e>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 810f 	bls.w	800057e <__udivmoddi4+0x27e>
 8000360:	3c02      	subs	r4, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb1 f0f7 	udiv	r0, r1, r7
 800036e:	fb07 1110 	mls	r1, r7, r0, r1
 8000372:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000376:	fb00 f606 	mul.w	r6, r0, r6
 800037a:	429e      	cmp	r6, r3
 800037c:	d90a      	bls.n	8000394 <__udivmoddi4+0x94>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 31ff 	add.w	r1, r0, #4294967295
 8000386:	f080 80fc 	bcs.w	8000582 <__udivmoddi4+0x282>
 800038a:	429e      	cmp	r6, r3
 800038c:	f240 80f9 	bls.w	8000582 <__udivmoddi4+0x282>
 8000390:	4463      	add	r3, ip
 8000392:	3802      	subs	r0, #2
 8000394:	1b9b      	subs	r3, r3, r6
 8000396:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039a:	2100      	movs	r1, #0
 800039c:	b11d      	cbz	r5, 80003a6 <__udivmoddi4+0xa6>
 800039e:	40d3      	lsrs	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	e9c5 3200 	strd	r3, r2, [r5]
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d905      	bls.n	80003ba <__udivmoddi4+0xba>
 80003ae:	b10d      	cbz	r5, 80003b4 <__udivmoddi4+0xb4>
 80003b0:	e9c5 0100 	strd	r0, r1, [r5]
 80003b4:	2100      	movs	r1, #0
 80003b6:	4608      	mov	r0, r1
 80003b8:	e7f5      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003ba:	fab3 f183 	clz	r1, r3
 80003be:	2900      	cmp	r1, #0
 80003c0:	d146      	bne.n	8000450 <__udivmoddi4+0x150>
 80003c2:	42a3      	cmp	r3, r4
 80003c4:	d302      	bcc.n	80003cc <__udivmoddi4+0xcc>
 80003c6:	4290      	cmp	r0, r2
 80003c8:	f0c0 80f0 	bcc.w	80005ac <__udivmoddi4+0x2ac>
 80003cc:	1a86      	subs	r6, r0, r2
 80003ce:	eb64 0303 	sbc.w	r3, r4, r3
 80003d2:	2001      	movs	r0, #1
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d0e6      	beq.n	80003a6 <__udivmoddi4+0xa6>
 80003d8:	e9c5 6300 	strd	r6, r3, [r5]
 80003dc:	e7e3      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003de:	2a00      	cmp	r2, #0
 80003e0:	f040 8090 	bne.w	8000504 <__udivmoddi4+0x204>
 80003e4:	eba1 040c 	sub.w	r4, r1, ip
 80003e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ec:	fa1f f78c 	uxth.w	r7, ip
 80003f0:	2101      	movs	r1, #1
 80003f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fa:	fb08 4416 	mls	r4, r8, r6, r4
 80003fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000402:	fb07 f006 	mul.w	r0, r7, r6
 8000406:	4298      	cmp	r0, r3
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x11c>
 800040a:	eb1c 0303 	adds.w	r3, ip, r3
 800040e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x11a>
 8000414:	4298      	cmp	r0, r3
 8000416:	f200 80cd 	bhi.w	80005b4 <__udivmoddi4+0x2b4>
 800041a:	4626      	mov	r6, r4
 800041c:	1a1c      	subs	r4, r3, r0
 800041e:	fa1f f38e 	uxth.w	r3, lr
 8000422:	fbb4 f0f8 	udiv	r0, r4, r8
 8000426:	fb08 4410 	mls	r4, r8, r0, r4
 800042a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800042e:	fb00 f707 	mul.w	r7, r0, r7
 8000432:	429f      	cmp	r7, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x148>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 34ff 	add.w	r4, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x146>
 8000440:	429f      	cmp	r7, r3
 8000442:	f200 80b0 	bhi.w	80005a6 <__udivmoddi4+0x2a6>
 8000446:	4620      	mov	r0, r4
 8000448:	1bdb      	subs	r3, r3, r7
 800044a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044e:	e7a5      	b.n	800039c <__udivmoddi4+0x9c>
 8000450:	f1c1 0620 	rsb	r6, r1, #32
 8000454:	408b      	lsls	r3, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	431f      	orrs	r7, r3
 800045c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000460:	fa04 f301 	lsl.w	r3, r4, r1
 8000464:	ea43 030c 	orr.w	r3, r3, ip
 8000468:	40f4      	lsrs	r4, r6
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	0c38      	lsrs	r0, r7, #16
 8000470:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000474:	fbb4 fef0 	udiv	lr, r4, r0
 8000478:	fa1f fc87 	uxth.w	ip, r7
 800047c:	fb00 441e 	mls	r4, r0, lr, r4
 8000480:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000484:	fb0e f90c 	mul.w	r9, lr, ip
 8000488:	45a1      	cmp	r9, r4
 800048a:	fa02 f201 	lsl.w	r2, r2, r1
 800048e:	d90a      	bls.n	80004a6 <__udivmoddi4+0x1a6>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000496:	f080 8084 	bcs.w	80005a2 <__udivmoddi4+0x2a2>
 800049a:	45a1      	cmp	r9, r4
 800049c:	f240 8081 	bls.w	80005a2 <__udivmoddi4+0x2a2>
 80004a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a4:	443c      	add	r4, r7
 80004a6:	eba4 0409 	sub.w	r4, r4, r9
 80004aa:	fa1f f983 	uxth.w	r9, r3
 80004ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b2:	fb00 4413 	mls	r4, r0, r3, r4
 80004b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80004be:	45a4      	cmp	ip, r4
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x1d2>
 80004c2:	193c      	adds	r4, r7, r4
 80004c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004c8:	d267      	bcs.n	800059a <__udivmoddi4+0x29a>
 80004ca:	45a4      	cmp	ip, r4
 80004cc:	d965      	bls.n	800059a <__udivmoddi4+0x29a>
 80004ce:	3b02      	subs	r3, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004d6:	fba0 9302 	umull	r9, r3, r0, r2
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	429c      	cmp	r4, r3
 80004e0:	46ce      	mov	lr, r9
 80004e2:	469c      	mov	ip, r3
 80004e4:	d351      	bcc.n	800058a <__udivmoddi4+0x28a>
 80004e6:	d04e      	beq.n	8000586 <__udivmoddi4+0x286>
 80004e8:	b155      	cbz	r5, 8000500 <__udivmoddi4+0x200>
 80004ea:	ebb8 030e 	subs.w	r3, r8, lr
 80004ee:	eb64 040c 	sbc.w	r4, r4, ip
 80004f2:	fa04 f606 	lsl.w	r6, r4, r6
 80004f6:	40cb      	lsrs	r3, r1
 80004f8:	431e      	orrs	r6, r3
 80004fa:	40cc      	lsrs	r4, r1
 80004fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	e750      	b.n	80003a6 <__udivmoddi4+0xa6>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f103 	lsr.w	r1, r0, r3
 800050c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000510:	fa24 f303 	lsr.w	r3, r4, r3
 8000514:	4094      	lsls	r4, r2
 8000516:	430c      	orrs	r4, r1
 8000518:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800051c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000520:	fa1f f78c 	uxth.w	r7, ip
 8000524:	fbb3 f0f8 	udiv	r0, r3, r8
 8000528:	fb08 3110 	mls	r1, r8, r0, r3
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000532:	fb00 f107 	mul.w	r1, r0, r7
 8000536:	4299      	cmp	r1, r3
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x24c>
 800053a:	eb1c 0303 	adds.w	r3, ip, r3
 800053e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000542:	d22c      	bcs.n	800059e <__udivmoddi4+0x29e>
 8000544:	4299      	cmp	r1, r3
 8000546:	d92a      	bls.n	800059e <__udivmoddi4+0x29e>
 8000548:	3802      	subs	r0, #2
 800054a:	4463      	add	r3, ip
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b2a4      	uxth	r4, r4
 8000550:	fbb3 f1f8 	udiv	r1, r3, r8
 8000554:	fb08 3311 	mls	r3, r8, r1, r3
 8000558:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800055c:	fb01 f307 	mul.w	r3, r1, r7
 8000560:	42a3      	cmp	r3, r4
 8000562:	d908      	bls.n	8000576 <__udivmoddi4+0x276>
 8000564:	eb1c 0404 	adds.w	r4, ip, r4
 8000568:	f101 36ff 	add.w	r6, r1, #4294967295
 800056c:	d213      	bcs.n	8000596 <__udivmoddi4+0x296>
 800056e:	42a3      	cmp	r3, r4
 8000570:	d911      	bls.n	8000596 <__udivmoddi4+0x296>
 8000572:	3902      	subs	r1, #2
 8000574:	4464      	add	r4, ip
 8000576:	1ae4      	subs	r4, r4, r3
 8000578:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800057c:	e739      	b.n	80003f2 <__udivmoddi4+0xf2>
 800057e:	4604      	mov	r4, r0
 8000580:	e6f0      	b.n	8000364 <__udivmoddi4+0x64>
 8000582:	4608      	mov	r0, r1
 8000584:	e706      	b.n	8000394 <__udivmoddi4+0x94>
 8000586:	45c8      	cmp	r8, r9
 8000588:	d2ae      	bcs.n	80004e8 <__udivmoddi4+0x1e8>
 800058a:	ebb9 0e02 	subs.w	lr, r9, r2
 800058e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000592:	3801      	subs	r0, #1
 8000594:	e7a8      	b.n	80004e8 <__udivmoddi4+0x1e8>
 8000596:	4631      	mov	r1, r6
 8000598:	e7ed      	b.n	8000576 <__udivmoddi4+0x276>
 800059a:	4603      	mov	r3, r0
 800059c:	e799      	b.n	80004d2 <__udivmoddi4+0x1d2>
 800059e:	4630      	mov	r0, r6
 80005a0:	e7d4      	b.n	800054c <__udivmoddi4+0x24c>
 80005a2:	46d6      	mov	lr, sl
 80005a4:	e77f      	b.n	80004a6 <__udivmoddi4+0x1a6>
 80005a6:	4463      	add	r3, ip
 80005a8:	3802      	subs	r0, #2
 80005aa:	e74d      	b.n	8000448 <__udivmoddi4+0x148>
 80005ac:	4606      	mov	r6, r0
 80005ae:	4623      	mov	r3, r4
 80005b0:	4608      	mov	r0, r1
 80005b2:	e70f      	b.n	80003d4 <__udivmoddi4+0xd4>
 80005b4:	3e02      	subs	r6, #2
 80005b6:	4463      	add	r3, ip
 80005b8:	e730      	b.n	800041c <__udivmoddi4+0x11c>
 80005ba:	bf00      	nop

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c4:	f000 fd75 	bl	80010b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c8:	f000 f848 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005cc:	f000 f968 	bl	80008a0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005d0:	f000 f890 	bl	80006f4 <MX_LPUART1_UART_Init>
  MX_SPI3_Init();
 80005d4:	f000 f8d8 	bl	8000788 <MX_SPI3_Init>
  MX_TIM2_Init();
 80005d8:	f000 f914 	bl	8000804 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  //  SPITxRx_Setup();//for mode 1,1
  SPI_Setup();
 80005dc:	f000 f9f0 	bl	80009c0 <SPI_Setup>
  HAL_TIM_Base_Start_IT(&htim2);
 80005e0:	4818      	ldr	r0, [pc, #96]	@ (8000644 <main+0x84>)
 80005e2:	f002 fef5 	bl	80033d0 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	UARTPollingMethod();
 80005e6:	f000 fb07 	bl	8000bf8 <UARTPollingMethod>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(1);
 80005ea:	2001      	movs	r0, #1
 80005ec:	f000 fdd2 	bl	8001194 <HAL_Delay>
	Tuatunn();
 80005f0:	f000 fa06 	bl	8000a00 <Tuatunn>
	ReadSwitch();
 80005f4:	f000 fa7c 	bl	8000af0 <ReadSwitch>
	if(Switch == n && n != 0)
 80005f8:	4b13      	ldr	r3, [pc, #76]	@ (8000648 <main+0x88>)
 80005fa:	781a      	ldrb	r2, [r3, #0]
 80005fc:	4b13      	ldr	r3, [pc, #76]	@ (800064c <main+0x8c>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	429a      	cmp	r2, r3
 8000602:	d117      	bne.n	8000634 <main+0x74>
 8000604:	4b11      	ldr	r3, [pc, #68]	@ (800064c <main+0x8c>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d013      	beq.n	8000634 <main+0x74>
	{
		point++;
 800060c:	4b10      	ldr	r3, [pc, #64]	@ (8000650 <main+0x90>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	3301      	adds	r3, #1
 8000612:	b2da      	uxtb	r2, r3
 8000614:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <main+0x90>)
 8000616:	701a      	strb	r2, [r3, #0]
		n = 0;
 8000618:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <main+0x8c>)
 800061a:	2200      	movs	r2, #0
 800061c:	701a      	strb	r2, [r3, #0]
		Mode = 1;
 800061e:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <main+0x94>)
 8000620:	2201      	movs	r2, #1
 8000622:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);
 8000624:	2201      	movs	r2, #1
 8000626:	2104      	movs	r1, #4
 8000628:	480b      	ldr	r0, [pc, #44]	@ (8000658 <main+0x98>)
 800062a:	f001 f8e5 	bl	80017f8 <HAL_GPIO_WritePin>
		Tuatunn(); // light update : off
 800062e:	f000 f9e7 	bl	8000a00 <Tuatunn>
 8000632:	e006      	b.n	8000642 <main+0x82>
	}
	else if(Mode == 0)
 8000634:	4b07      	ldr	r3, [pc, #28]	@ (8000654 <main+0x94>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d1d4      	bne.n	80005e6 <main+0x26>
	{
		Switch = 0;
 800063c:	4b02      	ldr	r3, [pc, #8]	@ (8000648 <main+0x88>)
 800063e:	2200      	movs	r2, #0
 8000640:	701a      	strb	r2, [r3, #0]
	UARTPollingMethod();
 8000642:	e7d0      	b.n	80005e6 <main+0x26>
 8000644:	20000180 	.word	0x20000180
 8000648:	20000000 	.word	0x20000000
 800064c:	200001e3 	.word	0x200001e3
 8000650:	200001e6 	.word	0x200001e6
 8000654:	200001e2 	.word	0x200001e2
 8000658:	48000c00 	.word	0x48000c00

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b094      	sub	sp, #80	@ 0x50
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	f107 0318 	add.w	r3, r7, #24
 8000666:	2238      	movs	r2, #56	@ 0x38
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f004 fc41 	bl	8004ef2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	1d3b      	adds	r3, r7, #4
 8000672:	2200      	movs	r2, #0
 8000674:	601a      	str	r2, [r3, #0]
 8000676:	605a      	str	r2, [r3, #4]
 8000678:	609a      	str	r2, [r3, #8]
 800067a:	60da      	str	r2, [r3, #12]
 800067c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800067e:	2000      	movs	r0, #0
 8000680:	f001 f8f6 	bl	8001870 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000684:	2302      	movs	r3, #2
 8000686:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000688:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068e:	2340      	movs	r3, #64	@ 0x40
 8000690:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	2302      	movs	r3, #2
 8000694:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000696:	2302      	movs	r3, #2
 8000698:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800069a:	2304      	movs	r3, #4
 800069c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800069e:	2355      	movs	r3, #85	@ 0x55
 80006a0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ae:	f107 0318 	add.w	r3, r7, #24
 80006b2:	4618      	mov	r0, r3
 80006b4:	f001 f990 	bl	80019d8 <HAL_RCC_OscConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006be:	f000 fab9 	bl	8000c34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c2:	230f      	movs	r3, #15
 80006c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c6:	2303      	movs	r3, #3
 80006c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	2104      	movs	r1, #4
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 fc8e 	bl	8001ffc <HAL_RCC_ClockConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006e6:	f000 faa5 	bl	8000c34 <Error_Handler>
  }
}
 80006ea:	bf00      	nop
 80006ec:	3750      	adds	r7, #80	@ 0x50
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006f8:	4b21      	ldr	r3, [pc, #132]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 80006fa:	4a22      	ldr	r2, [pc, #136]	@ (8000784 <MX_LPUART1_UART_Init+0x90>)
 80006fc:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 57600;
 80006fe:	4b20      	ldr	r3, [pc, #128]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 8000700:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8000704:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000706:	4b1e      	ldr	r3, [pc, #120]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800070c:	4b1c      	ldr	r3, [pc, #112]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 800070e:	2200      	movs	r2, #0
 8000710:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000712:	4b1b      	ldr	r3, [pc, #108]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 8000714:	2200      	movs	r2, #0
 8000716:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000718:	4b19      	ldr	r3, [pc, #100]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 800071a:	220c      	movs	r2, #12
 800071c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071e:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 8000720:	2200      	movs	r2, #0
 8000722:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000724:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 8000726:	2200      	movs	r2, #0
 8000728:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800072a:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 800072c:	2200      	movs	r2, #0
 800072e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000730:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 8000732:	2200      	movs	r2, #0
 8000734:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000736:	4812      	ldr	r0, [pc, #72]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 8000738:	f003 fb7c 	bl	8003e34 <HAL_UART_Init>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000742:	f000 fa77 	bl	8000c34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000746:	2100      	movs	r1, #0
 8000748:	480d      	ldr	r0, [pc, #52]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 800074a:	f004 f9a5 	bl	8004a98 <HAL_UARTEx_SetTxFifoThreshold>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000754:	f000 fa6e 	bl	8000c34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000758:	2100      	movs	r1, #0
 800075a:	4809      	ldr	r0, [pc, #36]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 800075c:	f004 f9da 	bl	8004b14 <HAL_UARTEx_SetRxFifoThreshold>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000766:	f000 fa65 	bl	8000c34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800076a:	4805      	ldr	r0, [pc, #20]	@ (8000780 <MX_LPUART1_UART_Init+0x8c>)
 800076c:	f004 f95b 	bl	8004a26 <HAL_UARTEx_DisableFifoMode>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000776:	f000 fa5d 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20000088 	.word	0x20000088
 8000784:	40008000 	.word	0x40008000

08000788 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800078c:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <MX_SPI3_Init+0x74>)
 800078e:	4a1c      	ldr	r2, [pc, #112]	@ (8000800 <MX_SPI3_Init+0x78>)
 8000790:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000792:	4b1a      	ldr	r3, [pc, #104]	@ (80007fc <MX_SPI3_Init+0x74>)
 8000794:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000798:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800079a:	4b18      	ldr	r3, [pc, #96]	@ (80007fc <MX_SPI3_Init+0x74>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80007a0:	4b16      	ldr	r3, [pc, #88]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007a2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007a6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007a8:	4b14      	ldr	r3, [pc, #80]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007ae:	4b13      	ldr	r3, [pc, #76]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80007b4:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ba:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007be:	2238      	movs	r2, #56	@ 0x38
 80007c0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80007c8:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007ce:	4b0b      	ldr	r3, [pc, #44]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80007d4:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007d6:	2207      	movs	r2, #7
 80007d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007da:	4b08      	ldr	r3, [pc, #32]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007dc:	2200      	movs	r2, #0
 80007de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007e0:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007e2:	2208      	movs	r2, #8
 80007e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80007e6:	4805      	ldr	r0, [pc, #20]	@ (80007fc <MX_SPI3_Init+0x74>)
 80007e8:	f002 f872 	bl	80028d0 <HAL_SPI_Init>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80007f2:	f000 fa1f 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	2000011c 	.word	0x2000011c
 8000800:	40003c00 	.word	0x40003c00

08000804 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b088      	sub	sp, #32
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800080a:	f107 0310 	add.w	r3, r7, #16
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]
 8000816:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000818:	1d3b      	adds	r3, r7, #4
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000822:	4b1e      	ldr	r3, [pc, #120]	@ (800089c <MX_TIM2_Init+0x98>)
 8000824:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000828:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16999;
 800082a:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <MX_TIM2_Init+0x98>)
 800082c:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000830:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000832:	4b1a      	ldr	r3, [pc, #104]	@ (800089c <MX_TIM2_Init+0x98>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000838:	4b18      	ldr	r3, [pc, #96]	@ (800089c <MX_TIM2_Init+0x98>)
 800083a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800083e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000840:	4b16      	ldr	r3, [pc, #88]	@ (800089c <MX_TIM2_Init+0x98>)
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000846:	4b15      	ldr	r3, [pc, #84]	@ (800089c <MX_TIM2_Init+0x98>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800084c:	4813      	ldr	r0, [pc, #76]	@ (800089c <MX_TIM2_Init+0x98>)
 800084e:	f002 fd67 	bl	8003320 <HAL_TIM_Base_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000858:	f000 f9ec 	bl	8000c34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800085c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000860:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000862:	f107 0310 	add.w	r3, r7, #16
 8000866:	4619      	mov	r1, r3
 8000868:	480c      	ldr	r0, [pc, #48]	@ (800089c <MX_TIM2_Init+0x98>)
 800086a:	f002 ff79 	bl	8003760 <HAL_TIM_ConfigClockSource>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000874:	f000 f9de 	bl	8000c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000878:	2300      	movs	r3, #0
 800087a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800087c:	2300      	movs	r3, #0
 800087e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	4619      	mov	r1, r3
 8000884:	4805      	ldr	r0, [pc, #20]	@ (800089c <MX_TIM2_Init+0x98>)
 8000886:	f003 f9f9 	bl	8003c7c <HAL_TIMEx_MasterConfigSynchronization>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000890:	f000 f9d0 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000894:	bf00      	nop
 8000896:	3720      	adds	r7, #32
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	20000180 	.word	0x20000180

080008a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b6:	4b3f      	ldr	r3, [pc, #252]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ba:	4a3e      	ldr	r2, [pc, #248]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c2:	4b3c      	ldr	r3, [pc, #240]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ce:	4b39      	ldr	r3, [pc, #228]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d2:	4a38      	ldr	r2, [pc, #224]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008d4:	f043 0320 	orr.w	r3, r3, #32
 80008d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008da:	4b36      	ldr	r3, [pc, #216]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008de:	f003 0320 	and.w	r3, r3, #32
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e6:	4b33      	ldr	r3, [pc, #204]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ea:	4a32      	ldr	r2, [pc, #200]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008f2:	4b30      	ldr	r3, [pc, #192]	@ (80009b4 <MX_GPIO_Init+0x114>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008fe:	4b2d      	ldr	r3, [pc, #180]	@ (80009b4 <MX_GPIO_Init+0x114>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	4a2c      	ldr	r2, [pc, #176]	@ (80009b4 <MX_GPIO_Init+0x114>)
 8000904:	f043 0308 	orr.w	r3, r3, #8
 8000908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800090a:	4b2a      	ldr	r3, [pc, #168]	@ (80009b4 <MX_GPIO_Init+0x114>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	f003 0308 	and.w	r3, r3, #8
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000916:	4b27      	ldr	r3, [pc, #156]	@ (80009b4 <MX_GPIO_Init+0x114>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	4a26      	ldr	r2, [pc, #152]	@ (80009b4 <MX_GPIO_Init+0x114>)
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000922:	4b24      	ldr	r3, [pc, #144]	@ (80009b4 <MX_GPIO_Init+0x114>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800092e:	2200      	movs	r2, #0
 8000930:	2120      	movs	r1, #32
 8000932:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000936:	f000 ff5f 	bl	80017f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);
 800093a:	2201      	movs	r2, #1
 800093c:	2104      	movs	r1, #4
 800093e:	481e      	ldr	r0, [pc, #120]	@ (80009b8 <MX_GPIO_Init+0x118>)
 8000940:	f000 ff5a 	bl	80017f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000944:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800094a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800094e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000954:	f107 0314 	add.w	r3, r7, #20
 8000958:	4619      	mov	r1, r3
 800095a:	4818      	ldr	r0, [pc, #96]	@ (80009bc <MX_GPIO_Init+0x11c>)
 800095c:	f000 fdb2 	bl	80014c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000960:	2320      	movs	r3, #32
 8000962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000964:	2301      	movs	r3, #1
 8000966:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096c:	2300      	movs	r3, #0
 800096e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 0314 	add.w	r3, r7, #20
 8000974:	4619      	mov	r1, r3
 8000976:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800097a:	f000 fda3 	bl	80014c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800097e:	2304      	movs	r3, #4
 8000980:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000982:	2301      	movs	r3, #1
 8000984:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098a:	2300      	movs	r3, #0
 800098c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800098e:	f107 0314 	add.w	r3, r7, #20
 8000992:	4619      	mov	r1, r3
 8000994:	4808      	ldr	r0, [pc, #32]	@ (80009b8 <MX_GPIO_Init+0x118>)
 8000996:	f000 fd95 	bl	80014c4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800099a:	2200      	movs	r2, #0
 800099c:	2100      	movs	r1, #0
 800099e:	2028      	movs	r0, #40	@ 0x28
 80009a0:	f000 fcf5 	bl	800138e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009a4:	2028      	movs	r0, #40	@ 0x28
 80009a6:	f000 fd0c 	bl	80013c2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009aa:	bf00      	nop
 80009ac:	3728      	adds	r7, #40	@ 0x28
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40021000 	.word	0x40021000
 80009b8:	48000c00 	.word	0x48000c00
 80009bc:	48000800 	.word	0x48000800

080009c0 <SPI_Setup>:

/* USER CODE BEGIN 4 */
void SPI_Setup()//at BEGIN 2
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0);
 80009c4:	2200      	movs	r2, #0
 80009c6:	2104      	movs	r1, #4
 80009c8:	4809      	ldr	r0, [pc, #36]	@ (80009f0 <SPI_Setup+0x30>)
 80009ca:	f000 ff15 	bl	80017f8 <HAL_GPIO_WritePin>
	SPITx[0] = 0b01000000;//write
 80009ce:	4b09      	ldr	r3, [pc, #36]	@ (80009f4 <SPI_Setup+0x34>)
 80009d0:	2240      	movs	r2, #64	@ 0x40
 80009d2:	701a      	strb	r2, [r3, #0]
	SPITx[1] = 0x01;//spi
 80009d4:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <SPI_Setup+0x34>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	705a      	strb	r2, [r3, #1]
	SPITx[2] = 0b00000000;
 80009da:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <SPI_Setup+0x34>)
 80009dc:	2200      	movs	r2, #0
 80009de:	709a      	strb	r2, [r3, #2]
	HAL_SPI_TransmitReceive_IT(&hspi3, SPITx, SPIRx, 3);
 80009e0:	2303      	movs	r3, #3
 80009e2:	4a05      	ldr	r2, [pc, #20]	@ (80009f8 <SPI_Setup+0x38>)
 80009e4:	4903      	ldr	r1, [pc, #12]	@ (80009f4 <SPI_Setup+0x34>)
 80009e6:	4805      	ldr	r0, [pc, #20]	@ (80009fc <SPI_Setup+0x3c>)
 80009e8:	f002 f81e 	bl	8002a28 <HAL_SPI_TransmitReceive_IT>
}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	48000c00 	.word	0x48000c00
 80009f4:	200001d8 	.word	0x200001d8
 80009f8:	200001cc 	.word	0x200001cc
 80009fc:	2000011c 	.word	0x2000011c

08000a00 <Tuatunn>:

void Tuatunn()
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_2))
 8000a04:	2104      	movs	r1, #4
 8000a06:	4834      	ldr	r0, [pc, #208]	@ (8000ad8 <Tuatunn+0xd8>)
 8000a08:	f000 fede 	bl	80017c8 <HAL_GPIO_ReadPin>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d05f      	beq.n	8000ad2 <Tuatunn+0xd2>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0); // CS Select
 8000a12:	2200      	movs	r2, #0
 8000a14:	2104      	movs	r1, #4
 8000a16:	4830      	ldr	r0, [pc, #192]	@ (8000ad8 <Tuatunn+0xd8>)
 8000a18:	f000 feee 	bl	80017f8 <HAL_GPIO_WritePin>
		if (Mode == 0)
 8000a1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000adc <Tuatunn+0xdc>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d10c      	bne.n	8000a3e <Tuatunn+0x3e>
		{
			SPITx[0] = 0b01000001;//read
 8000a24:	4b2e      	ldr	r3, [pc, #184]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a26:	2241      	movs	r2, #65	@ 0x41
 8000a28:	701a      	strb	r2, [r3, #0]
			SPITx[1] = 0x12;
 8000a2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a2c:	2212      	movs	r2, #18
 8000a2e:	705a      	strb	r2, [r3, #1]
			SPITx[2] = 0;
 8000a30:	4b2b      	ldr	r3, [pc, #172]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	709a      	strb	r2, [r3, #2]
			Mode = 1;
 8000a36:	4b29      	ldr	r3, [pc, #164]	@ (8000adc <Tuatunn+0xdc>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	701a      	strb	r2, [r3, #0]
 8000a3c:	e043      	b.n	8000ac6 <Tuatunn+0xc6>
		}
		else if(Mode == 1)
 8000a3e:	4b27      	ldr	r3, [pc, #156]	@ (8000adc <Tuatunn+0xdc>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d13f      	bne.n	8000ac6 <Tuatunn+0xc6>
		{
			SPITx[0] = 0b01000000;//write
 8000a46:	4b26      	ldr	r3, [pc, #152]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a48:	2240      	movs	r2, #64	@ 0x40
 8000a4a:	701a      	strb	r2, [r3, #0]
			SPITx[1] = 0x15;//OLATB
 8000a4c:	4b24      	ldr	r3, [pc, #144]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a4e:	2215      	movs	r2, #21
 8000a50:	705a      	strb	r2, [r3, #1]
			//LED_From();
			if(n == 0 || (n >= 5 && n < 9))
 8000a52:	4b24      	ldr	r3, [pc, #144]	@ (8000ae4 <Tuatunn+0xe4>)
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d007      	beq.n	8000a6a <Tuatunn+0x6a>
 8000a5a:	4b22      	ldr	r3, [pc, #136]	@ (8000ae4 <Tuatunn+0xe4>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	2b04      	cmp	r3, #4
 8000a60:	d907      	bls.n	8000a72 <Tuatunn+0x72>
 8000a62:	4b20      	ldr	r3, [pc, #128]	@ (8000ae4 <Tuatunn+0xe4>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b08      	cmp	r3, #8
 8000a68:	d803      	bhi.n	8000a72 <Tuatunn+0x72>
			{
				SPITx[2] = 0xFF; //4 latter bit , 0 on 1 off
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a6c:	22ff      	movs	r2, #255	@ 0xff
 8000a6e:	709a      	strb	r2, [r3, #2]
 8000a70:	e026      	b.n	8000ac0 <Tuatunn+0xc0>
			}
			else if(n == 1)
 8000a72:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae4 <Tuatunn+0xe4>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	2b01      	cmp	r3, #1
 8000a78:	d103      	bne.n	8000a82 <Tuatunn+0x82>
			{
				SPITx[2] = 0b11111110;
 8000a7a:	4b19      	ldr	r3, [pc, #100]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a7c:	22fe      	movs	r2, #254	@ 0xfe
 8000a7e:	709a      	strb	r2, [r3, #2]
 8000a80:	e01e      	b.n	8000ac0 <Tuatunn+0xc0>
			}
			else if(n == 2)
 8000a82:	4b18      	ldr	r3, [pc, #96]	@ (8000ae4 <Tuatunn+0xe4>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d103      	bne.n	8000a92 <Tuatunn+0x92>
			{
				SPITx[2] = 0b11111101;
 8000a8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a8c:	22fd      	movs	r2, #253	@ 0xfd
 8000a8e:	709a      	strb	r2, [r3, #2]
 8000a90:	e016      	b.n	8000ac0 <Tuatunn+0xc0>
			}
			else if(n == 3)
 8000a92:	4b14      	ldr	r3, [pc, #80]	@ (8000ae4 <Tuatunn+0xe4>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	2b03      	cmp	r3, #3
 8000a98:	d103      	bne.n	8000aa2 <Tuatunn+0xa2>
			{
				SPITx[2] = 0b11111011;
 8000a9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <Tuatunn+0xe0>)
 8000a9c:	22fb      	movs	r2, #251	@ 0xfb
 8000a9e:	709a      	strb	r2, [r3, #2]
 8000aa0:	e00e      	b.n	8000ac0 <Tuatunn+0xc0>
			}
			else if(n == 4)
 8000aa2:	4b10      	ldr	r3, [pc, #64]	@ (8000ae4 <Tuatunn+0xe4>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b04      	cmp	r3, #4
 8000aa8:	d103      	bne.n	8000ab2 <Tuatunn+0xb2>
			{
				SPITx[2] = 0b11110111;
 8000aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae0 <Tuatunn+0xe0>)
 8000aac:	22f7      	movs	r2, #247	@ 0xf7
 8000aae:	709a      	strb	r2, [r3, #2]
 8000ab0:	e006      	b.n	8000ac0 <Tuatunn+0xc0>
			}
			else if(n >= 9){
 8000ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae4 <Tuatunn+0xe4>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	2b08      	cmp	r3, #8
 8000ab8:	d902      	bls.n	8000ac0 <Tuatunn+0xc0>
				SPITx[2] = 0b11111111;
 8000aba:	4b09      	ldr	r3, [pc, #36]	@ (8000ae0 <Tuatunn+0xe0>)
 8000abc:	22ff      	movs	r2, #255	@ 0xff
 8000abe:	709a      	strb	r2, [r3, #2]
			}
			Mode = 0;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <Tuatunn+0xdc>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	701a      	strb	r2, [r3, #0]
		}
		HAL_SPI_TransmitReceive_IT(&hspi3, SPITx, SPIRx, 3);
 8000ac6:	2303      	movs	r3, #3
 8000ac8:	4a07      	ldr	r2, [pc, #28]	@ (8000ae8 <Tuatunn+0xe8>)
 8000aca:	4905      	ldr	r1, [pc, #20]	@ (8000ae0 <Tuatunn+0xe0>)
 8000acc:	4807      	ldr	r0, [pc, #28]	@ (8000aec <Tuatunn+0xec>)
 8000ace:	f001 ffab 	bl	8002a28 <HAL_SPI_TransmitReceive_IT>

	}
}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	48000c00 	.word	0x48000c00
 8000adc:	200001e2 	.word	0x200001e2
 8000ae0:	200001d8 	.word	0x200001d8
 8000ae4:	200001e3 	.word	0x200001e3
 8000ae8:	200001cc 	.word	0x200001cc
 8000aec:	2000011c 	.word	0x2000011c

08000af0 <ReadSwitch>:
void ReadSwitch()
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
	if (SPIRx[2]==14)
 8000af4:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <ReadSwitch+0x4c>)
 8000af6:	789b      	ldrb	r3, [r3, #2]
 8000af8:	2b0e      	cmp	r3, #14
 8000afa:	d103      	bne.n	8000b04 <ReadSwitch+0x14>
	{
		Switch = 1;
 8000afc:	4b10      	ldr	r3, [pc, #64]	@ (8000b40 <ReadSwitch+0x50>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
	}
	else if (SPIRx[2]==7)
	{
		Switch = 3;
	}
}
 8000b02:	e016      	b.n	8000b32 <ReadSwitch+0x42>
	else if (SPIRx[2]==13)
 8000b04:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <ReadSwitch+0x4c>)
 8000b06:	789b      	ldrb	r3, [r3, #2]
 8000b08:	2b0d      	cmp	r3, #13
 8000b0a:	d103      	bne.n	8000b14 <ReadSwitch+0x24>
		Switch = 2;
 8000b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b40 <ReadSwitch+0x50>)
 8000b0e:	2202      	movs	r2, #2
 8000b10:	701a      	strb	r2, [r3, #0]
}
 8000b12:	e00e      	b.n	8000b32 <ReadSwitch+0x42>
	else if (SPIRx[2]==11)
 8000b14:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <ReadSwitch+0x4c>)
 8000b16:	789b      	ldrb	r3, [r3, #2]
 8000b18:	2b0b      	cmp	r3, #11
 8000b1a:	d103      	bne.n	8000b24 <ReadSwitch+0x34>
		Switch = 4;
 8000b1c:	4b08      	ldr	r3, [pc, #32]	@ (8000b40 <ReadSwitch+0x50>)
 8000b1e:	2204      	movs	r2, #4
 8000b20:	701a      	strb	r2, [r3, #0]
}
 8000b22:	e006      	b.n	8000b32 <ReadSwitch+0x42>
	else if (SPIRx[2]==7)
 8000b24:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <ReadSwitch+0x4c>)
 8000b26:	789b      	ldrb	r3, [r3, #2]
 8000b28:	2b07      	cmp	r3, #7
 8000b2a:	d102      	bne.n	8000b32 <ReadSwitch+0x42>
		Switch = 3;
 8000b2c:	4b04      	ldr	r3, [pc, #16]	@ (8000b40 <ReadSwitch+0x50>)
 8000b2e:	2203      	movs	r2, #3
 8000b30:	701a      	strb	r2, [r3, #0]
}
 8000b32:	bf00      	nop
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	200001cc 	.word	0x200001cc
 8000b40:	20000000 	.word	0x20000000

08000b44 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1); //CS dnSelect
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	2104      	movs	r1, #4
 8000b50:	4803      	ldr	r0, [pc, #12]	@ (8000b60 <HAL_SPI_TxRxCpltCallback+0x1c>)
 8000b52:	f000 fe51 	bl	80017f8 <HAL_GPIO_WritePin>
}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	48000c00 	.word	0x48000c00

08000b64 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
		if (htim == &htim2)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4a1d      	ldr	r2, [pc, #116]	@ (8000be4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d133      	bne.n	8000bdc <HAL_TIM_PeriodElapsedCallback+0x78>
		{
			if(tick <300)
 8000b74:	4b1c      	ldr	r3, [pc, #112]	@ (8000be8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000b76:	881b      	ldrh	r3, [r3, #0]
 8000b78:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000b7c:	d22b      	bcs.n	8000bd6 <HAL_TIM_PeriodElapsedCallback+0x72>
			{
				LMode1+=1;
 8000b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	3301      	adds	r3, #1
 8000b84:	b2da      	uxtb	r2, r3
 8000b86:	4b19      	ldr	r3, [pc, #100]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b88:	701a      	strb	r2, [r3, #0]
				if (LMode1>16)
 8000b8a:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	2b10      	cmp	r3, #16
 8000b90:	d902      	bls.n	8000b98 <HAL_TIM_PeriodElapsedCallback+0x34>
				{
					LMode1 = 1;
 8000b92:	4b16      	ldr	r3, [pc, #88]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]
				}
				if (LMode1%8 == 0)
 8000b98:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	f003 0307 	and.w	r3, r3, #7
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d110      	bne.n	8000bc8 <HAL_TIM_PeriodElapsedCallback+0x64>
				{
					n = rand() % 10;
 8000ba6:	f004 f841 	bl	8004c2c <rand>
 8000baa:	4602      	mov	r2, r0
 8000bac:	4b10      	ldr	r3, [pc, #64]	@ (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000bae:	fb83 1302 	smull	r1, r3, r3, r2
 8000bb2:	1099      	asrs	r1, r3, #2
 8000bb4:	17d3      	asrs	r3, r2, #31
 8000bb6:	1ac9      	subs	r1, r1, r3
 8000bb8:	460b      	mov	r3, r1
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	440b      	add	r3, r1
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	1ad1      	subs	r1, r2, r3
 8000bc2:	b2ca      	uxtb	r2, r1
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000bc6:	701a      	strb	r2, [r3, #0]
				}
				tick++;
 8000bc8:	4b07      	ldr	r3, [pc, #28]	@ (8000be8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000bca:	881b      	ldrh	r3, [r3, #0]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	4b05      	ldr	r3, [pc, #20]	@ (8000be8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000bd2:	801a      	strh	r2, [r3, #0]
			{
				n = 0;
				//send UART
			}
		}
}
 8000bd4:	e002      	b.n	8000bdc <HAL_TIM_PeriodElapsedCallback+0x78>
				n = 0;
 8000bd6:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	701a      	strb	r2, [r3, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000180 	.word	0x20000180
 8000be8:	200001e4 	.word	0x200001e4
 8000bec:	20000001 	.word	0x20000001
 8000bf0:	66666667 	.word	0x66666667
 8000bf4:	200001e3 	.word	0x200001e3

08000bf8 <UARTPollingMethod>:

void UARTPollingMethod()
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	//return received char
	//if(tick >= 300){
	sprintf((char*)TxBuffer,"Got : %d\r\n", (int)point);
 8000bfc:	4b09      	ldr	r3, [pc, #36]	@ (8000c24 <UARTPollingMethod+0x2c>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	461a      	mov	r2, r3
 8000c02:	4909      	ldr	r1, [pc, #36]	@ (8000c28 <UARTPollingMethod+0x30>)
 8000c04:	4809      	ldr	r0, [pc, #36]	@ (8000c2c <UARTPollingMethod+0x34>)
 8000c06:	f004 f911 	bl	8004e2c <siprintf>
	HAL_UART_Transmit(&hlpuart1, TxBuffer, strlen((char*)TxBuffer), 10);
 8000c0a:	4808      	ldr	r0, [pc, #32]	@ (8000c2c <UARTPollingMethod+0x34>)
 8000c0c:	f7ff fb08 	bl	8000220 <strlen>
 8000c10:	4603      	mov	r3, r0
 8000c12:	b29a      	uxth	r2, r3
 8000c14:	230a      	movs	r3, #10
 8000c16:	4905      	ldr	r1, [pc, #20]	@ (8000c2c <UARTPollingMethod+0x34>)
 8000c18:	4805      	ldr	r0, [pc, #20]	@ (8000c30 <UARTPollingMethod+0x38>)
 8000c1a:	f003 f95b 	bl	8003ed4 <HAL_UART_Transmit>
	//}
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	200001e6 	.word	0x200001e6
 8000c28:	08005fac 	.word	0x08005fac
 8000c2c:	200001e8 	.word	0x200001e8
 8000c30:	20000088 	.word	0x20000088

08000c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c38:	b672      	cpsid	i
}
 8000c3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <Error_Handler+0x8>

08000c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c46:	4b0f      	ldr	r3, [pc, #60]	@ (8000c84 <HAL_MspInit+0x44>)
 8000c48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8000c84 <HAL_MspInit+0x44>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c52:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <HAL_MspInit+0x44>)
 8000c54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <HAL_MspInit+0x44>)
 8000c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c62:	4a08      	ldr	r2, [pc, #32]	@ (8000c84 <HAL_MspInit+0x44>)
 8000c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c68:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <HAL_MspInit+0x44>)
 8000c6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c72:	603b      	str	r3, [r7, #0]
 8000c74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000c76:	f000 fe9f 	bl	80019b8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000

08000c88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b09e      	sub	sp, #120	@ 0x78
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca0:	f107 0310 	add.w	r3, r7, #16
 8000ca4:	2254      	movs	r2, #84	@ 0x54
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f004 f922 	bl	8004ef2 <memset>
  if(huart->Instance==LPUART1)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a1f      	ldr	r2, [pc, #124]	@ (8000d30 <HAL_UART_MspInit+0xa8>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d136      	bne.n	8000d26 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000cb8:	2320      	movs	r3, #32
 8000cba:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cc0:	f107 0310 	add.w	r3, r7, #16
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f001 fbb5 	bl	8002434 <HAL_RCCEx_PeriphCLKConfig>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cd0:	f7ff ffb0 	bl	8000c34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000cd4:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cd8:	4a16      	ldr	r2, [pc, #88]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cda:	f043 0301 	orr.w	r3, r3, #1
 8000cde:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000ce0:	4b14      	ldr	r3, [pc, #80]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ce4:	f003 0301 	and.w	r3, r3, #1
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cec:	4b11      	ldr	r3, [pc, #68]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf0:	4a10      	ldr	r2, [pc, #64]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d34 <HAL_UART_MspInit+0xac>)
 8000cfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000d04:	230c      	movs	r3, #12
 8000d06:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	2300      	movs	r3, #0
 8000d12:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000d14:	230c      	movs	r3, #12
 8000d16:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d18:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d22:	f000 fbcf 	bl	80014c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000d26:	bf00      	nop
 8000d28:	3778      	adds	r7, #120	@ 0x78
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40008000 	.word	0x40008000
 8000d34:	40021000 	.word	0x40021000

08000d38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08a      	sub	sp, #40	@ 0x28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a1b      	ldr	r2, [pc, #108]	@ (8000dc4 <HAL_SPI_MspInit+0x8c>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d130      	bne.n	8000dbc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000dc8 <HAL_SPI_MspInit+0x90>)
 8000d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5e:	4a1a      	ldr	r2, [pc, #104]	@ (8000dc8 <HAL_SPI_MspInit+0x90>)
 8000d60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d64:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d66:	4b18      	ldr	r3, [pc, #96]	@ (8000dc8 <HAL_SPI_MspInit+0x90>)
 8000d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d6a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d6e:	613b      	str	r3, [r7, #16]
 8000d70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d72:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <HAL_SPI_MspInit+0x90>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d76:	4a14      	ldr	r2, [pc, #80]	@ (8000dc8 <HAL_SPI_MspInit+0x90>)
 8000d78:	f043 0304 	orr.w	r3, r3, #4
 8000d7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d7e:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <HAL_SPI_MspInit+0x90>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d82:	f003 0304 	and.w	r3, r3, #4
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000d8a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d9c:	2306      	movs	r3, #6
 8000d9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	4619      	mov	r1, r3
 8000da6:	4809      	ldr	r0, [pc, #36]	@ (8000dcc <HAL_SPI_MspInit+0x94>)
 8000da8:	f000 fb8c 	bl	80014c4 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8000dac:	2200      	movs	r2, #0
 8000dae:	2100      	movs	r1, #0
 8000db0:	2033      	movs	r0, #51	@ 0x33
 8000db2:	f000 faec 	bl	800138e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000db6:	2033      	movs	r0, #51	@ 0x33
 8000db8:	f000 fb03 	bl	80013c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000dbc:	bf00      	nop
 8000dbe:	3728      	adds	r7, #40	@ 0x28
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	40003c00 	.word	0x40003c00
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	48000800 	.word	0x48000800

08000dd0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000de0:	d113      	bne.n	8000e0a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000de2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <HAL_TIM_Base_MspInit+0x44>)
 8000de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000de6:	4a0b      	ldr	r2, [pc, #44]	@ (8000e14 <HAL_TIM_Base_MspInit+0x44>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dee:	4b09      	ldr	r3, [pc, #36]	@ (8000e14 <HAL_TIM_Base_MspInit+0x44>)
 8000df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	201c      	movs	r0, #28
 8000e00:	f000 fac5 	bl	800138e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e04:	201c      	movs	r0, #28
 8000e06:	f000 fadc 	bl	80013c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40021000 	.word	0x40021000

08000e18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <NMI_Handler+0x4>

08000e20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <HardFault_Handler+0x4>

08000e28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <MemManage_Handler+0x4>

08000e30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <BusFault_Handler+0x4>

08000e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <UsageFault_Handler+0x4>

08000e40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr

08000e4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e4e:	b480      	push	{r7}
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e6e:	f000 f973 	bl	8001158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
	...

08000e78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e7c:	4802      	ldr	r0, [pc, #8]	@ (8000e88 <TIM2_IRQHandler+0x10>)
 8000e7e:	f002 fb1f 	bl	80034c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000180 	.word	0x20000180

08000e8c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e90:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e94:	f000 fcc8 	bl	8001828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}

08000e9c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000ea0:	4802      	ldr	r0, [pc, #8]	@ (8000eac <SPI3_IRQHandler+0x10>)
 8000ea2:	f001 fe6f 	bl	8002b84 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	2000011c 	.word	0x2000011c

08000eb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return 1;
 8000eb4:	2301      	movs	r3, #1
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <_kill>:

int _kill(int pid, int sig)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000eca:	f004 f861 	bl	8004f90 <__errno>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2216      	movs	r2, #22
 8000ed2:	601a      	str	r2, [r3, #0]
  return -1;
 8000ed4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <_exit>:

void _exit (int status)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ffe7 	bl	8000ec0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000ef2:	bf00      	nop
 8000ef4:	e7fd      	b.n	8000ef2 <_exit+0x12>

08000ef6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b086      	sub	sp, #24
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	60f8      	str	r0, [r7, #12]
 8000efe:	60b9      	str	r1, [r7, #8]
 8000f00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
 8000f06:	e00a      	b.n	8000f1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f08:	f3af 8000 	nop.w
 8000f0c:	4601      	mov	r1, r0
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	1c5a      	adds	r2, r3, #1
 8000f12:	60ba      	str	r2, [r7, #8]
 8000f14:	b2ca      	uxtb	r2, r1
 8000f16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	697a      	ldr	r2, [r7, #20]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	dbf0      	blt.n	8000f08 <_read+0x12>
  }

  return len;
 8000f26:	687b      	ldr	r3, [r7, #4]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	e009      	b.n	8000f56 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	1c5a      	adds	r2, r3, #1
 8000f46:	60ba      	str	r2, [r7, #8]
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	3301      	adds	r3, #1
 8000f54:	617b      	str	r3, [r7, #20]
 8000f56:	697a      	ldr	r2, [r7, #20]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	dbf1      	blt.n	8000f42 <_write+0x12>
  }
  return len;
 8000f5e:	687b      	ldr	r3, [r7, #4]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3718      	adds	r7, #24
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <_close>:

int _close(int file)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f90:	605a      	str	r2, [r3, #4]
  return 0;
 8000f92:	2300      	movs	r3, #0
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <_isatty>:

int _isatty(int file)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fa8:	2301      	movs	r3, #1
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr

08000fb6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	b085      	sub	sp, #20
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	60f8      	str	r0, [r7, #12]
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fc2:	2300      	movs	r3, #0
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fd8:	4a14      	ldr	r2, [pc, #80]	@ (800102c <_sbrk+0x5c>)
 8000fda:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <_sbrk+0x60>)
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fe4:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <_sbrk+0x64>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d102      	bne.n	8000ff2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fec:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <_sbrk+0x64>)
 8000fee:	4a12      	ldr	r2, [pc, #72]	@ (8001038 <_sbrk+0x68>)
 8000ff0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ff2:	4b10      	ldr	r3, [pc, #64]	@ (8001034 <_sbrk+0x64>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d207      	bcs.n	8001010 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001000:	f003 ffc6 	bl	8004f90 <__errno>
 8001004:	4603      	mov	r3, r0
 8001006:	220c      	movs	r2, #12
 8001008:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800100a:	f04f 33ff 	mov.w	r3, #4294967295
 800100e:	e009      	b.n	8001024 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001010:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <_sbrk+0x64>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001016:	4b07      	ldr	r3, [pc, #28]	@ (8001034 <_sbrk+0x64>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4413      	add	r3, r2
 800101e:	4a05      	ldr	r2, [pc, #20]	@ (8001034 <_sbrk+0x64>)
 8001020:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001022:	68fb      	ldr	r3, [r7, #12]
}
 8001024:	4618      	mov	r0, r3
 8001026:	3718      	adds	r7, #24
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20020000 	.word	0x20020000
 8001030:	00000400 	.word	0x00000400
 8001034:	20000210 	.word	0x20000210
 8001038:	20000368 	.word	0x20000368

0800103c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001040:	4b06      	ldr	r3, [pc, #24]	@ (800105c <SystemInit+0x20>)
 8001042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001046:	4a05      	ldr	r2, [pc, #20]	@ (800105c <SystemInit+0x20>)
 8001048:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800104c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001060:	480d      	ldr	r0, [pc, #52]	@ (8001098 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001062:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001064:	f7ff ffea 	bl	800103c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001068:	480c      	ldr	r0, [pc, #48]	@ (800109c <LoopForever+0x6>)
  ldr r1, =_edata
 800106a:	490d      	ldr	r1, [pc, #52]	@ (80010a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800106c:	4a0d      	ldr	r2, [pc, #52]	@ (80010a4 <LoopForever+0xe>)
  movs r3, #0
 800106e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001070:	e002      	b.n	8001078 <LoopCopyDataInit>

08001072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001076:	3304      	adds	r3, #4

08001078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800107c:	d3f9      	bcc.n	8001072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800107e:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001080:	4c0a      	ldr	r4, [pc, #40]	@ (80010ac <LoopForever+0x16>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001084:	e001      	b.n	800108a <LoopFillZerobss>

08001086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001088:	3204      	adds	r2, #4

0800108a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800108c:	d3fb      	bcc.n	8001086 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800108e:	f003 ff85 	bl	8004f9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001092:	f7ff fa95 	bl	80005c0 <main>

08001096 <LoopForever>:

LoopForever:
    b LoopForever
 8001096:	e7fe      	b.n	8001096 <LoopForever>
  ldr   r0, =_estack
 8001098:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800109c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80010a4:	080060e8 	.word	0x080060e8
  ldr r2, =_sbss
 80010a8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80010ac:	20000364 	.word	0x20000364

080010b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010b0:	e7fe      	b.n	80010b0 <ADC1_2_IRQHandler>

080010b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010b8:	2300      	movs	r3, #0
 80010ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010bc:	2003      	movs	r0, #3
 80010be:	f000 f95b 	bl	8001378 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010c2:	2000      	movs	r0, #0
 80010c4:	f000 f80e 	bl	80010e4 <HAL_InitTick>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d002      	beq.n	80010d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	71fb      	strb	r3, [r7, #7]
 80010d2:	e001      	b.n	80010d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010d4:	f7ff fdb4 	bl	8000c40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010d8:	79fb      	ldrb	r3, [r7, #7]

}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80010f0:	4b16      	ldr	r3, [pc, #88]	@ (800114c <HAL_InitTick+0x68>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d022      	beq.n	800113e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010f8:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <HAL_InitTick+0x6c>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b13      	ldr	r3, [pc, #76]	@ (800114c <HAL_InitTick+0x68>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001104:	fbb1 f3f3 	udiv	r3, r1, r3
 8001108:	fbb2 f3f3 	udiv	r3, r2, r3
 800110c:	4618      	mov	r0, r3
 800110e:	f000 f966 	bl	80013de <HAL_SYSTICK_Config>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d10f      	bne.n	8001138 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b0f      	cmp	r3, #15
 800111c:	d809      	bhi.n	8001132 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800111e:	2200      	movs	r2, #0
 8001120:	6879      	ldr	r1, [r7, #4]
 8001122:	f04f 30ff 	mov.w	r0, #4294967295
 8001126:	f000 f932 	bl	800138e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800112a:	4a0a      	ldr	r2, [pc, #40]	@ (8001154 <HAL_InitTick+0x70>)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6013      	str	r3, [r2, #0]
 8001130:	e007      	b.n	8001142 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	73fb      	strb	r3, [r7, #15]
 8001136:	e004      	b.n	8001142 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	73fb      	strb	r3, [r7, #15]
 800113c:	e001      	b.n	8001142 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001142:	7bfb      	ldrb	r3, [r7, #15]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2000000c 	.word	0x2000000c
 8001150:	20000004 	.word	0x20000004
 8001154:	20000008 	.word	0x20000008

08001158 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800115c:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <HAL_IncTick+0x1c>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <HAL_IncTick+0x20>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4413      	add	r3, r2
 8001166:	4a03      	ldr	r2, [pc, #12]	@ (8001174 <HAL_IncTick+0x1c>)
 8001168:	6013      	str	r3, [r2, #0]
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	20000214 	.word	0x20000214
 8001178:	2000000c 	.word	0x2000000c

0800117c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return uwTick;
 8001180:	4b03      	ldr	r3, [pc, #12]	@ (8001190 <HAL_GetTick+0x14>)
 8001182:	681b      	ldr	r3, [r3, #0]
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	20000214 	.word	0x20000214

08001194 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800119c:	f7ff ffee 	bl	800117c <HAL_GetTick>
 80011a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ac:	d004      	beq.n	80011b8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <HAL_Delay+0x40>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	4413      	add	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b8:	bf00      	nop
 80011ba:	f7ff ffdf 	bl	800117c <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	68fa      	ldr	r2, [r7, #12]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d8f7      	bhi.n	80011ba <HAL_Delay+0x26>
  {
  }
}
 80011ca:	bf00      	nop
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	2000000c 	.word	0x2000000c

080011d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e8:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <__NVIC_SetPriorityGrouping+0x44>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011f4:	4013      	ands	r3, r2
 80011f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001200:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001204:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800120a:	4a04      	ldr	r2, [pc, #16]	@ (800121c <__NVIC_SetPriorityGrouping+0x44>)
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	60d3      	str	r3, [r2, #12]
}
 8001210:	bf00      	nop
 8001212:	3714      	adds	r7, #20
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001224:	4b04      	ldr	r3, [pc, #16]	@ (8001238 <__NVIC_GetPriorityGrouping+0x18>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	0a1b      	lsrs	r3, r3, #8
 800122a:	f003 0307 	and.w	r3, r3, #7
}
 800122e:	4618      	mov	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	2b00      	cmp	r3, #0
 800124c:	db0b      	blt.n	8001266 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	f003 021f 	and.w	r2, r3, #31
 8001254:	4907      	ldr	r1, [pc, #28]	@ (8001274 <__NVIC_EnableIRQ+0x38>)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	095b      	lsrs	r3, r3, #5
 800125c:	2001      	movs	r0, #1
 800125e:	fa00 f202 	lsl.w	r2, r0, r2
 8001262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000e100 	.word	0xe000e100

08001278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	2b00      	cmp	r3, #0
 800128a:	db0a      	blt.n	80012a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	b2da      	uxtb	r2, r3
 8001290:	490c      	ldr	r1, [pc, #48]	@ (80012c4 <__NVIC_SetPriority+0x4c>)
 8001292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001296:	0112      	lsls	r2, r2, #4
 8001298:	b2d2      	uxtb	r2, r2
 800129a:	440b      	add	r3, r1
 800129c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012a0:	e00a      	b.n	80012b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	4908      	ldr	r1, [pc, #32]	@ (80012c8 <__NVIC_SetPriority+0x50>)
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	f003 030f 	and.w	r3, r3, #15
 80012ae:	3b04      	subs	r3, #4
 80012b0:	0112      	lsls	r2, r2, #4
 80012b2:	b2d2      	uxtb	r2, r2
 80012b4:	440b      	add	r3, r1
 80012b6:	761a      	strb	r2, [r3, #24]
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	e000e100 	.word	0xe000e100
 80012c8:	e000ed00 	.word	0xe000ed00

080012cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b089      	sub	sp, #36	@ 0x24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	f1c3 0307 	rsb	r3, r3, #7
 80012e6:	2b04      	cmp	r3, #4
 80012e8:	bf28      	it	cs
 80012ea:	2304      	movcs	r3, #4
 80012ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	3304      	adds	r3, #4
 80012f2:	2b06      	cmp	r3, #6
 80012f4:	d902      	bls.n	80012fc <NVIC_EncodePriority+0x30>
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	3b03      	subs	r3, #3
 80012fa:	e000      	b.n	80012fe <NVIC_EncodePriority+0x32>
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001300:	f04f 32ff 	mov.w	r2, #4294967295
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43da      	mvns	r2, r3
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	401a      	ands	r2, r3
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001314:	f04f 31ff 	mov.w	r1, #4294967295
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	fa01 f303 	lsl.w	r3, r1, r3
 800131e:	43d9      	mvns	r1, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001324:	4313      	orrs	r3, r2
         );
}
 8001326:	4618      	mov	r0, r3
 8001328:	3724      	adds	r7, #36	@ 0x24
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
	...

08001334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3b01      	subs	r3, #1
 8001340:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001344:	d301      	bcc.n	800134a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001346:	2301      	movs	r3, #1
 8001348:	e00f      	b.n	800136a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800134a:	4a0a      	ldr	r2, [pc, #40]	@ (8001374 <SysTick_Config+0x40>)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3b01      	subs	r3, #1
 8001350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001352:	210f      	movs	r1, #15
 8001354:	f04f 30ff 	mov.w	r0, #4294967295
 8001358:	f7ff ff8e 	bl	8001278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800135c:	4b05      	ldr	r3, [pc, #20]	@ (8001374 <SysTick_Config+0x40>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001362:	4b04      	ldr	r3, [pc, #16]	@ (8001374 <SysTick_Config+0x40>)
 8001364:	2207      	movs	r2, #7
 8001366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	e000e010 	.word	0xe000e010

08001378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff ff29 	bl	80011d8 <__NVIC_SetPriorityGrouping>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b086      	sub	sp, #24
 8001392:	af00      	add	r7, sp, #0
 8001394:	4603      	mov	r3, r0
 8001396:	60b9      	str	r1, [r7, #8]
 8001398:	607a      	str	r2, [r7, #4]
 800139a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800139c:	f7ff ff40 	bl	8001220 <__NVIC_GetPriorityGrouping>
 80013a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	68b9      	ldr	r1, [r7, #8]
 80013a6:	6978      	ldr	r0, [r7, #20]
 80013a8:	f7ff ff90 	bl	80012cc <NVIC_EncodePriority>
 80013ac:	4602      	mov	r2, r0
 80013ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b2:	4611      	mov	r1, r2
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ff5f 	bl	8001278 <__NVIC_SetPriority>
}
 80013ba:	bf00      	nop
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	4603      	mov	r3, r0
 80013ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff ff33 	bl	800123c <__NVIC_EnableIRQ>
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff ffa4 	bl	8001334 <SysTick_Config>
 80013ec:	4603      	mov	r3, r0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b084      	sub	sp, #16
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d00d      	beq.n	800142a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2204      	movs	r2, #4
 8001412:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2201      	movs	r2, #1
 8001418:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	73fb      	strb	r3, [r7, #15]
 8001428:	e047      	b.n	80014ba <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f022 020e 	bic.w	r2, r2, #14
 8001438:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 0201 	bic.w	r2, r2, #1
 8001448:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001454:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001458:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800145e:	f003 021f 	and.w	r2, r3, #31
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001466:	2101      	movs	r1, #1
 8001468:	fa01 f202 	lsl.w	r2, r1, r2
 800146c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001476:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800147c:	2b00      	cmp	r3, #0
 800147e:	d00c      	beq.n	800149a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800148a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800148e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001498:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2201      	movs	r2, #1
 800149e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d003      	beq.n	80014ba <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	4798      	blx	r3
    }
  }
  return status;
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3710      	adds	r7, #16
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b087      	sub	sp, #28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80014ce:	2300      	movs	r3, #0
 80014d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80014d2:	e15a      	b.n	800178a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	2101      	movs	r1, #1
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	fa01 f303 	lsl.w	r3, r1, r3
 80014e0:	4013      	ands	r3, r2
 80014e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	f000 814c 	beq.w	8001784 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f003 0303 	and.w	r3, r3, #3
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d005      	beq.n	8001504 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001500:	2b02      	cmp	r3, #2
 8001502:	d130      	bne.n	8001566 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	2203      	movs	r2, #3
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	43db      	mvns	r3, r3
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	4013      	ands	r3, r2
 800151a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	68da      	ldr	r2, [r3, #12]
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	693a      	ldr	r2, [r7, #16]
 800152a:	4313      	orrs	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800153a:	2201      	movs	r2, #1
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	fa02 f303 	lsl.w	r3, r2, r3
 8001542:	43db      	mvns	r3, r3
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	4013      	ands	r3, r2
 8001548:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	091b      	lsrs	r3, r3, #4
 8001550:	f003 0201 	and.w	r2, r3, #1
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	fa02 f303 	lsl.w	r3, r2, r3
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4313      	orrs	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f003 0303 	and.w	r3, r3, #3
 800156e:	2b03      	cmp	r3, #3
 8001570:	d017      	beq.n	80015a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	2203      	movs	r2, #3
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	43db      	mvns	r3, r3
 8001584:	693a      	ldr	r2, [r7, #16]
 8001586:	4013      	ands	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	689a      	ldr	r2, [r3, #8]
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	4313      	orrs	r3, r2
 800159a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	693a      	ldr	r2, [r7, #16]
 80015a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f003 0303 	and.w	r3, r3, #3
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d123      	bne.n	80015f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	08da      	lsrs	r2, r3, #3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	3208      	adds	r2, #8
 80015b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	220f      	movs	r2, #15
 80015c6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ca:	43db      	mvns	r3, r3
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	4013      	ands	r3, r2
 80015d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	691a      	ldr	r2, [r3, #16]
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	f003 0307 	and.w	r3, r3, #7
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	08da      	lsrs	r2, r3, #3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3208      	adds	r2, #8
 80015f0:	6939      	ldr	r1, [r7, #16]
 80015f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	2203      	movs	r2, #3
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43db      	mvns	r3, r3
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	4013      	ands	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f003 0203 	and.w	r2, r3, #3
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	fa02 f303 	lsl.w	r3, r2, r3
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	4313      	orrs	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001632:	2b00      	cmp	r3, #0
 8001634:	f000 80a6 	beq.w	8001784 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001638:	4b5b      	ldr	r3, [pc, #364]	@ (80017a8 <HAL_GPIO_Init+0x2e4>)
 800163a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800163c:	4a5a      	ldr	r2, [pc, #360]	@ (80017a8 <HAL_GPIO_Init+0x2e4>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6613      	str	r3, [r2, #96]	@ 0x60
 8001644:	4b58      	ldr	r3, [pc, #352]	@ (80017a8 <HAL_GPIO_Init+0x2e4>)
 8001646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001648:	f003 0301 	and.w	r3, r3, #1
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001650:	4a56      	ldr	r2, [pc, #344]	@ (80017ac <HAL_GPIO_Init+0x2e8>)
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	089b      	lsrs	r3, r3, #2
 8001656:	3302      	adds	r3, #2
 8001658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800165c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	f003 0303 	and.w	r3, r3, #3
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	220f      	movs	r2, #15
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	43db      	mvns	r3, r3
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	4013      	ands	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800167a:	d01f      	beq.n	80016bc <HAL_GPIO_Init+0x1f8>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4a4c      	ldr	r2, [pc, #304]	@ (80017b0 <HAL_GPIO_Init+0x2ec>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d019      	beq.n	80016b8 <HAL_GPIO_Init+0x1f4>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	4a4b      	ldr	r2, [pc, #300]	@ (80017b4 <HAL_GPIO_Init+0x2f0>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d013      	beq.n	80016b4 <HAL_GPIO_Init+0x1f0>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a4a      	ldr	r2, [pc, #296]	@ (80017b8 <HAL_GPIO_Init+0x2f4>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d00d      	beq.n	80016b0 <HAL_GPIO_Init+0x1ec>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a49      	ldr	r2, [pc, #292]	@ (80017bc <HAL_GPIO_Init+0x2f8>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d007      	beq.n	80016ac <HAL_GPIO_Init+0x1e8>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	4a48      	ldr	r2, [pc, #288]	@ (80017c0 <HAL_GPIO_Init+0x2fc>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d101      	bne.n	80016a8 <HAL_GPIO_Init+0x1e4>
 80016a4:	2305      	movs	r3, #5
 80016a6:	e00a      	b.n	80016be <HAL_GPIO_Init+0x1fa>
 80016a8:	2306      	movs	r3, #6
 80016aa:	e008      	b.n	80016be <HAL_GPIO_Init+0x1fa>
 80016ac:	2304      	movs	r3, #4
 80016ae:	e006      	b.n	80016be <HAL_GPIO_Init+0x1fa>
 80016b0:	2303      	movs	r3, #3
 80016b2:	e004      	b.n	80016be <HAL_GPIO_Init+0x1fa>
 80016b4:	2302      	movs	r3, #2
 80016b6:	e002      	b.n	80016be <HAL_GPIO_Init+0x1fa>
 80016b8:	2301      	movs	r3, #1
 80016ba:	e000      	b.n	80016be <HAL_GPIO_Init+0x1fa>
 80016bc:	2300      	movs	r3, #0
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	f002 0203 	and.w	r2, r2, #3
 80016c4:	0092      	lsls	r2, r2, #2
 80016c6:	4093      	lsls	r3, r2
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016ce:	4937      	ldr	r1, [pc, #220]	@ (80017ac <HAL_GPIO_Init+0x2e8>)
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	089b      	lsrs	r3, r3, #2
 80016d4:	3302      	adds	r3, #2
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016dc:	4b39      	ldr	r3, [pc, #228]	@ (80017c4 <HAL_GPIO_Init+0x300>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	43db      	mvns	r3, r3
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	4013      	ands	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d003      	beq.n	8001700 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001700:	4a30      	ldr	r2, [pc, #192]	@ (80017c4 <HAL_GPIO_Init+0x300>)
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001706:	4b2f      	ldr	r3, [pc, #188]	@ (80017c4 <HAL_GPIO_Init+0x300>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	43db      	mvns	r3, r3
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	4013      	ands	r3, r2
 8001714:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	4313      	orrs	r3, r2
 8001728:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800172a:	4a26      	ldr	r2, [pc, #152]	@ (80017c4 <HAL_GPIO_Init+0x300>)
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001730:	4b24      	ldr	r3, [pc, #144]	@ (80017c4 <HAL_GPIO_Init+0x300>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	43db      	mvns	r3, r3
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	4013      	ands	r3, r2
 800173e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4313      	orrs	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001754:	4a1b      	ldr	r2, [pc, #108]	@ (80017c4 <HAL_GPIO_Init+0x300>)
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800175a:	4b1a      	ldr	r3, [pc, #104]	@ (80017c4 <HAL_GPIO_Init+0x300>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	43db      	mvns	r3, r3
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4013      	ands	r3, r2
 8001768:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	4313      	orrs	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800177e:	4a11      	ldr	r2, [pc, #68]	@ (80017c4 <HAL_GPIO_Init+0x300>)
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	3301      	adds	r3, #1
 8001788:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	fa22 f303 	lsr.w	r3, r2, r3
 8001794:	2b00      	cmp	r3, #0
 8001796:	f47f ae9d 	bne.w	80014d4 <HAL_GPIO_Init+0x10>
  }
}
 800179a:	bf00      	nop
 800179c:	bf00      	nop
 800179e:	371c      	adds	r7, #28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40010000 	.word	0x40010000
 80017b0:	48000400 	.word	0x48000400
 80017b4:	48000800 	.word	0x48000800
 80017b8:	48000c00 	.word	0x48000c00
 80017bc:	48001000 	.word	0x48001000
 80017c0:	48001400 	.word	0x48001400
 80017c4:	40010400 	.word	0x40010400

080017c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	460b      	mov	r3, r1
 80017d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	691a      	ldr	r2, [r3, #16]
 80017d8:	887b      	ldrh	r3, [r7, #2]
 80017da:	4013      	ands	r3, r2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d002      	beq.n	80017e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80017e0:	2301      	movs	r3, #1
 80017e2:	73fb      	strb	r3, [r7, #15]
 80017e4:	e001      	b.n	80017ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80017e6:	2300      	movs	r3, #0
 80017e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3714      	adds	r7, #20
 80017f0:	46bd      	mov	sp, r7
 80017f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f6:	4770      	bx	lr

080017f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	460b      	mov	r3, r1
 8001802:	807b      	strh	r3, [r7, #2]
 8001804:	4613      	mov	r3, r2
 8001806:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001808:	787b      	ldrb	r3, [r7, #1]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800180e:	887a      	ldrh	r2, [r7, #2]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001814:	e002      	b.n	800181c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001816:	887a      	ldrh	r2, [r7, #2]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001832:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001834:	695a      	ldr	r2, [r3, #20]
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	4013      	ands	r3, r2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d006      	beq.n	800184c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800183e:	4a05      	ldr	r2, [pc, #20]	@ (8001854 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001840:	88fb      	ldrh	r3, [r7, #6]
 8001842:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	4618      	mov	r0, r3
 8001848:	f000 f806 	bl	8001858 <HAL_GPIO_EXTI_Callback>
  }
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40010400 	.word	0x40010400

08001858 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
	...

08001870 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d141      	bne.n	8001902 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800187e:	4b4b      	ldr	r3, [pc, #300]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800188a:	d131      	bne.n	80018f0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800188c:	4b47      	ldr	r3, [pc, #284]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800188e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001892:	4a46      	ldr	r2, [pc, #280]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001898:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800189c:	4b43      	ldr	r3, [pc, #268]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018a4:	4a41      	ldr	r2, [pc, #260]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018aa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018ac:	4b40      	ldr	r3, [pc, #256]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2232      	movs	r2, #50	@ 0x32
 80018b2:	fb02 f303 	mul.w	r3, r2, r3
 80018b6:	4a3f      	ldr	r2, [pc, #252]	@ (80019b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80018b8:	fba2 2303 	umull	r2, r3, r2, r3
 80018bc:	0c9b      	lsrs	r3, r3, #18
 80018be:	3301      	adds	r3, #1
 80018c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018c2:	e002      	b.n	80018ca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018ca:	4b38      	ldr	r3, [pc, #224]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018d6:	d102      	bne.n	80018de <HAL_PWREx_ControlVoltageScaling+0x6e>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1f2      	bne.n	80018c4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018de:	4b33      	ldr	r3, [pc, #204]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018ea:	d158      	bne.n	800199e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e057      	b.n	80019a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018f0:	4b2e      	ldr	r3, [pc, #184]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018f6:	4a2d      	ldr	r2, [pc, #180]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80018f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001900:	e04d      	b.n	800199e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001908:	d141      	bne.n	800198e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800190a:	4b28      	ldr	r3, [pc, #160]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001912:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001916:	d131      	bne.n	800197c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001918:	4b24      	ldr	r3, [pc, #144]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800191a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800191e:	4a23      	ldr	r2, [pc, #140]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001924:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001928:	4b20      	ldr	r3, [pc, #128]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001930:	4a1e      	ldr	r2, [pc, #120]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001932:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001936:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001938:	4b1d      	ldr	r3, [pc, #116]	@ (80019b0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2232      	movs	r2, #50	@ 0x32
 800193e:	fb02 f303 	mul.w	r3, r2, r3
 8001942:	4a1c      	ldr	r2, [pc, #112]	@ (80019b4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001944:	fba2 2303 	umull	r2, r3, r2, r3
 8001948:	0c9b      	lsrs	r3, r3, #18
 800194a:	3301      	adds	r3, #1
 800194c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800194e:	e002      	b.n	8001956 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	3b01      	subs	r3, #1
 8001954:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001956:	4b15      	ldr	r3, [pc, #84]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800195e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001962:	d102      	bne.n	800196a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1f2      	bne.n	8001950 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800196a:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001972:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001976:	d112      	bne.n	800199e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e011      	b.n	80019a0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800197c:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800197e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001982:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001988:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800198c:	e007      	b.n	800199e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800198e:	4b07      	ldr	r3, [pc, #28]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001996:	4a05      	ldr	r2, [pc, #20]	@ (80019ac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001998:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800199c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800199e:	2300      	movs	r3, #0
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	40007000 	.word	0x40007000
 80019b0:	20000004 	.word	0x20000004
 80019b4:	431bde83 	.word	0x431bde83

080019b8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80019bc:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	4a04      	ldr	r2, [pc, #16]	@ (80019d4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80019c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019c6:	6093      	str	r3, [r2, #8]
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	40007000 	.word	0x40007000

080019d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d101      	bne.n	80019ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e2fe      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d075      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019f6:	4b97      	ldr	r3, [pc, #604]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f003 030c 	and.w	r3, r3, #12
 80019fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a00:	4b94      	ldr	r3, [pc, #592]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	f003 0303 	and.w	r3, r3, #3
 8001a08:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	2b0c      	cmp	r3, #12
 8001a0e:	d102      	bne.n	8001a16 <HAL_RCC_OscConfig+0x3e>
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	2b03      	cmp	r3, #3
 8001a14:	d002      	beq.n	8001a1c <HAL_RCC_OscConfig+0x44>
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	d10b      	bne.n	8001a34 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a1c:	4b8d      	ldr	r3, [pc, #564]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d05b      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x108>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d157      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e2d9      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a3c:	d106      	bne.n	8001a4c <HAL_RCC_OscConfig+0x74>
 8001a3e:	4b85      	ldr	r3, [pc, #532]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a84      	ldr	r2, [pc, #528]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	e01d      	b.n	8001a88 <HAL_RCC_OscConfig+0xb0>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a54:	d10c      	bne.n	8001a70 <HAL_RCC_OscConfig+0x98>
 8001a56:	4b7f      	ldr	r3, [pc, #508]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	4b7c      	ldr	r3, [pc, #496]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a7b      	ldr	r2, [pc, #492]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	e00b      	b.n	8001a88 <HAL_RCC_OscConfig+0xb0>
 8001a70:	4b78      	ldr	r3, [pc, #480]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a77      	ldr	r2, [pc, #476]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	4b75      	ldr	r3, [pc, #468]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a74      	ldr	r2, [pc, #464]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001a82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d013      	beq.n	8001ab8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a90:	f7ff fb74 	bl	800117c <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a98:	f7ff fb70 	bl	800117c <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b64      	cmp	r3, #100	@ 0x64
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e29e      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aaa:	4b6a      	ldr	r3, [pc, #424]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0f0      	beq.n	8001a98 <HAL_RCC_OscConfig+0xc0>
 8001ab6:	e014      	b.n	8001ae2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab8:	f7ff fb60 	bl	800117c <HAL_GetTick>
 8001abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001abe:	e008      	b.n	8001ad2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac0:	f7ff fb5c 	bl	800117c <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b64      	cmp	r3, #100	@ 0x64
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e28a      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ad2:	4b60      	ldr	r3, [pc, #384]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1f0      	bne.n	8001ac0 <HAL_RCC_OscConfig+0xe8>
 8001ade:	e000      	b.n	8001ae2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d075      	beq.n	8001bda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001aee:	4b59      	ldr	r3, [pc, #356]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f003 030c 	and.w	r3, r3, #12
 8001af6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001af8:	4b56      	ldr	r3, [pc, #344]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	2b0c      	cmp	r3, #12
 8001b06:	d102      	bne.n	8001b0e <HAL_RCC_OscConfig+0x136>
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d002      	beq.n	8001b14 <HAL_RCC_OscConfig+0x13c>
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	2b04      	cmp	r3, #4
 8001b12:	d11f      	bne.n	8001b54 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b14:	4b4f      	ldr	r3, [pc, #316]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d005      	beq.n	8001b2c <HAL_RCC_OscConfig+0x154>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d101      	bne.n	8001b2c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e25d      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2c:	4b49      	ldr	r3, [pc, #292]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	061b      	lsls	r3, r3, #24
 8001b3a:	4946      	ldr	r1, [pc, #280]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b40:	4b45      	ldr	r3, [pc, #276]	@ (8001c58 <HAL_RCC_OscConfig+0x280>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff facd 	bl	80010e4 <HAL_InitTick>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d043      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e249      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d023      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b5c:	4b3d      	ldr	r3, [pc, #244]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a3c      	ldr	r2, [pc, #240]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001b62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b68:	f7ff fb08 	bl	800117c <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b70:	f7ff fb04 	bl	800117c <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e232      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b82:	4b34      	ldr	r3, [pc, #208]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d0f0      	beq.n	8001b70 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b8e:	4b31      	ldr	r3, [pc, #196]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	061b      	lsls	r3, r3, #24
 8001b9c:	492d      	ldr	r1, [pc, #180]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	604b      	str	r3, [r1, #4]
 8001ba2:	e01a      	b.n	8001bda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a2a      	ldr	r2, [pc, #168]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001baa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fae4 	bl	800117c <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bb8:	f7ff fae0 	bl	800117c <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e20e      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bca:	4b22      	ldr	r3, [pc, #136]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x1e0>
 8001bd6:	e000      	b.n	8001bda <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bd8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0308 	and.w	r3, r3, #8
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d041      	beq.n	8001c6a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d01c      	beq.n	8001c28 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bee:	4b19      	ldr	r3, [pc, #100]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf4:	4a17      	ldr	r2, [pc, #92]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001bf6:	f043 0301 	orr.w	r3, r3, #1
 8001bfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bfe:	f7ff fabd 	bl	800117c <HAL_GetTick>
 8001c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c06:	f7ff fab9 	bl	800117c <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e1e7      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c18:	4b0e      	ldr	r3, [pc, #56]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0ef      	beq.n	8001c06 <HAL_RCC_OscConfig+0x22e>
 8001c26:	e020      	b.n	8001c6a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c28:	4b0a      	ldr	r3, [pc, #40]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c2e:	4a09      	ldr	r2, [pc, #36]	@ (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001c30:	f023 0301 	bic.w	r3, r3, #1
 8001c34:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c38:	f7ff faa0 	bl	800117c <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c3e:	e00d      	b.n	8001c5c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c40:	f7ff fa9c 	bl	800117c <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d906      	bls.n	8001c5c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e1ca      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c5c:	4b8c      	ldr	r3, [pc, #560]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001c62:	f003 0302 	and.w	r3, r3, #2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d1ea      	bne.n	8001c40 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f000 80a6 	beq.w	8001dc4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c7c:	4b84      	ldr	r3, [pc, #528]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_RCC_OscConfig+0x2b4>
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e000      	b.n	8001c8e <HAL_RCC_OscConfig+0x2b6>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d00d      	beq.n	8001cae <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c92:	4b7f      	ldr	r3, [pc, #508]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c96:	4a7e      	ldr	r2, [pc, #504]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c9e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001caa:	2301      	movs	r3, #1
 8001cac:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cae:	4b79      	ldr	r3, [pc, #484]	@ (8001e94 <HAL_RCC_OscConfig+0x4bc>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d118      	bne.n	8001cec <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001cba:	4b76      	ldr	r3, [pc, #472]	@ (8001e94 <HAL_RCC_OscConfig+0x4bc>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a75      	ldr	r2, [pc, #468]	@ (8001e94 <HAL_RCC_OscConfig+0x4bc>)
 8001cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cc6:	f7ff fa59 	bl	800117c <HAL_GetTick>
 8001cca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cce:	f7ff fa55 	bl	800117c <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e183      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ce0:	4b6c      	ldr	r3, [pc, #432]	@ (8001e94 <HAL_RCC_OscConfig+0x4bc>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d0f0      	beq.n	8001cce <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d108      	bne.n	8001d06 <HAL_RCC_OscConfig+0x32e>
 8001cf4:	4b66      	ldr	r3, [pc, #408]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cfa:	4a65      	ldr	r2, [pc, #404]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001cfc:	f043 0301 	orr.w	r3, r3, #1
 8001d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d04:	e024      	b.n	8001d50 <HAL_RCC_OscConfig+0x378>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	2b05      	cmp	r3, #5
 8001d0c:	d110      	bne.n	8001d30 <HAL_RCC_OscConfig+0x358>
 8001d0e:	4b60      	ldr	r3, [pc, #384]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d14:	4a5e      	ldr	r2, [pc, #376]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d1e:	4b5c      	ldr	r3, [pc, #368]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d24:	4a5a      	ldr	r2, [pc, #360]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d2e:	e00f      	b.n	8001d50 <HAL_RCC_OscConfig+0x378>
 8001d30:	4b57      	ldr	r3, [pc, #348]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d36:	4a56      	ldr	r2, [pc, #344]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d38:	f023 0301 	bic.w	r3, r3, #1
 8001d3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001d40:	4b53      	ldr	r3, [pc, #332]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d46:	4a52      	ldr	r2, [pc, #328]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d48:	f023 0304 	bic.w	r3, r3, #4
 8001d4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d016      	beq.n	8001d86 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d58:	f7ff fa10 	bl	800117c <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d5e:	e00a      	b.n	8001d76 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d60:	f7ff fa0c 	bl	800117c <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e138      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d76:	4b46      	ldr	r3, [pc, #280]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d0ed      	beq.n	8001d60 <HAL_RCC_OscConfig+0x388>
 8001d84:	e015      	b.n	8001db2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d86:	f7ff f9f9 	bl	800117c <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d8c:	e00a      	b.n	8001da4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d8e:	f7ff f9f5 	bl	800117c <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e121      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001da4:	4b3a      	ldr	r3, [pc, #232]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1ed      	bne.n	8001d8e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001db2:	7ffb      	ldrb	r3, [r7, #31]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d105      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db8:	4b35      	ldr	r3, [pc, #212]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbc:	4a34      	ldr	r2, [pc, #208]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001dbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dc2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0320 	and.w	r3, r3, #32
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d03c      	beq.n	8001e4a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d01c      	beq.n	8001e12 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001dda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001dde:	4a2c      	ldr	r2, [pc, #176]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de8:	f7ff f9c8 	bl	800117c <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001df0:	f7ff f9c4 	bl	800117c <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e0f2      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e02:	4b23      	ldr	r3, [pc, #140]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001e04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d0ef      	beq.n	8001df0 <HAL_RCC_OscConfig+0x418>
 8001e10:	e01b      	b.n	8001e4a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e12:	4b1f      	ldr	r3, [pc, #124]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001e14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e18:	4a1d      	ldr	r2, [pc, #116]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001e1a:	f023 0301 	bic.w	r3, r3, #1
 8001e1e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e22:	f7ff f9ab 	bl	800117c <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e2a:	f7ff f9a7 	bl	800117c <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e0d5      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e3c:	4b14      	ldr	r3, [pc, #80]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001e3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001e42:	f003 0302 	and.w	r3, r3, #2
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1ef      	bne.n	8001e2a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f000 80c9 	beq.w	8001fe6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001e54:	4b0e      	ldr	r3, [pc, #56]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 030c 	and.w	r3, r3, #12
 8001e5c:	2b0c      	cmp	r3, #12
 8001e5e:	f000 8083 	beq.w	8001f68 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	69db      	ldr	r3, [r3, #28]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d15e      	bne.n	8001f28 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e6a:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a08      	ldr	r2, [pc, #32]	@ (8001e90 <HAL_RCC_OscConfig+0x4b8>)
 8001e70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e76:	f7ff f981 	bl	800117c <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e7c:	e00c      	b.n	8001e98 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e7e:	f7ff f97d 	bl	800117c <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d905      	bls.n	8001e98 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e0ab      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
 8001e90:	40021000 	.word	0x40021000
 8001e94:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e98:	4b55      	ldr	r3, [pc, #340]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1ec      	bne.n	8001e7e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ea4:	4b52      	ldr	r3, [pc, #328]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001ea6:	68da      	ldr	r2, [r3, #12]
 8001ea8:	4b52      	ldr	r3, [pc, #328]	@ (8001ff4 <HAL_RCC_OscConfig+0x61c>)
 8001eaa:	4013      	ands	r3, r2
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	6a11      	ldr	r1, [r2, #32]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001eb4:	3a01      	subs	r2, #1
 8001eb6:	0112      	lsls	r2, r2, #4
 8001eb8:	4311      	orrs	r1, r2
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001ebe:	0212      	lsls	r2, r2, #8
 8001ec0:	4311      	orrs	r1, r2
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ec6:	0852      	lsrs	r2, r2, #1
 8001ec8:	3a01      	subs	r2, #1
 8001eca:	0552      	lsls	r2, r2, #21
 8001ecc:	4311      	orrs	r1, r2
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ed2:	0852      	lsrs	r2, r2, #1
 8001ed4:	3a01      	subs	r2, #1
 8001ed6:	0652      	lsls	r2, r2, #25
 8001ed8:	4311      	orrs	r1, r2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001ede:	06d2      	lsls	r2, r2, #27
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	4943      	ldr	r1, [pc, #268]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ee8:	4b41      	ldr	r3, [pc, #260]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a40      	ldr	r2, [pc, #256]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ef2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ef4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	4a3d      	ldr	r2, [pc, #244]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001efa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001efe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f00:	f7ff f93c 	bl	800117c <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f08:	f7ff f938 	bl	800117c <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e066      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f1a:	4b35      	ldr	r3, [pc, #212]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d0f0      	beq.n	8001f08 <HAL_RCC_OscConfig+0x530>
 8001f26:	e05e      	b.n	8001fe6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f28:	4b31      	ldr	r3, [pc, #196]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001f2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f34:	f7ff f922 	bl	800117c <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f3c:	f7ff f91e 	bl	800117c <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e04c      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f4e:	4b28      	ldr	r3, [pc, #160]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1f0      	bne.n	8001f3c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001f5a:	4b25      	ldr	r3, [pc, #148]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001f5c:	68da      	ldr	r2, [r3, #12]
 8001f5e:	4924      	ldr	r1, [pc, #144]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001f60:	4b25      	ldr	r3, [pc, #148]	@ (8001ff8 <HAL_RCC_OscConfig+0x620>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	60cb      	str	r3, [r1, #12]
 8001f66:	e03e      	b.n	8001fe6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d101      	bne.n	8001f74 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e039      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001f74:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff0 <HAL_RCC_OscConfig+0x618>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	f003 0203 	and.w	r2, r3, #3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d12c      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f92:	3b01      	subs	r3, #1
 8001f94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d123      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d11b      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d113      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc4:	085b      	lsrs	r3, r3, #1
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d109      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fd8:	085b      	lsrs	r3, r3, #1
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d001      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e000      	b.n	8001fe8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3720      	adds	r7, #32
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	019f800c 	.word	0x019f800c
 8001ff8:	feeefffc 	.word	0xfeeefffc

08001ffc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002006:	2300      	movs	r3, #0
 8002008:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d101      	bne.n	8002014 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e11e      	b.n	8002252 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002014:	4b91      	ldr	r3, [pc, #580]	@ (800225c <HAL_RCC_ClockConfig+0x260>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 030f 	and.w	r3, r3, #15
 800201c:	683a      	ldr	r2, [r7, #0]
 800201e:	429a      	cmp	r2, r3
 8002020:	d910      	bls.n	8002044 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002022:	4b8e      	ldr	r3, [pc, #568]	@ (800225c <HAL_RCC_ClockConfig+0x260>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f023 020f 	bic.w	r2, r3, #15
 800202a:	498c      	ldr	r1, [pc, #560]	@ (800225c <HAL_RCC_ClockConfig+0x260>)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	4313      	orrs	r3, r2
 8002030:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002032:	4b8a      	ldr	r3, [pc, #552]	@ (800225c <HAL_RCC_ClockConfig+0x260>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 030f 	and.w	r3, r3, #15
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	429a      	cmp	r2, r3
 800203e:	d001      	beq.n	8002044 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e106      	b.n	8002252 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0301 	and.w	r3, r3, #1
 800204c:	2b00      	cmp	r3, #0
 800204e:	d073      	beq.n	8002138 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2b03      	cmp	r3, #3
 8002056:	d129      	bne.n	80020ac <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002058:	4b81      	ldr	r3, [pc, #516]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e0f4      	b.n	8002252 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002068:	f000 f99e 	bl	80023a8 <RCC_GetSysClockFreqFromPLLSource>
 800206c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4a7c      	ldr	r2, [pc, #496]	@ (8002264 <HAL_RCC_ClockConfig+0x268>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d93f      	bls.n	80020f6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002076:	4b7a      	ldr	r3, [pc, #488]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d009      	beq.n	8002096 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800208a:	2b00      	cmp	r3, #0
 800208c:	d033      	beq.n	80020f6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002092:	2b00      	cmp	r3, #0
 8002094:	d12f      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002096:	4b72      	ldr	r3, [pc, #456]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800209e:	4a70      	ldr	r2, [pc, #448]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 80020a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020a4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80020a6:	2380      	movs	r3, #128	@ 0x80
 80020a8:	617b      	str	r3, [r7, #20]
 80020aa:	e024      	b.n	80020f6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d107      	bne.n	80020c4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d109      	bne.n	80020d4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0c6      	b.n	8002252 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020c4:	4b66      	ldr	r3, [pc, #408]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e0be      	b.n	8002252 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80020d4:	f000 f8ce 	bl	8002274 <HAL_RCC_GetSysClockFreq>
 80020d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	4a61      	ldr	r2, [pc, #388]	@ (8002264 <HAL_RCC_ClockConfig+0x268>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d909      	bls.n	80020f6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80020e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80020ea:	4a5d      	ldr	r2, [pc, #372]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 80020ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020f0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80020f2:	2380      	movs	r3, #128	@ 0x80
 80020f4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020f6:	4b5a      	ldr	r3, [pc, #360]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f023 0203 	bic.w	r2, r3, #3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	4957      	ldr	r1, [pc, #348]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002104:	4313      	orrs	r3, r2
 8002106:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002108:	f7ff f838 	bl	800117c <HAL_GetTick>
 800210c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210e:	e00a      	b.n	8002126 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002110:	f7ff f834 	bl	800117c <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e095      	b.n	8002252 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002126:	4b4e      	ldr	r3, [pc, #312]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f003 020c 	and.w	r2, r3, #12
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	429a      	cmp	r2, r3
 8002136:	d1eb      	bne.n	8002110 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d023      	beq.n	800218c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0304 	and.w	r3, r3, #4
 800214c:	2b00      	cmp	r3, #0
 800214e:	d005      	beq.n	800215c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002150:	4b43      	ldr	r3, [pc, #268]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	4a42      	ldr	r2, [pc, #264]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002156:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800215a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0308 	and.w	r3, r3, #8
 8002164:	2b00      	cmp	r3, #0
 8002166:	d007      	beq.n	8002178 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002168:	4b3d      	ldr	r3, [pc, #244]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002170:	4a3b      	ldr	r2, [pc, #236]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002172:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002176:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002178:	4b39      	ldr	r3, [pc, #228]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	4936      	ldr	r1, [pc, #216]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002186:	4313      	orrs	r3, r2
 8002188:	608b      	str	r3, [r1, #8]
 800218a:	e008      	b.n	800219e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	2b80      	cmp	r3, #128	@ 0x80
 8002190:	d105      	bne.n	800219e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002192:	4b33      	ldr	r3, [pc, #204]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	4a32      	ldr	r2, [pc, #200]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002198:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800219c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800219e:	4b2f      	ldr	r3, [pc, #188]	@ (800225c <HAL_RCC_ClockConfig+0x260>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 030f 	and.w	r3, r3, #15
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d21d      	bcs.n	80021e8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ac:	4b2b      	ldr	r3, [pc, #172]	@ (800225c <HAL_RCC_ClockConfig+0x260>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f023 020f 	bic.w	r2, r3, #15
 80021b4:	4929      	ldr	r1, [pc, #164]	@ (800225c <HAL_RCC_ClockConfig+0x260>)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80021bc:	f7fe ffde 	bl	800117c <HAL_GetTick>
 80021c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021c2:	e00a      	b.n	80021da <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021c4:	f7fe ffda 	bl	800117c <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e03b      	b.n	8002252 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021da:	4b20      	ldr	r3, [pc, #128]	@ (800225c <HAL_RCC_ClockConfig+0x260>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 030f 	and.w	r3, r3, #15
 80021e2:	683a      	ldr	r2, [r7, #0]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d1ed      	bne.n	80021c4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0304 	and.w	r3, r3, #4
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d008      	beq.n	8002206 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	4917      	ldr	r1, [pc, #92]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002202:	4313      	orrs	r3, r2
 8002204:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d009      	beq.n	8002226 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002212:	4b13      	ldr	r3, [pc, #76]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	490f      	ldr	r1, [pc, #60]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 8002222:	4313      	orrs	r3, r2
 8002224:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002226:	f000 f825 	bl	8002274 <HAL_RCC_GetSysClockFreq>
 800222a:	4602      	mov	r2, r0
 800222c:	4b0c      	ldr	r3, [pc, #48]	@ (8002260 <HAL_RCC_ClockConfig+0x264>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	091b      	lsrs	r3, r3, #4
 8002232:	f003 030f 	and.w	r3, r3, #15
 8002236:	490c      	ldr	r1, [pc, #48]	@ (8002268 <HAL_RCC_ClockConfig+0x26c>)
 8002238:	5ccb      	ldrb	r3, [r1, r3]
 800223a:	f003 031f 	and.w	r3, r3, #31
 800223e:	fa22 f303 	lsr.w	r3, r2, r3
 8002242:	4a0a      	ldr	r2, [pc, #40]	@ (800226c <HAL_RCC_ClockConfig+0x270>)
 8002244:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002246:	4b0a      	ldr	r3, [pc, #40]	@ (8002270 <HAL_RCC_ClockConfig+0x274>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe ff4a 	bl	80010e4 <HAL_InitTick>
 8002250:	4603      	mov	r3, r0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3718      	adds	r7, #24
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	40022000 	.word	0x40022000
 8002260:	40021000 	.word	0x40021000
 8002264:	04c4b400 	.word	0x04c4b400
 8002268:	08005fb8 	.word	0x08005fb8
 800226c:	20000004 	.word	0x20000004
 8002270:	20000008 	.word	0x20000008

08002274 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002274:	b480      	push	{r7}
 8002276:	b087      	sub	sp, #28
 8002278:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800227a:	4b2c      	ldr	r3, [pc, #176]	@ (800232c <HAL_RCC_GetSysClockFreq+0xb8>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
 8002282:	2b04      	cmp	r3, #4
 8002284:	d102      	bne.n	800228c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002286:	4b2a      	ldr	r3, [pc, #168]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	e047      	b.n	800231c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800228c:	4b27      	ldr	r3, [pc, #156]	@ (800232c <HAL_RCC_GetSysClockFreq+0xb8>)
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	f003 030c 	and.w	r3, r3, #12
 8002294:	2b08      	cmp	r3, #8
 8002296:	d102      	bne.n	800229e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002298:	4b26      	ldr	r3, [pc, #152]	@ (8002334 <HAL_RCC_GetSysClockFreq+0xc0>)
 800229a:	613b      	str	r3, [r7, #16]
 800229c:	e03e      	b.n	800231c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800229e:	4b23      	ldr	r3, [pc, #140]	@ (800232c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	f003 030c 	and.w	r3, r3, #12
 80022a6:	2b0c      	cmp	r3, #12
 80022a8:	d136      	bne.n	8002318 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022aa:	4b20      	ldr	r3, [pc, #128]	@ (800232c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022b4:	4b1d      	ldr	r3, [pc, #116]	@ (800232c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	091b      	lsrs	r3, r3, #4
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	3301      	adds	r3, #1
 80022c0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2b03      	cmp	r3, #3
 80022c6:	d10c      	bne.n	80022e2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022c8:	4a1a      	ldr	r2, [pc, #104]	@ (8002334 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d0:	4a16      	ldr	r2, [pc, #88]	@ (800232c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022d2:	68d2      	ldr	r2, [r2, #12]
 80022d4:	0a12      	lsrs	r2, r2, #8
 80022d6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022da:	fb02 f303 	mul.w	r3, r2, r3
 80022de:	617b      	str	r3, [r7, #20]
      break;
 80022e0:	e00c      	b.n	80022fc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80022e2:	4a13      	ldr	r2, [pc, #76]	@ (8002330 <HAL_RCC_GetSysClockFreq+0xbc>)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ea:	4a10      	ldr	r2, [pc, #64]	@ (800232c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022ec:	68d2      	ldr	r2, [r2, #12]
 80022ee:	0a12      	lsrs	r2, r2, #8
 80022f0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80022f4:	fb02 f303 	mul.w	r3, r2, r3
 80022f8:	617b      	str	r3, [r7, #20]
      break;
 80022fa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022fc:	4b0b      	ldr	r3, [pc, #44]	@ (800232c <HAL_RCC_GetSysClockFreq+0xb8>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	0e5b      	lsrs	r3, r3, #25
 8002302:	f003 0303 	and.w	r3, r3, #3
 8002306:	3301      	adds	r3, #1
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	fbb2 f3f3 	udiv	r3, r2, r3
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	e001      	b.n	800231c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800231c:	693b      	ldr	r3, [r7, #16]
}
 800231e:	4618      	mov	r0, r3
 8002320:	371c      	adds	r7, #28
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	40021000 	.word	0x40021000
 8002330:	00f42400 	.word	0x00f42400
 8002334:	016e3600 	.word	0x016e3600

08002338 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800233c:	4b03      	ldr	r3, [pc, #12]	@ (800234c <HAL_RCC_GetHCLKFreq+0x14>)
 800233e:	681b      	ldr	r3, [r3, #0]
}
 8002340:	4618      	mov	r0, r3
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	20000004 	.word	0x20000004

08002350 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002354:	f7ff fff0 	bl	8002338 <HAL_RCC_GetHCLKFreq>
 8002358:	4602      	mov	r2, r0
 800235a:	4b06      	ldr	r3, [pc, #24]	@ (8002374 <HAL_RCC_GetPCLK1Freq+0x24>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	0a1b      	lsrs	r3, r3, #8
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	4904      	ldr	r1, [pc, #16]	@ (8002378 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002366:	5ccb      	ldrb	r3, [r1, r3]
 8002368:	f003 031f 	and.w	r3, r3, #31
 800236c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002370:	4618      	mov	r0, r3
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40021000 	.word	0x40021000
 8002378:	08005fc8 	.word	0x08005fc8

0800237c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002380:	f7ff ffda 	bl	8002338 <HAL_RCC_GetHCLKFreq>
 8002384:	4602      	mov	r2, r0
 8002386:	4b06      	ldr	r3, [pc, #24]	@ (80023a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	0adb      	lsrs	r3, r3, #11
 800238c:	f003 0307 	and.w	r3, r3, #7
 8002390:	4904      	ldr	r1, [pc, #16]	@ (80023a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002392:	5ccb      	ldrb	r3, [r1, r3]
 8002394:	f003 031f 	and.w	r3, r3, #31
 8002398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800239c:	4618      	mov	r0, r3
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	40021000 	.word	0x40021000
 80023a4:	08005fc8 	.word	0x08005fc8

080023a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b087      	sub	sp, #28
 80023ac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	f003 0303 	and.w	r3, r3, #3
 80023b6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023b8:	4b1b      	ldr	r3, [pc, #108]	@ (8002428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	3301      	adds	r3, #1
 80023c4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	2b03      	cmp	r3, #3
 80023ca:	d10c      	bne.n	80023e6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023cc:	4a17      	ldr	r2, [pc, #92]	@ (800242c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023d4:	4a14      	ldr	r2, [pc, #80]	@ (8002428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023d6:	68d2      	ldr	r2, [r2, #12]
 80023d8:	0a12      	lsrs	r2, r2, #8
 80023da:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80023de:	fb02 f303 	mul.w	r3, r2, r3
 80023e2:	617b      	str	r3, [r7, #20]
    break;
 80023e4:	e00c      	b.n	8002400 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023e6:	4a12      	ldr	r2, [pc, #72]	@ (8002430 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023f0:	68d2      	ldr	r2, [r2, #12]
 80023f2:	0a12      	lsrs	r2, r2, #8
 80023f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80023f8:	fb02 f303 	mul.w	r3, r2, r3
 80023fc:	617b      	str	r3, [r7, #20]
    break;
 80023fe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002400:	4b09      	ldr	r3, [pc, #36]	@ (8002428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	0e5b      	lsrs	r3, r3, #25
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	3301      	adds	r3, #1
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	fbb2 f3f3 	udiv	r3, r2, r3
 8002418:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800241a:	687b      	ldr	r3, [r7, #4]
}
 800241c:	4618      	mov	r0, r3
 800241e:	371c      	adds	r7, #28
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	40021000 	.word	0x40021000
 800242c:	016e3600 	.word	0x016e3600
 8002430:	00f42400 	.word	0x00f42400

08002434 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800243c:	2300      	movs	r3, #0
 800243e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002440:	2300      	movs	r3, #0
 8002442:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 8098 	beq.w	8002582 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002452:	2300      	movs	r3, #0
 8002454:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002456:	4b43      	ldr	r3, [pc, #268]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d10d      	bne.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002462:	4b40      	ldr	r3, [pc, #256]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002466:	4a3f      	ldr	r2, [pc, #252]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800246c:	6593      	str	r3, [r2, #88]	@ 0x58
 800246e:	4b3d      	ldr	r3, [pc, #244]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002476:	60bb      	str	r3, [r7, #8]
 8002478:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800247a:	2301      	movs	r3, #1
 800247c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800247e:	4b3a      	ldr	r3, [pc, #232]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a39      	ldr	r2, [pc, #228]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002484:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002488:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800248a:	f7fe fe77 	bl	800117c <HAL_GetTick>
 800248e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002490:	e009      	b.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002492:	f7fe fe73 	bl	800117c <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d902      	bls.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	74fb      	strb	r3, [r7, #19]
        break;
 80024a4:	e005      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024a6:	4b30      	ldr	r3, [pc, #192]	@ (8002568 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0ef      	beq.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80024b2:	7cfb      	ldrb	r3, [r7, #19]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d159      	bne.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80024b8:	4b2a      	ldr	r3, [pc, #168]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024c2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d01e      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d019      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024d4:	4b23      	ldr	r3, [pc, #140]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024e0:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024f6:	4a1b      	ldr	r2, [pc, #108]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002500:	4a18      	ldr	r2, [pc, #96]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b00      	cmp	r3, #0
 8002510:	d016      	beq.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002512:	f7fe fe33 	bl	800117c <HAL_GetTick>
 8002516:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002518:	e00b      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251a:	f7fe fe2f 	bl	800117c <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002528:	4293      	cmp	r3, r2
 800252a:	d902      	bls.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	74fb      	strb	r3, [r7, #19]
            break;
 8002530:	e006      	b.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002532:	4b0c      	ldr	r3, [pc, #48]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d0ec      	beq.n	800251a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002540:	7cfb      	ldrb	r3, [r7, #19]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10b      	bne.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002546:	4b07      	ldr	r3, [pc, #28]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800254c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002554:	4903      	ldr	r1, [pc, #12]	@ (8002564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002556:	4313      	orrs	r3, r2
 8002558:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800255c:	e008      	b.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800255e:	7cfb      	ldrb	r3, [r7, #19]
 8002560:	74bb      	strb	r3, [r7, #18]
 8002562:	e005      	b.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002564:	40021000 	.word	0x40021000
 8002568:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800256c:	7cfb      	ldrb	r3, [r7, #19]
 800256e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002570:	7c7b      	ldrb	r3, [r7, #17]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d105      	bne.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002576:	4ba7      	ldr	r3, [pc, #668]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800257a:	4aa6      	ldr	r2, [pc, #664]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800257c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002580:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00a      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800258e:	4ba1      	ldr	r3, [pc, #644]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002594:	f023 0203 	bic.w	r2, r3, #3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	499d      	ldr	r1, [pc, #628]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d00a      	beq.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025b0:	4b98      	ldr	r3, [pc, #608]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b6:	f023 020c 	bic.w	r2, r3, #12
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	4995      	ldr	r1, [pc, #596]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0304 	and.w	r3, r3, #4
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00a      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025d2:	4b90      	ldr	r3, [pc, #576]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	498c      	ldr	r1, [pc, #560]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0308 	and.w	r3, r3, #8
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00a      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025f4:	4b87      	ldr	r3, [pc, #540]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	4984      	ldr	r1, [pc, #528]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002604:	4313      	orrs	r3, r2
 8002606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0310 	and.w	r3, r3, #16
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00a      	beq.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002616:	4b7f      	ldr	r3, [pc, #508]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800261c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	497b      	ldr	r1, [pc, #492]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f003 0320 	and.w	r3, r3, #32
 8002634:	2b00      	cmp	r3, #0
 8002636:	d00a      	beq.n	800264e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002638:	4b76      	ldr	r3, [pc, #472]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800263a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800263e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	4973      	ldr	r1, [pc, #460]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002648:	4313      	orrs	r3, r2
 800264a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00a      	beq.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800265a:	4b6e      	ldr	r3, [pc, #440]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800265c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002660:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	69db      	ldr	r3, [r3, #28]
 8002668:	496a      	ldr	r1, [pc, #424]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800266a:	4313      	orrs	r3, r2
 800266c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002678:	2b00      	cmp	r3, #0
 800267a:	d00a      	beq.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800267c:	4b65      	ldr	r3, [pc, #404]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800267e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002682:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	4962      	ldr	r1, [pc, #392]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800268c:	4313      	orrs	r3, r2
 800268e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00a      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800269e:	4b5d      	ldr	r3, [pc, #372]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ac:	4959      	ldr	r1, [pc, #356]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d00a      	beq.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80026c0:	4b54      	ldr	r3, [pc, #336]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026c6:	f023 0203 	bic.w	r2, r3, #3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ce:	4951      	ldr	r1, [pc, #324]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026d0:	4313      	orrs	r3, r2
 80026d2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00a      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026e2:	4b4c      	ldr	r3, [pc, #304]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f0:	4948      	ldr	r1, [pc, #288]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002700:	2b00      	cmp	r3, #0
 8002702:	d015      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002704:	4b43      	ldr	r3, [pc, #268]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800270a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002712:	4940      	ldr	r1, [pc, #256]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002714:	4313      	orrs	r3, r2
 8002716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002722:	d105      	bne.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002724:	4b3b      	ldr	r3, [pc, #236]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	4a3a      	ldr	r2, [pc, #232]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800272a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800272e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002738:	2b00      	cmp	r3, #0
 800273a:	d015      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800273c:	4b35      	ldr	r3, [pc, #212]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800273e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002742:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800274a:	4932      	ldr	r1, [pc, #200]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800274c:	4313      	orrs	r3, r2
 800274e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002756:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800275a:	d105      	bne.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800275c:	4b2d      	ldr	r3, [pc, #180]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	4a2c      	ldr	r2, [pc, #176]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002762:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002766:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d015      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002774:	4b27      	ldr	r3, [pc, #156]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800277a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002782:	4924      	ldr	r1, [pc, #144]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002784:	4313      	orrs	r3, r2
 8002786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800278e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002792:	d105      	bne.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002794:	4b1f      	ldr	r3, [pc, #124]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	4a1e      	ldr	r2, [pc, #120]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800279a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800279e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d015      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027ac:	4b19      	ldr	r3, [pc, #100]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027ba:	4916      	ldr	r1, [pc, #88]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027ca:	d105      	bne.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027cc:	4b11      	ldr	r3, [pc, #68]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	4a10      	ldr	r2, [pc, #64]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027d6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d019      	beq.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f2:	4908      	ldr	r1, [pc, #32]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f4:	4313      	orrs	r3, r2
 80027f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002802:	d109      	bne.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002804:	4b03      	ldr	r3, [pc, #12]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	4a02      	ldr	r2, [pc, #8]	@ (8002814 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800280a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800280e:	60d3      	str	r3, [r2, #12]
 8002810:	e002      	b.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002812:	bf00      	nop
 8002814:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d015      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002824:	4b29      	ldr	r3, [pc, #164]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800282a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002832:	4926      	ldr	r1, [pc, #152]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002834:	4313      	orrs	r3, r2
 8002836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002842:	d105      	bne.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002844:	4b21      	ldr	r3, [pc, #132]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	4a20      	ldr	r2, [pc, #128]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800284a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800284e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d015      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800285c:	4b1b      	ldr	r3, [pc, #108]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002862:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800286a:	4918      	ldr	r1, [pc, #96]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800286c:	4313      	orrs	r3, r2
 800286e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800287a:	d105      	bne.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800287c:	4b13      	ldr	r3, [pc, #76]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	4a12      	ldr	r2, [pc, #72]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002882:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002886:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d015      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002894:	4b0d      	ldr	r3, [pc, #52]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002896:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800289a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028a2:	490a      	ldr	r1, [pc, #40]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80028b2:	d105      	bne.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028b4:	4b05      	ldr	r3, [pc, #20]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4a04      	ldr	r2, [pc, #16]	@ (80028cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80028ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028be:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80028c0:	7cbb      	ldrb	r3, [r7, #18]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3718      	adds	r7, #24
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40021000 	.word	0x40021000

080028d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e09d      	b.n	8002a1e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d108      	bne.n	80028fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80028f2:	d009      	beq.n	8002908 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	61da      	str	r2, [r3, #28]
 80028fa:	e005      	b.n	8002908 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d106      	bne.n	8002928 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7fe fa08 	bl	8000d38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2202      	movs	r2, #2
 800292c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800293e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002948:	d902      	bls.n	8002950 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800294a:	2300      	movs	r3, #0
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	e002      	b.n	8002956 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002954:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800295e:	d007      	beq.n	8002970 <HAL_SPI_Init+0xa0>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002968:	d002      	beq.n	8002970 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002980:	431a      	orrs	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	431a      	orrs	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	695b      	ldr	r3, [r3, #20]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69db      	ldr	r3, [r3, #28]
 80029a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029b2:	ea42 0103 	orr.w	r1, r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ba:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	430a      	orrs	r2, r1
 80029c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	0c1b      	lsrs	r3, r3, #16
 80029cc:	f003 0204 	and.w	r2, r3, #4
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d4:	f003 0310 	and.w	r3, r3, #16
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80029ec:	ea42 0103 	orr.w	r1, r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	69da      	ldr	r2, [r3, #28]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
	...

08002a28 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b087      	sub	sp, #28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002a36:	2300      	movs	r3, #0
 8002a38:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002a40:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a48:	7dbb      	ldrb	r3, [r7, #22]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d00d      	beq.n	8002a6a <HAL_SPI_TransmitReceive_IT+0x42>
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a54:	d106      	bne.n	8002a64 <HAL_SPI_TransmitReceive_IT+0x3c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d102      	bne.n	8002a64 <HAL_SPI_TransmitReceive_IT+0x3c>
 8002a5e:	7dbb      	ldrb	r3, [r7, #22]
 8002a60:	2b04      	cmp	r3, #4
 8002a62:	d002      	beq.n	8002a6a <HAL_SPI_TransmitReceive_IT+0x42>
  {
    errorcode = HAL_BUSY;
 8002a64:	2302      	movs	r3, #2
 8002a66:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002a68:	e07d      	b.n	8002b66 <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <HAL_SPI_TransmitReceive_IT+0x54>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d002      	beq.n	8002a7c <HAL_SPI_TransmitReceive_IT+0x54>
 8002a76:	887b      	ldrh	r3, [r7, #2]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d102      	bne.n	8002a82 <HAL_SPI_TransmitReceive_IT+0x5a>
  {
    errorcode = HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002a80:	e071      	b.n	8002b66 <HAL_SPI_TransmitReceive_IT+0x13e>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d101      	bne.n	8002a90 <HAL_SPI_TransmitReceive_IT+0x68>
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	e06b      	b.n	8002b68 <HAL_SPI_TransmitReceive_IT+0x140>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d003      	beq.n	8002aac <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2205      	movs	r2, #5
 8002aa8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	887a      	ldrh	r2, [r7, #2]
 8002abc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	887a      	ldrh	r2, [r7, #2]
 8002ac2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	887a      	ldrh	r2, [r7, #2]
 8002ace:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	887a      	ldrh	r2, [r7, #2]
 8002ad6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002ae2:	d906      	bls.n	8002af2 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4a23      	ldr	r2, [pc, #140]	@ (8002b74 <HAL_SPI_TransmitReceive_IT+0x14c>)
 8002ae8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	4a22      	ldr	r2, [pc, #136]	@ (8002b78 <HAL_SPI_TransmitReceive_IT+0x150>)
 8002aee:	651a      	str	r2, [r3, #80]	@ 0x50
 8002af0:	e005      	b.n	8002afe <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4a21      	ldr	r2, [pc, #132]	@ (8002b7c <HAL_SPI_TransmitReceive_IT+0x154>)
 8002af6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4a21      	ldr	r2, [pc, #132]	@ (8002b80 <HAL_SPI_TransmitReceive_IT+0x158>)
 8002afc:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002b06:	d802      	bhi.n	8002b0e <HAL_SPI_TransmitReceive_IT+0xe6>
 8002b08:	887b      	ldrh	r3, [r7, #2]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d908      	bls.n	8002b20 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	e007      	b.n	8002b30 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002b2e:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b3a:	2b40      	cmp	r3, #64	@ 0x40
 8002b3c:	d007      	beq.n	8002b4e <HAL_SPI_TransmitReceive_IT+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b4c:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8002b64:	605a      	str	r2, [r3, #4]

error :
  return errorcode;
 8002b66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	371c      	adds	r7, #28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	08002f0f 	.word	0x08002f0f
 8002b78:	08002f75 	.word	0x08002f75
 8002b7c:	08002dbf 	.word	0x08002dbf
 8002b80:	08002e7d 	.word	0x08002e7d

08002b84 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10e      	bne.n	8002bc4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d009      	beq.n	8002bc4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d004      	beq.n	8002bc4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	4798      	blx	r3
    return;
 8002bc2:	e0ce      	b.n	8002d62 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d009      	beq.n	8002be2 <HAL_SPI_IRQHandler+0x5e>
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d004      	beq.n	8002be2 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	4798      	blx	r3
    return;
 8002be0:	e0bf      	b.n	8002d62 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002be2:	69bb      	ldr	r3, [r7, #24]
 8002be4:	f003 0320 	and.w	r3, r3, #32
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10a      	bne.n	8002c02 <HAL_SPI_IRQHandler+0x7e>
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d105      	bne.n	8002c02 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 80b0 	beq.w	8002d62 <HAL_SPI_IRQHandler+0x1de>
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	f003 0320 	and.w	r3, r3, #32
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 80aa 	beq.w	8002d62 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d023      	beq.n	8002c60 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b03      	cmp	r3, #3
 8002c22:	d011      	beq.n	8002c48 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c28:	f043 0204 	orr.w	r2, r3, #4
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c30:	2300      	movs	r3, #0
 8002c32:	617b      	str	r3, [r7, #20]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	617b      	str	r3, [r7, #20]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	617b      	str	r3, [r7, #20]
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	e00b      	b.n	8002c60 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c48:	2300      	movs	r3, #0
 8002c4a:	613b      	str	r3, [r7, #16]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	693b      	ldr	r3, [r7, #16]
        return;
 8002c5e:	e080      	b.n	8002d62 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	f003 0320 	and.w	r3, r3, #32
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d014      	beq.n	8002c94 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c6e:	f043 0201 	orr.w	r2, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002c76:	2300      	movs	r3, #0
 8002c78:	60fb      	str	r3, [r7, #12]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c90:	601a      	str	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00c      	beq.n	8002cb8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ca2:	f043 0208 	orr.w	r2, r3, #8
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002caa:	2300      	movs	r3, #0
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d04f      	beq.n	8002d60 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685a      	ldr	r2, [r3, #4]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002cce:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d104      	bne.n	8002cec <HAL_SPI_IRQHandler+0x168>
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d034      	beq.n	8002d56 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0203 	bic.w	r2, r2, #3
 8002cfa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d011      	beq.n	8002d28 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d08:	4a17      	ldr	r2, [pc, #92]	@ (8002d68 <HAL_SPI_IRQHandler+0x1e4>)
 8002d0a:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fe fb70 	bl	80013f6 <HAL_DMA_Abort_IT>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d005      	beq.n	8002d28 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d20:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d016      	beq.n	8002d5e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d34:	4a0c      	ldr	r2, [pc, #48]	@ (8002d68 <HAL_SPI_IRQHandler+0x1e4>)
 8002d36:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fe fb5a 	bl	80013f6 <HAL_DMA_Abort_IT>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d00a      	beq.n	8002d5e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d4c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8002d54:	e003      	b.n	8002d5e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f812 	bl	8002d80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002d5c:	e000      	b.n	8002d60 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8002d5e:	bf00      	nop
    return;
 8002d60:	bf00      	nop
  }
}
 8002d62:	3720      	adds	r7, #32
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	08002d95 	.word	0x08002d95

08002d6c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f7ff ffe5 	bl	8002d80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002db6:	bf00      	nop
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d923      	bls.n	8002e1a <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	68da      	ldr	r2, [r3, #12]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ddc:	b292      	uxth	r2, r2
 8002dde:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de4:	1c9a      	adds	r2, r3, #2
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	3b02      	subs	r3, #2
 8002df4:	b29a      	uxth	r2, r3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d11f      	bne.n	8002e48 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002e16:	605a      	str	r2, [r3, #4]
 8002e18:	e016      	b.n	8002e48 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f103 020c 	add.w	r2, r3, #12
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e26:	7812      	ldrb	r2, [r2, #0]
 8002e28:	b2d2      	uxtb	r2, r2
 8002e2a:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10f      	bne.n	8002e74 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e62:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d102      	bne.n	8002e74 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 fa14 	bl	800329c <SPI_CloseRxTx_ISR>
    }
  }
}
 8002e74:	bf00      	nop
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d912      	bls.n	8002eb4 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e92:	881a      	ldrh	r2, [r3, #0]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e9e:	1c9a      	adds	r2, r3, #2
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	3b02      	subs	r3, #2
 8002eac:	b29a      	uxth	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002eb2:	e012      	b.n	8002eda <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	330c      	adds	r3, #12
 8002ebe:	7812      	ldrb	r2, [r2, #0]
 8002ec0:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ec6:	1c5a      	adds	r2, r3, #1
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d110      	bne.n	8002f06 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ef2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d102      	bne.n	8002f06 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f9cb 	bl	800329c <SPI_CloseRxTx_ISR>
    }
  }
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b082      	sub	sp, #8
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68da      	ldr	r2, [r3, #12]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f20:	b292      	uxth	r2, r2
 8002f22:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f28:	1c9a      	adds	r2, r3, #2
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	3b01      	subs	r3, #1
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10f      	bne.n	8002f6c <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f5a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d102      	bne.n	8002f6c <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f998 	bl	800329c <SPI_CloseRxTx_ISR>
    }
  }
}
 8002f6c:	bf00      	nop
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f80:	881a      	ldrh	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f8c:	1c9a      	adds	r2, r3, #2
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fa4:	b29b      	uxth	r3, r3
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d110      	bne.n	8002fcc <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fb8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d102      	bne.n	8002fcc <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f000 f968 	bl	800329c <SPI_CloseRxTx_ISR>
    }
  }
}
 8002fcc:	bf00      	nop
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b088      	sub	sp, #32
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002fe4:	f7fe f8ca 	bl	800117c <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fec:	1a9b      	subs	r3, r3, r2
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002ff4:	f7fe f8c2 	bl	800117c <HAL_GetTick>
 8002ff8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ffa:	4b39      	ldr	r3, [pc, #228]	@ (80030e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	015b      	lsls	r3, r3, #5
 8003000:	0d1b      	lsrs	r3, r3, #20
 8003002:	69fa      	ldr	r2, [r7, #28]
 8003004:	fb02 f303 	mul.w	r3, r2, r3
 8003008:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800300a:	e054      	b.n	80030b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003012:	d050      	beq.n	80030b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003014:	f7fe f8b2 	bl	800117c <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	69fa      	ldr	r2, [r7, #28]
 8003020:	429a      	cmp	r2, r3
 8003022:	d902      	bls.n	800302a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d13d      	bne.n	80030a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003038:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003042:	d111      	bne.n	8003068 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800304c:	d004      	beq.n	8003058 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003056:	d107      	bne.n	8003068 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003066:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003070:	d10f      	bne.n	8003092 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003090:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e017      	b.n	80030d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80030ac:	2300      	movs	r3, #0
 80030ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	4013      	ands	r3, r2
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	bf0c      	ite	eq
 80030c6:	2301      	moveq	r3, #1
 80030c8:	2300      	movne	r3, #0
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	461a      	mov	r2, r3
 80030ce:	79fb      	ldrb	r3, [r7, #7]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d19b      	bne.n	800300c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3720      	adds	r7, #32
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20000004 	.word	0x20000004

080030e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b08a      	sub	sp, #40	@ 0x28
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80030f2:	2300      	movs	r3, #0
 80030f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80030f6:	f7fe f841 	bl	800117c <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030fe:	1a9b      	subs	r3, r3, r2
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	4413      	add	r3, r2
 8003104:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003106:	f7fe f839 	bl	800117c <HAL_GetTick>
 800310a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	330c      	adds	r3, #12
 8003112:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003114:	4b3d      	ldr	r3, [pc, #244]	@ (800320c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	00da      	lsls	r2, r3, #3
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	0d1b      	lsrs	r3, r3, #20
 8003124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003126:	fb02 f303 	mul.w	r3, r2, r3
 800312a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800312c:	e060      	b.n	80031f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003134:	d107      	bne.n	8003146 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d104      	bne.n	8003146 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	b2db      	uxtb	r3, r3
 8003142:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003144:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314c:	d050      	beq.n	80031f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800314e:	f7fe f815 	bl	800117c <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	6a3b      	ldr	r3, [r7, #32]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800315a:	429a      	cmp	r2, r3
 800315c:	d902      	bls.n	8003164 <SPI_WaitFifoStateUntilTimeout+0x80>
 800315e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003160:	2b00      	cmp	r3, #0
 8003162:	d13d      	bne.n	80031e0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003172:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800317c:	d111      	bne.n	80031a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003186:	d004      	beq.n	8003192 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003190:	d107      	bne.n	80031a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031aa:	d10f      	bne.n	80031cc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e010      	b.n	8003202 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80031e6:	2300      	movs	r3, #0
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	3b01      	subs	r3, #1
 80031ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	4013      	ands	r3, r2
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d196      	bne.n	800312e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3728      	adds	r7, #40	@ 0x28
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	20000004 	.word	0x20000004

08003210 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af02      	add	r7, sp, #8
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	2200      	movs	r2, #0
 8003224:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003228:	68f8      	ldr	r0, [r7, #12]
 800322a:	f7ff ff5b 	bl	80030e4 <SPI_WaitFifoStateUntilTimeout>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d007      	beq.n	8003244 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003238:	f043 0220 	orr.w	r2, r3, #32
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e027      	b.n	8003294 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	2200      	movs	r2, #0
 800324c:	2180      	movs	r1, #128	@ 0x80
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f7ff fec0 	bl	8002fd4 <SPI_WaitFlagStateUntilTimeout>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d007      	beq.n	800326a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800325e:	f043 0220 	orr.w	r2, r3, #32
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e014      	b.n	8003294 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2200      	movs	r2, #0
 8003272:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f7ff ff34 	bl	80030e4 <SPI_WaitFifoStateUntilTimeout>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d007      	beq.n	8003292 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003286:	f043 0220 	orr.w	r2, r3, #32
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e000      	b.n	8003294 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032a4:	f7fd ff6a 	bl	800117c <HAL_GetTick>
 80032a8:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 0220 	bic.w	r2, r2, #32
 80032b8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	2164      	movs	r1, #100	@ 0x64
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7ff ffa6 	bl	8003210 <SPI_EndRxTxTransaction>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d005      	beq.n	80032d6 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ce:	f043 0220 	orr.w	r2, r3, #32
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d115      	bne.n	800330a <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	d107      	bne.n	80032fa <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7ff fd3a 	bl	8002d6c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80032f8:	e00e      	b.n	8003318 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7fd fc1e 	bl	8000b44 <HAL_SPI_TxRxCpltCallback>
}
 8003308:	e006      	b.n	8003318 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f7ff fd34 	bl	8002d80 <HAL_SPI_ErrorCallback>
}
 8003318:	bf00      	nop
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e049      	b.n	80033c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003338:	b2db      	uxtb	r3, r3
 800333a:	2b00      	cmp	r3, #0
 800333c:	d106      	bne.n	800334c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7fd fd42 	bl	8000dd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2202      	movs	r2, #2
 8003350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3304      	adds	r3, #4
 800335c:	4619      	mov	r1, r3
 800335e:	4610      	mov	r0, r2
 8003360:	f000 fb3c 	bl	80039dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2201      	movs	r2, #1
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d001      	beq.n	80033e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e054      	b.n	8003492 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68da      	ldr	r2, [r3, #12]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f042 0201 	orr.w	r2, r2, #1
 80033fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a26      	ldr	r2, [pc, #152]	@ (80034a0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d022      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003412:	d01d      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a22      	ldr	r2, [pc, #136]	@ (80034a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d018      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a21      	ldr	r2, [pc, #132]	@ (80034a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d013      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a1f      	ldr	r2, [pc, #124]	@ (80034ac <HAL_TIM_Base_Start_IT+0xdc>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00e      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a1e      	ldr	r2, [pc, #120]	@ (80034b0 <HAL_TIM_Base_Start_IT+0xe0>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d009      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a1c      	ldr	r2, [pc, #112]	@ (80034b4 <HAL_TIM_Base_Start_IT+0xe4>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d004      	beq.n	8003450 <HAL_TIM_Base_Start_IT+0x80>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a1b      	ldr	r2, [pc, #108]	@ (80034b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d115      	bne.n	800347c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	4b19      	ldr	r3, [pc, #100]	@ (80034bc <HAL_TIM_Base_Start_IT+0xec>)
 8003458:	4013      	ands	r3, r2
 800345a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b06      	cmp	r3, #6
 8003460:	d015      	beq.n	800348e <HAL_TIM_Base_Start_IT+0xbe>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003468:	d011      	beq.n	800348e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f042 0201 	orr.w	r2, r2, #1
 8003478:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800347a:	e008      	b.n	800348e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	601a      	str	r2, [r3, #0]
 800348c:	e000      	b.n	8003490 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800348e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	4618      	mov	r0, r3
 8003494:	3714      	adds	r7, #20
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	40012c00 	.word	0x40012c00
 80034a4:	40000400 	.word	0x40000400
 80034a8:	40000800 	.word	0x40000800
 80034ac:	40000c00 	.word	0x40000c00
 80034b0:	40013400 	.word	0x40013400
 80034b4:	40014000 	.word	0x40014000
 80034b8:	40015000 	.word	0x40015000
 80034bc:	00010007 	.word	0x00010007

080034c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d020      	beq.n	8003524 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d01b      	beq.n	8003524 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f06f 0202 	mvn.w	r2, #2
 80034f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 fa48 	bl	80039a0 <HAL_TIM_IC_CaptureCallback>
 8003510:	e005      	b.n	800351e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 fa3a 	bl	800398c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f000 fa4b 	bl	80039b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	2b00      	cmp	r3, #0
 800352c:	d020      	beq.n	8003570 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f003 0304 	and.w	r3, r3, #4
 8003534:	2b00      	cmp	r3, #0
 8003536:	d01b      	beq.n	8003570 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f06f 0204 	mvn.w	r2, #4
 8003540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2202      	movs	r2, #2
 8003546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 fa22 	bl	80039a0 <HAL_TIM_IC_CaptureCallback>
 800355c:	e005      	b.n	800356a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 fa14 	bl	800398c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 fa25 	bl	80039b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	2b00      	cmp	r3, #0
 8003578:	d020      	beq.n	80035bc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f003 0308 	and.w	r3, r3, #8
 8003580:	2b00      	cmp	r3, #0
 8003582:	d01b      	beq.n	80035bc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f06f 0208 	mvn.w	r2, #8
 800358c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2204      	movs	r2, #4
 8003592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 f9fc 	bl	80039a0 <HAL_TIM_IC_CaptureCallback>
 80035a8:	e005      	b.n	80035b6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 f9ee 	bl	800398c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 f9ff 	bl	80039b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	f003 0310 	and.w	r3, r3, #16
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d020      	beq.n	8003608 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f003 0310 	and.w	r3, r3, #16
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01b      	beq.n	8003608 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f06f 0210 	mvn.w	r2, #16
 80035d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2208      	movs	r2, #8
 80035de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f9d6 	bl	80039a0 <HAL_TIM_IC_CaptureCallback>
 80035f4:	e005      	b.n	8003602 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f9c8 	bl	800398c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f9d9 	bl	80039b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00c      	beq.n	800362c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	2b00      	cmp	r3, #0
 800361a:	d007      	beq.n	800362c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f06f 0201 	mvn.w	r2, #1
 8003624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fd fa9c 	bl	8000b64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003632:	2b00      	cmp	r3, #0
 8003634:	d104      	bne.n	8003640 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00c      	beq.n	800365a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003646:	2b00      	cmp	r3, #0
 8003648:	d007      	beq.n	800365a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 fbb1 	bl	8003dbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003660:	2b00      	cmp	r3, #0
 8003662:	d00c      	beq.n	800367e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800366a:	2b00      	cmp	r3, #0
 800366c:	d007      	beq.n	800367e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 fba9 	bl	8003dd0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00c      	beq.n	80036a2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800368e:	2b00      	cmp	r3, #0
 8003690:	d007      	beq.n	80036a2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800369a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 f993 	bl	80039c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	f003 0320 	and.w	r3, r3, #32
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00c      	beq.n	80036c6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d007      	beq.n	80036c6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f06f 0220 	mvn.w	r2, #32
 80036be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 fb71 	bl	8003da8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00c      	beq.n	80036ea <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d007      	beq.n	80036ea <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80036e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 fb7d 	bl	8003de4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00c      	beq.n	800370e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d007      	beq.n	800370e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003706:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 fb75 	bl	8003df8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00c      	beq.n	8003732 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d007      	beq.n	8003732 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800372a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 fb6d 	bl	8003e0c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00c      	beq.n	8003756 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d007      	beq.n	8003756 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800374e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 fb65 	bl	8003e20 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003756:	bf00      	nop
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
	...

08003760 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003774:	2b01      	cmp	r3, #1
 8003776:	d101      	bne.n	800377c <HAL_TIM_ConfigClockSource+0x1c>
 8003778:	2302      	movs	r3, #2
 800377a:	e0f6      	b.n	800396a <HAL_TIM_ConfigClockSource+0x20a>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800379a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800379e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	68ba      	ldr	r2, [r7, #8]
 80037ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a6f      	ldr	r2, [pc, #444]	@ (8003974 <HAL_TIM_ConfigClockSource+0x214>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	f000 80c1 	beq.w	800393e <HAL_TIM_ConfigClockSource+0x1de>
 80037bc:	4a6d      	ldr	r2, [pc, #436]	@ (8003974 <HAL_TIM_ConfigClockSource+0x214>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	f200 80c6 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 80037c4:	4a6c      	ldr	r2, [pc, #432]	@ (8003978 <HAL_TIM_ConfigClockSource+0x218>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	f000 80b9 	beq.w	800393e <HAL_TIM_ConfigClockSource+0x1de>
 80037cc:	4a6a      	ldr	r2, [pc, #424]	@ (8003978 <HAL_TIM_ConfigClockSource+0x218>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	f200 80be 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 80037d4:	4a69      	ldr	r2, [pc, #420]	@ (800397c <HAL_TIM_ConfigClockSource+0x21c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	f000 80b1 	beq.w	800393e <HAL_TIM_ConfigClockSource+0x1de>
 80037dc:	4a67      	ldr	r2, [pc, #412]	@ (800397c <HAL_TIM_ConfigClockSource+0x21c>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	f200 80b6 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 80037e4:	4a66      	ldr	r2, [pc, #408]	@ (8003980 <HAL_TIM_ConfigClockSource+0x220>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	f000 80a9 	beq.w	800393e <HAL_TIM_ConfigClockSource+0x1de>
 80037ec:	4a64      	ldr	r2, [pc, #400]	@ (8003980 <HAL_TIM_ConfigClockSource+0x220>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	f200 80ae 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 80037f4:	4a63      	ldr	r2, [pc, #396]	@ (8003984 <HAL_TIM_ConfigClockSource+0x224>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	f000 80a1 	beq.w	800393e <HAL_TIM_ConfigClockSource+0x1de>
 80037fc:	4a61      	ldr	r2, [pc, #388]	@ (8003984 <HAL_TIM_ConfigClockSource+0x224>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	f200 80a6 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003804:	4a60      	ldr	r2, [pc, #384]	@ (8003988 <HAL_TIM_ConfigClockSource+0x228>)
 8003806:	4293      	cmp	r3, r2
 8003808:	f000 8099 	beq.w	800393e <HAL_TIM_ConfigClockSource+0x1de>
 800380c:	4a5e      	ldr	r2, [pc, #376]	@ (8003988 <HAL_TIM_ConfigClockSource+0x228>)
 800380e:	4293      	cmp	r3, r2
 8003810:	f200 809e 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003814:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003818:	f000 8091 	beq.w	800393e <HAL_TIM_ConfigClockSource+0x1de>
 800381c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003820:	f200 8096 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003824:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003828:	f000 8089 	beq.w	800393e <HAL_TIM_ConfigClockSource+0x1de>
 800382c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003830:	f200 808e 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003838:	d03e      	beq.n	80038b8 <HAL_TIM_ConfigClockSource+0x158>
 800383a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800383e:	f200 8087 	bhi.w	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003846:	f000 8086 	beq.w	8003956 <HAL_TIM_ConfigClockSource+0x1f6>
 800384a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800384e:	d87f      	bhi.n	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003850:	2b70      	cmp	r3, #112	@ 0x70
 8003852:	d01a      	beq.n	800388a <HAL_TIM_ConfigClockSource+0x12a>
 8003854:	2b70      	cmp	r3, #112	@ 0x70
 8003856:	d87b      	bhi.n	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003858:	2b60      	cmp	r3, #96	@ 0x60
 800385a:	d050      	beq.n	80038fe <HAL_TIM_ConfigClockSource+0x19e>
 800385c:	2b60      	cmp	r3, #96	@ 0x60
 800385e:	d877      	bhi.n	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003860:	2b50      	cmp	r3, #80	@ 0x50
 8003862:	d03c      	beq.n	80038de <HAL_TIM_ConfigClockSource+0x17e>
 8003864:	2b50      	cmp	r3, #80	@ 0x50
 8003866:	d873      	bhi.n	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003868:	2b40      	cmp	r3, #64	@ 0x40
 800386a:	d058      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x1be>
 800386c:	2b40      	cmp	r3, #64	@ 0x40
 800386e:	d86f      	bhi.n	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003870:	2b30      	cmp	r3, #48	@ 0x30
 8003872:	d064      	beq.n	800393e <HAL_TIM_ConfigClockSource+0x1de>
 8003874:	2b30      	cmp	r3, #48	@ 0x30
 8003876:	d86b      	bhi.n	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003878:	2b20      	cmp	r3, #32
 800387a:	d060      	beq.n	800393e <HAL_TIM_ConfigClockSource+0x1de>
 800387c:	2b20      	cmp	r3, #32
 800387e:	d867      	bhi.n	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
 8003880:	2b00      	cmp	r3, #0
 8003882:	d05c      	beq.n	800393e <HAL_TIM_ConfigClockSource+0x1de>
 8003884:	2b10      	cmp	r3, #16
 8003886:	d05a      	beq.n	800393e <HAL_TIM_ConfigClockSource+0x1de>
 8003888:	e062      	b.n	8003950 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800389a:	f000 f9cf 	bl	8003c3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80038ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	609a      	str	r2, [r3, #8]
      break;
 80038b6:	e04f      	b.n	8003958 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80038c8:	f000 f9b8 	bl	8003c3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689a      	ldr	r2, [r3, #8]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038da:	609a      	str	r2, [r3, #8]
      break;
 80038dc:	e03c      	b.n	8003958 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ea:	461a      	mov	r2, r3
 80038ec:	f000 f92a 	bl	8003b44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	2150      	movs	r1, #80	@ 0x50
 80038f6:	4618      	mov	r0, r3
 80038f8:	f000 f983 	bl	8003c02 <TIM_ITRx_SetConfig>
      break;
 80038fc:	e02c      	b.n	8003958 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800390a:	461a      	mov	r2, r3
 800390c:	f000 f949 	bl	8003ba2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2160      	movs	r1, #96	@ 0x60
 8003916:	4618      	mov	r0, r3
 8003918:	f000 f973 	bl	8003c02 <TIM_ITRx_SetConfig>
      break;
 800391c:	e01c      	b.n	8003958 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800392a:	461a      	mov	r2, r3
 800392c:	f000 f90a 	bl	8003b44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2140      	movs	r1, #64	@ 0x40
 8003936:	4618      	mov	r0, r3
 8003938:	f000 f963 	bl	8003c02 <TIM_ITRx_SetConfig>
      break;
 800393c:	e00c      	b.n	8003958 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4619      	mov	r1, r3
 8003948:	4610      	mov	r0, r2
 800394a:	f000 f95a 	bl	8003c02 <TIM_ITRx_SetConfig>
      break;
 800394e:	e003      	b.n	8003958 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	73fb      	strb	r3, [r7, #15]
      break;
 8003954:	e000      	b.n	8003958 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003956:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003968:	7bfb      	ldrb	r3, [r7, #15]
}
 800396a:	4618      	mov	r0, r3
 800396c:	3710      	adds	r7, #16
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	00100070 	.word	0x00100070
 8003978:	00100060 	.word	0x00100060
 800397c:	00100050 	.word	0x00100050
 8003980:	00100040 	.word	0x00100040
 8003984:	00100030 	.word	0x00100030
 8003988:	00100020 	.word	0x00100020

0800398c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a4c      	ldr	r2, [pc, #304]	@ (8003b20 <TIM_Base_SetConfig+0x144>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d017      	beq.n	8003a24 <TIM_Base_SetConfig+0x48>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039fa:	d013      	beq.n	8003a24 <TIM_Base_SetConfig+0x48>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a49      	ldr	r2, [pc, #292]	@ (8003b24 <TIM_Base_SetConfig+0x148>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d00f      	beq.n	8003a24 <TIM_Base_SetConfig+0x48>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a48      	ldr	r2, [pc, #288]	@ (8003b28 <TIM_Base_SetConfig+0x14c>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d00b      	beq.n	8003a24 <TIM_Base_SetConfig+0x48>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a47      	ldr	r2, [pc, #284]	@ (8003b2c <TIM_Base_SetConfig+0x150>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d007      	beq.n	8003a24 <TIM_Base_SetConfig+0x48>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4a46      	ldr	r2, [pc, #280]	@ (8003b30 <TIM_Base_SetConfig+0x154>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d003      	beq.n	8003a24 <TIM_Base_SetConfig+0x48>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4a45      	ldr	r2, [pc, #276]	@ (8003b34 <TIM_Base_SetConfig+0x158>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d108      	bne.n	8003a36 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a39      	ldr	r2, [pc, #228]	@ (8003b20 <TIM_Base_SetConfig+0x144>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d023      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a44:	d01f      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a36      	ldr	r2, [pc, #216]	@ (8003b24 <TIM_Base_SetConfig+0x148>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d01b      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a35      	ldr	r2, [pc, #212]	@ (8003b28 <TIM_Base_SetConfig+0x14c>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d017      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a34      	ldr	r2, [pc, #208]	@ (8003b2c <TIM_Base_SetConfig+0x150>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d013      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a33      	ldr	r2, [pc, #204]	@ (8003b30 <TIM_Base_SetConfig+0x154>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d00f      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a33      	ldr	r2, [pc, #204]	@ (8003b38 <TIM_Base_SetConfig+0x15c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d00b      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a32      	ldr	r2, [pc, #200]	@ (8003b3c <TIM_Base_SetConfig+0x160>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d007      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	4a31      	ldr	r2, [pc, #196]	@ (8003b40 <TIM_Base_SetConfig+0x164>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d003      	beq.n	8003a86 <TIM_Base_SetConfig+0xaa>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a2c      	ldr	r2, [pc, #176]	@ (8003b34 <TIM_Base_SetConfig+0x158>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d108      	bne.n	8003a98 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	68fa      	ldr	r2, [r7, #12]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	689a      	ldr	r2, [r3, #8]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a18      	ldr	r2, [pc, #96]	@ (8003b20 <TIM_Base_SetConfig+0x144>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d013      	beq.n	8003aec <TIM_Base_SetConfig+0x110>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a1a      	ldr	r2, [pc, #104]	@ (8003b30 <TIM_Base_SetConfig+0x154>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d00f      	beq.n	8003aec <TIM_Base_SetConfig+0x110>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a1a      	ldr	r2, [pc, #104]	@ (8003b38 <TIM_Base_SetConfig+0x15c>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d00b      	beq.n	8003aec <TIM_Base_SetConfig+0x110>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a19      	ldr	r2, [pc, #100]	@ (8003b3c <TIM_Base_SetConfig+0x160>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d007      	beq.n	8003aec <TIM_Base_SetConfig+0x110>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a18      	ldr	r2, [pc, #96]	@ (8003b40 <TIM_Base_SetConfig+0x164>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d003      	beq.n	8003aec <TIM_Base_SetConfig+0x110>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a13      	ldr	r2, [pc, #76]	@ (8003b34 <TIM_Base_SetConfig+0x158>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d103      	bne.n	8003af4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	691a      	ldr	r2, [r3, #16]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d105      	bne.n	8003b12 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	f023 0201 	bic.w	r2, r3, #1
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	611a      	str	r2, [r3, #16]
  }
}
 8003b12:	bf00      	nop
 8003b14:	3714      	adds	r7, #20
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr
 8003b1e:	bf00      	nop
 8003b20:	40012c00 	.word	0x40012c00
 8003b24:	40000400 	.word	0x40000400
 8003b28:	40000800 	.word	0x40000800
 8003b2c:	40000c00 	.word	0x40000c00
 8003b30:	40013400 	.word	0x40013400
 8003b34:	40015000 	.word	0x40015000
 8003b38:	40014000 	.word	0x40014000
 8003b3c:	40014400 	.word	0x40014400
 8003b40:	40014800 	.word	0x40014800

08003b44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	f023 0201 	bic.w	r2, r3, #1
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	693a      	ldr	r2, [r7, #16]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f023 030a 	bic.w	r3, r3, #10
 8003b80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	621a      	str	r2, [r3, #32]
}
 8003b96:	bf00      	nop
 8003b98:	371c      	adds	r7, #28
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr

08003ba2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b087      	sub	sp, #28
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	60f8      	str	r0, [r7, #12]
 8003baa:	60b9      	str	r1, [r7, #8]
 8003bac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	f023 0210 	bic.w	r2, r3, #16
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003bcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	031b      	lsls	r3, r3, #12
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003bde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	011b      	lsls	r3, r3, #4
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	621a      	str	r2, [r3, #32]
}
 8003bf6:	bf00      	nop
 8003bf8:	371c      	adds	r7, #28
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b085      	sub	sp, #20
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
 8003c0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	f043 0307 	orr.w	r3, r3, #7
 8003c28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	609a      	str	r2, [r3, #8]
}
 8003c30:	bf00      	nop
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b087      	sub	sp, #28
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
 8003c48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	021a      	lsls	r2, r3, #8
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	609a      	str	r2, [r3, #8]
}
 8003c70:	bf00      	nop
 8003c72:	371c      	adds	r7, #28
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e074      	b.n	8003d7e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a34      	ldr	r2, [pc, #208]	@ (8003d8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d009      	beq.n	8003cd2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a33      	ldr	r2, [pc, #204]	@ (8003d90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d004      	beq.n	8003cd2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a31      	ldr	r2, [pc, #196]	@ (8003d94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d108      	bne.n	8003ce4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003cd8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a21      	ldr	r2, [pc, #132]	@ (8003d8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d022      	beq.n	8003d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d14:	d01d      	beq.n	8003d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a1f      	ldr	r2, [pc, #124]	@ (8003d98 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d018      	beq.n	8003d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a1d      	ldr	r2, [pc, #116]	@ (8003d9c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d013      	beq.n	8003d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003da0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d00e      	beq.n	8003d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a15      	ldr	r2, [pc, #84]	@ (8003d90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d009      	beq.n	8003d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a18      	ldr	r2, [pc, #96]	@ (8003da4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d004      	beq.n	8003d52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a11      	ldr	r2, [pc, #68]	@ (8003d94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d10c      	bne.n	8003d6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3714      	adds	r7, #20
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	40012c00 	.word	0x40012c00
 8003d90:	40013400 	.word	0x40013400
 8003d94:	40015000 	.word	0x40015000
 8003d98:	40000400 	.word	0x40000400
 8003d9c:	40000800 	.word	0x40000800
 8003da0:	40000c00 	.word	0x40000c00
 8003da4:	40014000 	.word	0x40014000

08003da8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003dd8:	bf00      	nop
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e042      	b.n	8003ecc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d106      	bne.n	8003e5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7fc ff15 	bl	8000c88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2224      	movs	r2, #36	@ 0x24
 8003e62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 0201 	bic.w	r2, r2, #1
 8003e74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 fbb2 	bl	80045e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 f8b3 	bl	8003ff0 <UART_SetConfig>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d101      	bne.n	8003e94 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e01b      	b.n	8003ecc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ea2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	689a      	ldr	r2, [r3, #8]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003eb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f042 0201 	orr.w	r2, r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 fc31 	bl	800472c <UART_CheckIdleState>
 8003eca:	4603      	mov	r3, r0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3708      	adds	r7, #8
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b08a      	sub	sp, #40	@ 0x28
 8003ed8:	af02      	add	r7, sp, #8
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	603b      	str	r3, [r7, #0]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eea:	2b20      	cmp	r3, #32
 8003eec:	d17b      	bne.n	8003fe6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <HAL_UART_Transmit+0x26>
 8003ef4:	88fb      	ldrh	r3, [r7, #6]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e074      	b.n	8003fe8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2221      	movs	r2, #33	@ 0x21
 8003f0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f0e:	f7fd f935 	bl	800117c <HAL_GetTick>
 8003f12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	88fa      	ldrh	r2, [r7, #6]
 8003f18:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	88fa      	ldrh	r2, [r7, #6]
 8003f20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f2c:	d108      	bne.n	8003f40 <HAL_UART_Transmit+0x6c>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d104      	bne.n	8003f40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	61bb      	str	r3, [r7, #24]
 8003f3e:	e003      	b.n	8003f48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f44:	2300      	movs	r3, #0
 8003f46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f48:	e030      	b.n	8003fac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	9300      	str	r3, [sp, #0]
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2200      	movs	r2, #0
 8003f52:	2180      	movs	r1, #128	@ 0x80
 8003f54:	68f8      	ldr	r0, [r7, #12]
 8003f56:	f000 fc93 	bl	8004880 <UART_WaitOnFlagUntilTimeout>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d005      	beq.n	8003f6c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e03d      	b.n	8003fe8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d10b      	bne.n	8003f8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	881b      	ldrh	r3, [r3, #0]
 8003f76:	461a      	mov	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f80:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	3302      	adds	r3, #2
 8003f86:	61bb      	str	r3, [r7, #24]
 8003f88:	e007      	b.n	8003f9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	781a      	ldrb	r2, [r3, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	3301      	adds	r3, #1
 8003f98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1c8      	bne.n	8003f4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2140      	movs	r1, #64	@ 0x40
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f000 fc5c 	bl	8004880 <UART_WaitOnFlagUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d005      	beq.n	8003fda <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e006      	b.n	8003fe8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	e000      	b.n	8003fe8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003fe6:	2302      	movs	r3, #2
  }
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3720      	adds	r7, #32
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ff0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ff4:	b08c      	sub	sp, #48	@ 0x30
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	431a      	orrs	r2, r3
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	431a      	orrs	r2, r3
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	4313      	orrs	r3, r2
 8004016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	4baa      	ldr	r3, [pc, #680]	@ (80042c8 <UART_SetConfig+0x2d8>)
 8004020:	4013      	ands	r3, r2
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	6812      	ldr	r2, [r2, #0]
 8004026:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004028:	430b      	orrs	r3, r1
 800402a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	68da      	ldr	r2, [r3, #12]
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	430a      	orrs	r2, r1
 8004040:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a9f      	ldr	r2, [pc, #636]	@ (80042cc <UART_SetConfig+0x2dc>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d004      	beq.n	800405c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004058:	4313      	orrs	r3, r2
 800405a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004066:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	6812      	ldr	r2, [r2, #0]
 800406e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004070:	430b      	orrs	r3, r1
 8004072:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407a:	f023 010f 	bic.w	r1, r3, #15
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	430a      	orrs	r2, r1
 8004088:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a90      	ldr	r2, [pc, #576]	@ (80042d0 <UART_SetConfig+0x2e0>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d125      	bne.n	80040e0 <UART_SetConfig+0xf0>
 8004094:	4b8f      	ldr	r3, [pc, #572]	@ (80042d4 <UART_SetConfig+0x2e4>)
 8004096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	2b03      	cmp	r3, #3
 80040a0:	d81a      	bhi.n	80040d8 <UART_SetConfig+0xe8>
 80040a2:	a201      	add	r2, pc, #4	@ (adr r2, 80040a8 <UART_SetConfig+0xb8>)
 80040a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a8:	080040b9 	.word	0x080040b9
 80040ac:	080040c9 	.word	0x080040c9
 80040b0:	080040c1 	.word	0x080040c1
 80040b4:	080040d1 	.word	0x080040d1
 80040b8:	2301      	movs	r3, #1
 80040ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040be:	e116      	b.n	80042ee <UART_SetConfig+0x2fe>
 80040c0:	2302      	movs	r3, #2
 80040c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040c6:	e112      	b.n	80042ee <UART_SetConfig+0x2fe>
 80040c8:	2304      	movs	r3, #4
 80040ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040ce:	e10e      	b.n	80042ee <UART_SetConfig+0x2fe>
 80040d0:	2308      	movs	r3, #8
 80040d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040d6:	e10a      	b.n	80042ee <UART_SetConfig+0x2fe>
 80040d8:	2310      	movs	r3, #16
 80040da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040de:	e106      	b.n	80042ee <UART_SetConfig+0x2fe>
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a7c      	ldr	r2, [pc, #496]	@ (80042d8 <UART_SetConfig+0x2e8>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d138      	bne.n	800415c <UART_SetConfig+0x16c>
 80040ea:	4b7a      	ldr	r3, [pc, #488]	@ (80042d4 <UART_SetConfig+0x2e4>)
 80040ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f0:	f003 030c 	and.w	r3, r3, #12
 80040f4:	2b0c      	cmp	r3, #12
 80040f6:	d82d      	bhi.n	8004154 <UART_SetConfig+0x164>
 80040f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004100 <UART_SetConfig+0x110>)
 80040fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040fe:	bf00      	nop
 8004100:	08004135 	.word	0x08004135
 8004104:	08004155 	.word	0x08004155
 8004108:	08004155 	.word	0x08004155
 800410c:	08004155 	.word	0x08004155
 8004110:	08004145 	.word	0x08004145
 8004114:	08004155 	.word	0x08004155
 8004118:	08004155 	.word	0x08004155
 800411c:	08004155 	.word	0x08004155
 8004120:	0800413d 	.word	0x0800413d
 8004124:	08004155 	.word	0x08004155
 8004128:	08004155 	.word	0x08004155
 800412c:	08004155 	.word	0x08004155
 8004130:	0800414d 	.word	0x0800414d
 8004134:	2300      	movs	r3, #0
 8004136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800413a:	e0d8      	b.n	80042ee <UART_SetConfig+0x2fe>
 800413c:	2302      	movs	r3, #2
 800413e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004142:	e0d4      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004144:	2304      	movs	r3, #4
 8004146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800414a:	e0d0      	b.n	80042ee <UART_SetConfig+0x2fe>
 800414c:	2308      	movs	r3, #8
 800414e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004152:	e0cc      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004154:	2310      	movs	r3, #16
 8004156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800415a:	e0c8      	b.n	80042ee <UART_SetConfig+0x2fe>
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a5e      	ldr	r2, [pc, #376]	@ (80042dc <UART_SetConfig+0x2ec>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d125      	bne.n	80041b2 <UART_SetConfig+0x1c2>
 8004166:	4b5b      	ldr	r3, [pc, #364]	@ (80042d4 <UART_SetConfig+0x2e4>)
 8004168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004170:	2b30      	cmp	r3, #48	@ 0x30
 8004172:	d016      	beq.n	80041a2 <UART_SetConfig+0x1b2>
 8004174:	2b30      	cmp	r3, #48	@ 0x30
 8004176:	d818      	bhi.n	80041aa <UART_SetConfig+0x1ba>
 8004178:	2b20      	cmp	r3, #32
 800417a:	d00a      	beq.n	8004192 <UART_SetConfig+0x1a2>
 800417c:	2b20      	cmp	r3, #32
 800417e:	d814      	bhi.n	80041aa <UART_SetConfig+0x1ba>
 8004180:	2b00      	cmp	r3, #0
 8004182:	d002      	beq.n	800418a <UART_SetConfig+0x19a>
 8004184:	2b10      	cmp	r3, #16
 8004186:	d008      	beq.n	800419a <UART_SetConfig+0x1aa>
 8004188:	e00f      	b.n	80041aa <UART_SetConfig+0x1ba>
 800418a:	2300      	movs	r3, #0
 800418c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004190:	e0ad      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004192:	2302      	movs	r3, #2
 8004194:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004198:	e0a9      	b.n	80042ee <UART_SetConfig+0x2fe>
 800419a:	2304      	movs	r3, #4
 800419c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041a0:	e0a5      	b.n	80042ee <UART_SetConfig+0x2fe>
 80041a2:	2308      	movs	r3, #8
 80041a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041a8:	e0a1      	b.n	80042ee <UART_SetConfig+0x2fe>
 80041aa:	2310      	movs	r3, #16
 80041ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041b0:	e09d      	b.n	80042ee <UART_SetConfig+0x2fe>
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a4a      	ldr	r2, [pc, #296]	@ (80042e0 <UART_SetConfig+0x2f0>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d125      	bne.n	8004208 <UART_SetConfig+0x218>
 80041bc:	4b45      	ldr	r3, [pc, #276]	@ (80042d4 <UART_SetConfig+0x2e4>)
 80041be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80041c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80041c8:	d016      	beq.n	80041f8 <UART_SetConfig+0x208>
 80041ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80041cc:	d818      	bhi.n	8004200 <UART_SetConfig+0x210>
 80041ce:	2b80      	cmp	r3, #128	@ 0x80
 80041d0:	d00a      	beq.n	80041e8 <UART_SetConfig+0x1f8>
 80041d2:	2b80      	cmp	r3, #128	@ 0x80
 80041d4:	d814      	bhi.n	8004200 <UART_SetConfig+0x210>
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d002      	beq.n	80041e0 <UART_SetConfig+0x1f0>
 80041da:	2b40      	cmp	r3, #64	@ 0x40
 80041dc:	d008      	beq.n	80041f0 <UART_SetConfig+0x200>
 80041de:	e00f      	b.n	8004200 <UART_SetConfig+0x210>
 80041e0:	2300      	movs	r3, #0
 80041e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041e6:	e082      	b.n	80042ee <UART_SetConfig+0x2fe>
 80041e8:	2302      	movs	r3, #2
 80041ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ee:	e07e      	b.n	80042ee <UART_SetConfig+0x2fe>
 80041f0:	2304      	movs	r3, #4
 80041f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041f6:	e07a      	b.n	80042ee <UART_SetConfig+0x2fe>
 80041f8:	2308      	movs	r3, #8
 80041fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041fe:	e076      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004200:	2310      	movs	r3, #16
 8004202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004206:	e072      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a35      	ldr	r2, [pc, #212]	@ (80042e4 <UART_SetConfig+0x2f4>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d12a      	bne.n	8004268 <UART_SetConfig+0x278>
 8004212:	4b30      	ldr	r3, [pc, #192]	@ (80042d4 <UART_SetConfig+0x2e4>)
 8004214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004218:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800421c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004220:	d01a      	beq.n	8004258 <UART_SetConfig+0x268>
 8004222:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004226:	d81b      	bhi.n	8004260 <UART_SetConfig+0x270>
 8004228:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800422c:	d00c      	beq.n	8004248 <UART_SetConfig+0x258>
 800422e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004232:	d815      	bhi.n	8004260 <UART_SetConfig+0x270>
 8004234:	2b00      	cmp	r3, #0
 8004236:	d003      	beq.n	8004240 <UART_SetConfig+0x250>
 8004238:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800423c:	d008      	beq.n	8004250 <UART_SetConfig+0x260>
 800423e:	e00f      	b.n	8004260 <UART_SetConfig+0x270>
 8004240:	2300      	movs	r3, #0
 8004242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004246:	e052      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004248:	2302      	movs	r3, #2
 800424a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800424e:	e04e      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004250:	2304      	movs	r3, #4
 8004252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004256:	e04a      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004258:	2308      	movs	r3, #8
 800425a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800425e:	e046      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004260:	2310      	movs	r3, #16
 8004262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004266:	e042      	b.n	80042ee <UART_SetConfig+0x2fe>
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a17      	ldr	r2, [pc, #92]	@ (80042cc <UART_SetConfig+0x2dc>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d13a      	bne.n	80042e8 <UART_SetConfig+0x2f8>
 8004272:	4b18      	ldr	r3, [pc, #96]	@ (80042d4 <UART_SetConfig+0x2e4>)
 8004274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004278:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800427c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004280:	d01a      	beq.n	80042b8 <UART_SetConfig+0x2c8>
 8004282:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004286:	d81b      	bhi.n	80042c0 <UART_SetConfig+0x2d0>
 8004288:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800428c:	d00c      	beq.n	80042a8 <UART_SetConfig+0x2b8>
 800428e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004292:	d815      	bhi.n	80042c0 <UART_SetConfig+0x2d0>
 8004294:	2b00      	cmp	r3, #0
 8004296:	d003      	beq.n	80042a0 <UART_SetConfig+0x2b0>
 8004298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800429c:	d008      	beq.n	80042b0 <UART_SetConfig+0x2c0>
 800429e:	e00f      	b.n	80042c0 <UART_SetConfig+0x2d0>
 80042a0:	2300      	movs	r3, #0
 80042a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042a6:	e022      	b.n	80042ee <UART_SetConfig+0x2fe>
 80042a8:	2302      	movs	r3, #2
 80042aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042ae:	e01e      	b.n	80042ee <UART_SetConfig+0x2fe>
 80042b0:	2304      	movs	r3, #4
 80042b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042b6:	e01a      	b.n	80042ee <UART_SetConfig+0x2fe>
 80042b8:	2308      	movs	r3, #8
 80042ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042be:	e016      	b.n	80042ee <UART_SetConfig+0x2fe>
 80042c0:	2310      	movs	r3, #16
 80042c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80042c6:	e012      	b.n	80042ee <UART_SetConfig+0x2fe>
 80042c8:	cfff69f3 	.word	0xcfff69f3
 80042cc:	40008000 	.word	0x40008000
 80042d0:	40013800 	.word	0x40013800
 80042d4:	40021000 	.word	0x40021000
 80042d8:	40004400 	.word	0x40004400
 80042dc:	40004800 	.word	0x40004800
 80042e0:	40004c00 	.word	0x40004c00
 80042e4:	40005000 	.word	0x40005000
 80042e8:	2310      	movs	r3, #16
 80042ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4aae      	ldr	r2, [pc, #696]	@ (80045ac <UART_SetConfig+0x5bc>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	f040 8097 	bne.w	8004428 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80042fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80042fe:	2b08      	cmp	r3, #8
 8004300:	d823      	bhi.n	800434a <UART_SetConfig+0x35a>
 8004302:	a201      	add	r2, pc, #4	@ (adr r2, 8004308 <UART_SetConfig+0x318>)
 8004304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004308:	0800432d 	.word	0x0800432d
 800430c:	0800434b 	.word	0x0800434b
 8004310:	08004335 	.word	0x08004335
 8004314:	0800434b 	.word	0x0800434b
 8004318:	0800433b 	.word	0x0800433b
 800431c:	0800434b 	.word	0x0800434b
 8004320:	0800434b 	.word	0x0800434b
 8004324:	0800434b 	.word	0x0800434b
 8004328:	08004343 	.word	0x08004343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800432c:	f7fe f810 	bl	8002350 <HAL_RCC_GetPCLK1Freq>
 8004330:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004332:	e010      	b.n	8004356 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004334:	4b9e      	ldr	r3, [pc, #632]	@ (80045b0 <UART_SetConfig+0x5c0>)
 8004336:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004338:	e00d      	b.n	8004356 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800433a:	f7fd ff9b 	bl	8002274 <HAL_RCC_GetSysClockFreq>
 800433e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004340:	e009      	b.n	8004356 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004346:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004348:	e005      	b.n	8004356 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800434a:	2300      	movs	r3, #0
 800434c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004354:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004358:	2b00      	cmp	r3, #0
 800435a:	f000 8130 	beq.w	80045be <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004362:	4a94      	ldr	r2, [pc, #592]	@ (80045b4 <UART_SetConfig+0x5c4>)
 8004364:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004368:	461a      	mov	r2, r3
 800436a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004370:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	4613      	mov	r3, r2
 8004378:	005b      	lsls	r3, r3, #1
 800437a:	4413      	add	r3, r2
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	429a      	cmp	r2, r3
 8004380:	d305      	bcc.n	800438e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	429a      	cmp	r2, r3
 800438c:	d903      	bls.n	8004396 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004394:	e113      	b.n	80045be <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	2200      	movs	r2, #0
 800439a:	60bb      	str	r3, [r7, #8]
 800439c:	60fa      	str	r2, [r7, #12]
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a2:	4a84      	ldr	r2, [pc, #528]	@ (80045b4 <UART_SetConfig+0x5c4>)
 80043a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	2200      	movs	r2, #0
 80043ac:	603b      	str	r3, [r7, #0]
 80043ae:	607a      	str	r2, [r7, #4]
 80043b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80043b8:	f7fb ff8a 	bl	80002d0 <__aeabi_uldivmod>
 80043bc:	4602      	mov	r2, r0
 80043be:	460b      	mov	r3, r1
 80043c0:	4610      	mov	r0, r2
 80043c2:	4619      	mov	r1, r3
 80043c4:	f04f 0200 	mov.w	r2, #0
 80043c8:	f04f 0300 	mov.w	r3, #0
 80043cc:	020b      	lsls	r3, r1, #8
 80043ce:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80043d2:	0202      	lsls	r2, r0, #8
 80043d4:	6979      	ldr	r1, [r7, #20]
 80043d6:	6849      	ldr	r1, [r1, #4]
 80043d8:	0849      	lsrs	r1, r1, #1
 80043da:	2000      	movs	r0, #0
 80043dc:	460c      	mov	r4, r1
 80043de:	4605      	mov	r5, r0
 80043e0:	eb12 0804 	adds.w	r8, r2, r4
 80043e4:	eb43 0905 	adc.w	r9, r3, r5
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	469a      	mov	sl, r3
 80043f0:	4693      	mov	fp, r2
 80043f2:	4652      	mov	r2, sl
 80043f4:	465b      	mov	r3, fp
 80043f6:	4640      	mov	r0, r8
 80043f8:	4649      	mov	r1, r9
 80043fa:	f7fb ff69 	bl	80002d0 <__aeabi_uldivmod>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4613      	mov	r3, r2
 8004404:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004406:	6a3b      	ldr	r3, [r7, #32]
 8004408:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800440c:	d308      	bcc.n	8004420 <UART_SetConfig+0x430>
 800440e:	6a3b      	ldr	r3, [r7, #32]
 8004410:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004414:	d204      	bcs.n	8004420 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6a3a      	ldr	r2, [r7, #32]
 800441c:	60da      	str	r2, [r3, #12]
 800441e:	e0ce      	b.n	80045be <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004426:	e0ca      	b.n	80045be <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004430:	d166      	bne.n	8004500 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004432:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004436:	2b08      	cmp	r3, #8
 8004438:	d827      	bhi.n	800448a <UART_SetConfig+0x49a>
 800443a:	a201      	add	r2, pc, #4	@ (adr r2, 8004440 <UART_SetConfig+0x450>)
 800443c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004440:	08004465 	.word	0x08004465
 8004444:	0800446d 	.word	0x0800446d
 8004448:	08004475 	.word	0x08004475
 800444c:	0800448b 	.word	0x0800448b
 8004450:	0800447b 	.word	0x0800447b
 8004454:	0800448b 	.word	0x0800448b
 8004458:	0800448b 	.word	0x0800448b
 800445c:	0800448b 	.word	0x0800448b
 8004460:	08004483 	.word	0x08004483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004464:	f7fd ff74 	bl	8002350 <HAL_RCC_GetPCLK1Freq>
 8004468:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800446a:	e014      	b.n	8004496 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800446c:	f7fd ff86 	bl	800237c <HAL_RCC_GetPCLK2Freq>
 8004470:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004472:	e010      	b.n	8004496 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004474:	4b4e      	ldr	r3, [pc, #312]	@ (80045b0 <UART_SetConfig+0x5c0>)
 8004476:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004478:	e00d      	b.n	8004496 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800447a:	f7fd fefb 	bl	8002274 <HAL_RCC_GetSysClockFreq>
 800447e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004480:	e009      	b.n	8004496 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004482:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004486:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004488:	e005      	b.n	8004496 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004494:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004498:	2b00      	cmp	r3, #0
 800449a:	f000 8090 	beq.w	80045be <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a2:	4a44      	ldr	r2, [pc, #272]	@ (80045b4 <UART_SetConfig+0x5c4>)
 80044a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044a8:	461a      	mov	r2, r3
 80044aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80044b0:	005a      	lsls	r2, r3, #1
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	085b      	lsrs	r3, r3, #1
 80044b8:	441a      	add	r2, r3
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044c4:	6a3b      	ldr	r3, [r7, #32]
 80044c6:	2b0f      	cmp	r3, #15
 80044c8:	d916      	bls.n	80044f8 <UART_SetConfig+0x508>
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044d0:	d212      	bcs.n	80044f8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80044d2:	6a3b      	ldr	r3, [r7, #32]
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	f023 030f 	bic.w	r3, r3, #15
 80044da:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	085b      	lsrs	r3, r3, #1
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	f003 0307 	and.w	r3, r3, #7
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	8bfb      	ldrh	r3, [r7, #30]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	8bfa      	ldrh	r2, [r7, #30]
 80044f4:	60da      	str	r2, [r3, #12]
 80044f6:	e062      	b.n	80045be <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80044fe:	e05e      	b.n	80045be <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004500:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004504:	2b08      	cmp	r3, #8
 8004506:	d828      	bhi.n	800455a <UART_SetConfig+0x56a>
 8004508:	a201      	add	r2, pc, #4	@ (adr r2, 8004510 <UART_SetConfig+0x520>)
 800450a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450e:	bf00      	nop
 8004510:	08004535 	.word	0x08004535
 8004514:	0800453d 	.word	0x0800453d
 8004518:	08004545 	.word	0x08004545
 800451c:	0800455b 	.word	0x0800455b
 8004520:	0800454b 	.word	0x0800454b
 8004524:	0800455b 	.word	0x0800455b
 8004528:	0800455b 	.word	0x0800455b
 800452c:	0800455b 	.word	0x0800455b
 8004530:	08004553 	.word	0x08004553
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004534:	f7fd ff0c 	bl	8002350 <HAL_RCC_GetPCLK1Freq>
 8004538:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800453a:	e014      	b.n	8004566 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800453c:	f7fd ff1e 	bl	800237c <HAL_RCC_GetPCLK2Freq>
 8004540:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004542:	e010      	b.n	8004566 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004544:	4b1a      	ldr	r3, [pc, #104]	@ (80045b0 <UART_SetConfig+0x5c0>)
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004548:	e00d      	b.n	8004566 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800454a:	f7fd fe93 	bl	8002274 <HAL_RCC_GetSysClockFreq>
 800454e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004550:	e009      	b.n	8004566 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004552:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004556:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004558:	e005      	b.n	8004566 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800455a:	2300      	movs	r3, #0
 800455c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004564:	bf00      	nop
    }

    if (pclk != 0U)
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	2b00      	cmp	r3, #0
 800456a:	d028      	beq.n	80045be <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004570:	4a10      	ldr	r2, [pc, #64]	@ (80045b4 <UART_SetConfig+0x5c4>)
 8004572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004576:	461a      	mov	r2, r3
 8004578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800457a:	fbb3 f2f2 	udiv	r2, r3, r2
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	085b      	lsrs	r3, r3, #1
 8004584:	441a      	add	r2, r3
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	fbb2 f3f3 	udiv	r3, r2, r3
 800458e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004590:	6a3b      	ldr	r3, [r7, #32]
 8004592:	2b0f      	cmp	r3, #15
 8004594:	d910      	bls.n	80045b8 <UART_SetConfig+0x5c8>
 8004596:	6a3b      	ldr	r3, [r7, #32]
 8004598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800459c:	d20c      	bcs.n	80045b8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	b29a      	uxth	r2, r3
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	60da      	str	r2, [r3, #12]
 80045a8:	e009      	b.n	80045be <UART_SetConfig+0x5ce>
 80045aa:	bf00      	nop
 80045ac:	40008000 	.word	0x40008000
 80045b0:	00f42400 	.word	0x00f42400
 80045b4:	08005fd0 	.word	0x08005fd0
      }
      else
      {
        ret = HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	2200      	movs	r2, #0
 80045d2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	2200      	movs	r2, #0
 80045d8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80045da:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3730      	adds	r7, #48	@ 0x30
 80045e2:	46bd      	mov	sp, r7
 80045e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080045e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f4:	f003 0308 	and.w	r3, r3, #8
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00a      	beq.n	8004612 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004638:	f003 0302 	and.w	r3, r3, #2
 800463c:	2b00      	cmp	r3, #0
 800463e:	d00a      	beq.n	8004656 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465a:	f003 0304 	and.w	r3, r3, #4
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800467c:	f003 0310 	and.w	r3, r3, #16
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469e:	f003 0320 	and.w	r3, r3, #32
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00a      	beq.n	80046bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	430a      	orrs	r2, r1
 80046ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d01a      	beq.n	80046fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046e6:	d10a      	bne.n	80046fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	605a      	str	r2, [r3, #4]
  }
}
 8004720:	bf00      	nop
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b098      	sub	sp, #96	@ 0x60
 8004730:	af02      	add	r7, sp, #8
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800473c:	f7fc fd1e 	bl	800117c <HAL_GetTick>
 8004740:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f003 0308 	and.w	r3, r3, #8
 800474c:	2b08      	cmp	r3, #8
 800474e:	d12f      	bne.n	80047b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004750:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004758:	2200      	movs	r2, #0
 800475a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f88e 	bl	8004880 <UART_WaitOnFlagUntilTimeout>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d022      	beq.n	80047b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004772:	e853 3f00 	ldrex	r3, [r3]
 8004776:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800477a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800477e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	461a      	mov	r2, r3
 8004786:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004788:	647b      	str	r3, [r7, #68]	@ 0x44
 800478a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800478e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004790:	e841 2300 	strex	r3, r2, [r1]
 8004794:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004798:	2b00      	cmp	r3, #0
 800479a:	d1e6      	bne.n	800476a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2220      	movs	r2, #32
 80047a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e063      	b.n	8004878 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0304 	and.w	r3, r3, #4
 80047ba:	2b04      	cmp	r3, #4
 80047bc:	d149      	bne.n	8004852 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80047c2:	9300      	str	r3, [sp, #0]
 80047c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047c6:	2200      	movs	r2, #0
 80047c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f857 	bl	8004880 <UART_WaitOnFlagUntilTimeout>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d03c      	beq.n	8004852 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	e853 3f00 	ldrex	r3, [r3]
 80047e4:	623b      	str	r3, [r7, #32]
   return(result);
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	461a      	mov	r2, r3
 80047f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80047f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047fe:	e841 2300 	strex	r3, r2, [r1]
 8004802:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1e6      	bne.n	80047d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	3308      	adds	r3, #8
 8004810:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	e853 3f00 	ldrex	r3, [r3]
 8004818:	60fb      	str	r3, [r7, #12]
   return(result);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f023 0301 	bic.w	r3, r3, #1
 8004820:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3308      	adds	r3, #8
 8004828:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800482a:	61fa      	str	r2, [r7, #28]
 800482c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482e:	69b9      	ldr	r1, [r7, #24]
 8004830:	69fa      	ldr	r2, [r7, #28]
 8004832:	e841 2300 	strex	r3, r2, [r1]
 8004836:	617b      	str	r3, [r7, #20]
   return(result);
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1e5      	bne.n	800480a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2220      	movs	r2, #32
 8004842:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e012      	b.n	8004878 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2220      	movs	r2, #32
 8004856:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2220      	movs	r2, #32
 800485e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3758      	adds	r7, #88	@ 0x58
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	603b      	str	r3, [r7, #0]
 800488c:	4613      	mov	r3, r2
 800488e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004890:	e04f      	b.n	8004932 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004898:	d04b      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800489a:	f7fc fc6f 	bl	800117c <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d302      	bcc.n	80048b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d101      	bne.n	80048b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e04e      	b.n	8004952 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0304 	and.w	r3, r3, #4
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d037      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0xb2>
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2b80      	cmp	r3, #128	@ 0x80
 80048c6:	d034      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0xb2>
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	2b40      	cmp	r3, #64	@ 0x40
 80048cc:	d031      	beq.n	8004932 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	69db      	ldr	r3, [r3, #28]
 80048d4:	f003 0308 	and.w	r3, r3, #8
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d110      	bne.n	80048fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2208      	movs	r2, #8
 80048e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048e4:	68f8      	ldr	r0, [r7, #12]
 80048e6:	f000 f838 	bl	800495a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2208      	movs	r2, #8
 80048ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e029      	b.n	8004952 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	69db      	ldr	r3, [r3, #28]
 8004904:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004908:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800490c:	d111      	bne.n	8004932 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004916:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f000 f81e 	bl	800495a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2220      	movs	r2, #32
 8004922:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e00f      	b.n	8004952 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	69da      	ldr	r2, [r3, #28]
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	4013      	ands	r3, r2
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	429a      	cmp	r2, r3
 8004940:	bf0c      	ite	eq
 8004942:	2301      	moveq	r3, #1
 8004944:	2300      	movne	r3, #0
 8004946:	b2db      	uxtb	r3, r3
 8004948:	461a      	mov	r2, r3
 800494a:	79fb      	ldrb	r3, [r7, #7]
 800494c:	429a      	cmp	r2, r3
 800494e:	d0a0      	beq.n	8004892 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800495a:	b480      	push	{r7}
 800495c:	b095      	sub	sp, #84	@ 0x54
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800496a:	e853 3f00 	ldrex	r3, [r3]
 800496e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004972:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004976:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	461a      	mov	r2, r3
 800497e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004980:	643b      	str	r3, [r7, #64]	@ 0x40
 8004982:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004984:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004986:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004988:	e841 2300 	strex	r3, r2, [r1]
 800498c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800498e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1e6      	bne.n	8004962 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	3308      	adds	r3, #8
 800499a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499c:	6a3b      	ldr	r3, [r7, #32]
 800499e:	e853 3f00 	ldrex	r3, [r3]
 80049a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049aa:	f023 0301 	bic.w	r3, r3, #1
 80049ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	3308      	adds	r3, #8
 80049b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049c0:	e841 2300 	strex	r3, r2, [r1]
 80049c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1e3      	bne.n	8004994 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d118      	bne.n	8004a06 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	e853 3f00 	ldrex	r3, [r3]
 80049e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	f023 0310 	bic.w	r3, r3, #16
 80049e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	461a      	mov	r2, r3
 80049f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049f2:	61bb      	str	r3, [r7, #24]
 80049f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f6:	6979      	ldr	r1, [r7, #20]
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	e841 2300 	strex	r3, r2, [r1]
 80049fe:	613b      	str	r3, [r7, #16]
   return(result);
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1e6      	bne.n	80049d4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2220      	movs	r2, #32
 8004a0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004a1a:	bf00      	nop
 8004a1c:	3754      	adds	r7, #84	@ 0x54
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr

08004a26 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004a26:	b480      	push	{r7}
 8004a28:	b085      	sub	sp, #20
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <HAL_UARTEx_DisableFifoMode+0x16>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e027      	b.n	8004a8c <HAL_UARTEx_DisableFifoMode+0x66>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2224      	movs	r2, #36	@ 0x24
 8004a48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f022 0201 	bic.w	r2, r2, #1
 8004a62:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004a6a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2220      	movs	r2, #32
 8004a7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3714      	adds	r7, #20
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d101      	bne.n	8004ab0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004aac:	2302      	movs	r3, #2
 8004aae:	e02d      	b.n	8004b0c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2224      	movs	r2, #36	@ 0x24
 8004abc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f022 0201 	bic.w	r2, r2, #1
 8004ad6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	430a      	orrs	r2, r1
 8004aea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004aec:	6878      	ldr	r0, [r7, #4]
 8004aee:	f000 f84f 	bl	8004b90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2220      	movs	r2, #32
 8004afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d101      	bne.n	8004b2c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e02d      	b.n	8004b88 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2224      	movs	r2, #36	@ 0x24
 8004b38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f022 0201 	bic.w	r2, r2, #1
 8004b52:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	683a      	ldr	r2, [r7, #0]
 8004b64:	430a      	orrs	r2, r1
 8004b66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	f000 f811 	bl	8004b90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2220      	movs	r2, #32
 8004b7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004b86:	2300      	movs	r3, #0
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d108      	bne.n	8004bb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004bb0:	e031      	b.n	8004c16 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004bb2:	2308      	movs	r3, #8
 8004bb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004bb6:	2308      	movs	r3, #8
 8004bb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	0e5b      	lsrs	r3, r3, #25
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	f003 0307 	and.w	r3, r3, #7
 8004bc8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	0f5b      	lsrs	r3, r3, #29
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	f003 0307 	and.w	r3, r3, #7
 8004bd8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004bda:	7bbb      	ldrb	r3, [r7, #14]
 8004bdc:	7b3a      	ldrb	r2, [r7, #12]
 8004bde:	4911      	ldr	r1, [pc, #68]	@ (8004c24 <UARTEx_SetNbDataToProcess+0x94>)
 8004be0:	5c8a      	ldrb	r2, [r1, r2]
 8004be2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004be6:	7b3a      	ldrb	r2, [r7, #12]
 8004be8:	490f      	ldr	r1, [pc, #60]	@ (8004c28 <UARTEx_SetNbDataToProcess+0x98>)
 8004bea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004bec:	fb93 f3f2 	sdiv	r3, r3, r2
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
 8004bfa:	7b7a      	ldrb	r2, [r7, #13]
 8004bfc:	4909      	ldr	r1, [pc, #36]	@ (8004c24 <UARTEx_SetNbDataToProcess+0x94>)
 8004bfe:	5c8a      	ldrb	r2, [r1, r2]
 8004c00:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004c04:	7b7a      	ldrb	r2, [r7, #13]
 8004c06:	4908      	ldr	r1, [pc, #32]	@ (8004c28 <UARTEx_SetNbDataToProcess+0x98>)
 8004c08:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004c0a:	fb93 f3f2 	sdiv	r3, r3, r2
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004c16:	bf00      	nop
 8004c18:	3714      	adds	r7, #20
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	08005fe8 	.word	0x08005fe8
 8004c28:	08005ff0 	.word	0x08005ff0

08004c2c <rand>:
 8004c2c:	4b16      	ldr	r3, [pc, #88]	@ (8004c88 <rand+0x5c>)
 8004c2e:	b510      	push	{r4, lr}
 8004c30:	681c      	ldr	r4, [r3, #0]
 8004c32:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004c34:	b9b3      	cbnz	r3, 8004c64 <rand+0x38>
 8004c36:	2018      	movs	r0, #24
 8004c38:	f000 fa40 	bl	80050bc <malloc>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	6320      	str	r0, [r4, #48]	@ 0x30
 8004c40:	b920      	cbnz	r0, 8004c4c <rand+0x20>
 8004c42:	4b12      	ldr	r3, [pc, #72]	@ (8004c8c <rand+0x60>)
 8004c44:	4812      	ldr	r0, [pc, #72]	@ (8004c90 <rand+0x64>)
 8004c46:	2152      	movs	r1, #82	@ 0x52
 8004c48:	f000 f9d0 	bl	8004fec <__assert_func>
 8004c4c:	4911      	ldr	r1, [pc, #68]	@ (8004c94 <rand+0x68>)
 8004c4e:	4b12      	ldr	r3, [pc, #72]	@ (8004c98 <rand+0x6c>)
 8004c50:	e9c0 1300 	strd	r1, r3, [r0]
 8004c54:	4b11      	ldr	r3, [pc, #68]	@ (8004c9c <rand+0x70>)
 8004c56:	6083      	str	r3, [r0, #8]
 8004c58:	230b      	movs	r3, #11
 8004c5a:	8183      	strh	r3, [r0, #12]
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	2001      	movs	r0, #1
 8004c60:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004c64:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004c66:	480e      	ldr	r0, [pc, #56]	@ (8004ca0 <rand+0x74>)
 8004c68:	690b      	ldr	r3, [r1, #16]
 8004c6a:	694c      	ldr	r4, [r1, #20]
 8004c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8004ca4 <rand+0x78>)
 8004c6e:	4358      	muls	r0, r3
 8004c70:	fb02 0004 	mla	r0, r2, r4, r0
 8004c74:	fba3 3202 	umull	r3, r2, r3, r2
 8004c78:	3301      	adds	r3, #1
 8004c7a:	eb40 0002 	adc.w	r0, r0, r2
 8004c7e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004c82:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004c86:	bd10      	pop	{r4, pc}
 8004c88:	2000001c 	.word	0x2000001c
 8004c8c:	08005ff8 	.word	0x08005ff8
 8004c90:	0800600f 	.word	0x0800600f
 8004c94:	abcd330e 	.word	0xabcd330e
 8004c98:	e66d1234 	.word	0xe66d1234
 8004c9c:	0005deec 	.word	0x0005deec
 8004ca0:	5851f42d 	.word	0x5851f42d
 8004ca4:	4c957f2d 	.word	0x4c957f2d

08004ca8 <std>:
 8004ca8:	2300      	movs	r3, #0
 8004caa:	b510      	push	{r4, lr}
 8004cac:	4604      	mov	r4, r0
 8004cae:	e9c0 3300 	strd	r3, r3, [r0]
 8004cb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004cb6:	6083      	str	r3, [r0, #8]
 8004cb8:	8181      	strh	r1, [r0, #12]
 8004cba:	6643      	str	r3, [r0, #100]	@ 0x64
 8004cbc:	81c2      	strh	r2, [r0, #14]
 8004cbe:	6183      	str	r3, [r0, #24]
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	2208      	movs	r2, #8
 8004cc4:	305c      	adds	r0, #92	@ 0x5c
 8004cc6:	f000 f914 	bl	8004ef2 <memset>
 8004cca:	4b0d      	ldr	r3, [pc, #52]	@ (8004d00 <std+0x58>)
 8004ccc:	6263      	str	r3, [r4, #36]	@ 0x24
 8004cce:	4b0d      	ldr	r3, [pc, #52]	@ (8004d04 <std+0x5c>)
 8004cd0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8004d08 <std+0x60>)
 8004cd4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d0c <std+0x64>)
 8004cd8:	6323      	str	r3, [r4, #48]	@ 0x30
 8004cda:	4b0d      	ldr	r3, [pc, #52]	@ (8004d10 <std+0x68>)
 8004cdc:	6224      	str	r4, [r4, #32]
 8004cde:	429c      	cmp	r4, r3
 8004ce0:	d006      	beq.n	8004cf0 <std+0x48>
 8004ce2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ce6:	4294      	cmp	r4, r2
 8004ce8:	d002      	beq.n	8004cf0 <std+0x48>
 8004cea:	33d0      	adds	r3, #208	@ 0xd0
 8004cec:	429c      	cmp	r4, r3
 8004cee:	d105      	bne.n	8004cfc <std+0x54>
 8004cf0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004cf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cf8:	f000 b974 	b.w	8004fe4 <__retarget_lock_init_recursive>
 8004cfc:	bd10      	pop	{r4, pc}
 8004cfe:	bf00      	nop
 8004d00:	08004e6d 	.word	0x08004e6d
 8004d04:	08004e8f 	.word	0x08004e8f
 8004d08:	08004ec7 	.word	0x08004ec7
 8004d0c:	08004eeb 	.word	0x08004eeb
 8004d10:	20000218 	.word	0x20000218

08004d14 <stdio_exit_handler>:
 8004d14:	4a02      	ldr	r2, [pc, #8]	@ (8004d20 <stdio_exit_handler+0xc>)
 8004d16:	4903      	ldr	r1, [pc, #12]	@ (8004d24 <stdio_exit_handler+0x10>)
 8004d18:	4803      	ldr	r0, [pc, #12]	@ (8004d28 <stdio_exit_handler+0x14>)
 8004d1a:	f000 b869 	b.w	8004df0 <_fwalk_sglue>
 8004d1e:	bf00      	nop
 8004d20:	20000010 	.word	0x20000010
 8004d24:	080058fd 	.word	0x080058fd
 8004d28:	20000020 	.word	0x20000020

08004d2c <cleanup_stdio>:
 8004d2c:	6841      	ldr	r1, [r0, #4]
 8004d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d60 <cleanup_stdio+0x34>)
 8004d30:	4299      	cmp	r1, r3
 8004d32:	b510      	push	{r4, lr}
 8004d34:	4604      	mov	r4, r0
 8004d36:	d001      	beq.n	8004d3c <cleanup_stdio+0x10>
 8004d38:	f000 fde0 	bl	80058fc <_fflush_r>
 8004d3c:	68a1      	ldr	r1, [r4, #8]
 8004d3e:	4b09      	ldr	r3, [pc, #36]	@ (8004d64 <cleanup_stdio+0x38>)
 8004d40:	4299      	cmp	r1, r3
 8004d42:	d002      	beq.n	8004d4a <cleanup_stdio+0x1e>
 8004d44:	4620      	mov	r0, r4
 8004d46:	f000 fdd9 	bl	80058fc <_fflush_r>
 8004d4a:	68e1      	ldr	r1, [r4, #12]
 8004d4c:	4b06      	ldr	r3, [pc, #24]	@ (8004d68 <cleanup_stdio+0x3c>)
 8004d4e:	4299      	cmp	r1, r3
 8004d50:	d004      	beq.n	8004d5c <cleanup_stdio+0x30>
 8004d52:	4620      	mov	r0, r4
 8004d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d58:	f000 bdd0 	b.w	80058fc <_fflush_r>
 8004d5c:	bd10      	pop	{r4, pc}
 8004d5e:	bf00      	nop
 8004d60:	20000218 	.word	0x20000218
 8004d64:	20000280 	.word	0x20000280
 8004d68:	200002e8 	.word	0x200002e8

08004d6c <global_stdio_init.part.0>:
 8004d6c:	b510      	push	{r4, lr}
 8004d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004d9c <global_stdio_init.part.0+0x30>)
 8004d70:	4c0b      	ldr	r4, [pc, #44]	@ (8004da0 <global_stdio_init.part.0+0x34>)
 8004d72:	4a0c      	ldr	r2, [pc, #48]	@ (8004da4 <global_stdio_init.part.0+0x38>)
 8004d74:	601a      	str	r2, [r3, #0]
 8004d76:	4620      	mov	r0, r4
 8004d78:	2200      	movs	r2, #0
 8004d7a:	2104      	movs	r1, #4
 8004d7c:	f7ff ff94 	bl	8004ca8 <std>
 8004d80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d84:	2201      	movs	r2, #1
 8004d86:	2109      	movs	r1, #9
 8004d88:	f7ff ff8e 	bl	8004ca8 <std>
 8004d8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004d90:	2202      	movs	r2, #2
 8004d92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d96:	2112      	movs	r1, #18
 8004d98:	f7ff bf86 	b.w	8004ca8 <std>
 8004d9c:	20000350 	.word	0x20000350
 8004da0:	20000218 	.word	0x20000218
 8004da4:	08004d15 	.word	0x08004d15

08004da8 <__sfp_lock_acquire>:
 8004da8:	4801      	ldr	r0, [pc, #4]	@ (8004db0 <__sfp_lock_acquire+0x8>)
 8004daa:	f000 b91c 	b.w	8004fe6 <__retarget_lock_acquire_recursive>
 8004dae:	bf00      	nop
 8004db0:	20000359 	.word	0x20000359

08004db4 <__sfp_lock_release>:
 8004db4:	4801      	ldr	r0, [pc, #4]	@ (8004dbc <__sfp_lock_release+0x8>)
 8004db6:	f000 b917 	b.w	8004fe8 <__retarget_lock_release_recursive>
 8004dba:	bf00      	nop
 8004dbc:	20000359 	.word	0x20000359

08004dc0 <__sinit>:
 8004dc0:	b510      	push	{r4, lr}
 8004dc2:	4604      	mov	r4, r0
 8004dc4:	f7ff fff0 	bl	8004da8 <__sfp_lock_acquire>
 8004dc8:	6a23      	ldr	r3, [r4, #32]
 8004dca:	b11b      	cbz	r3, 8004dd4 <__sinit+0x14>
 8004dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004dd0:	f7ff bff0 	b.w	8004db4 <__sfp_lock_release>
 8004dd4:	4b04      	ldr	r3, [pc, #16]	@ (8004de8 <__sinit+0x28>)
 8004dd6:	6223      	str	r3, [r4, #32]
 8004dd8:	4b04      	ldr	r3, [pc, #16]	@ (8004dec <__sinit+0x2c>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1f5      	bne.n	8004dcc <__sinit+0xc>
 8004de0:	f7ff ffc4 	bl	8004d6c <global_stdio_init.part.0>
 8004de4:	e7f2      	b.n	8004dcc <__sinit+0xc>
 8004de6:	bf00      	nop
 8004de8:	08004d2d 	.word	0x08004d2d
 8004dec:	20000350 	.word	0x20000350

08004df0 <_fwalk_sglue>:
 8004df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004df4:	4607      	mov	r7, r0
 8004df6:	4688      	mov	r8, r1
 8004df8:	4614      	mov	r4, r2
 8004dfa:	2600      	movs	r6, #0
 8004dfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004e00:	f1b9 0901 	subs.w	r9, r9, #1
 8004e04:	d505      	bpl.n	8004e12 <_fwalk_sglue+0x22>
 8004e06:	6824      	ldr	r4, [r4, #0]
 8004e08:	2c00      	cmp	r4, #0
 8004e0a:	d1f7      	bne.n	8004dfc <_fwalk_sglue+0xc>
 8004e0c:	4630      	mov	r0, r6
 8004e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e12:	89ab      	ldrh	r3, [r5, #12]
 8004e14:	2b01      	cmp	r3, #1
 8004e16:	d907      	bls.n	8004e28 <_fwalk_sglue+0x38>
 8004e18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	d003      	beq.n	8004e28 <_fwalk_sglue+0x38>
 8004e20:	4629      	mov	r1, r5
 8004e22:	4638      	mov	r0, r7
 8004e24:	47c0      	blx	r8
 8004e26:	4306      	orrs	r6, r0
 8004e28:	3568      	adds	r5, #104	@ 0x68
 8004e2a:	e7e9      	b.n	8004e00 <_fwalk_sglue+0x10>

08004e2c <siprintf>:
 8004e2c:	b40e      	push	{r1, r2, r3}
 8004e2e:	b500      	push	{lr}
 8004e30:	b09c      	sub	sp, #112	@ 0x70
 8004e32:	ab1d      	add	r3, sp, #116	@ 0x74
 8004e34:	9002      	str	r0, [sp, #8]
 8004e36:	9006      	str	r0, [sp, #24]
 8004e38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004e3c:	4809      	ldr	r0, [pc, #36]	@ (8004e64 <siprintf+0x38>)
 8004e3e:	9107      	str	r1, [sp, #28]
 8004e40:	9104      	str	r1, [sp, #16]
 8004e42:	4909      	ldr	r1, [pc, #36]	@ (8004e68 <siprintf+0x3c>)
 8004e44:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e48:	9105      	str	r1, [sp, #20]
 8004e4a:	6800      	ldr	r0, [r0, #0]
 8004e4c:	9301      	str	r3, [sp, #4]
 8004e4e:	a902      	add	r1, sp, #8
 8004e50:	f000 fa46 	bl	80052e0 <_svfiprintf_r>
 8004e54:	9b02      	ldr	r3, [sp, #8]
 8004e56:	2200      	movs	r2, #0
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	b01c      	add	sp, #112	@ 0x70
 8004e5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e60:	b003      	add	sp, #12
 8004e62:	4770      	bx	lr
 8004e64:	2000001c 	.word	0x2000001c
 8004e68:	ffff0208 	.word	0xffff0208

08004e6c <__sread>:
 8004e6c:	b510      	push	{r4, lr}
 8004e6e:	460c      	mov	r4, r1
 8004e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e74:	f000 f868 	bl	8004f48 <_read_r>
 8004e78:	2800      	cmp	r0, #0
 8004e7a:	bfab      	itete	ge
 8004e7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004e7e:	89a3      	ldrhlt	r3, [r4, #12]
 8004e80:	181b      	addge	r3, r3, r0
 8004e82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004e86:	bfac      	ite	ge
 8004e88:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004e8a:	81a3      	strhlt	r3, [r4, #12]
 8004e8c:	bd10      	pop	{r4, pc}

08004e8e <__swrite>:
 8004e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e92:	461f      	mov	r7, r3
 8004e94:	898b      	ldrh	r3, [r1, #12]
 8004e96:	05db      	lsls	r3, r3, #23
 8004e98:	4605      	mov	r5, r0
 8004e9a:	460c      	mov	r4, r1
 8004e9c:	4616      	mov	r6, r2
 8004e9e:	d505      	bpl.n	8004eac <__swrite+0x1e>
 8004ea0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f000 f83c 	bl	8004f24 <_lseek_r>
 8004eac:	89a3      	ldrh	r3, [r4, #12]
 8004eae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004eb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004eb6:	81a3      	strh	r3, [r4, #12]
 8004eb8:	4632      	mov	r2, r6
 8004eba:	463b      	mov	r3, r7
 8004ebc:	4628      	mov	r0, r5
 8004ebe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ec2:	f000 b853 	b.w	8004f6c <_write_r>

08004ec6 <__sseek>:
 8004ec6:	b510      	push	{r4, lr}
 8004ec8:	460c      	mov	r4, r1
 8004eca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ece:	f000 f829 	bl	8004f24 <_lseek_r>
 8004ed2:	1c43      	adds	r3, r0, #1
 8004ed4:	89a3      	ldrh	r3, [r4, #12]
 8004ed6:	bf15      	itete	ne
 8004ed8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004eda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004ede:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004ee2:	81a3      	strheq	r3, [r4, #12]
 8004ee4:	bf18      	it	ne
 8004ee6:	81a3      	strhne	r3, [r4, #12]
 8004ee8:	bd10      	pop	{r4, pc}

08004eea <__sclose>:
 8004eea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eee:	f000 b809 	b.w	8004f04 <_close_r>

08004ef2 <memset>:
 8004ef2:	4402      	add	r2, r0
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d100      	bne.n	8004efc <memset+0xa>
 8004efa:	4770      	bx	lr
 8004efc:	f803 1b01 	strb.w	r1, [r3], #1
 8004f00:	e7f9      	b.n	8004ef6 <memset+0x4>
	...

08004f04 <_close_r>:
 8004f04:	b538      	push	{r3, r4, r5, lr}
 8004f06:	4d06      	ldr	r5, [pc, #24]	@ (8004f20 <_close_r+0x1c>)
 8004f08:	2300      	movs	r3, #0
 8004f0a:	4604      	mov	r4, r0
 8004f0c:	4608      	mov	r0, r1
 8004f0e:	602b      	str	r3, [r5, #0]
 8004f10:	f7fc f82a 	bl	8000f68 <_close>
 8004f14:	1c43      	adds	r3, r0, #1
 8004f16:	d102      	bne.n	8004f1e <_close_r+0x1a>
 8004f18:	682b      	ldr	r3, [r5, #0]
 8004f1a:	b103      	cbz	r3, 8004f1e <_close_r+0x1a>
 8004f1c:	6023      	str	r3, [r4, #0]
 8004f1e:	bd38      	pop	{r3, r4, r5, pc}
 8004f20:	20000354 	.word	0x20000354

08004f24 <_lseek_r>:
 8004f24:	b538      	push	{r3, r4, r5, lr}
 8004f26:	4d07      	ldr	r5, [pc, #28]	@ (8004f44 <_lseek_r+0x20>)
 8004f28:	4604      	mov	r4, r0
 8004f2a:	4608      	mov	r0, r1
 8004f2c:	4611      	mov	r1, r2
 8004f2e:	2200      	movs	r2, #0
 8004f30:	602a      	str	r2, [r5, #0]
 8004f32:	461a      	mov	r2, r3
 8004f34:	f7fc f83f 	bl	8000fb6 <_lseek>
 8004f38:	1c43      	adds	r3, r0, #1
 8004f3a:	d102      	bne.n	8004f42 <_lseek_r+0x1e>
 8004f3c:	682b      	ldr	r3, [r5, #0]
 8004f3e:	b103      	cbz	r3, 8004f42 <_lseek_r+0x1e>
 8004f40:	6023      	str	r3, [r4, #0]
 8004f42:	bd38      	pop	{r3, r4, r5, pc}
 8004f44:	20000354 	.word	0x20000354

08004f48 <_read_r>:
 8004f48:	b538      	push	{r3, r4, r5, lr}
 8004f4a:	4d07      	ldr	r5, [pc, #28]	@ (8004f68 <_read_r+0x20>)
 8004f4c:	4604      	mov	r4, r0
 8004f4e:	4608      	mov	r0, r1
 8004f50:	4611      	mov	r1, r2
 8004f52:	2200      	movs	r2, #0
 8004f54:	602a      	str	r2, [r5, #0]
 8004f56:	461a      	mov	r2, r3
 8004f58:	f7fb ffcd 	bl	8000ef6 <_read>
 8004f5c:	1c43      	adds	r3, r0, #1
 8004f5e:	d102      	bne.n	8004f66 <_read_r+0x1e>
 8004f60:	682b      	ldr	r3, [r5, #0]
 8004f62:	b103      	cbz	r3, 8004f66 <_read_r+0x1e>
 8004f64:	6023      	str	r3, [r4, #0]
 8004f66:	bd38      	pop	{r3, r4, r5, pc}
 8004f68:	20000354 	.word	0x20000354

08004f6c <_write_r>:
 8004f6c:	b538      	push	{r3, r4, r5, lr}
 8004f6e:	4d07      	ldr	r5, [pc, #28]	@ (8004f8c <_write_r+0x20>)
 8004f70:	4604      	mov	r4, r0
 8004f72:	4608      	mov	r0, r1
 8004f74:	4611      	mov	r1, r2
 8004f76:	2200      	movs	r2, #0
 8004f78:	602a      	str	r2, [r5, #0]
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	f7fb ffd8 	bl	8000f30 <_write>
 8004f80:	1c43      	adds	r3, r0, #1
 8004f82:	d102      	bne.n	8004f8a <_write_r+0x1e>
 8004f84:	682b      	ldr	r3, [r5, #0]
 8004f86:	b103      	cbz	r3, 8004f8a <_write_r+0x1e>
 8004f88:	6023      	str	r3, [r4, #0]
 8004f8a:	bd38      	pop	{r3, r4, r5, pc}
 8004f8c:	20000354 	.word	0x20000354

08004f90 <__errno>:
 8004f90:	4b01      	ldr	r3, [pc, #4]	@ (8004f98 <__errno+0x8>)
 8004f92:	6818      	ldr	r0, [r3, #0]
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	2000001c 	.word	0x2000001c

08004f9c <__libc_init_array>:
 8004f9c:	b570      	push	{r4, r5, r6, lr}
 8004f9e:	4d0d      	ldr	r5, [pc, #52]	@ (8004fd4 <__libc_init_array+0x38>)
 8004fa0:	4c0d      	ldr	r4, [pc, #52]	@ (8004fd8 <__libc_init_array+0x3c>)
 8004fa2:	1b64      	subs	r4, r4, r5
 8004fa4:	10a4      	asrs	r4, r4, #2
 8004fa6:	2600      	movs	r6, #0
 8004fa8:	42a6      	cmp	r6, r4
 8004faa:	d109      	bne.n	8004fc0 <__libc_init_array+0x24>
 8004fac:	4d0b      	ldr	r5, [pc, #44]	@ (8004fdc <__libc_init_array+0x40>)
 8004fae:	4c0c      	ldr	r4, [pc, #48]	@ (8004fe0 <__libc_init_array+0x44>)
 8004fb0:	f000 fff0 	bl	8005f94 <_init>
 8004fb4:	1b64      	subs	r4, r4, r5
 8004fb6:	10a4      	asrs	r4, r4, #2
 8004fb8:	2600      	movs	r6, #0
 8004fba:	42a6      	cmp	r6, r4
 8004fbc:	d105      	bne.n	8004fca <__libc_init_array+0x2e>
 8004fbe:	bd70      	pop	{r4, r5, r6, pc}
 8004fc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fc4:	4798      	blx	r3
 8004fc6:	3601      	adds	r6, #1
 8004fc8:	e7ee      	b.n	8004fa8 <__libc_init_array+0xc>
 8004fca:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fce:	4798      	blx	r3
 8004fd0:	3601      	adds	r6, #1
 8004fd2:	e7f2      	b.n	8004fba <__libc_init_array+0x1e>
 8004fd4:	080060e0 	.word	0x080060e0
 8004fd8:	080060e0 	.word	0x080060e0
 8004fdc:	080060e0 	.word	0x080060e0
 8004fe0:	080060e4 	.word	0x080060e4

08004fe4 <__retarget_lock_init_recursive>:
 8004fe4:	4770      	bx	lr

08004fe6 <__retarget_lock_acquire_recursive>:
 8004fe6:	4770      	bx	lr

08004fe8 <__retarget_lock_release_recursive>:
 8004fe8:	4770      	bx	lr
	...

08004fec <__assert_func>:
 8004fec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004fee:	4614      	mov	r4, r2
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	4b09      	ldr	r3, [pc, #36]	@ (8005018 <__assert_func+0x2c>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4605      	mov	r5, r0
 8004ff8:	68d8      	ldr	r0, [r3, #12]
 8004ffa:	b954      	cbnz	r4, 8005012 <__assert_func+0x26>
 8004ffc:	4b07      	ldr	r3, [pc, #28]	@ (800501c <__assert_func+0x30>)
 8004ffe:	461c      	mov	r4, r3
 8005000:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005004:	9100      	str	r1, [sp, #0]
 8005006:	462b      	mov	r3, r5
 8005008:	4905      	ldr	r1, [pc, #20]	@ (8005020 <__assert_func+0x34>)
 800500a:	f000 fc9f 	bl	800594c <fiprintf>
 800500e:	f000 fce7 	bl	80059e0 <abort>
 8005012:	4b04      	ldr	r3, [pc, #16]	@ (8005024 <__assert_func+0x38>)
 8005014:	e7f4      	b.n	8005000 <__assert_func+0x14>
 8005016:	bf00      	nop
 8005018:	2000001c 	.word	0x2000001c
 800501c:	080060a2 	.word	0x080060a2
 8005020:	08006074 	.word	0x08006074
 8005024:	08006067 	.word	0x08006067

08005028 <_free_r>:
 8005028:	b538      	push	{r3, r4, r5, lr}
 800502a:	4605      	mov	r5, r0
 800502c:	2900      	cmp	r1, #0
 800502e:	d041      	beq.n	80050b4 <_free_r+0x8c>
 8005030:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005034:	1f0c      	subs	r4, r1, #4
 8005036:	2b00      	cmp	r3, #0
 8005038:	bfb8      	it	lt
 800503a:	18e4      	addlt	r4, r4, r3
 800503c:	f000 f8e8 	bl	8005210 <__malloc_lock>
 8005040:	4a1d      	ldr	r2, [pc, #116]	@ (80050b8 <_free_r+0x90>)
 8005042:	6813      	ldr	r3, [r2, #0]
 8005044:	b933      	cbnz	r3, 8005054 <_free_r+0x2c>
 8005046:	6063      	str	r3, [r4, #4]
 8005048:	6014      	str	r4, [r2, #0]
 800504a:	4628      	mov	r0, r5
 800504c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005050:	f000 b8e4 	b.w	800521c <__malloc_unlock>
 8005054:	42a3      	cmp	r3, r4
 8005056:	d908      	bls.n	800506a <_free_r+0x42>
 8005058:	6820      	ldr	r0, [r4, #0]
 800505a:	1821      	adds	r1, r4, r0
 800505c:	428b      	cmp	r3, r1
 800505e:	bf01      	itttt	eq
 8005060:	6819      	ldreq	r1, [r3, #0]
 8005062:	685b      	ldreq	r3, [r3, #4]
 8005064:	1809      	addeq	r1, r1, r0
 8005066:	6021      	streq	r1, [r4, #0]
 8005068:	e7ed      	b.n	8005046 <_free_r+0x1e>
 800506a:	461a      	mov	r2, r3
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	b10b      	cbz	r3, 8005074 <_free_r+0x4c>
 8005070:	42a3      	cmp	r3, r4
 8005072:	d9fa      	bls.n	800506a <_free_r+0x42>
 8005074:	6811      	ldr	r1, [r2, #0]
 8005076:	1850      	adds	r0, r2, r1
 8005078:	42a0      	cmp	r0, r4
 800507a:	d10b      	bne.n	8005094 <_free_r+0x6c>
 800507c:	6820      	ldr	r0, [r4, #0]
 800507e:	4401      	add	r1, r0
 8005080:	1850      	adds	r0, r2, r1
 8005082:	4283      	cmp	r3, r0
 8005084:	6011      	str	r1, [r2, #0]
 8005086:	d1e0      	bne.n	800504a <_free_r+0x22>
 8005088:	6818      	ldr	r0, [r3, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	6053      	str	r3, [r2, #4]
 800508e:	4408      	add	r0, r1
 8005090:	6010      	str	r0, [r2, #0]
 8005092:	e7da      	b.n	800504a <_free_r+0x22>
 8005094:	d902      	bls.n	800509c <_free_r+0x74>
 8005096:	230c      	movs	r3, #12
 8005098:	602b      	str	r3, [r5, #0]
 800509a:	e7d6      	b.n	800504a <_free_r+0x22>
 800509c:	6820      	ldr	r0, [r4, #0]
 800509e:	1821      	adds	r1, r4, r0
 80050a0:	428b      	cmp	r3, r1
 80050a2:	bf04      	itt	eq
 80050a4:	6819      	ldreq	r1, [r3, #0]
 80050a6:	685b      	ldreq	r3, [r3, #4]
 80050a8:	6063      	str	r3, [r4, #4]
 80050aa:	bf04      	itt	eq
 80050ac:	1809      	addeq	r1, r1, r0
 80050ae:	6021      	streq	r1, [r4, #0]
 80050b0:	6054      	str	r4, [r2, #4]
 80050b2:	e7ca      	b.n	800504a <_free_r+0x22>
 80050b4:	bd38      	pop	{r3, r4, r5, pc}
 80050b6:	bf00      	nop
 80050b8:	20000360 	.word	0x20000360

080050bc <malloc>:
 80050bc:	4b02      	ldr	r3, [pc, #8]	@ (80050c8 <malloc+0xc>)
 80050be:	4601      	mov	r1, r0
 80050c0:	6818      	ldr	r0, [r3, #0]
 80050c2:	f000 b825 	b.w	8005110 <_malloc_r>
 80050c6:	bf00      	nop
 80050c8:	2000001c 	.word	0x2000001c

080050cc <sbrk_aligned>:
 80050cc:	b570      	push	{r4, r5, r6, lr}
 80050ce:	4e0f      	ldr	r6, [pc, #60]	@ (800510c <sbrk_aligned+0x40>)
 80050d0:	460c      	mov	r4, r1
 80050d2:	6831      	ldr	r1, [r6, #0]
 80050d4:	4605      	mov	r5, r0
 80050d6:	b911      	cbnz	r1, 80050de <sbrk_aligned+0x12>
 80050d8:	f000 fc64 	bl	80059a4 <_sbrk_r>
 80050dc:	6030      	str	r0, [r6, #0]
 80050de:	4621      	mov	r1, r4
 80050e0:	4628      	mov	r0, r5
 80050e2:	f000 fc5f 	bl	80059a4 <_sbrk_r>
 80050e6:	1c43      	adds	r3, r0, #1
 80050e8:	d103      	bne.n	80050f2 <sbrk_aligned+0x26>
 80050ea:	f04f 34ff 	mov.w	r4, #4294967295
 80050ee:	4620      	mov	r0, r4
 80050f0:	bd70      	pop	{r4, r5, r6, pc}
 80050f2:	1cc4      	adds	r4, r0, #3
 80050f4:	f024 0403 	bic.w	r4, r4, #3
 80050f8:	42a0      	cmp	r0, r4
 80050fa:	d0f8      	beq.n	80050ee <sbrk_aligned+0x22>
 80050fc:	1a21      	subs	r1, r4, r0
 80050fe:	4628      	mov	r0, r5
 8005100:	f000 fc50 	bl	80059a4 <_sbrk_r>
 8005104:	3001      	adds	r0, #1
 8005106:	d1f2      	bne.n	80050ee <sbrk_aligned+0x22>
 8005108:	e7ef      	b.n	80050ea <sbrk_aligned+0x1e>
 800510a:	bf00      	nop
 800510c:	2000035c 	.word	0x2000035c

08005110 <_malloc_r>:
 8005110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005114:	1ccd      	adds	r5, r1, #3
 8005116:	f025 0503 	bic.w	r5, r5, #3
 800511a:	3508      	adds	r5, #8
 800511c:	2d0c      	cmp	r5, #12
 800511e:	bf38      	it	cc
 8005120:	250c      	movcc	r5, #12
 8005122:	2d00      	cmp	r5, #0
 8005124:	4606      	mov	r6, r0
 8005126:	db01      	blt.n	800512c <_malloc_r+0x1c>
 8005128:	42a9      	cmp	r1, r5
 800512a:	d904      	bls.n	8005136 <_malloc_r+0x26>
 800512c:	230c      	movs	r3, #12
 800512e:	6033      	str	r3, [r6, #0]
 8005130:	2000      	movs	r0, #0
 8005132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005136:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800520c <_malloc_r+0xfc>
 800513a:	f000 f869 	bl	8005210 <__malloc_lock>
 800513e:	f8d8 3000 	ldr.w	r3, [r8]
 8005142:	461c      	mov	r4, r3
 8005144:	bb44      	cbnz	r4, 8005198 <_malloc_r+0x88>
 8005146:	4629      	mov	r1, r5
 8005148:	4630      	mov	r0, r6
 800514a:	f7ff ffbf 	bl	80050cc <sbrk_aligned>
 800514e:	1c43      	adds	r3, r0, #1
 8005150:	4604      	mov	r4, r0
 8005152:	d158      	bne.n	8005206 <_malloc_r+0xf6>
 8005154:	f8d8 4000 	ldr.w	r4, [r8]
 8005158:	4627      	mov	r7, r4
 800515a:	2f00      	cmp	r7, #0
 800515c:	d143      	bne.n	80051e6 <_malloc_r+0xd6>
 800515e:	2c00      	cmp	r4, #0
 8005160:	d04b      	beq.n	80051fa <_malloc_r+0xea>
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	4639      	mov	r1, r7
 8005166:	4630      	mov	r0, r6
 8005168:	eb04 0903 	add.w	r9, r4, r3
 800516c:	f000 fc1a 	bl	80059a4 <_sbrk_r>
 8005170:	4581      	cmp	r9, r0
 8005172:	d142      	bne.n	80051fa <_malloc_r+0xea>
 8005174:	6821      	ldr	r1, [r4, #0]
 8005176:	1a6d      	subs	r5, r5, r1
 8005178:	4629      	mov	r1, r5
 800517a:	4630      	mov	r0, r6
 800517c:	f7ff ffa6 	bl	80050cc <sbrk_aligned>
 8005180:	3001      	adds	r0, #1
 8005182:	d03a      	beq.n	80051fa <_malloc_r+0xea>
 8005184:	6823      	ldr	r3, [r4, #0]
 8005186:	442b      	add	r3, r5
 8005188:	6023      	str	r3, [r4, #0]
 800518a:	f8d8 3000 	ldr.w	r3, [r8]
 800518e:	685a      	ldr	r2, [r3, #4]
 8005190:	bb62      	cbnz	r2, 80051ec <_malloc_r+0xdc>
 8005192:	f8c8 7000 	str.w	r7, [r8]
 8005196:	e00f      	b.n	80051b8 <_malloc_r+0xa8>
 8005198:	6822      	ldr	r2, [r4, #0]
 800519a:	1b52      	subs	r2, r2, r5
 800519c:	d420      	bmi.n	80051e0 <_malloc_r+0xd0>
 800519e:	2a0b      	cmp	r2, #11
 80051a0:	d917      	bls.n	80051d2 <_malloc_r+0xc2>
 80051a2:	1961      	adds	r1, r4, r5
 80051a4:	42a3      	cmp	r3, r4
 80051a6:	6025      	str	r5, [r4, #0]
 80051a8:	bf18      	it	ne
 80051aa:	6059      	strne	r1, [r3, #4]
 80051ac:	6863      	ldr	r3, [r4, #4]
 80051ae:	bf08      	it	eq
 80051b0:	f8c8 1000 	streq.w	r1, [r8]
 80051b4:	5162      	str	r2, [r4, r5]
 80051b6:	604b      	str	r3, [r1, #4]
 80051b8:	4630      	mov	r0, r6
 80051ba:	f000 f82f 	bl	800521c <__malloc_unlock>
 80051be:	f104 000b 	add.w	r0, r4, #11
 80051c2:	1d23      	adds	r3, r4, #4
 80051c4:	f020 0007 	bic.w	r0, r0, #7
 80051c8:	1ac2      	subs	r2, r0, r3
 80051ca:	bf1c      	itt	ne
 80051cc:	1a1b      	subne	r3, r3, r0
 80051ce:	50a3      	strne	r3, [r4, r2]
 80051d0:	e7af      	b.n	8005132 <_malloc_r+0x22>
 80051d2:	6862      	ldr	r2, [r4, #4]
 80051d4:	42a3      	cmp	r3, r4
 80051d6:	bf0c      	ite	eq
 80051d8:	f8c8 2000 	streq.w	r2, [r8]
 80051dc:	605a      	strne	r2, [r3, #4]
 80051de:	e7eb      	b.n	80051b8 <_malloc_r+0xa8>
 80051e0:	4623      	mov	r3, r4
 80051e2:	6864      	ldr	r4, [r4, #4]
 80051e4:	e7ae      	b.n	8005144 <_malloc_r+0x34>
 80051e6:	463c      	mov	r4, r7
 80051e8:	687f      	ldr	r7, [r7, #4]
 80051ea:	e7b6      	b.n	800515a <_malloc_r+0x4a>
 80051ec:	461a      	mov	r2, r3
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	42a3      	cmp	r3, r4
 80051f2:	d1fb      	bne.n	80051ec <_malloc_r+0xdc>
 80051f4:	2300      	movs	r3, #0
 80051f6:	6053      	str	r3, [r2, #4]
 80051f8:	e7de      	b.n	80051b8 <_malloc_r+0xa8>
 80051fa:	230c      	movs	r3, #12
 80051fc:	6033      	str	r3, [r6, #0]
 80051fe:	4630      	mov	r0, r6
 8005200:	f000 f80c 	bl	800521c <__malloc_unlock>
 8005204:	e794      	b.n	8005130 <_malloc_r+0x20>
 8005206:	6005      	str	r5, [r0, #0]
 8005208:	e7d6      	b.n	80051b8 <_malloc_r+0xa8>
 800520a:	bf00      	nop
 800520c:	20000360 	.word	0x20000360

08005210 <__malloc_lock>:
 8005210:	4801      	ldr	r0, [pc, #4]	@ (8005218 <__malloc_lock+0x8>)
 8005212:	f7ff bee8 	b.w	8004fe6 <__retarget_lock_acquire_recursive>
 8005216:	bf00      	nop
 8005218:	20000358 	.word	0x20000358

0800521c <__malloc_unlock>:
 800521c:	4801      	ldr	r0, [pc, #4]	@ (8005224 <__malloc_unlock+0x8>)
 800521e:	f7ff bee3 	b.w	8004fe8 <__retarget_lock_release_recursive>
 8005222:	bf00      	nop
 8005224:	20000358 	.word	0x20000358

08005228 <__ssputs_r>:
 8005228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800522c:	688e      	ldr	r6, [r1, #8]
 800522e:	461f      	mov	r7, r3
 8005230:	42be      	cmp	r6, r7
 8005232:	680b      	ldr	r3, [r1, #0]
 8005234:	4682      	mov	sl, r0
 8005236:	460c      	mov	r4, r1
 8005238:	4690      	mov	r8, r2
 800523a:	d82d      	bhi.n	8005298 <__ssputs_r+0x70>
 800523c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005240:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005244:	d026      	beq.n	8005294 <__ssputs_r+0x6c>
 8005246:	6965      	ldr	r5, [r4, #20]
 8005248:	6909      	ldr	r1, [r1, #16]
 800524a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800524e:	eba3 0901 	sub.w	r9, r3, r1
 8005252:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005256:	1c7b      	adds	r3, r7, #1
 8005258:	444b      	add	r3, r9
 800525a:	106d      	asrs	r5, r5, #1
 800525c:	429d      	cmp	r5, r3
 800525e:	bf38      	it	cc
 8005260:	461d      	movcc	r5, r3
 8005262:	0553      	lsls	r3, r2, #21
 8005264:	d527      	bpl.n	80052b6 <__ssputs_r+0x8e>
 8005266:	4629      	mov	r1, r5
 8005268:	f7ff ff52 	bl	8005110 <_malloc_r>
 800526c:	4606      	mov	r6, r0
 800526e:	b360      	cbz	r0, 80052ca <__ssputs_r+0xa2>
 8005270:	6921      	ldr	r1, [r4, #16]
 8005272:	464a      	mov	r2, r9
 8005274:	f000 fba6 	bl	80059c4 <memcpy>
 8005278:	89a3      	ldrh	r3, [r4, #12]
 800527a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800527e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005282:	81a3      	strh	r3, [r4, #12]
 8005284:	6126      	str	r6, [r4, #16]
 8005286:	6165      	str	r5, [r4, #20]
 8005288:	444e      	add	r6, r9
 800528a:	eba5 0509 	sub.w	r5, r5, r9
 800528e:	6026      	str	r6, [r4, #0]
 8005290:	60a5      	str	r5, [r4, #8]
 8005292:	463e      	mov	r6, r7
 8005294:	42be      	cmp	r6, r7
 8005296:	d900      	bls.n	800529a <__ssputs_r+0x72>
 8005298:	463e      	mov	r6, r7
 800529a:	6820      	ldr	r0, [r4, #0]
 800529c:	4632      	mov	r2, r6
 800529e:	4641      	mov	r1, r8
 80052a0:	f000 fb66 	bl	8005970 <memmove>
 80052a4:	68a3      	ldr	r3, [r4, #8]
 80052a6:	1b9b      	subs	r3, r3, r6
 80052a8:	60a3      	str	r3, [r4, #8]
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	4433      	add	r3, r6
 80052ae:	6023      	str	r3, [r4, #0]
 80052b0:	2000      	movs	r0, #0
 80052b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052b6:	462a      	mov	r2, r5
 80052b8:	f000 fb99 	bl	80059ee <_realloc_r>
 80052bc:	4606      	mov	r6, r0
 80052be:	2800      	cmp	r0, #0
 80052c0:	d1e0      	bne.n	8005284 <__ssputs_r+0x5c>
 80052c2:	6921      	ldr	r1, [r4, #16]
 80052c4:	4650      	mov	r0, sl
 80052c6:	f7ff feaf 	bl	8005028 <_free_r>
 80052ca:	230c      	movs	r3, #12
 80052cc:	f8ca 3000 	str.w	r3, [sl]
 80052d0:	89a3      	ldrh	r3, [r4, #12]
 80052d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052d6:	81a3      	strh	r3, [r4, #12]
 80052d8:	f04f 30ff 	mov.w	r0, #4294967295
 80052dc:	e7e9      	b.n	80052b2 <__ssputs_r+0x8a>
	...

080052e0 <_svfiprintf_r>:
 80052e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052e4:	4698      	mov	r8, r3
 80052e6:	898b      	ldrh	r3, [r1, #12]
 80052e8:	061b      	lsls	r3, r3, #24
 80052ea:	b09d      	sub	sp, #116	@ 0x74
 80052ec:	4607      	mov	r7, r0
 80052ee:	460d      	mov	r5, r1
 80052f0:	4614      	mov	r4, r2
 80052f2:	d510      	bpl.n	8005316 <_svfiprintf_r+0x36>
 80052f4:	690b      	ldr	r3, [r1, #16]
 80052f6:	b973      	cbnz	r3, 8005316 <_svfiprintf_r+0x36>
 80052f8:	2140      	movs	r1, #64	@ 0x40
 80052fa:	f7ff ff09 	bl	8005110 <_malloc_r>
 80052fe:	6028      	str	r0, [r5, #0]
 8005300:	6128      	str	r0, [r5, #16]
 8005302:	b930      	cbnz	r0, 8005312 <_svfiprintf_r+0x32>
 8005304:	230c      	movs	r3, #12
 8005306:	603b      	str	r3, [r7, #0]
 8005308:	f04f 30ff 	mov.w	r0, #4294967295
 800530c:	b01d      	add	sp, #116	@ 0x74
 800530e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005312:	2340      	movs	r3, #64	@ 0x40
 8005314:	616b      	str	r3, [r5, #20]
 8005316:	2300      	movs	r3, #0
 8005318:	9309      	str	r3, [sp, #36]	@ 0x24
 800531a:	2320      	movs	r3, #32
 800531c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005320:	f8cd 800c 	str.w	r8, [sp, #12]
 8005324:	2330      	movs	r3, #48	@ 0x30
 8005326:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80054c4 <_svfiprintf_r+0x1e4>
 800532a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800532e:	f04f 0901 	mov.w	r9, #1
 8005332:	4623      	mov	r3, r4
 8005334:	469a      	mov	sl, r3
 8005336:	f813 2b01 	ldrb.w	r2, [r3], #1
 800533a:	b10a      	cbz	r2, 8005340 <_svfiprintf_r+0x60>
 800533c:	2a25      	cmp	r2, #37	@ 0x25
 800533e:	d1f9      	bne.n	8005334 <_svfiprintf_r+0x54>
 8005340:	ebba 0b04 	subs.w	fp, sl, r4
 8005344:	d00b      	beq.n	800535e <_svfiprintf_r+0x7e>
 8005346:	465b      	mov	r3, fp
 8005348:	4622      	mov	r2, r4
 800534a:	4629      	mov	r1, r5
 800534c:	4638      	mov	r0, r7
 800534e:	f7ff ff6b 	bl	8005228 <__ssputs_r>
 8005352:	3001      	adds	r0, #1
 8005354:	f000 80a7 	beq.w	80054a6 <_svfiprintf_r+0x1c6>
 8005358:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800535a:	445a      	add	r2, fp
 800535c:	9209      	str	r2, [sp, #36]	@ 0x24
 800535e:	f89a 3000 	ldrb.w	r3, [sl]
 8005362:	2b00      	cmp	r3, #0
 8005364:	f000 809f 	beq.w	80054a6 <_svfiprintf_r+0x1c6>
 8005368:	2300      	movs	r3, #0
 800536a:	f04f 32ff 	mov.w	r2, #4294967295
 800536e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005372:	f10a 0a01 	add.w	sl, sl, #1
 8005376:	9304      	str	r3, [sp, #16]
 8005378:	9307      	str	r3, [sp, #28]
 800537a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800537e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005380:	4654      	mov	r4, sl
 8005382:	2205      	movs	r2, #5
 8005384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005388:	484e      	ldr	r0, [pc, #312]	@ (80054c4 <_svfiprintf_r+0x1e4>)
 800538a:	f7fa ff51 	bl	8000230 <memchr>
 800538e:	9a04      	ldr	r2, [sp, #16]
 8005390:	b9d8      	cbnz	r0, 80053ca <_svfiprintf_r+0xea>
 8005392:	06d0      	lsls	r0, r2, #27
 8005394:	bf44      	itt	mi
 8005396:	2320      	movmi	r3, #32
 8005398:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800539c:	0711      	lsls	r1, r2, #28
 800539e:	bf44      	itt	mi
 80053a0:	232b      	movmi	r3, #43	@ 0x2b
 80053a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053a6:	f89a 3000 	ldrb.w	r3, [sl]
 80053aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80053ac:	d015      	beq.n	80053da <_svfiprintf_r+0xfa>
 80053ae:	9a07      	ldr	r2, [sp, #28]
 80053b0:	4654      	mov	r4, sl
 80053b2:	2000      	movs	r0, #0
 80053b4:	f04f 0c0a 	mov.w	ip, #10
 80053b8:	4621      	mov	r1, r4
 80053ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053be:	3b30      	subs	r3, #48	@ 0x30
 80053c0:	2b09      	cmp	r3, #9
 80053c2:	d94b      	bls.n	800545c <_svfiprintf_r+0x17c>
 80053c4:	b1b0      	cbz	r0, 80053f4 <_svfiprintf_r+0x114>
 80053c6:	9207      	str	r2, [sp, #28]
 80053c8:	e014      	b.n	80053f4 <_svfiprintf_r+0x114>
 80053ca:	eba0 0308 	sub.w	r3, r0, r8
 80053ce:	fa09 f303 	lsl.w	r3, r9, r3
 80053d2:	4313      	orrs	r3, r2
 80053d4:	9304      	str	r3, [sp, #16]
 80053d6:	46a2      	mov	sl, r4
 80053d8:	e7d2      	b.n	8005380 <_svfiprintf_r+0xa0>
 80053da:	9b03      	ldr	r3, [sp, #12]
 80053dc:	1d19      	adds	r1, r3, #4
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	9103      	str	r1, [sp, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	bfbb      	ittet	lt
 80053e6:	425b      	neglt	r3, r3
 80053e8:	f042 0202 	orrlt.w	r2, r2, #2
 80053ec:	9307      	strge	r3, [sp, #28]
 80053ee:	9307      	strlt	r3, [sp, #28]
 80053f0:	bfb8      	it	lt
 80053f2:	9204      	strlt	r2, [sp, #16]
 80053f4:	7823      	ldrb	r3, [r4, #0]
 80053f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80053f8:	d10a      	bne.n	8005410 <_svfiprintf_r+0x130>
 80053fa:	7863      	ldrb	r3, [r4, #1]
 80053fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80053fe:	d132      	bne.n	8005466 <_svfiprintf_r+0x186>
 8005400:	9b03      	ldr	r3, [sp, #12]
 8005402:	1d1a      	adds	r2, r3, #4
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	9203      	str	r2, [sp, #12]
 8005408:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800540c:	3402      	adds	r4, #2
 800540e:	9305      	str	r3, [sp, #20]
 8005410:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80054d4 <_svfiprintf_r+0x1f4>
 8005414:	7821      	ldrb	r1, [r4, #0]
 8005416:	2203      	movs	r2, #3
 8005418:	4650      	mov	r0, sl
 800541a:	f7fa ff09 	bl	8000230 <memchr>
 800541e:	b138      	cbz	r0, 8005430 <_svfiprintf_r+0x150>
 8005420:	9b04      	ldr	r3, [sp, #16]
 8005422:	eba0 000a 	sub.w	r0, r0, sl
 8005426:	2240      	movs	r2, #64	@ 0x40
 8005428:	4082      	lsls	r2, r0
 800542a:	4313      	orrs	r3, r2
 800542c:	3401      	adds	r4, #1
 800542e:	9304      	str	r3, [sp, #16]
 8005430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005434:	4824      	ldr	r0, [pc, #144]	@ (80054c8 <_svfiprintf_r+0x1e8>)
 8005436:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800543a:	2206      	movs	r2, #6
 800543c:	f7fa fef8 	bl	8000230 <memchr>
 8005440:	2800      	cmp	r0, #0
 8005442:	d036      	beq.n	80054b2 <_svfiprintf_r+0x1d2>
 8005444:	4b21      	ldr	r3, [pc, #132]	@ (80054cc <_svfiprintf_r+0x1ec>)
 8005446:	bb1b      	cbnz	r3, 8005490 <_svfiprintf_r+0x1b0>
 8005448:	9b03      	ldr	r3, [sp, #12]
 800544a:	3307      	adds	r3, #7
 800544c:	f023 0307 	bic.w	r3, r3, #7
 8005450:	3308      	adds	r3, #8
 8005452:	9303      	str	r3, [sp, #12]
 8005454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005456:	4433      	add	r3, r6
 8005458:	9309      	str	r3, [sp, #36]	@ 0x24
 800545a:	e76a      	b.n	8005332 <_svfiprintf_r+0x52>
 800545c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005460:	460c      	mov	r4, r1
 8005462:	2001      	movs	r0, #1
 8005464:	e7a8      	b.n	80053b8 <_svfiprintf_r+0xd8>
 8005466:	2300      	movs	r3, #0
 8005468:	3401      	adds	r4, #1
 800546a:	9305      	str	r3, [sp, #20]
 800546c:	4619      	mov	r1, r3
 800546e:	f04f 0c0a 	mov.w	ip, #10
 8005472:	4620      	mov	r0, r4
 8005474:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005478:	3a30      	subs	r2, #48	@ 0x30
 800547a:	2a09      	cmp	r2, #9
 800547c:	d903      	bls.n	8005486 <_svfiprintf_r+0x1a6>
 800547e:	2b00      	cmp	r3, #0
 8005480:	d0c6      	beq.n	8005410 <_svfiprintf_r+0x130>
 8005482:	9105      	str	r1, [sp, #20]
 8005484:	e7c4      	b.n	8005410 <_svfiprintf_r+0x130>
 8005486:	fb0c 2101 	mla	r1, ip, r1, r2
 800548a:	4604      	mov	r4, r0
 800548c:	2301      	movs	r3, #1
 800548e:	e7f0      	b.n	8005472 <_svfiprintf_r+0x192>
 8005490:	ab03      	add	r3, sp, #12
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	462a      	mov	r2, r5
 8005496:	4b0e      	ldr	r3, [pc, #56]	@ (80054d0 <_svfiprintf_r+0x1f0>)
 8005498:	a904      	add	r1, sp, #16
 800549a:	4638      	mov	r0, r7
 800549c:	f3af 8000 	nop.w
 80054a0:	1c42      	adds	r2, r0, #1
 80054a2:	4606      	mov	r6, r0
 80054a4:	d1d6      	bne.n	8005454 <_svfiprintf_r+0x174>
 80054a6:	89ab      	ldrh	r3, [r5, #12]
 80054a8:	065b      	lsls	r3, r3, #25
 80054aa:	f53f af2d 	bmi.w	8005308 <_svfiprintf_r+0x28>
 80054ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054b0:	e72c      	b.n	800530c <_svfiprintf_r+0x2c>
 80054b2:	ab03      	add	r3, sp, #12
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	462a      	mov	r2, r5
 80054b8:	4b05      	ldr	r3, [pc, #20]	@ (80054d0 <_svfiprintf_r+0x1f0>)
 80054ba:	a904      	add	r1, sp, #16
 80054bc:	4638      	mov	r0, r7
 80054be:	f000 f879 	bl	80055b4 <_printf_i>
 80054c2:	e7ed      	b.n	80054a0 <_svfiprintf_r+0x1c0>
 80054c4:	080060a3 	.word	0x080060a3
 80054c8:	080060ad 	.word	0x080060ad
 80054cc:	00000000 	.word	0x00000000
 80054d0:	08005229 	.word	0x08005229
 80054d4:	080060a9 	.word	0x080060a9

080054d8 <_printf_common>:
 80054d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054dc:	4616      	mov	r6, r2
 80054de:	4698      	mov	r8, r3
 80054e0:	688a      	ldr	r2, [r1, #8]
 80054e2:	690b      	ldr	r3, [r1, #16]
 80054e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054e8:	4293      	cmp	r3, r2
 80054ea:	bfb8      	it	lt
 80054ec:	4613      	movlt	r3, r2
 80054ee:	6033      	str	r3, [r6, #0]
 80054f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80054f4:	4607      	mov	r7, r0
 80054f6:	460c      	mov	r4, r1
 80054f8:	b10a      	cbz	r2, 80054fe <_printf_common+0x26>
 80054fa:	3301      	adds	r3, #1
 80054fc:	6033      	str	r3, [r6, #0]
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	0699      	lsls	r1, r3, #26
 8005502:	bf42      	ittt	mi
 8005504:	6833      	ldrmi	r3, [r6, #0]
 8005506:	3302      	addmi	r3, #2
 8005508:	6033      	strmi	r3, [r6, #0]
 800550a:	6825      	ldr	r5, [r4, #0]
 800550c:	f015 0506 	ands.w	r5, r5, #6
 8005510:	d106      	bne.n	8005520 <_printf_common+0x48>
 8005512:	f104 0a19 	add.w	sl, r4, #25
 8005516:	68e3      	ldr	r3, [r4, #12]
 8005518:	6832      	ldr	r2, [r6, #0]
 800551a:	1a9b      	subs	r3, r3, r2
 800551c:	42ab      	cmp	r3, r5
 800551e:	dc26      	bgt.n	800556e <_printf_common+0x96>
 8005520:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005524:	6822      	ldr	r2, [r4, #0]
 8005526:	3b00      	subs	r3, #0
 8005528:	bf18      	it	ne
 800552a:	2301      	movne	r3, #1
 800552c:	0692      	lsls	r2, r2, #26
 800552e:	d42b      	bmi.n	8005588 <_printf_common+0xb0>
 8005530:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005534:	4641      	mov	r1, r8
 8005536:	4638      	mov	r0, r7
 8005538:	47c8      	blx	r9
 800553a:	3001      	adds	r0, #1
 800553c:	d01e      	beq.n	800557c <_printf_common+0xa4>
 800553e:	6823      	ldr	r3, [r4, #0]
 8005540:	6922      	ldr	r2, [r4, #16]
 8005542:	f003 0306 	and.w	r3, r3, #6
 8005546:	2b04      	cmp	r3, #4
 8005548:	bf02      	ittt	eq
 800554a:	68e5      	ldreq	r5, [r4, #12]
 800554c:	6833      	ldreq	r3, [r6, #0]
 800554e:	1aed      	subeq	r5, r5, r3
 8005550:	68a3      	ldr	r3, [r4, #8]
 8005552:	bf0c      	ite	eq
 8005554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005558:	2500      	movne	r5, #0
 800555a:	4293      	cmp	r3, r2
 800555c:	bfc4      	itt	gt
 800555e:	1a9b      	subgt	r3, r3, r2
 8005560:	18ed      	addgt	r5, r5, r3
 8005562:	2600      	movs	r6, #0
 8005564:	341a      	adds	r4, #26
 8005566:	42b5      	cmp	r5, r6
 8005568:	d11a      	bne.n	80055a0 <_printf_common+0xc8>
 800556a:	2000      	movs	r0, #0
 800556c:	e008      	b.n	8005580 <_printf_common+0xa8>
 800556e:	2301      	movs	r3, #1
 8005570:	4652      	mov	r2, sl
 8005572:	4641      	mov	r1, r8
 8005574:	4638      	mov	r0, r7
 8005576:	47c8      	blx	r9
 8005578:	3001      	adds	r0, #1
 800557a:	d103      	bne.n	8005584 <_printf_common+0xac>
 800557c:	f04f 30ff 	mov.w	r0, #4294967295
 8005580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005584:	3501      	adds	r5, #1
 8005586:	e7c6      	b.n	8005516 <_printf_common+0x3e>
 8005588:	18e1      	adds	r1, r4, r3
 800558a:	1c5a      	adds	r2, r3, #1
 800558c:	2030      	movs	r0, #48	@ 0x30
 800558e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005592:	4422      	add	r2, r4
 8005594:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005598:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800559c:	3302      	adds	r3, #2
 800559e:	e7c7      	b.n	8005530 <_printf_common+0x58>
 80055a0:	2301      	movs	r3, #1
 80055a2:	4622      	mov	r2, r4
 80055a4:	4641      	mov	r1, r8
 80055a6:	4638      	mov	r0, r7
 80055a8:	47c8      	blx	r9
 80055aa:	3001      	adds	r0, #1
 80055ac:	d0e6      	beq.n	800557c <_printf_common+0xa4>
 80055ae:	3601      	adds	r6, #1
 80055b0:	e7d9      	b.n	8005566 <_printf_common+0x8e>
	...

080055b4 <_printf_i>:
 80055b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055b8:	7e0f      	ldrb	r7, [r1, #24]
 80055ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055bc:	2f78      	cmp	r7, #120	@ 0x78
 80055be:	4691      	mov	r9, r2
 80055c0:	4680      	mov	r8, r0
 80055c2:	460c      	mov	r4, r1
 80055c4:	469a      	mov	sl, r3
 80055c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055ca:	d807      	bhi.n	80055dc <_printf_i+0x28>
 80055cc:	2f62      	cmp	r7, #98	@ 0x62
 80055ce:	d80a      	bhi.n	80055e6 <_printf_i+0x32>
 80055d0:	2f00      	cmp	r7, #0
 80055d2:	f000 80d2 	beq.w	800577a <_printf_i+0x1c6>
 80055d6:	2f58      	cmp	r7, #88	@ 0x58
 80055d8:	f000 80b9 	beq.w	800574e <_printf_i+0x19a>
 80055dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055e4:	e03a      	b.n	800565c <_printf_i+0xa8>
 80055e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055ea:	2b15      	cmp	r3, #21
 80055ec:	d8f6      	bhi.n	80055dc <_printf_i+0x28>
 80055ee:	a101      	add	r1, pc, #4	@ (adr r1, 80055f4 <_printf_i+0x40>)
 80055f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055f4:	0800564d 	.word	0x0800564d
 80055f8:	08005661 	.word	0x08005661
 80055fc:	080055dd 	.word	0x080055dd
 8005600:	080055dd 	.word	0x080055dd
 8005604:	080055dd 	.word	0x080055dd
 8005608:	080055dd 	.word	0x080055dd
 800560c:	08005661 	.word	0x08005661
 8005610:	080055dd 	.word	0x080055dd
 8005614:	080055dd 	.word	0x080055dd
 8005618:	080055dd 	.word	0x080055dd
 800561c:	080055dd 	.word	0x080055dd
 8005620:	08005761 	.word	0x08005761
 8005624:	0800568b 	.word	0x0800568b
 8005628:	0800571b 	.word	0x0800571b
 800562c:	080055dd 	.word	0x080055dd
 8005630:	080055dd 	.word	0x080055dd
 8005634:	08005783 	.word	0x08005783
 8005638:	080055dd 	.word	0x080055dd
 800563c:	0800568b 	.word	0x0800568b
 8005640:	080055dd 	.word	0x080055dd
 8005644:	080055dd 	.word	0x080055dd
 8005648:	08005723 	.word	0x08005723
 800564c:	6833      	ldr	r3, [r6, #0]
 800564e:	1d1a      	adds	r2, r3, #4
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6032      	str	r2, [r6, #0]
 8005654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005658:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800565c:	2301      	movs	r3, #1
 800565e:	e09d      	b.n	800579c <_printf_i+0x1e8>
 8005660:	6833      	ldr	r3, [r6, #0]
 8005662:	6820      	ldr	r0, [r4, #0]
 8005664:	1d19      	adds	r1, r3, #4
 8005666:	6031      	str	r1, [r6, #0]
 8005668:	0606      	lsls	r6, r0, #24
 800566a:	d501      	bpl.n	8005670 <_printf_i+0xbc>
 800566c:	681d      	ldr	r5, [r3, #0]
 800566e:	e003      	b.n	8005678 <_printf_i+0xc4>
 8005670:	0645      	lsls	r5, r0, #25
 8005672:	d5fb      	bpl.n	800566c <_printf_i+0xb8>
 8005674:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005678:	2d00      	cmp	r5, #0
 800567a:	da03      	bge.n	8005684 <_printf_i+0xd0>
 800567c:	232d      	movs	r3, #45	@ 0x2d
 800567e:	426d      	negs	r5, r5
 8005680:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005684:	4859      	ldr	r0, [pc, #356]	@ (80057ec <_printf_i+0x238>)
 8005686:	230a      	movs	r3, #10
 8005688:	e011      	b.n	80056ae <_printf_i+0xfa>
 800568a:	6821      	ldr	r1, [r4, #0]
 800568c:	6833      	ldr	r3, [r6, #0]
 800568e:	0608      	lsls	r0, r1, #24
 8005690:	f853 5b04 	ldr.w	r5, [r3], #4
 8005694:	d402      	bmi.n	800569c <_printf_i+0xe8>
 8005696:	0649      	lsls	r1, r1, #25
 8005698:	bf48      	it	mi
 800569a:	b2ad      	uxthmi	r5, r5
 800569c:	2f6f      	cmp	r7, #111	@ 0x6f
 800569e:	4853      	ldr	r0, [pc, #332]	@ (80057ec <_printf_i+0x238>)
 80056a0:	6033      	str	r3, [r6, #0]
 80056a2:	bf14      	ite	ne
 80056a4:	230a      	movne	r3, #10
 80056a6:	2308      	moveq	r3, #8
 80056a8:	2100      	movs	r1, #0
 80056aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056ae:	6866      	ldr	r6, [r4, #4]
 80056b0:	60a6      	str	r6, [r4, #8]
 80056b2:	2e00      	cmp	r6, #0
 80056b4:	bfa2      	ittt	ge
 80056b6:	6821      	ldrge	r1, [r4, #0]
 80056b8:	f021 0104 	bicge.w	r1, r1, #4
 80056bc:	6021      	strge	r1, [r4, #0]
 80056be:	b90d      	cbnz	r5, 80056c4 <_printf_i+0x110>
 80056c0:	2e00      	cmp	r6, #0
 80056c2:	d04b      	beq.n	800575c <_printf_i+0x1a8>
 80056c4:	4616      	mov	r6, r2
 80056c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80056ca:	fb03 5711 	mls	r7, r3, r1, r5
 80056ce:	5dc7      	ldrb	r7, [r0, r7]
 80056d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056d4:	462f      	mov	r7, r5
 80056d6:	42bb      	cmp	r3, r7
 80056d8:	460d      	mov	r5, r1
 80056da:	d9f4      	bls.n	80056c6 <_printf_i+0x112>
 80056dc:	2b08      	cmp	r3, #8
 80056de:	d10b      	bne.n	80056f8 <_printf_i+0x144>
 80056e0:	6823      	ldr	r3, [r4, #0]
 80056e2:	07df      	lsls	r7, r3, #31
 80056e4:	d508      	bpl.n	80056f8 <_printf_i+0x144>
 80056e6:	6923      	ldr	r3, [r4, #16]
 80056e8:	6861      	ldr	r1, [r4, #4]
 80056ea:	4299      	cmp	r1, r3
 80056ec:	bfde      	ittt	le
 80056ee:	2330      	movle	r3, #48	@ 0x30
 80056f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80056f8:	1b92      	subs	r2, r2, r6
 80056fa:	6122      	str	r2, [r4, #16]
 80056fc:	f8cd a000 	str.w	sl, [sp]
 8005700:	464b      	mov	r3, r9
 8005702:	aa03      	add	r2, sp, #12
 8005704:	4621      	mov	r1, r4
 8005706:	4640      	mov	r0, r8
 8005708:	f7ff fee6 	bl	80054d8 <_printf_common>
 800570c:	3001      	adds	r0, #1
 800570e:	d14a      	bne.n	80057a6 <_printf_i+0x1f2>
 8005710:	f04f 30ff 	mov.w	r0, #4294967295
 8005714:	b004      	add	sp, #16
 8005716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	f043 0320 	orr.w	r3, r3, #32
 8005720:	6023      	str	r3, [r4, #0]
 8005722:	4833      	ldr	r0, [pc, #204]	@ (80057f0 <_printf_i+0x23c>)
 8005724:	2778      	movs	r7, #120	@ 0x78
 8005726:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800572a:	6823      	ldr	r3, [r4, #0]
 800572c:	6831      	ldr	r1, [r6, #0]
 800572e:	061f      	lsls	r7, r3, #24
 8005730:	f851 5b04 	ldr.w	r5, [r1], #4
 8005734:	d402      	bmi.n	800573c <_printf_i+0x188>
 8005736:	065f      	lsls	r7, r3, #25
 8005738:	bf48      	it	mi
 800573a:	b2ad      	uxthmi	r5, r5
 800573c:	6031      	str	r1, [r6, #0]
 800573e:	07d9      	lsls	r1, r3, #31
 8005740:	bf44      	itt	mi
 8005742:	f043 0320 	orrmi.w	r3, r3, #32
 8005746:	6023      	strmi	r3, [r4, #0]
 8005748:	b11d      	cbz	r5, 8005752 <_printf_i+0x19e>
 800574a:	2310      	movs	r3, #16
 800574c:	e7ac      	b.n	80056a8 <_printf_i+0xf4>
 800574e:	4827      	ldr	r0, [pc, #156]	@ (80057ec <_printf_i+0x238>)
 8005750:	e7e9      	b.n	8005726 <_printf_i+0x172>
 8005752:	6823      	ldr	r3, [r4, #0]
 8005754:	f023 0320 	bic.w	r3, r3, #32
 8005758:	6023      	str	r3, [r4, #0]
 800575a:	e7f6      	b.n	800574a <_printf_i+0x196>
 800575c:	4616      	mov	r6, r2
 800575e:	e7bd      	b.n	80056dc <_printf_i+0x128>
 8005760:	6833      	ldr	r3, [r6, #0]
 8005762:	6825      	ldr	r5, [r4, #0]
 8005764:	6961      	ldr	r1, [r4, #20]
 8005766:	1d18      	adds	r0, r3, #4
 8005768:	6030      	str	r0, [r6, #0]
 800576a:	062e      	lsls	r6, r5, #24
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	d501      	bpl.n	8005774 <_printf_i+0x1c0>
 8005770:	6019      	str	r1, [r3, #0]
 8005772:	e002      	b.n	800577a <_printf_i+0x1c6>
 8005774:	0668      	lsls	r0, r5, #25
 8005776:	d5fb      	bpl.n	8005770 <_printf_i+0x1bc>
 8005778:	8019      	strh	r1, [r3, #0]
 800577a:	2300      	movs	r3, #0
 800577c:	6123      	str	r3, [r4, #16]
 800577e:	4616      	mov	r6, r2
 8005780:	e7bc      	b.n	80056fc <_printf_i+0x148>
 8005782:	6833      	ldr	r3, [r6, #0]
 8005784:	1d1a      	adds	r2, r3, #4
 8005786:	6032      	str	r2, [r6, #0]
 8005788:	681e      	ldr	r6, [r3, #0]
 800578a:	6862      	ldr	r2, [r4, #4]
 800578c:	2100      	movs	r1, #0
 800578e:	4630      	mov	r0, r6
 8005790:	f7fa fd4e 	bl	8000230 <memchr>
 8005794:	b108      	cbz	r0, 800579a <_printf_i+0x1e6>
 8005796:	1b80      	subs	r0, r0, r6
 8005798:	6060      	str	r0, [r4, #4]
 800579a:	6863      	ldr	r3, [r4, #4]
 800579c:	6123      	str	r3, [r4, #16]
 800579e:	2300      	movs	r3, #0
 80057a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057a4:	e7aa      	b.n	80056fc <_printf_i+0x148>
 80057a6:	6923      	ldr	r3, [r4, #16]
 80057a8:	4632      	mov	r2, r6
 80057aa:	4649      	mov	r1, r9
 80057ac:	4640      	mov	r0, r8
 80057ae:	47d0      	blx	sl
 80057b0:	3001      	adds	r0, #1
 80057b2:	d0ad      	beq.n	8005710 <_printf_i+0x15c>
 80057b4:	6823      	ldr	r3, [r4, #0]
 80057b6:	079b      	lsls	r3, r3, #30
 80057b8:	d413      	bmi.n	80057e2 <_printf_i+0x22e>
 80057ba:	68e0      	ldr	r0, [r4, #12]
 80057bc:	9b03      	ldr	r3, [sp, #12]
 80057be:	4298      	cmp	r0, r3
 80057c0:	bfb8      	it	lt
 80057c2:	4618      	movlt	r0, r3
 80057c4:	e7a6      	b.n	8005714 <_printf_i+0x160>
 80057c6:	2301      	movs	r3, #1
 80057c8:	4632      	mov	r2, r6
 80057ca:	4649      	mov	r1, r9
 80057cc:	4640      	mov	r0, r8
 80057ce:	47d0      	blx	sl
 80057d0:	3001      	adds	r0, #1
 80057d2:	d09d      	beq.n	8005710 <_printf_i+0x15c>
 80057d4:	3501      	adds	r5, #1
 80057d6:	68e3      	ldr	r3, [r4, #12]
 80057d8:	9903      	ldr	r1, [sp, #12]
 80057da:	1a5b      	subs	r3, r3, r1
 80057dc:	42ab      	cmp	r3, r5
 80057de:	dcf2      	bgt.n	80057c6 <_printf_i+0x212>
 80057e0:	e7eb      	b.n	80057ba <_printf_i+0x206>
 80057e2:	2500      	movs	r5, #0
 80057e4:	f104 0619 	add.w	r6, r4, #25
 80057e8:	e7f5      	b.n	80057d6 <_printf_i+0x222>
 80057ea:	bf00      	nop
 80057ec:	080060b4 	.word	0x080060b4
 80057f0:	080060c5 	.word	0x080060c5

080057f4 <__sflush_r>:
 80057f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80057f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057fc:	0716      	lsls	r6, r2, #28
 80057fe:	4605      	mov	r5, r0
 8005800:	460c      	mov	r4, r1
 8005802:	d454      	bmi.n	80058ae <__sflush_r+0xba>
 8005804:	684b      	ldr	r3, [r1, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	dc02      	bgt.n	8005810 <__sflush_r+0x1c>
 800580a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800580c:	2b00      	cmp	r3, #0
 800580e:	dd48      	ble.n	80058a2 <__sflush_r+0xae>
 8005810:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005812:	2e00      	cmp	r6, #0
 8005814:	d045      	beq.n	80058a2 <__sflush_r+0xae>
 8005816:	2300      	movs	r3, #0
 8005818:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800581c:	682f      	ldr	r7, [r5, #0]
 800581e:	6a21      	ldr	r1, [r4, #32]
 8005820:	602b      	str	r3, [r5, #0]
 8005822:	d030      	beq.n	8005886 <__sflush_r+0x92>
 8005824:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005826:	89a3      	ldrh	r3, [r4, #12]
 8005828:	0759      	lsls	r1, r3, #29
 800582a:	d505      	bpl.n	8005838 <__sflush_r+0x44>
 800582c:	6863      	ldr	r3, [r4, #4]
 800582e:	1ad2      	subs	r2, r2, r3
 8005830:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005832:	b10b      	cbz	r3, 8005838 <__sflush_r+0x44>
 8005834:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005836:	1ad2      	subs	r2, r2, r3
 8005838:	2300      	movs	r3, #0
 800583a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800583c:	6a21      	ldr	r1, [r4, #32]
 800583e:	4628      	mov	r0, r5
 8005840:	47b0      	blx	r6
 8005842:	1c43      	adds	r3, r0, #1
 8005844:	89a3      	ldrh	r3, [r4, #12]
 8005846:	d106      	bne.n	8005856 <__sflush_r+0x62>
 8005848:	6829      	ldr	r1, [r5, #0]
 800584a:	291d      	cmp	r1, #29
 800584c:	d82b      	bhi.n	80058a6 <__sflush_r+0xb2>
 800584e:	4a2a      	ldr	r2, [pc, #168]	@ (80058f8 <__sflush_r+0x104>)
 8005850:	410a      	asrs	r2, r1
 8005852:	07d6      	lsls	r6, r2, #31
 8005854:	d427      	bmi.n	80058a6 <__sflush_r+0xb2>
 8005856:	2200      	movs	r2, #0
 8005858:	6062      	str	r2, [r4, #4]
 800585a:	04d9      	lsls	r1, r3, #19
 800585c:	6922      	ldr	r2, [r4, #16]
 800585e:	6022      	str	r2, [r4, #0]
 8005860:	d504      	bpl.n	800586c <__sflush_r+0x78>
 8005862:	1c42      	adds	r2, r0, #1
 8005864:	d101      	bne.n	800586a <__sflush_r+0x76>
 8005866:	682b      	ldr	r3, [r5, #0]
 8005868:	b903      	cbnz	r3, 800586c <__sflush_r+0x78>
 800586a:	6560      	str	r0, [r4, #84]	@ 0x54
 800586c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800586e:	602f      	str	r7, [r5, #0]
 8005870:	b1b9      	cbz	r1, 80058a2 <__sflush_r+0xae>
 8005872:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005876:	4299      	cmp	r1, r3
 8005878:	d002      	beq.n	8005880 <__sflush_r+0x8c>
 800587a:	4628      	mov	r0, r5
 800587c:	f7ff fbd4 	bl	8005028 <_free_r>
 8005880:	2300      	movs	r3, #0
 8005882:	6363      	str	r3, [r4, #52]	@ 0x34
 8005884:	e00d      	b.n	80058a2 <__sflush_r+0xae>
 8005886:	2301      	movs	r3, #1
 8005888:	4628      	mov	r0, r5
 800588a:	47b0      	blx	r6
 800588c:	4602      	mov	r2, r0
 800588e:	1c50      	adds	r0, r2, #1
 8005890:	d1c9      	bne.n	8005826 <__sflush_r+0x32>
 8005892:	682b      	ldr	r3, [r5, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d0c6      	beq.n	8005826 <__sflush_r+0x32>
 8005898:	2b1d      	cmp	r3, #29
 800589a:	d001      	beq.n	80058a0 <__sflush_r+0xac>
 800589c:	2b16      	cmp	r3, #22
 800589e:	d11e      	bne.n	80058de <__sflush_r+0xea>
 80058a0:	602f      	str	r7, [r5, #0]
 80058a2:	2000      	movs	r0, #0
 80058a4:	e022      	b.n	80058ec <__sflush_r+0xf8>
 80058a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058aa:	b21b      	sxth	r3, r3
 80058ac:	e01b      	b.n	80058e6 <__sflush_r+0xf2>
 80058ae:	690f      	ldr	r7, [r1, #16]
 80058b0:	2f00      	cmp	r7, #0
 80058b2:	d0f6      	beq.n	80058a2 <__sflush_r+0xae>
 80058b4:	0793      	lsls	r3, r2, #30
 80058b6:	680e      	ldr	r6, [r1, #0]
 80058b8:	bf08      	it	eq
 80058ba:	694b      	ldreq	r3, [r1, #20]
 80058bc:	600f      	str	r7, [r1, #0]
 80058be:	bf18      	it	ne
 80058c0:	2300      	movne	r3, #0
 80058c2:	eba6 0807 	sub.w	r8, r6, r7
 80058c6:	608b      	str	r3, [r1, #8]
 80058c8:	f1b8 0f00 	cmp.w	r8, #0
 80058cc:	dde9      	ble.n	80058a2 <__sflush_r+0xae>
 80058ce:	6a21      	ldr	r1, [r4, #32]
 80058d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80058d2:	4643      	mov	r3, r8
 80058d4:	463a      	mov	r2, r7
 80058d6:	4628      	mov	r0, r5
 80058d8:	47b0      	blx	r6
 80058da:	2800      	cmp	r0, #0
 80058dc:	dc08      	bgt.n	80058f0 <__sflush_r+0xfc>
 80058de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058e6:	81a3      	strh	r3, [r4, #12]
 80058e8:	f04f 30ff 	mov.w	r0, #4294967295
 80058ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058f0:	4407      	add	r7, r0
 80058f2:	eba8 0800 	sub.w	r8, r8, r0
 80058f6:	e7e7      	b.n	80058c8 <__sflush_r+0xd4>
 80058f8:	dfbffffe 	.word	0xdfbffffe

080058fc <_fflush_r>:
 80058fc:	b538      	push	{r3, r4, r5, lr}
 80058fe:	690b      	ldr	r3, [r1, #16]
 8005900:	4605      	mov	r5, r0
 8005902:	460c      	mov	r4, r1
 8005904:	b913      	cbnz	r3, 800590c <_fflush_r+0x10>
 8005906:	2500      	movs	r5, #0
 8005908:	4628      	mov	r0, r5
 800590a:	bd38      	pop	{r3, r4, r5, pc}
 800590c:	b118      	cbz	r0, 8005916 <_fflush_r+0x1a>
 800590e:	6a03      	ldr	r3, [r0, #32]
 8005910:	b90b      	cbnz	r3, 8005916 <_fflush_r+0x1a>
 8005912:	f7ff fa55 	bl	8004dc0 <__sinit>
 8005916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f3      	beq.n	8005906 <_fflush_r+0xa>
 800591e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005920:	07d0      	lsls	r0, r2, #31
 8005922:	d404      	bmi.n	800592e <_fflush_r+0x32>
 8005924:	0599      	lsls	r1, r3, #22
 8005926:	d402      	bmi.n	800592e <_fflush_r+0x32>
 8005928:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800592a:	f7ff fb5c 	bl	8004fe6 <__retarget_lock_acquire_recursive>
 800592e:	4628      	mov	r0, r5
 8005930:	4621      	mov	r1, r4
 8005932:	f7ff ff5f 	bl	80057f4 <__sflush_r>
 8005936:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005938:	07da      	lsls	r2, r3, #31
 800593a:	4605      	mov	r5, r0
 800593c:	d4e4      	bmi.n	8005908 <_fflush_r+0xc>
 800593e:	89a3      	ldrh	r3, [r4, #12]
 8005940:	059b      	lsls	r3, r3, #22
 8005942:	d4e1      	bmi.n	8005908 <_fflush_r+0xc>
 8005944:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005946:	f7ff fb4f 	bl	8004fe8 <__retarget_lock_release_recursive>
 800594a:	e7dd      	b.n	8005908 <_fflush_r+0xc>

0800594c <fiprintf>:
 800594c:	b40e      	push	{r1, r2, r3}
 800594e:	b503      	push	{r0, r1, lr}
 8005950:	4601      	mov	r1, r0
 8005952:	ab03      	add	r3, sp, #12
 8005954:	4805      	ldr	r0, [pc, #20]	@ (800596c <fiprintf+0x20>)
 8005956:	f853 2b04 	ldr.w	r2, [r3], #4
 800595a:	6800      	ldr	r0, [r0, #0]
 800595c:	9301      	str	r3, [sp, #4]
 800595e:	f000 f89d 	bl	8005a9c <_vfiprintf_r>
 8005962:	b002      	add	sp, #8
 8005964:	f85d eb04 	ldr.w	lr, [sp], #4
 8005968:	b003      	add	sp, #12
 800596a:	4770      	bx	lr
 800596c:	2000001c 	.word	0x2000001c

08005970 <memmove>:
 8005970:	4288      	cmp	r0, r1
 8005972:	b510      	push	{r4, lr}
 8005974:	eb01 0402 	add.w	r4, r1, r2
 8005978:	d902      	bls.n	8005980 <memmove+0x10>
 800597a:	4284      	cmp	r4, r0
 800597c:	4623      	mov	r3, r4
 800597e:	d807      	bhi.n	8005990 <memmove+0x20>
 8005980:	1e43      	subs	r3, r0, #1
 8005982:	42a1      	cmp	r1, r4
 8005984:	d008      	beq.n	8005998 <memmove+0x28>
 8005986:	f811 2b01 	ldrb.w	r2, [r1], #1
 800598a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800598e:	e7f8      	b.n	8005982 <memmove+0x12>
 8005990:	4402      	add	r2, r0
 8005992:	4601      	mov	r1, r0
 8005994:	428a      	cmp	r2, r1
 8005996:	d100      	bne.n	800599a <memmove+0x2a>
 8005998:	bd10      	pop	{r4, pc}
 800599a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800599e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80059a2:	e7f7      	b.n	8005994 <memmove+0x24>

080059a4 <_sbrk_r>:
 80059a4:	b538      	push	{r3, r4, r5, lr}
 80059a6:	4d06      	ldr	r5, [pc, #24]	@ (80059c0 <_sbrk_r+0x1c>)
 80059a8:	2300      	movs	r3, #0
 80059aa:	4604      	mov	r4, r0
 80059ac:	4608      	mov	r0, r1
 80059ae:	602b      	str	r3, [r5, #0]
 80059b0:	f7fb fb0e 	bl	8000fd0 <_sbrk>
 80059b4:	1c43      	adds	r3, r0, #1
 80059b6:	d102      	bne.n	80059be <_sbrk_r+0x1a>
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	b103      	cbz	r3, 80059be <_sbrk_r+0x1a>
 80059bc:	6023      	str	r3, [r4, #0]
 80059be:	bd38      	pop	{r3, r4, r5, pc}
 80059c0:	20000354 	.word	0x20000354

080059c4 <memcpy>:
 80059c4:	440a      	add	r2, r1
 80059c6:	4291      	cmp	r1, r2
 80059c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80059cc:	d100      	bne.n	80059d0 <memcpy+0xc>
 80059ce:	4770      	bx	lr
 80059d0:	b510      	push	{r4, lr}
 80059d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059da:	4291      	cmp	r1, r2
 80059dc:	d1f9      	bne.n	80059d2 <memcpy+0xe>
 80059de:	bd10      	pop	{r4, pc}

080059e0 <abort>:
 80059e0:	b508      	push	{r3, lr}
 80059e2:	2006      	movs	r0, #6
 80059e4:	f000 fa2e 	bl	8005e44 <raise>
 80059e8:	2001      	movs	r0, #1
 80059ea:	f7fb fa79 	bl	8000ee0 <_exit>

080059ee <_realloc_r>:
 80059ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059f2:	4680      	mov	r8, r0
 80059f4:	4615      	mov	r5, r2
 80059f6:	460c      	mov	r4, r1
 80059f8:	b921      	cbnz	r1, 8005a04 <_realloc_r+0x16>
 80059fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80059fe:	4611      	mov	r1, r2
 8005a00:	f7ff bb86 	b.w	8005110 <_malloc_r>
 8005a04:	b92a      	cbnz	r2, 8005a12 <_realloc_r+0x24>
 8005a06:	f7ff fb0f 	bl	8005028 <_free_r>
 8005a0a:	2400      	movs	r4, #0
 8005a0c:	4620      	mov	r0, r4
 8005a0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a12:	f000 fa33 	bl	8005e7c <_malloc_usable_size_r>
 8005a16:	4285      	cmp	r5, r0
 8005a18:	4606      	mov	r6, r0
 8005a1a:	d802      	bhi.n	8005a22 <_realloc_r+0x34>
 8005a1c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005a20:	d8f4      	bhi.n	8005a0c <_realloc_r+0x1e>
 8005a22:	4629      	mov	r1, r5
 8005a24:	4640      	mov	r0, r8
 8005a26:	f7ff fb73 	bl	8005110 <_malloc_r>
 8005a2a:	4607      	mov	r7, r0
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	d0ec      	beq.n	8005a0a <_realloc_r+0x1c>
 8005a30:	42b5      	cmp	r5, r6
 8005a32:	462a      	mov	r2, r5
 8005a34:	4621      	mov	r1, r4
 8005a36:	bf28      	it	cs
 8005a38:	4632      	movcs	r2, r6
 8005a3a:	f7ff ffc3 	bl	80059c4 <memcpy>
 8005a3e:	4621      	mov	r1, r4
 8005a40:	4640      	mov	r0, r8
 8005a42:	f7ff faf1 	bl	8005028 <_free_r>
 8005a46:	463c      	mov	r4, r7
 8005a48:	e7e0      	b.n	8005a0c <_realloc_r+0x1e>

08005a4a <__sfputc_r>:
 8005a4a:	6893      	ldr	r3, [r2, #8]
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	b410      	push	{r4}
 8005a52:	6093      	str	r3, [r2, #8]
 8005a54:	da08      	bge.n	8005a68 <__sfputc_r+0x1e>
 8005a56:	6994      	ldr	r4, [r2, #24]
 8005a58:	42a3      	cmp	r3, r4
 8005a5a:	db01      	blt.n	8005a60 <__sfputc_r+0x16>
 8005a5c:	290a      	cmp	r1, #10
 8005a5e:	d103      	bne.n	8005a68 <__sfputc_r+0x1e>
 8005a60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a64:	f000 b932 	b.w	8005ccc <__swbuf_r>
 8005a68:	6813      	ldr	r3, [r2, #0]
 8005a6a:	1c58      	adds	r0, r3, #1
 8005a6c:	6010      	str	r0, [r2, #0]
 8005a6e:	7019      	strb	r1, [r3, #0]
 8005a70:	4608      	mov	r0, r1
 8005a72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <__sfputs_r>:
 8005a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a7a:	4606      	mov	r6, r0
 8005a7c:	460f      	mov	r7, r1
 8005a7e:	4614      	mov	r4, r2
 8005a80:	18d5      	adds	r5, r2, r3
 8005a82:	42ac      	cmp	r4, r5
 8005a84:	d101      	bne.n	8005a8a <__sfputs_r+0x12>
 8005a86:	2000      	movs	r0, #0
 8005a88:	e007      	b.n	8005a9a <__sfputs_r+0x22>
 8005a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a8e:	463a      	mov	r2, r7
 8005a90:	4630      	mov	r0, r6
 8005a92:	f7ff ffda 	bl	8005a4a <__sfputc_r>
 8005a96:	1c43      	adds	r3, r0, #1
 8005a98:	d1f3      	bne.n	8005a82 <__sfputs_r+0xa>
 8005a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005a9c <_vfiprintf_r>:
 8005a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aa0:	460d      	mov	r5, r1
 8005aa2:	b09d      	sub	sp, #116	@ 0x74
 8005aa4:	4614      	mov	r4, r2
 8005aa6:	4698      	mov	r8, r3
 8005aa8:	4606      	mov	r6, r0
 8005aaa:	b118      	cbz	r0, 8005ab4 <_vfiprintf_r+0x18>
 8005aac:	6a03      	ldr	r3, [r0, #32]
 8005aae:	b90b      	cbnz	r3, 8005ab4 <_vfiprintf_r+0x18>
 8005ab0:	f7ff f986 	bl	8004dc0 <__sinit>
 8005ab4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ab6:	07d9      	lsls	r1, r3, #31
 8005ab8:	d405      	bmi.n	8005ac6 <_vfiprintf_r+0x2a>
 8005aba:	89ab      	ldrh	r3, [r5, #12]
 8005abc:	059a      	lsls	r2, r3, #22
 8005abe:	d402      	bmi.n	8005ac6 <_vfiprintf_r+0x2a>
 8005ac0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ac2:	f7ff fa90 	bl	8004fe6 <__retarget_lock_acquire_recursive>
 8005ac6:	89ab      	ldrh	r3, [r5, #12]
 8005ac8:	071b      	lsls	r3, r3, #28
 8005aca:	d501      	bpl.n	8005ad0 <_vfiprintf_r+0x34>
 8005acc:	692b      	ldr	r3, [r5, #16]
 8005ace:	b99b      	cbnz	r3, 8005af8 <_vfiprintf_r+0x5c>
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	4630      	mov	r0, r6
 8005ad4:	f000 f938 	bl	8005d48 <__swsetup_r>
 8005ad8:	b170      	cbz	r0, 8005af8 <_vfiprintf_r+0x5c>
 8005ada:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005adc:	07dc      	lsls	r4, r3, #31
 8005ade:	d504      	bpl.n	8005aea <_vfiprintf_r+0x4e>
 8005ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ae4:	b01d      	add	sp, #116	@ 0x74
 8005ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aea:	89ab      	ldrh	r3, [r5, #12]
 8005aec:	0598      	lsls	r0, r3, #22
 8005aee:	d4f7      	bmi.n	8005ae0 <_vfiprintf_r+0x44>
 8005af0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005af2:	f7ff fa79 	bl	8004fe8 <__retarget_lock_release_recursive>
 8005af6:	e7f3      	b.n	8005ae0 <_vfiprintf_r+0x44>
 8005af8:	2300      	movs	r3, #0
 8005afa:	9309      	str	r3, [sp, #36]	@ 0x24
 8005afc:	2320      	movs	r3, #32
 8005afe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b02:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b06:	2330      	movs	r3, #48	@ 0x30
 8005b08:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005cb8 <_vfiprintf_r+0x21c>
 8005b0c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b10:	f04f 0901 	mov.w	r9, #1
 8005b14:	4623      	mov	r3, r4
 8005b16:	469a      	mov	sl, r3
 8005b18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b1c:	b10a      	cbz	r2, 8005b22 <_vfiprintf_r+0x86>
 8005b1e:	2a25      	cmp	r2, #37	@ 0x25
 8005b20:	d1f9      	bne.n	8005b16 <_vfiprintf_r+0x7a>
 8005b22:	ebba 0b04 	subs.w	fp, sl, r4
 8005b26:	d00b      	beq.n	8005b40 <_vfiprintf_r+0xa4>
 8005b28:	465b      	mov	r3, fp
 8005b2a:	4622      	mov	r2, r4
 8005b2c:	4629      	mov	r1, r5
 8005b2e:	4630      	mov	r0, r6
 8005b30:	f7ff ffa2 	bl	8005a78 <__sfputs_r>
 8005b34:	3001      	adds	r0, #1
 8005b36:	f000 80a7 	beq.w	8005c88 <_vfiprintf_r+0x1ec>
 8005b3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b3c:	445a      	add	r2, fp
 8005b3e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b40:	f89a 3000 	ldrb.w	r3, [sl]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 809f 	beq.w	8005c88 <_vfiprintf_r+0x1ec>
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b54:	f10a 0a01 	add.w	sl, sl, #1
 8005b58:	9304      	str	r3, [sp, #16]
 8005b5a:	9307      	str	r3, [sp, #28]
 8005b5c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b60:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b62:	4654      	mov	r4, sl
 8005b64:	2205      	movs	r2, #5
 8005b66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b6a:	4853      	ldr	r0, [pc, #332]	@ (8005cb8 <_vfiprintf_r+0x21c>)
 8005b6c:	f7fa fb60 	bl	8000230 <memchr>
 8005b70:	9a04      	ldr	r2, [sp, #16]
 8005b72:	b9d8      	cbnz	r0, 8005bac <_vfiprintf_r+0x110>
 8005b74:	06d1      	lsls	r1, r2, #27
 8005b76:	bf44      	itt	mi
 8005b78:	2320      	movmi	r3, #32
 8005b7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b7e:	0713      	lsls	r3, r2, #28
 8005b80:	bf44      	itt	mi
 8005b82:	232b      	movmi	r3, #43	@ 0x2b
 8005b84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b88:	f89a 3000 	ldrb.w	r3, [sl]
 8005b8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b8e:	d015      	beq.n	8005bbc <_vfiprintf_r+0x120>
 8005b90:	9a07      	ldr	r2, [sp, #28]
 8005b92:	4654      	mov	r4, sl
 8005b94:	2000      	movs	r0, #0
 8005b96:	f04f 0c0a 	mov.w	ip, #10
 8005b9a:	4621      	mov	r1, r4
 8005b9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ba0:	3b30      	subs	r3, #48	@ 0x30
 8005ba2:	2b09      	cmp	r3, #9
 8005ba4:	d94b      	bls.n	8005c3e <_vfiprintf_r+0x1a2>
 8005ba6:	b1b0      	cbz	r0, 8005bd6 <_vfiprintf_r+0x13a>
 8005ba8:	9207      	str	r2, [sp, #28]
 8005baa:	e014      	b.n	8005bd6 <_vfiprintf_r+0x13a>
 8005bac:	eba0 0308 	sub.w	r3, r0, r8
 8005bb0:	fa09 f303 	lsl.w	r3, r9, r3
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	9304      	str	r3, [sp, #16]
 8005bb8:	46a2      	mov	sl, r4
 8005bba:	e7d2      	b.n	8005b62 <_vfiprintf_r+0xc6>
 8005bbc:	9b03      	ldr	r3, [sp, #12]
 8005bbe:	1d19      	adds	r1, r3, #4
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	9103      	str	r1, [sp, #12]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	bfbb      	ittet	lt
 8005bc8:	425b      	neglt	r3, r3
 8005bca:	f042 0202 	orrlt.w	r2, r2, #2
 8005bce:	9307      	strge	r3, [sp, #28]
 8005bd0:	9307      	strlt	r3, [sp, #28]
 8005bd2:	bfb8      	it	lt
 8005bd4:	9204      	strlt	r2, [sp, #16]
 8005bd6:	7823      	ldrb	r3, [r4, #0]
 8005bd8:	2b2e      	cmp	r3, #46	@ 0x2e
 8005bda:	d10a      	bne.n	8005bf2 <_vfiprintf_r+0x156>
 8005bdc:	7863      	ldrb	r3, [r4, #1]
 8005bde:	2b2a      	cmp	r3, #42	@ 0x2a
 8005be0:	d132      	bne.n	8005c48 <_vfiprintf_r+0x1ac>
 8005be2:	9b03      	ldr	r3, [sp, #12]
 8005be4:	1d1a      	adds	r2, r3, #4
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	9203      	str	r2, [sp, #12]
 8005bea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005bee:	3402      	adds	r4, #2
 8005bf0:	9305      	str	r3, [sp, #20]
 8005bf2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005cc8 <_vfiprintf_r+0x22c>
 8005bf6:	7821      	ldrb	r1, [r4, #0]
 8005bf8:	2203      	movs	r2, #3
 8005bfa:	4650      	mov	r0, sl
 8005bfc:	f7fa fb18 	bl	8000230 <memchr>
 8005c00:	b138      	cbz	r0, 8005c12 <_vfiprintf_r+0x176>
 8005c02:	9b04      	ldr	r3, [sp, #16]
 8005c04:	eba0 000a 	sub.w	r0, r0, sl
 8005c08:	2240      	movs	r2, #64	@ 0x40
 8005c0a:	4082      	lsls	r2, r0
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	3401      	adds	r4, #1
 8005c10:	9304      	str	r3, [sp, #16]
 8005c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c16:	4829      	ldr	r0, [pc, #164]	@ (8005cbc <_vfiprintf_r+0x220>)
 8005c18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c1c:	2206      	movs	r2, #6
 8005c1e:	f7fa fb07 	bl	8000230 <memchr>
 8005c22:	2800      	cmp	r0, #0
 8005c24:	d03f      	beq.n	8005ca6 <_vfiprintf_r+0x20a>
 8005c26:	4b26      	ldr	r3, [pc, #152]	@ (8005cc0 <_vfiprintf_r+0x224>)
 8005c28:	bb1b      	cbnz	r3, 8005c72 <_vfiprintf_r+0x1d6>
 8005c2a:	9b03      	ldr	r3, [sp, #12]
 8005c2c:	3307      	adds	r3, #7
 8005c2e:	f023 0307 	bic.w	r3, r3, #7
 8005c32:	3308      	adds	r3, #8
 8005c34:	9303      	str	r3, [sp, #12]
 8005c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c38:	443b      	add	r3, r7
 8005c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c3c:	e76a      	b.n	8005b14 <_vfiprintf_r+0x78>
 8005c3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c42:	460c      	mov	r4, r1
 8005c44:	2001      	movs	r0, #1
 8005c46:	e7a8      	b.n	8005b9a <_vfiprintf_r+0xfe>
 8005c48:	2300      	movs	r3, #0
 8005c4a:	3401      	adds	r4, #1
 8005c4c:	9305      	str	r3, [sp, #20]
 8005c4e:	4619      	mov	r1, r3
 8005c50:	f04f 0c0a 	mov.w	ip, #10
 8005c54:	4620      	mov	r0, r4
 8005c56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c5a:	3a30      	subs	r2, #48	@ 0x30
 8005c5c:	2a09      	cmp	r2, #9
 8005c5e:	d903      	bls.n	8005c68 <_vfiprintf_r+0x1cc>
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d0c6      	beq.n	8005bf2 <_vfiprintf_r+0x156>
 8005c64:	9105      	str	r1, [sp, #20]
 8005c66:	e7c4      	b.n	8005bf2 <_vfiprintf_r+0x156>
 8005c68:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c6c:	4604      	mov	r4, r0
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e7f0      	b.n	8005c54 <_vfiprintf_r+0x1b8>
 8005c72:	ab03      	add	r3, sp, #12
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	462a      	mov	r2, r5
 8005c78:	4b12      	ldr	r3, [pc, #72]	@ (8005cc4 <_vfiprintf_r+0x228>)
 8005c7a:	a904      	add	r1, sp, #16
 8005c7c:	4630      	mov	r0, r6
 8005c7e:	f3af 8000 	nop.w
 8005c82:	4607      	mov	r7, r0
 8005c84:	1c78      	adds	r0, r7, #1
 8005c86:	d1d6      	bne.n	8005c36 <_vfiprintf_r+0x19a>
 8005c88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c8a:	07d9      	lsls	r1, r3, #31
 8005c8c:	d405      	bmi.n	8005c9a <_vfiprintf_r+0x1fe>
 8005c8e:	89ab      	ldrh	r3, [r5, #12]
 8005c90:	059a      	lsls	r2, r3, #22
 8005c92:	d402      	bmi.n	8005c9a <_vfiprintf_r+0x1fe>
 8005c94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c96:	f7ff f9a7 	bl	8004fe8 <__retarget_lock_release_recursive>
 8005c9a:	89ab      	ldrh	r3, [r5, #12]
 8005c9c:	065b      	lsls	r3, r3, #25
 8005c9e:	f53f af1f 	bmi.w	8005ae0 <_vfiprintf_r+0x44>
 8005ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ca4:	e71e      	b.n	8005ae4 <_vfiprintf_r+0x48>
 8005ca6:	ab03      	add	r3, sp, #12
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	462a      	mov	r2, r5
 8005cac:	4b05      	ldr	r3, [pc, #20]	@ (8005cc4 <_vfiprintf_r+0x228>)
 8005cae:	a904      	add	r1, sp, #16
 8005cb0:	4630      	mov	r0, r6
 8005cb2:	f7ff fc7f 	bl	80055b4 <_printf_i>
 8005cb6:	e7e4      	b.n	8005c82 <_vfiprintf_r+0x1e6>
 8005cb8:	080060a3 	.word	0x080060a3
 8005cbc:	080060ad 	.word	0x080060ad
 8005cc0:	00000000 	.word	0x00000000
 8005cc4:	08005a79 	.word	0x08005a79
 8005cc8:	080060a9 	.word	0x080060a9

08005ccc <__swbuf_r>:
 8005ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cce:	460e      	mov	r6, r1
 8005cd0:	4614      	mov	r4, r2
 8005cd2:	4605      	mov	r5, r0
 8005cd4:	b118      	cbz	r0, 8005cde <__swbuf_r+0x12>
 8005cd6:	6a03      	ldr	r3, [r0, #32]
 8005cd8:	b90b      	cbnz	r3, 8005cde <__swbuf_r+0x12>
 8005cda:	f7ff f871 	bl	8004dc0 <__sinit>
 8005cde:	69a3      	ldr	r3, [r4, #24]
 8005ce0:	60a3      	str	r3, [r4, #8]
 8005ce2:	89a3      	ldrh	r3, [r4, #12]
 8005ce4:	071a      	lsls	r2, r3, #28
 8005ce6:	d501      	bpl.n	8005cec <__swbuf_r+0x20>
 8005ce8:	6923      	ldr	r3, [r4, #16]
 8005cea:	b943      	cbnz	r3, 8005cfe <__swbuf_r+0x32>
 8005cec:	4621      	mov	r1, r4
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f000 f82a 	bl	8005d48 <__swsetup_r>
 8005cf4:	b118      	cbz	r0, 8005cfe <__swbuf_r+0x32>
 8005cf6:	f04f 37ff 	mov.w	r7, #4294967295
 8005cfa:	4638      	mov	r0, r7
 8005cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cfe:	6823      	ldr	r3, [r4, #0]
 8005d00:	6922      	ldr	r2, [r4, #16]
 8005d02:	1a98      	subs	r0, r3, r2
 8005d04:	6963      	ldr	r3, [r4, #20]
 8005d06:	b2f6      	uxtb	r6, r6
 8005d08:	4283      	cmp	r3, r0
 8005d0a:	4637      	mov	r7, r6
 8005d0c:	dc05      	bgt.n	8005d1a <__swbuf_r+0x4e>
 8005d0e:	4621      	mov	r1, r4
 8005d10:	4628      	mov	r0, r5
 8005d12:	f7ff fdf3 	bl	80058fc <_fflush_r>
 8005d16:	2800      	cmp	r0, #0
 8005d18:	d1ed      	bne.n	8005cf6 <__swbuf_r+0x2a>
 8005d1a:	68a3      	ldr	r3, [r4, #8]
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	60a3      	str	r3, [r4, #8]
 8005d20:	6823      	ldr	r3, [r4, #0]
 8005d22:	1c5a      	adds	r2, r3, #1
 8005d24:	6022      	str	r2, [r4, #0]
 8005d26:	701e      	strb	r6, [r3, #0]
 8005d28:	6962      	ldr	r2, [r4, #20]
 8005d2a:	1c43      	adds	r3, r0, #1
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d004      	beq.n	8005d3a <__swbuf_r+0x6e>
 8005d30:	89a3      	ldrh	r3, [r4, #12]
 8005d32:	07db      	lsls	r3, r3, #31
 8005d34:	d5e1      	bpl.n	8005cfa <__swbuf_r+0x2e>
 8005d36:	2e0a      	cmp	r6, #10
 8005d38:	d1df      	bne.n	8005cfa <__swbuf_r+0x2e>
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	f7ff fddd 	bl	80058fc <_fflush_r>
 8005d42:	2800      	cmp	r0, #0
 8005d44:	d0d9      	beq.n	8005cfa <__swbuf_r+0x2e>
 8005d46:	e7d6      	b.n	8005cf6 <__swbuf_r+0x2a>

08005d48 <__swsetup_r>:
 8005d48:	b538      	push	{r3, r4, r5, lr}
 8005d4a:	4b29      	ldr	r3, [pc, #164]	@ (8005df0 <__swsetup_r+0xa8>)
 8005d4c:	4605      	mov	r5, r0
 8005d4e:	6818      	ldr	r0, [r3, #0]
 8005d50:	460c      	mov	r4, r1
 8005d52:	b118      	cbz	r0, 8005d5c <__swsetup_r+0x14>
 8005d54:	6a03      	ldr	r3, [r0, #32]
 8005d56:	b90b      	cbnz	r3, 8005d5c <__swsetup_r+0x14>
 8005d58:	f7ff f832 	bl	8004dc0 <__sinit>
 8005d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d60:	0719      	lsls	r1, r3, #28
 8005d62:	d422      	bmi.n	8005daa <__swsetup_r+0x62>
 8005d64:	06da      	lsls	r2, r3, #27
 8005d66:	d407      	bmi.n	8005d78 <__swsetup_r+0x30>
 8005d68:	2209      	movs	r2, #9
 8005d6a:	602a      	str	r2, [r5, #0]
 8005d6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d70:	81a3      	strh	r3, [r4, #12]
 8005d72:	f04f 30ff 	mov.w	r0, #4294967295
 8005d76:	e033      	b.n	8005de0 <__swsetup_r+0x98>
 8005d78:	0758      	lsls	r0, r3, #29
 8005d7a:	d512      	bpl.n	8005da2 <__swsetup_r+0x5a>
 8005d7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d7e:	b141      	cbz	r1, 8005d92 <__swsetup_r+0x4a>
 8005d80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d84:	4299      	cmp	r1, r3
 8005d86:	d002      	beq.n	8005d8e <__swsetup_r+0x46>
 8005d88:	4628      	mov	r0, r5
 8005d8a:	f7ff f94d 	bl	8005028 <_free_r>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d92:	89a3      	ldrh	r3, [r4, #12]
 8005d94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005d98:	81a3      	strh	r3, [r4, #12]
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	6063      	str	r3, [r4, #4]
 8005d9e:	6923      	ldr	r3, [r4, #16]
 8005da0:	6023      	str	r3, [r4, #0]
 8005da2:	89a3      	ldrh	r3, [r4, #12]
 8005da4:	f043 0308 	orr.w	r3, r3, #8
 8005da8:	81a3      	strh	r3, [r4, #12]
 8005daa:	6923      	ldr	r3, [r4, #16]
 8005dac:	b94b      	cbnz	r3, 8005dc2 <__swsetup_r+0x7a>
 8005dae:	89a3      	ldrh	r3, [r4, #12]
 8005db0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005db4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005db8:	d003      	beq.n	8005dc2 <__swsetup_r+0x7a>
 8005dba:	4621      	mov	r1, r4
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	f000 f88b 	bl	8005ed8 <__smakebuf_r>
 8005dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dc6:	f013 0201 	ands.w	r2, r3, #1
 8005dca:	d00a      	beq.n	8005de2 <__swsetup_r+0x9a>
 8005dcc:	2200      	movs	r2, #0
 8005dce:	60a2      	str	r2, [r4, #8]
 8005dd0:	6962      	ldr	r2, [r4, #20]
 8005dd2:	4252      	negs	r2, r2
 8005dd4:	61a2      	str	r2, [r4, #24]
 8005dd6:	6922      	ldr	r2, [r4, #16]
 8005dd8:	b942      	cbnz	r2, 8005dec <__swsetup_r+0xa4>
 8005dda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005dde:	d1c5      	bne.n	8005d6c <__swsetup_r+0x24>
 8005de0:	bd38      	pop	{r3, r4, r5, pc}
 8005de2:	0799      	lsls	r1, r3, #30
 8005de4:	bf58      	it	pl
 8005de6:	6962      	ldrpl	r2, [r4, #20]
 8005de8:	60a2      	str	r2, [r4, #8]
 8005dea:	e7f4      	b.n	8005dd6 <__swsetup_r+0x8e>
 8005dec:	2000      	movs	r0, #0
 8005dee:	e7f7      	b.n	8005de0 <__swsetup_r+0x98>
 8005df0:	2000001c 	.word	0x2000001c

08005df4 <_raise_r>:
 8005df4:	291f      	cmp	r1, #31
 8005df6:	b538      	push	{r3, r4, r5, lr}
 8005df8:	4605      	mov	r5, r0
 8005dfa:	460c      	mov	r4, r1
 8005dfc:	d904      	bls.n	8005e08 <_raise_r+0x14>
 8005dfe:	2316      	movs	r3, #22
 8005e00:	6003      	str	r3, [r0, #0]
 8005e02:	f04f 30ff 	mov.w	r0, #4294967295
 8005e06:	bd38      	pop	{r3, r4, r5, pc}
 8005e08:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005e0a:	b112      	cbz	r2, 8005e12 <_raise_r+0x1e>
 8005e0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005e10:	b94b      	cbnz	r3, 8005e26 <_raise_r+0x32>
 8005e12:	4628      	mov	r0, r5
 8005e14:	f000 f830 	bl	8005e78 <_getpid_r>
 8005e18:	4622      	mov	r2, r4
 8005e1a:	4601      	mov	r1, r0
 8005e1c:	4628      	mov	r0, r5
 8005e1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e22:	f000 b817 	b.w	8005e54 <_kill_r>
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d00a      	beq.n	8005e40 <_raise_r+0x4c>
 8005e2a:	1c59      	adds	r1, r3, #1
 8005e2c:	d103      	bne.n	8005e36 <_raise_r+0x42>
 8005e2e:	2316      	movs	r3, #22
 8005e30:	6003      	str	r3, [r0, #0]
 8005e32:	2001      	movs	r0, #1
 8005e34:	e7e7      	b.n	8005e06 <_raise_r+0x12>
 8005e36:	2100      	movs	r1, #0
 8005e38:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005e3c:	4620      	mov	r0, r4
 8005e3e:	4798      	blx	r3
 8005e40:	2000      	movs	r0, #0
 8005e42:	e7e0      	b.n	8005e06 <_raise_r+0x12>

08005e44 <raise>:
 8005e44:	4b02      	ldr	r3, [pc, #8]	@ (8005e50 <raise+0xc>)
 8005e46:	4601      	mov	r1, r0
 8005e48:	6818      	ldr	r0, [r3, #0]
 8005e4a:	f7ff bfd3 	b.w	8005df4 <_raise_r>
 8005e4e:	bf00      	nop
 8005e50:	2000001c 	.word	0x2000001c

08005e54 <_kill_r>:
 8005e54:	b538      	push	{r3, r4, r5, lr}
 8005e56:	4d07      	ldr	r5, [pc, #28]	@ (8005e74 <_kill_r+0x20>)
 8005e58:	2300      	movs	r3, #0
 8005e5a:	4604      	mov	r4, r0
 8005e5c:	4608      	mov	r0, r1
 8005e5e:	4611      	mov	r1, r2
 8005e60:	602b      	str	r3, [r5, #0]
 8005e62:	f7fb f82d 	bl	8000ec0 <_kill>
 8005e66:	1c43      	adds	r3, r0, #1
 8005e68:	d102      	bne.n	8005e70 <_kill_r+0x1c>
 8005e6a:	682b      	ldr	r3, [r5, #0]
 8005e6c:	b103      	cbz	r3, 8005e70 <_kill_r+0x1c>
 8005e6e:	6023      	str	r3, [r4, #0]
 8005e70:	bd38      	pop	{r3, r4, r5, pc}
 8005e72:	bf00      	nop
 8005e74:	20000354 	.word	0x20000354

08005e78 <_getpid_r>:
 8005e78:	f7fb b81a 	b.w	8000eb0 <_getpid>

08005e7c <_malloc_usable_size_r>:
 8005e7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e80:	1f18      	subs	r0, r3, #4
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	bfbc      	itt	lt
 8005e86:	580b      	ldrlt	r3, [r1, r0]
 8005e88:	18c0      	addlt	r0, r0, r3
 8005e8a:	4770      	bx	lr

08005e8c <__swhatbuf_r>:
 8005e8c:	b570      	push	{r4, r5, r6, lr}
 8005e8e:	460c      	mov	r4, r1
 8005e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e94:	2900      	cmp	r1, #0
 8005e96:	b096      	sub	sp, #88	@ 0x58
 8005e98:	4615      	mov	r5, r2
 8005e9a:	461e      	mov	r6, r3
 8005e9c:	da0d      	bge.n	8005eba <__swhatbuf_r+0x2e>
 8005e9e:	89a3      	ldrh	r3, [r4, #12]
 8005ea0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005ea4:	f04f 0100 	mov.w	r1, #0
 8005ea8:	bf14      	ite	ne
 8005eaa:	2340      	movne	r3, #64	@ 0x40
 8005eac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005eb0:	2000      	movs	r0, #0
 8005eb2:	6031      	str	r1, [r6, #0]
 8005eb4:	602b      	str	r3, [r5, #0]
 8005eb6:	b016      	add	sp, #88	@ 0x58
 8005eb8:	bd70      	pop	{r4, r5, r6, pc}
 8005eba:	466a      	mov	r2, sp
 8005ebc:	f000 f848 	bl	8005f50 <_fstat_r>
 8005ec0:	2800      	cmp	r0, #0
 8005ec2:	dbec      	blt.n	8005e9e <__swhatbuf_r+0x12>
 8005ec4:	9901      	ldr	r1, [sp, #4]
 8005ec6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005eca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005ece:	4259      	negs	r1, r3
 8005ed0:	4159      	adcs	r1, r3
 8005ed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ed6:	e7eb      	b.n	8005eb0 <__swhatbuf_r+0x24>

08005ed8 <__smakebuf_r>:
 8005ed8:	898b      	ldrh	r3, [r1, #12]
 8005eda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005edc:	079d      	lsls	r5, r3, #30
 8005ede:	4606      	mov	r6, r0
 8005ee0:	460c      	mov	r4, r1
 8005ee2:	d507      	bpl.n	8005ef4 <__smakebuf_r+0x1c>
 8005ee4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005ee8:	6023      	str	r3, [r4, #0]
 8005eea:	6123      	str	r3, [r4, #16]
 8005eec:	2301      	movs	r3, #1
 8005eee:	6163      	str	r3, [r4, #20]
 8005ef0:	b003      	add	sp, #12
 8005ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ef4:	ab01      	add	r3, sp, #4
 8005ef6:	466a      	mov	r2, sp
 8005ef8:	f7ff ffc8 	bl	8005e8c <__swhatbuf_r>
 8005efc:	9f00      	ldr	r7, [sp, #0]
 8005efe:	4605      	mov	r5, r0
 8005f00:	4639      	mov	r1, r7
 8005f02:	4630      	mov	r0, r6
 8005f04:	f7ff f904 	bl	8005110 <_malloc_r>
 8005f08:	b948      	cbnz	r0, 8005f1e <__smakebuf_r+0x46>
 8005f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f0e:	059a      	lsls	r2, r3, #22
 8005f10:	d4ee      	bmi.n	8005ef0 <__smakebuf_r+0x18>
 8005f12:	f023 0303 	bic.w	r3, r3, #3
 8005f16:	f043 0302 	orr.w	r3, r3, #2
 8005f1a:	81a3      	strh	r3, [r4, #12]
 8005f1c:	e7e2      	b.n	8005ee4 <__smakebuf_r+0xc>
 8005f1e:	89a3      	ldrh	r3, [r4, #12]
 8005f20:	6020      	str	r0, [r4, #0]
 8005f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f26:	81a3      	strh	r3, [r4, #12]
 8005f28:	9b01      	ldr	r3, [sp, #4]
 8005f2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005f2e:	b15b      	cbz	r3, 8005f48 <__smakebuf_r+0x70>
 8005f30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f34:	4630      	mov	r0, r6
 8005f36:	f000 f81d 	bl	8005f74 <_isatty_r>
 8005f3a:	b128      	cbz	r0, 8005f48 <__smakebuf_r+0x70>
 8005f3c:	89a3      	ldrh	r3, [r4, #12]
 8005f3e:	f023 0303 	bic.w	r3, r3, #3
 8005f42:	f043 0301 	orr.w	r3, r3, #1
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	431d      	orrs	r5, r3
 8005f4c:	81a5      	strh	r5, [r4, #12]
 8005f4e:	e7cf      	b.n	8005ef0 <__smakebuf_r+0x18>

08005f50 <_fstat_r>:
 8005f50:	b538      	push	{r3, r4, r5, lr}
 8005f52:	4d07      	ldr	r5, [pc, #28]	@ (8005f70 <_fstat_r+0x20>)
 8005f54:	2300      	movs	r3, #0
 8005f56:	4604      	mov	r4, r0
 8005f58:	4608      	mov	r0, r1
 8005f5a:	4611      	mov	r1, r2
 8005f5c:	602b      	str	r3, [r5, #0]
 8005f5e:	f7fb f80f 	bl	8000f80 <_fstat>
 8005f62:	1c43      	adds	r3, r0, #1
 8005f64:	d102      	bne.n	8005f6c <_fstat_r+0x1c>
 8005f66:	682b      	ldr	r3, [r5, #0]
 8005f68:	b103      	cbz	r3, 8005f6c <_fstat_r+0x1c>
 8005f6a:	6023      	str	r3, [r4, #0]
 8005f6c:	bd38      	pop	{r3, r4, r5, pc}
 8005f6e:	bf00      	nop
 8005f70:	20000354 	.word	0x20000354

08005f74 <_isatty_r>:
 8005f74:	b538      	push	{r3, r4, r5, lr}
 8005f76:	4d06      	ldr	r5, [pc, #24]	@ (8005f90 <_isatty_r+0x1c>)
 8005f78:	2300      	movs	r3, #0
 8005f7a:	4604      	mov	r4, r0
 8005f7c:	4608      	mov	r0, r1
 8005f7e:	602b      	str	r3, [r5, #0]
 8005f80:	f7fb f80e 	bl	8000fa0 <_isatty>
 8005f84:	1c43      	adds	r3, r0, #1
 8005f86:	d102      	bne.n	8005f8e <_isatty_r+0x1a>
 8005f88:	682b      	ldr	r3, [r5, #0]
 8005f8a:	b103      	cbz	r3, 8005f8e <_isatty_r+0x1a>
 8005f8c:	6023      	str	r3, [r4, #0]
 8005f8e:	bd38      	pop	{r3, r4, r5, pc}
 8005f90:	20000354 	.word	0x20000354

08005f94 <_init>:
 8005f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f96:	bf00      	nop
 8005f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f9a:	bc08      	pop	{r3}
 8005f9c:	469e      	mov	lr, r3
 8005f9e:	4770      	bx	lr

08005fa0 <_fini>:
 8005fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa2:	bf00      	nop
 8005fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fa6:	bc08      	pop	{r3}
 8005fa8:	469e      	mov	lr, r3
 8005faa:	4770      	bx	lr
