// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module data_transfer_f (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fmap_TDATA,
        fmap_TVALID,
        fmap_TREADY,
        W_BRAM_0_address0,
        W_BRAM_0_ce0,
        W_BRAM_0_we0,
        W_BRAM_0_d0,
        W_BRAM_1_address0,
        W_BRAM_1_ce0,
        W_BRAM_1_we0,
        W_BRAM_1_d0,
        W_BRAM_2_address0,
        W_BRAM_2_ce0,
        W_BRAM_2_we0,
        W_BRAM_2_d0,
        W_BRAM_3_address0,
        W_BRAM_3_ce0,
        W_BRAM_3_we0,
        W_BRAM_3_d0,
        W_BRAM_4_address0,
        W_BRAM_4_ce0,
        W_BRAM_4_we0,
        W_BRAM_4_d0,
        W_BRAM_5_address0,
        W_BRAM_5_ce0,
        W_BRAM_5_we0,
        W_BRAM_5_d0,
        W_BRAM_6_address0,
        W_BRAM_6_ce0,
        W_BRAM_6_we0,
        W_BRAM_6_d0,
        W_BRAM_7_address0,
        W_BRAM_7_ce0,
        W_BRAM_7_we0,
        W_BRAM_7_d0,
        W_BRAM_8_address0,
        W_BRAM_8_ce0,
        W_BRAM_8_we0,
        W_BRAM_8_d0,
        W_BRAM_9_address0,
        W_BRAM_9_ce0,
        W_BRAM_9_we0,
        W_BRAM_9_d0,
        W_BRAM_10_address0,
        W_BRAM_10_ce0,
        W_BRAM_10_we0,
        W_BRAM_10_d0,
        W_BRAM_11_address0,
        W_BRAM_11_ce0,
        W_BRAM_11_we0,
        W_BRAM_11_d0,
        W_BRAM_12_address0,
        W_BRAM_12_ce0,
        W_BRAM_12_we0,
        W_BRAM_12_d0,
        W_BRAM_13_address0,
        W_BRAM_13_ce0,
        W_BRAM_13_we0,
        W_BRAM_13_d0,
        W_BRAM_14_address0,
        W_BRAM_14_ce0,
        W_BRAM_14_we0,
        W_BRAM_14_d0,
        W_BRAM_15_address0,
        W_BRAM_15_ce0,
        W_BRAM_15_we0,
        W_BRAM_15_d0,
        W_BRAM_16_address0,
        W_BRAM_16_ce0,
        W_BRAM_16_we0,
        W_BRAM_16_d0,
        W_BRAM_17_address0,
        W_BRAM_17_ce0,
        W_BRAM_17_we0,
        W_BRAM_17_d0,
        W_BRAM_18_address0,
        W_BRAM_18_ce0,
        W_BRAM_18_we0,
        W_BRAM_18_d0,
        W_BRAM_19_address0,
        W_BRAM_19_ce0,
        W_BRAM_19_we0,
        W_BRAM_19_d0,
        W_BRAM_20_address0,
        W_BRAM_20_ce0,
        W_BRAM_20_we0,
        W_BRAM_20_d0,
        W_BRAM_21_address0,
        W_BRAM_21_ce0,
        W_BRAM_21_we0,
        W_BRAM_21_d0,
        W_BRAM_22_address0,
        W_BRAM_22_ce0,
        W_BRAM_22_we0,
        W_BRAM_22_d0,
        W_BRAM_23_address0,
        W_BRAM_23_ce0,
        W_BRAM_23_we0,
        W_BRAM_23_d0,
        W_BRAM_24_address0,
        W_BRAM_24_ce0,
        W_BRAM_24_we0,
        W_BRAM_24_d0,
        W_BRAM_25_address0,
        W_BRAM_25_ce0,
        W_BRAM_25_we0,
        W_BRAM_25_d0,
        W_BRAM_26_address0,
        W_BRAM_26_ce0,
        W_BRAM_26_we0,
        W_BRAM_26_d0,
        W_BRAM_27_address0,
        W_BRAM_27_ce0,
        W_BRAM_27_we0,
        W_BRAM_27_d0,
        W_BRAM_28_address0,
        W_BRAM_28_ce0,
        W_BRAM_28_we0,
        W_BRAM_28_d0,
        W_BRAM_29_address0,
        W_BRAM_29_ce0,
        W_BRAM_29_we0,
        W_BRAM_29_d0,
        W_BRAM_30_address0,
        W_BRAM_30_ce0,
        W_BRAM_30_we0,
        W_BRAM_30_d0,
        W_BRAM_31_address0,
        W_BRAM_31_ce0,
        W_BRAM_31_we0,
        W_BRAM_31_d0,
        W_BRAM_32_address0,
        W_BRAM_32_ce0,
        W_BRAM_32_we0,
        W_BRAM_32_d0,
        W_BRAM_33_address0,
        W_BRAM_33_ce0,
        W_BRAM_33_we0,
        W_BRAM_33_d0,
        W_BRAM_34_address0,
        W_BRAM_34_ce0,
        W_BRAM_34_we0,
        W_BRAM_34_d0,
        W_BRAM_35_address0,
        W_BRAM_35_ce0,
        W_BRAM_35_we0,
        W_BRAM_35_d0,
        W_BRAM_36_address0,
        W_BRAM_36_ce0,
        W_BRAM_36_we0,
        W_BRAM_36_d0,
        W_BRAM_37_address0,
        W_BRAM_37_ce0,
        W_BRAM_37_we0,
        W_BRAM_37_d0,
        W_BRAM_38_address0,
        W_BRAM_38_ce0,
        W_BRAM_38_we0,
        W_BRAM_38_d0,
        W_BRAM_39_address0,
        W_BRAM_39_ce0,
        W_BRAM_39_we0,
        W_BRAM_39_d0,
        W_BRAM_40_address0,
        W_BRAM_40_ce0,
        W_BRAM_40_we0,
        W_BRAM_40_d0,
        W_BRAM_41_address0,
        W_BRAM_41_ce0,
        W_BRAM_41_we0,
        W_BRAM_41_d0,
        W_BRAM_42_address0,
        W_BRAM_42_ce0,
        W_BRAM_42_we0,
        W_BRAM_42_d0,
        W_BRAM_43_address0,
        W_BRAM_43_ce0,
        W_BRAM_43_we0,
        W_BRAM_43_d0,
        W_BRAM_44_address0,
        W_BRAM_44_ce0,
        W_BRAM_44_we0,
        W_BRAM_44_d0,
        W_BRAM_45_address0,
        W_BRAM_45_ce0,
        W_BRAM_45_we0,
        W_BRAM_45_d0,
        W_BRAM_46_address0,
        W_BRAM_46_ce0,
        W_BRAM_46_we0,
        W_BRAM_46_d0,
        W_BRAM_47_address0,
        W_BRAM_47_ce0,
        W_BRAM_47_we0,
        W_BRAM_47_d0,
        W_BRAM_48_address0,
        W_BRAM_48_ce0,
        W_BRAM_48_we0,
        W_BRAM_48_d0,
        W_BRAM_49_address0,
        W_BRAM_49_ce0,
        W_BRAM_49_we0,
        W_BRAM_49_d0,
        W_BRAM_50_address0,
        W_BRAM_50_ce0,
        W_BRAM_50_we0,
        W_BRAM_50_d0,
        W_BRAM_51_address0,
        W_BRAM_51_ce0,
        W_BRAM_51_we0,
        W_BRAM_51_d0,
        W_BRAM_52_address0,
        W_BRAM_52_ce0,
        W_BRAM_52_we0,
        W_BRAM_52_d0,
        W_BRAM_53_address0,
        W_BRAM_53_ce0,
        W_BRAM_53_we0,
        W_BRAM_53_d0,
        W_BRAM_54_address0,
        W_BRAM_54_ce0,
        W_BRAM_54_we0,
        W_BRAM_54_d0,
        W_BRAM_55_address0,
        W_BRAM_55_ce0,
        W_BRAM_55_we0,
        W_BRAM_55_d0,
        W_BRAM_56_address0,
        W_BRAM_56_ce0,
        W_BRAM_56_we0,
        W_BRAM_56_d0,
        W_BRAM_57_address0,
        W_BRAM_57_ce0,
        W_BRAM_57_we0,
        W_BRAM_57_d0,
        W_BRAM_58_address0,
        W_BRAM_58_ce0,
        W_BRAM_58_we0,
        W_BRAM_58_d0,
        W_BRAM_59_address0,
        W_BRAM_59_ce0,
        W_BRAM_59_we0,
        W_BRAM_59_d0,
        W_BRAM_60_address0,
        W_BRAM_60_ce0,
        W_BRAM_60_we0,
        W_BRAM_60_d0,
        W_BRAM_61_address0,
        W_BRAM_61_ce0,
        W_BRAM_61_we0,
        W_BRAM_61_d0,
        W_BRAM_62_address0,
        W_BRAM_62_ce0,
        W_BRAM_62_we0,
        W_BRAM_62_d0,
        W_BRAM_63_address0,
        W_BRAM_63_ce0,
        W_BRAM_63_we0,
        W_BRAM_63_d0,
        W_BRAM_64_address0,
        W_BRAM_64_ce0,
        W_BRAM_64_we0,
        W_BRAM_64_d0,
        W_BRAM_65_address0,
        W_BRAM_65_ce0,
        W_BRAM_65_we0,
        W_BRAM_65_d0,
        W_BRAM_66_address0,
        W_BRAM_66_ce0,
        W_BRAM_66_we0,
        W_BRAM_66_d0,
        W_BRAM_67_address0,
        W_BRAM_67_ce0,
        W_BRAM_67_we0,
        W_BRAM_67_d0,
        W_BRAM_68_address0,
        W_BRAM_68_ce0,
        W_BRAM_68_we0,
        W_BRAM_68_d0,
        W_BRAM_69_address0,
        W_BRAM_69_ce0,
        W_BRAM_69_we0,
        W_BRAM_69_d0,
        W_BRAM_70_address0,
        W_BRAM_70_ce0,
        W_BRAM_70_we0,
        W_BRAM_70_d0,
        W_BRAM_71_address0,
        W_BRAM_71_ce0,
        W_BRAM_71_we0,
        W_BRAM_71_d0,
        W_BRAM_72_address0,
        W_BRAM_72_ce0,
        W_BRAM_72_we0,
        W_BRAM_72_d0,
        W_BRAM_73_address0,
        W_BRAM_73_ce0,
        W_BRAM_73_we0,
        W_BRAM_73_d0,
        W_BRAM_74_address0,
        W_BRAM_74_ce0,
        W_BRAM_74_we0,
        W_BRAM_74_d0,
        W_BRAM_75_address0,
        W_BRAM_75_ce0,
        W_BRAM_75_we0,
        W_BRAM_75_d0,
        W_BRAM_76_address0,
        W_BRAM_76_ce0,
        W_BRAM_76_we0,
        W_BRAM_76_d0,
        W_BRAM_77_address0,
        W_BRAM_77_ce0,
        W_BRAM_77_we0,
        W_BRAM_77_d0,
        W_BRAM_78_address0,
        W_BRAM_78_ce0,
        W_BRAM_78_we0,
        W_BRAM_78_d0,
        W_BRAM_79_address0,
        W_BRAM_79_ce0,
        W_BRAM_79_we0,
        W_BRAM_79_d0,
        W_BRAM_80_address0,
        W_BRAM_80_ce0,
        W_BRAM_80_we0,
        W_BRAM_80_d0,
        W_BRAM_81_address0,
        W_BRAM_81_ce0,
        W_BRAM_81_we0,
        W_BRAM_81_d0,
        W_BRAM_82_address0,
        W_BRAM_82_ce0,
        W_BRAM_82_we0,
        W_BRAM_82_d0,
        W_BRAM_83_address0,
        W_BRAM_83_ce0,
        W_BRAM_83_we0,
        W_BRAM_83_d0,
        W_BRAM_84_address0,
        W_BRAM_84_ce0,
        W_BRAM_84_we0,
        W_BRAM_84_d0,
        W_BRAM_85_address0,
        W_BRAM_85_ce0,
        W_BRAM_85_we0,
        W_BRAM_85_d0,
        W_BRAM_86_address0,
        W_BRAM_86_ce0,
        W_BRAM_86_we0,
        W_BRAM_86_d0,
        W_BRAM_87_address0,
        W_BRAM_87_ce0,
        W_BRAM_87_we0,
        W_BRAM_87_d0,
        W_BRAM_88_address0,
        W_BRAM_88_ce0,
        W_BRAM_88_we0,
        W_BRAM_88_d0,
        W_BRAM_89_address0,
        W_BRAM_89_ce0,
        W_BRAM_89_we0,
        W_BRAM_89_d0,
        W_BRAM_90_address0,
        W_BRAM_90_ce0,
        W_BRAM_90_we0,
        W_BRAM_90_d0,
        W_BRAM_91_address0,
        W_BRAM_91_ce0,
        W_BRAM_91_we0,
        W_BRAM_91_d0,
        W_BRAM_92_address0,
        W_BRAM_92_ce0,
        W_BRAM_92_we0,
        W_BRAM_92_d0,
        W_BRAM_93_address0,
        W_BRAM_93_ce0,
        W_BRAM_93_we0,
        W_BRAM_93_d0,
        W_BRAM_94_address0,
        W_BRAM_94_ce0,
        W_BRAM_94_we0,
        W_BRAM_94_d0,
        W_BRAM_95_address0,
        W_BRAM_95_ce0,
        W_BRAM_95_we0,
        W_BRAM_95_d0,
        W_BRAM_96_address0,
        W_BRAM_96_ce0,
        W_BRAM_96_we0,
        W_BRAM_96_d0,
        W_BRAM_97_address0,
        W_BRAM_97_ce0,
        W_BRAM_97_we0,
        W_BRAM_97_d0,
        W_BRAM_98_address0,
        W_BRAM_98_ce0,
        W_BRAM_98_we0,
        W_BRAM_98_d0,
        W_BRAM_99_address0,
        W_BRAM_99_ce0,
        W_BRAM_99_we0,
        W_BRAM_99_d0,
        W_BRAM_100_address0,
        W_BRAM_100_ce0,
        W_BRAM_100_we0,
        W_BRAM_100_d0,
        W_BRAM_101_address0,
        W_BRAM_101_ce0,
        W_BRAM_101_we0,
        W_BRAM_101_d0,
        W_BRAM_102_address0,
        W_BRAM_102_ce0,
        W_BRAM_102_we0,
        W_BRAM_102_d0,
        W_BRAM_103_address0,
        W_BRAM_103_ce0,
        W_BRAM_103_we0,
        W_BRAM_103_d0,
        W_BRAM_104_address0,
        W_BRAM_104_ce0,
        W_BRAM_104_we0,
        W_BRAM_104_d0,
        W_BRAM_105_address0,
        W_BRAM_105_ce0,
        W_BRAM_105_we0,
        W_BRAM_105_d0,
        W_BRAM_106_address0,
        W_BRAM_106_ce0,
        W_BRAM_106_we0,
        W_BRAM_106_d0,
        W_BRAM_107_address0,
        W_BRAM_107_ce0,
        W_BRAM_107_we0,
        W_BRAM_107_d0,
        W_BRAM_108_address0,
        W_BRAM_108_ce0,
        W_BRAM_108_we0,
        W_BRAM_108_d0,
        W_BRAM_109_address0,
        W_BRAM_109_ce0,
        W_BRAM_109_we0,
        W_BRAM_109_d0,
        W_BRAM_110_address0,
        W_BRAM_110_ce0,
        W_BRAM_110_we0,
        W_BRAM_110_d0,
        W_BRAM_111_address0,
        W_BRAM_111_ce0,
        W_BRAM_111_we0,
        W_BRAM_111_d0,
        W_BRAM_112_address0,
        W_BRAM_112_ce0,
        W_BRAM_112_we0,
        W_BRAM_112_d0,
        W_BRAM_113_address0,
        W_BRAM_113_ce0,
        W_BRAM_113_we0,
        W_BRAM_113_d0,
        W_BRAM_114_address0,
        W_BRAM_114_ce0,
        W_BRAM_114_we0,
        W_BRAM_114_d0,
        W_BRAM_115_address0,
        W_BRAM_115_ce0,
        W_BRAM_115_we0,
        W_BRAM_115_d0,
        W_BRAM_116_address0,
        W_BRAM_116_ce0,
        W_BRAM_116_we0,
        W_BRAM_116_d0,
        W_BRAM_117_address0,
        W_BRAM_117_ce0,
        W_BRAM_117_we0,
        W_BRAM_117_d0,
        W_BRAM_118_address0,
        W_BRAM_118_ce0,
        W_BRAM_118_we0,
        W_BRAM_118_d0,
        W_BRAM_119_address0,
        W_BRAM_119_ce0,
        W_BRAM_119_we0,
        W_BRAM_119_d0,
        W_BRAM_120_address0,
        W_BRAM_120_ce0,
        W_BRAM_120_we0,
        W_BRAM_120_d0,
        W_BRAM_121_address0,
        W_BRAM_121_ce0,
        W_BRAM_121_we0,
        W_BRAM_121_d0,
        W_BRAM_122_address0,
        W_BRAM_122_ce0,
        W_BRAM_122_we0,
        W_BRAM_122_d0,
        W_BRAM_123_address0,
        W_BRAM_123_ce0,
        W_BRAM_123_we0,
        W_BRAM_123_d0,
        W_BRAM_124_address0,
        W_BRAM_124_ce0,
        W_BRAM_124_we0,
        W_BRAM_124_d0,
        W_BRAM_125_address0,
        W_BRAM_125_ce0,
        W_BRAM_125_we0,
        W_BRAM_125_d0,
        W_BRAM_126_address0,
        W_BRAM_126_ce0,
        W_BRAM_126_we0,
        W_BRAM_126_d0,
        W_BRAM_127_address0,
        W_BRAM_127_ce0,
        W_BRAM_127_we0,
        W_BRAM_127_d0,
        m,
        c
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] fmap_TDATA;
input   fmap_TVALID;
output   fmap_TREADY;
output  [3:0] W_BRAM_0_address0;
output   W_BRAM_0_ce0;
output   W_BRAM_0_we0;
output  [15:0] W_BRAM_0_d0;
output  [3:0] W_BRAM_1_address0;
output   W_BRAM_1_ce0;
output   W_BRAM_1_we0;
output  [15:0] W_BRAM_1_d0;
output  [3:0] W_BRAM_2_address0;
output   W_BRAM_2_ce0;
output   W_BRAM_2_we0;
output  [15:0] W_BRAM_2_d0;
output  [3:0] W_BRAM_3_address0;
output   W_BRAM_3_ce0;
output   W_BRAM_3_we0;
output  [15:0] W_BRAM_3_d0;
output  [3:0] W_BRAM_4_address0;
output   W_BRAM_4_ce0;
output   W_BRAM_4_we0;
output  [15:0] W_BRAM_4_d0;
output  [3:0] W_BRAM_5_address0;
output   W_BRAM_5_ce0;
output   W_BRAM_5_we0;
output  [15:0] W_BRAM_5_d0;
output  [3:0] W_BRAM_6_address0;
output   W_BRAM_6_ce0;
output   W_BRAM_6_we0;
output  [15:0] W_BRAM_6_d0;
output  [3:0] W_BRAM_7_address0;
output   W_BRAM_7_ce0;
output   W_BRAM_7_we0;
output  [15:0] W_BRAM_7_d0;
output  [3:0] W_BRAM_8_address0;
output   W_BRAM_8_ce0;
output   W_BRAM_8_we0;
output  [15:0] W_BRAM_8_d0;
output  [3:0] W_BRAM_9_address0;
output   W_BRAM_9_ce0;
output   W_BRAM_9_we0;
output  [15:0] W_BRAM_9_d0;
output  [3:0] W_BRAM_10_address0;
output   W_BRAM_10_ce0;
output   W_BRAM_10_we0;
output  [15:0] W_BRAM_10_d0;
output  [3:0] W_BRAM_11_address0;
output   W_BRAM_11_ce0;
output   W_BRAM_11_we0;
output  [15:0] W_BRAM_11_d0;
output  [3:0] W_BRAM_12_address0;
output   W_BRAM_12_ce0;
output   W_BRAM_12_we0;
output  [15:0] W_BRAM_12_d0;
output  [3:0] W_BRAM_13_address0;
output   W_BRAM_13_ce0;
output   W_BRAM_13_we0;
output  [15:0] W_BRAM_13_d0;
output  [3:0] W_BRAM_14_address0;
output   W_BRAM_14_ce0;
output   W_BRAM_14_we0;
output  [15:0] W_BRAM_14_d0;
output  [3:0] W_BRAM_15_address0;
output   W_BRAM_15_ce0;
output   W_BRAM_15_we0;
output  [15:0] W_BRAM_15_d0;
output  [3:0] W_BRAM_16_address0;
output   W_BRAM_16_ce0;
output   W_BRAM_16_we0;
output  [15:0] W_BRAM_16_d0;
output  [3:0] W_BRAM_17_address0;
output   W_BRAM_17_ce0;
output   W_BRAM_17_we0;
output  [15:0] W_BRAM_17_d0;
output  [3:0] W_BRAM_18_address0;
output   W_BRAM_18_ce0;
output   W_BRAM_18_we0;
output  [15:0] W_BRAM_18_d0;
output  [3:0] W_BRAM_19_address0;
output   W_BRAM_19_ce0;
output   W_BRAM_19_we0;
output  [15:0] W_BRAM_19_d0;
output  [3:0] W_BRAM_20_address0;
output   W_BRAM_20_ce0;
output   W_BRAM_20_we0;
output  [15:0] W_BRAM_20_d0;
output  [3:0] W_BRAM_21_address0;
output   W_BRAM_21_ce0;
output   W_BRAM_21_we0;
output  [15:0] W_BRAM_21_d0;
output  [3:0] W_BRAM_22_address0;
output   W_BRAM_22_ce0;
output   W_BRAM_22_we0;
output  [15:0] W_BRAM_22_d0;
output  [3:0] W_BRAM_23_address0;
output   W_BRAM_23_ce0;
output   W_BRAM_23_we0;
output  [15:0] W_BRAM_23_d0;
output  [3:0] W_BRAM_24_address0;
output   W_BRAM_24_ce0;
output   W_BRAM_24_we0;
output  [15:0] W_BRAM_24_d0;
output  [3:0] W_BRAM_25_address0;
output   W_BRAM_25_ce0;
output   W_BRAM_25_we0;
output  [15:0] W_BRAM_25_d0;
output  [3:0] W_BRAM_26_address0;
output   W_BRAM_26_ce0;
output   W_BRAM_26_we0;
output  [15:0] W_BRAM_26_d0;
output  [3:0] W_BRAM_27_address0;
output   W_BRAM_27_ce0;
output   W_BRAM_27_we0;
output  [15:0] W_BRAM_27_d0;
output  [3:0] W_BRAM_28_address0;
output   W_BRAM_28_ce0;
output   W_BRAM_28_we0;
output  [15:0] W_BRAM_28_d0;
output  [3:0] W_BRAM_29_address0;
output   W_BRAM_29_ce0;
output   W_BRAM_29_we0;
output  [15:0] W_BRAM_29_d0;
output  [3:0] W_BRAM_30_address0;
output   W_BRAM_30_ce0;
output   W_BRAM_30_we0;
output  [15:0] W_BRAM_30_d0;
output  [3:0] W_BRAM_31_address0;
output   W_BRAM_31_ce0;
output   W_BRAM_31_we0;
output  [15:0] W_BRAM_31_d0;
output  [3:0] W_BRAM_32_address0;
output   W_BRAM_32_ce0;
output   W_BRAM_32_we0;
output  [15:0] W_BRAM_32_d0;
output  [3:0] W_BRAM_33_address0;
output   W_BRAM_33_ce0;
output   W_BRAM_33_we0;
output  [15:0] W_BRAM_33_d0;
output  [3:0] W_BRAM_34_address0;
output   W_BRAM_34_ce0;
output   W_BRAM_34_we0;
output  [15:0] W_BRAM_34_d0;
output  [3:0] W_BRAM_35_address0;
output   W_BRAM_35_ce0;
output   W_BRAM_35_we0;
output  [15:0] W_BRAM_35_d0;
output  [3:0] W_BRAM_36_address0;
output   W_BRAM_36_ce0;
output   W_BRAM_36_we0;
output  [15:0] W_BRAM_36_d0;
output  [3:0] W_BRAM_37_address0;
output   W_BRAM_37_ce0;
output   W_BRAM_37_we0;
output  [15:0] W_BRAM_37_d0;
output  [3:0] W_BRAM_38_address0;
output   W_BRAM_38_ce0;
output   W_BRAM_38_we0;
output  [15:0] W_BRAM_38_d0;
output  [3:0] W_BRAM_39_address0;
output   W_BRAM_39_ce0;
output   W_BRAM_39_we0;
output  [15:0] W_BRAM_39_d0;
output  [3:0] W_BRAM_40_address0;
output   W_BRAM_40_ce0;
output   W_BRAM_40_we0;
output  [15:0] W_BRAM_40_d0;
output  [3:0] W_BRAM_41_address0;
output   W_BRAM_41_ce0;
output   W_BRAM_41_we0;
output  [15:0] W_BRAM_41_d0;
output  [3:0] W_BRAM_42_address0;
output   W_BRAM_42_ce0;
output   W_BRAM_42_we0;
output  [15:0] W_BRAM_42_d0;
output  [3:0] W_BRAM_43_address0;
output   W_BRAM_43_ce0;
output   W_BRAM_43_we0;
output  [15:0] W_BRAM_43_d0;
output  [3:0] W_BRAM_44_address0;
output   W_BRAM_44_ce0;
output   W_BRAM_44_we0;
output  [15:0] W_BRAM_44_d0;
output  [3:0] W_BRAM_45_address0;
output   W_BRAM_45_ce0;
output   W_BRAM_45_we0;
output  [15:0] W_BRAM_45_d0;
output  [3:0] W_BRAM_46_address0;
output   W_BRAM_46_ce0;
output   W_BRAM_46_we0;
output  [15:0] W_BRAM_46_d0;
output  [3:0] W_BRAM_47_address0;
output   W_BRAM_47_ce0;
output   W_BRAM_47_we0;
output  [15:0] W_BRAM_47_d0;
output  [3:0] W_BRAM_48_address0;
output   W_BRAM_48_ce0;
output   W_BRAM_48_we0;
output  [15:0] W_BRAM_48_d0;
output  [3:0] W_BRAM_49_address0;
output   W_BRAM_49_ce0;
output   W_BRAM_49_we0;
output  [15:0] W_BRAM_49_d0;
output  [3:0] W_BRAM_50_address0;
output   W_BRAM_50_ce0;
output   W_BRAM_50_we0;
output  [15:0] W_BRAM_50_d0;
output  [3:0] W_BRAM_51_address0;
output   W_BRAM_51_ce0;
output   W_BRAM_51_we0;
output  [15:0] W_BRAM_51_d0;
output  [3:0] W_BRAM_52_address0;
output   W_BRAM_52_ce0;
output   W_BRAM_52_we0;
output  [15:0] W_BRAM_52_d0;
output  [3:0] W_BRAM_53_address0;
output   W_BRAM_53_ce0;
output   W_BRAM_53_we0;
output  [15:0] W_BRAM_53_d0;
output  [3:0] W_BRAM_54_address0;
output   W_BRAM_54_ce0;
output   W_BRAM_54_we0;
output  [15:0] W_BRAM_54_d0;
output  [3:0] W_BRAM_55_address0;
output   W_BRAM_55_ce0;
output   W_BRAM_55_we0;
output  [15:0] W_BRAM_55_d0;
output  [3:0] W_BRAM_56_address0;
output   W_BRAM_56_ce0;
output   W_BRAM_56_we0;
output  [15:0] W_BRAM_56_d0;
output  [3:0] W_BRAM_57_address0;
output   W_BRAM_57_ce0;
output   W_BRAM_57_we0;
output  [15:0] W_BRAM_57_d0;
output  [3:0] W_BRAM_58_address0;
output   W_BRAM_58_ce0;
output   W_BRAM_58_we0;
output  [15:0] W_BRAM_58_d0;
output  [3:0] W_BRAM_59_address0;
output   W_BRAM_59_ce0;
output   W_BRAM_59_we0;
output  [15:0] W_BRAM_59_d0;
output  [3:0] W_BRAM_60_address0;
output   W_BRAM_60_ce0;
output   W_BRAM_60_we0;
output  [15:0] W_BRAM_60_d0;
output  [3:0] W_BRAM_61_address0;
output   W_BRAM_61_ce0;
output   W_BRAM_61_we0;
output  [15:0] W_BRAM_61_d0;
output  [3:0] W_BRAM_62_address0;
output   W_BRAM_62_ce0;
output   W_BRAM_62_we0;
output  [15:0] W_BRAM_62_d0;
output  [3:0] W_BRAM_63_address0;
output   W_BRAM_63_ce0;
output   W_BRAM_63_we0;
output  [15:0] W_BRAM_63_d0;
output  [3:0] W_BRAM_64_address0;
output   W_BRAM_64_ce0;
output   W_BRAM_64_we0;
output  [15:0] W_BRAM_64_d0;
output  [3:0] W_BRAM_65_address0;
output   W_BRAM_65_ce0;
output   W_BRAM_65_we0;
output  [15:0] W_BRAM_65_d0;
output  [3:0] W_BRAM_66_address0;
output   W_BRAM_66_ce0;
output   W_BRAM_66_we0;
output  [15:0] W_BRAM_66_d0;
output  [3:0] W_BRAM_67_address0;
output   W_BRAM_67_ce0;
output   W_BRAM_67_we0;
output  [15:0] W_BRAM_67_d0;
output  [3:0] W_BRAM_68_address0;
output   W_BRAM_68_ce0;
output   W_BRAM_68_we0;
output  [15:0] W_BRAM_68_d0;
output  [3:0] W_BRAM_69_address0;
output   W_BRAM_69_ce0;
output   W_BRAM_69_we0;
output  [15:0] W_BRAM_69_d0;
output  [3:0] W_BRAM_70_address0;
output   W_BRAM_70_ce0;
output   W_BRAM_70_we0;
output  [15:0] W_BRAM_70_d0;
output  [3:0] W_BRAM_71_address0;
output   W_BRAM_71_ce0;
output   W_BRAM_71_we0;
output  [15:0] W_BRAM_71_d0;
output  [3:0] W_BRAM_72_address0;
output   W_BRAM_72_ce0;
output   W_BRAM_72_we0;
output  [15:0] W_BRAM_72_d0;
output  [3:0] W_BRAM_73_address0;
output   W_BRAM_73_ce0;
output   W_BRAM_73_we0;
output  [15:0] W_BRAM_73_d0;
output  [3:0] W_BRAM_74_address0;
output   W_BRAM_74_ce0;
output   W_BRAM_74_we0;
output  [15:0] W_BRAM_74_d0;
output  [3:0] W_BRAM_75_address0;
output   W_BRAM_75_ce0;
output   W_BRAM_75_we0;
output  [15:0] W_BRAM_75_d0;
output  [3:0] W_BRAM_76_address0;
output   W_BRAM_76_ce0;
output   W_BRAM_76_we0;
output  [15:0] W_BRAM_76_d0;
output  [3:0] W_BRAM_77_address0;
output   W_BRAM_77_ce0;
output   W_BRAM_77_we0;
output  [15:0] W_BRAM_77_d0;
output  [3:0] W_BRAM_78_address0;
output   W_BRAM_78_ce0;
output   W_BRAM_78_we0;
output  [15:0] W_BRAM_78_d0;
output  [3:0] W_BRAM_79_address0;
output   W_BRAM_79_ce0;
output   W_BRAM_79_we0;
output  [15:0] W_BRAM_79_d0;
output  [3:0] W_BRAM_80_address0;
output   W_BRAM_80_ce0;
output   W_BRAM_80_we0;
output  [15:0] W_BRAM_80_d0;
output  [3:0] W_BRAM_81_address0;
output   W_BRAM_81_ce0;
output   W_BRAM_81_we0;
output  [15:0] W_BRAM_81_d0;
output  [3:0] W_BRAM_82_address0;
output   W_BRAM_82_ce0;
output   W_BRAM_82_we0;
output  [15:0] W_BRAM_82_d0;
output  [3:0] W_BRAM_83_address0;
output   W_BRAM_83_ce0;
output   W_BRAM_83_we0;
output  [15:0] W_BRAM_83_d0;
output  [3:0] W_BRAM_84_address0;
output   W_BRAM_84_ce0;
output   W_BRAM_84_we0;
output  [15:0] W_BRAM_84_d0;
output  [3:0] W_BRAM_85_address0;
output   W_BRAM_85_ce0;
output   W_BRAM_85_we0;
output  [15:0] W_BRAM_85_d0;
output  [3:0] W_BRAM_86_address0;
output   W_BRAM_86_ce0;
output   W_BRAM_86_we0;
output  [15:0] W_BRAM_86_d0;
output  [3:0] W_BRAM_87_address0;
output   W_BRAM_87_ce0;
output   W_BRAM_87_we0;
output  [15:0] W_BRAM_87_d0;
output  [3:0] W_BRAM_88_address0;
output   W_BRAM_88_ce0;
output   W_BRAM_88_we0;
output  [15:0] W_BRAM_88_d0;
output  [3:0] W_BRAM_89_address0;
output   W_BRAM_89_ce0;
output   W_BRAM_89_we0;
output  [15:0] W_BRAM_89_d0;
output  [3:0] W_BRAM_90_address0;
output   W_BRAM_90_ce0;
output   W_BRAM_90_we0;
output  [15:0] W_BRAM_90_d0;
output  [3:0] W_BRAM_91_address0;
output   W_BRAM_91_ce0;
output   W_BRAM_91_we0;
output  [15:0] W_BRAM_91_d0;
output  [3:0] W_BRAM_92_address0;
output   W_BRAM_92_ce0;
output   W_BRAM_92_we0;
output  [15:0] W_BRAM_92_d0;
output  [3:0] W_BRAM_93_address0;
output   W_BRAM_93_ce0;
output   W_BRAM_93_we0;
output  [15:0] W_BRAM_93_d0;
output  [3:0] W_BRAM_94_address0;
output   W_BRAM_94_ce0;
output   W_BRAM_94_we0;
output  [15:0] W_BRAM_94_d0;
output  [3:0] W_BRAM_95_address0;
output   W_BRAM_95_ce0;
output   W_BRAM_95_we0;
output  [15:0] W_BRAM_95_d0;
output  [3:0] W_BRAM_96_address0;
output   W_BRAM_96_ce0;
output   W_BRAM_96_we0;
output  [15:0] W_BRAM_96_d0;
output  [3:0] W_BRAM_97_address0;
output   W_BRAM_97_ce0;
output   W_BRAM_97_we0;
output  [15:0] W_BRAM_97_d0;
output  [3:0] W_BRAM_98_address0;
output   W_BRAM_98_ce0;
output   W_BRAM_98_we0;
output  [15:0] W_BRAM_98_d0;
output  [3:0] W_BRAM_99_address0;
output   W_BRAM_99_ce0;
output   W_BRAM_99_we0;
output  [15:0] W_BRAM_99_d0;
output  [3:0] W_BRAM_100_address0;
output   W_BRAM_100_ce0;
output   W_BRAM_100_we0;
output  [15:0] W_BRAM_100_d0;
output  [3:0] W_BRAM_101_address0;
output   W_BRAM_101_ce0;
output   W_BRAM_101_we0;
output  [15:0] W_BRAM_101_d0;
output  [3:0] W_BRAM_102_address0;
output   W_BRAM_102_ce0;
output   W_BRAM_102_we0;
output  [15:0] W_BRAM_102_d0;
output  [3:0] W_BRAM_103_address0;
output   W_BRAM_103_ce0;
output   W_BRAM_103_we0;
output  [15:0] W_BRAM_103_d0;
output  [3:0] W_BRAM_104_address0;
output   W_BRAM_104_ce0;
output   W_BRAM_104_we0;
output  [15:0] W_BRAM_104_d0;
output  [3:0] W_BRAM_105_address0;
output   W_BRAM_105_ce0;
output   W_BRAM_105_we0;
output  [15:0] W_BRAM_105_d0;
output  [3:0] W_BRAM_106_address0;
output   W_BRAM_106_ce0;
output   W_BRAM_106_we0;
output  [15:0] W_BRAM_106_d0;
output  [3:0] W_BRAM_107_address0;
output   W_BRAM_107_ce0;
output   W_BRAM_107_we0;
output  [15:0] W_BRAM_107_d0;
output  [3:0] W_BRAM_108_address0;
output   W_BRAM_108_ce0;
output   W_BRAM_108_we0;
output  [15:0] W_BRAM_108_d0;
output  [3:0] W_BRAM_109_address0;
output   W_BRAM_109_ce0;
output   W_BRAM_109_we0;
output  [15:0] W_BRAM_109_d0;
output  [3:0] W_BRAM_110_address0;
output   W_BRAM_110_ce0;
output   W_BRAM_110_we0;
output  [15:0] W_BRAM_110_d0;
output  [3:0] W_BRAM_111_address0;
output   W_BRAM_111_ce0;
output   W_BRAM_111_we0;
output  [15:0] W_BRAM_111_d0;
output  [3:0] W_BRAM_112_address0;
output   W_BRAM_112_ce0;
output   W_BRAM_112_we0;
output  [15:0] W_BRAM_112_d0;
output  [3:0] W_BRAM_113_address0;
output   W_BRAM_113_ce0;
output   W_BRAM_113_we0;
output  [15:0] W_BRAM_113_d0;
output  [3:0] W_BRAM_114_address0;
output   W_BRAM_114_ce0;
output   W_BRAM_114_we0;
output  [15:0] W_BRAM_114_d0;
output  [3:0] W_BRAM_115_address0;
output   W_BRAM_115_ce0;
output   W_BRAM_115_we0;
output  [15:0] W_BRAM_115_d0;
output  [3:0] W_BRAM_116_address0;
output   W_BRAM_116_ce0;
output   W_BRAM_116_we0;
output  [15:0] W_BRAM_116_d0;
output  [3:0] W_BRAM_117_address0;
output   W_BRAM_117_ce0;
output   W_BRAM_117_we0;
output  [15:0] W_BRAM_117_d0;
output  [3:0] W_BRAM_118_address0;
output   W_BRAM_118_ce0;
output   W_BRAM_118_we0;
output  [15:0] W_BRAM_118_d0;
output  [3:0] W_BRAM_119_address0;
output   W_BRAM_119_ce0;
output   W_BRAM_119_we0;
output  [15:0] W_BRAM_119_d0;
output  [3:0] W_BRAM_120_address0;
output   W_BRAM_120_ce0;
output   W_BRAM_120_we0;
output  [15:0] W_BRAM_120_d0;
output  [3:0] W_BRAM_121_address0;
output   W_BRAM_121_ce0;
output   W_BRAM_121_we0;
output  [15:0] W_BRAM_121_d0;
output  [3:0] W_BRAM_122_address0;
output   W_BRAM_122_ce0;
output   W_BRAM_122_we0;
output  [15:0] W_BRAM_122_d0;
output  [3:0] W_BRAM_123_address0;
output   W_BRAM_123_ce0;
output   W_BRAM_123_we0;
output  [15:0] W_BRAM_123_d0;
output  [3:0] W_BRAM_124_address0;
output   W_BRAM_124_ce0;
output   W_BRAM_124_we0;
output  [15:0] W_BRAM_124_d0;
output  [3:0] W_BRAM_125_address0;
output   W_BRAM_125_ce0;
output   W_BRAM_125_we0;
output  [15:0] W_BRAM_125_d0;
output  [3:0] W_BRAM_126_address0;
output   W_BRAM_126_ce0;
output   W_BRAM_126_we0;
output  [15:0] W_BRAM_126_d0;
output  [3:0] W_BRAM_127_address0;
output   W_BRAM_127_ce0;
output   W_BRAM_127_we0;
output  [15:0] W_BRAM_127_d0;
input  [9:0] m;
input  [8:0] c;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fmap_TREADY;
reg W_BRAM_0_ce0;
reg W_BRAM_0_we0;
reg W_BRAM_1_ce0;
reg W_BRAM_1_we0;
reg W_BRAM_2_ce0;
reg W_BRAM_2_we0;
reg W_BRAM_3_ce0;
reg W_BRAM_3_we0;
reg W_BRAM_4_ce0;
reg W_BRAM_4_we0;
reg W_BRAM_5_ce0;
reg W_BRAM_5_we0;
reg W_BRAM_6_ce0;
reg W_BRAM_6_we0;
reg W_BRAM_7_ce0;
reg W_BRAM_7_we0;
reg W_BRAM_8_ce0;
reg W_BRAM_8_we0;
reg W_BRAM_9_ce0;
reg W_BRAM_9_we0;
reg W_BRAM_10_ce0;
reg W_BRAM_10_we0;
reg W_BRAM_11_ce0;
reg W_BRAM_11_we0;
reg W_BRAM_12_ce0;
reg W_BRAM_12_we0;
reg W_BRAM_13_ce0;
reg W_BRAM_13_we0;
reg W_BRAM_14_ce0;
reg W_BRAM_14_we0;
reg W_BRAM_15_ce0;
reg W_BRAM_15_we0;
reg W_BRAM_16_ce0;
reg W_BRAM_16_we0;
reg W_BRAM_17_ce0;
reg W_BRAM_17_we0;
reg W_BRAM_18_ce0;
reg W_BRAM_18_we0;
reg W_BRAM_19_ce0;
reg W_BRAM_19_we0;
reg W_BRAM_20_ce0;
reg W_BRAM_20_we0;
reg W_BRAM_21_ce0;
reg W_BRAM_21_we0;
reg W_BRAM_22_ce0;
reg W_BRAM_22_we0;
reg W_BRAM_23_ce0;
reg W_BRAM_23_we0;
reg W_BRAM_24_ce0;
reg W_BRAM_24_we0;
reg W_BRAM_25_ce0;
reg W_BRAM_25_we0;
reg W_BRAM_26_ce0;
reg W_BRAM_26_we0;
reg W_BRAM_27_ce0;
reg W_BRAM_27_we0;
reg W_BRAM_28_ce0;
reg W_BRAM_28_we0;
reg W_BRAM_29_ce0;
reg W_BRAM_29_we0;
reg W_BRAM_30_ce0;
reg W_BRAM_30_we0;
reg W_BRAM_31_ce0;
reg W_BRAM_31_we0;
reg W_BRAM_32_ce0;
reg W_BRAM_32_we0;
reg W_BRAM_33_ce0;
reg W_BRAM_33_we0;
reg W_BRAM_34_ce0;
reg W_BRAM_34_we0;
reg W_BRAM_35_ce0;
reg W_BRAM_35_we0;
reg W_BRAM_36_ce0;
reg W_BRAM_36_we0;
reg W_BRAM_37_ce0;
reg W_BRAM_37_we0;
reg W_BRAM_38_ce0;
reg W_BRAM_38_we0;
reg W_BRAM_39_ce0;
reg W_BRAM_39_we0;
reg W_BRAM_40_ce0;
reg W_BRAM_40_we0;
reg W_BRAM_41_ce0;
reg W_BRAM_41_we0;
reg W_BRAM_42_ce0;
reg W_BRAM_42_we0;
reg W_BRAM_43_ce0;
reg W_BRAM_43_we0;
reg W_BRAM_44_ce0;
reg W_BRAM_44_we0;
reg W_BRAM_45_ce0;
reg W_BRAM_45_we0;
reg W_BRAM_46_ce0;
reg W_BRAM_46_we0;
reg W_BRAM_47_ce0;
reg W_BRAM_47_we0;
reg W_BRAM_48_ce0;
reg W_BRAM_48_we0;
reg W_BRAM_49_ce0;
reg W_BRAM_49_we0;
reg W_BRAM_50_ce0;
reg W_BRAM_50_we0;
reg W_BRAM_51_ce0;
reg W_BRAM_51_we0;
reg W_BRAM_52_ce0;
reg W_BRAM_52_we0;
reg W_BRAM_53_ce0;
reg W_BRAM_53_we0;
reg W_BRAM_54_ce0;
reg W_BRAM_54_we0;
reg W_BRAM_55_ce0;
reg W_BRAM_55_we0;
reg W_BRAM_56_ce0;
reg W_BRAM_56_we0;
reg W_BRAM_57_ce0;
reg W_BRAM_57_we0;
reg W_BRAM_58_ce0;
reg W_BRAM_58_we0;
reg W_BRAM_59_ce0;
reg W_BRAM_59_we0;
reg W_BRAM_60_ce0;
reg W_BRAM_60_we0;
reg W_BRAM_61_ce0;
reg W_BRAM_61_we0;
reg W_BRAM_62_ce0;
reg W_BRAM_62_we0;
reg W_BRAM_63_ce0;
reg W_BRAM_63_we0;
reg W_BRAM_64_ce0;
reg W_BRAM_64_we0;
reg W_BRAM_65_ce0;
reg W_BRAM_65_we0;
reg W_BRAM_66_ce0;
reg W_BRAM_66_we0;
reg W_BRAM_67_ce0;
reg W_BRAM_67_we0;
reg W_BRAM_68_ce0;
reg W_BRAM_68_we0;
reg W_BRAM_69_ce0;
reg W_BRAM_69_we0;
reg W_BRAM_70_ce0;
reg W_BRAM_70_we0;
reg W_BRAM_71_ce0;
reg W_BRAM_71_we0;
reg W_BRAM_72_ce0;
reg W_BRAM_72_we0;
reg W_BRAM_73_ce0;
reg W_BRAM_73_we0;
reg W_BRAM_74_ce0;
reg W_BRAM_74_we0;
reg W_BRAM_75_ce0;
reg W_BRAM_75_we0;
reg W_BRAM_76_ce0;
reg W_BRAM_76_we0;
reg W_BRAM_77_ce0;
reg W_BRAM_77_we0;
reg W_BRAM_78_ce0;
reg W_BRAM_78_we0;
reg W_BRAM_79_ce0;
reg W_BRAM_79_we0;
reg W_BRAM_80_ce0;
reg W_BRAM_80_we0;
reg W_BRAM_81_ce0;
reg W_BRAM_81_we0;
reg W_BRAM_82_ce0;
reg W_BRAM_82_we0;
reg W_BRAM_83_ce0;
reg W_BRAM_83_we0;
reg W_BRAM_84_ce0;
reg W_BRAM_84_we0;
reg W_BRAM_85_ce0;
reg W_BRAM_85_we0;
reg W_BRAM_86_ce0;
reg W_BRAM_86_we0;
reg W_BRAM_87_ce0;
reg W_BRAM_87_we0;
reg W_BRAM_88_ce0;
reg W_BRAM_88_we0;
reg W_BRAM_89_ce0;
reg W_BRAM_89_we0;
reg W_BRAM_90_ce0;
reg W_BRAM_90_we0;
reg W_BRAM_91_ce0;
reg W_BRAM_91_we0;
reg W_BRAM_92_ce0;
reg W_BRAM_92_we0;
reg W_BRAM_93_ce0;
reg W_BRAM_93_we0;
reg W_BRAM_94_ce0;
reg W_BRAM_94_we0;
reg W_BRAM_95_ce0;
reg W_BRAM_95_we0;
reg W_BRAM_96_ce0;
reg W_BRAM_96_we0;
reg W_BRAM_97_ce0;
reg W_BRAM_97_we0;
reg W_BRAM_98_ce0;
reg W_BRAM_98_we0;
reg W_BRAM_99_ce0;
reg W_BRAM_99_we0;
reg W_BRAM_100_ce0;
reg W_BRAM_100_we0;
reg W_BRAM_101_ce0;
reg W_BRAM_101_we0;
reg W_BRAM_102_ce0;
reg W_BRAM_102_we0;
reg W_BRAM_103_ce0;
reg W_BRAM_103_we0;
reg W_BRAM_104_ce0;
reg W_BRAM_104_we0;
reg W_BRAM_105_ce0;
reg W_BRAM_105_we0;
reg W_BRAM_106_ce0;
reg W_BRAM_106_we0;
reg W_BRAM_107_ce0;
reg W_BRAM_107_we0;
reg W_BRAM_108_ce0;
reg W_BRAM_108_we0;
reg W_BRAM_109_ce0;
reg W_BRAM_109_we0;
reg W_BRAM_110_ce0;
reg W_BRAM_110_we0;
reg W_BRAM_111_ce0;
reg W_BRAM_111_we0;
reg W_BRAM_112_ce0;
reg W_BRAM_112_we0;
reg W_BRAM_113_ce0;
reg W_BRAM_113_we0;
reg W_BRAM_114_ce0;
reg W_BRAM_114_we0;
reg W_BRAM_115_ce0;
reg W_BRAM_115_we0;
reg W_BRAM_116_ce0;
reg W_BRAM_116_we0;
reg W_BRAM_117_ce0;
reg W_BRAM_117_we0;
reg W_BRAM_118_ce0;
reg W_BRAM_118_we0;
reg W_BRAM_119_ce0;
reg W_BRAM_119_we0;
reg W_BRAM_120_ce0;
reg W_BRAM_120_we0;
reg W_BRAM_121_ce0;
reg W_BRAM_121_we0;
reg W_BRAM_122_ce0;
reg W_BRAM_122_we0;
reg W_BRAM_123_ce0;
reg W_BRAM_123_we0;
reg W_BRAM_124_ce0;
reg W_BRAM_124_we0;
reg W_BRAM_125_ce0;
reg W_BRAM_125_we0;
reg W_BRAM_126_ce0;
reg W_BRAM_126_we0;
reg W_BRAM_127_ce0;
reg W_BRAM_127_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fmap_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond_flatten2_fu_2416_p2;
wire   [31:0] m_cast1_fu_2296_p1;
wire   [6:0] tmp_16_fu_2310_p1;
reg   [6:0] tmp_16_reg_2644;
wire   [35:0] bound_fu_2368_p2;
reg   [35:0] bound_reg_2649;
wire   [67:0] bound7_fu_2410_p2;
reg   [67:0] bound7_reg_2654;
wire   [67:0] indvar_flatten_next2_fu_2421_p2;
reg    ap_block_state2;
wire   [31:0] tmp_31_t_mid2_v_v_fu_2438_p3;
wire   [3:0] k1_1_fu_2619_p2;
wire   [35:0] indvar_flatten_next_fu_2631_p3;
reg   [67:0] indvar_flatten2_reg_2250;
reg   [31:0] i1_reg_2261;
reg   [35:0] indvar_flatten_reg_2270;
reg   [3:0] k1_reg_2281;
wire   [63:0] tmp_1_fu_2487_p1;
wire   [6:0] tmp_31_t_mid2_fu_2450_p2;
wire   [8:0] tmp_15_fu_2300_p1;
wire   [8:0] tmp_s_fu_2314_p2;
wire   [0:0] tmp_6_fu_2320_p2;
wire   [8:0] smax1_fu_2326_p3;
wire   [9:0] smax1_cast_fu_2334_p1;
wire   [9:0] c_cast2_cast_fu_2292_p1;
wire   [9:0] tmp_7_fu_2338_p2;
wire  signed [31:0] tmp_20_cast_fu_2344_p1;
wire   [12:0] tmp_17_fu_2352_p3;
wire  signed [34:0] tmp_8_fu_2360_p1;
wire   [35:0] p_shl_fu_2364_p1;
wire   [35:0] cast_fu_2348_p1;
wire   [8:0] tmp_fu_2304_p2;
wire   [0:0] tmp_9_fu_2374_p2;
wire   [8:0] smax4_fu_2380_p3;
wire   [9:0] smax4_cast_fu_2388_p1;
wire   [9:0] tmp_10_fu_2392_p2;
wire  signed [31:0] tmp_23_cast_fu_2398_p1;
wire   [35:0] bound7_fu_2410_p0;
wire   [31:0] bound7_fu_2410_p1;
wire   [0:0] exitcond_flatten_fu_2433_p2;
wire   [31:0] i1_1_fu_2427_p2;
wire   [6:0] tmp_18_fu_2446_p1;
wire   [0:0] exitcond_fu_2461_p2;
wire   [0:0] not_exitcond_flatten_fu_2455_p2;
wire   [0:0] exitcond_mid_fu_2467_p2;
wire   [0:0] tmp_11_fu_2473_p2;
wire   [3:0] k1_mid2_fu_2479_p3;
wire   [35:0] indvar_flatten_op_fu_2625_p2;
wire    ap_CS_fsm_state3;
reg   [2:0] ap_NS_fsm;
wire   [67:0] bound7_fu_2410_p00;
wire   [67:0] bound7_fu_2410_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_reg_2261 <= tmp_31_t_mid2_v_v_fu_2438_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i1_reg_2261 <= m_cast1_fu_2296_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten2_reg_2250 <= indvar_flatten_next2_fu_2421_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten2_reg_2250 <= 68'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_2270 <= indvar_flatten_next_fu_2631_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_2270 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k1_reg_2281 <= k1_1_fu_2619_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        k1_reg_2281 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        bound7_reg_2654 <= bound7_fu_2410_p2;
        bound_reg_2649 <= bound_fu_2368_p2;
        tmp_16_reg_2644 <= tmp_16_fu_2310_p1;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_0_ce0 = 1'b1;
    end else begin
        W_BRAM_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd0))) begin
        W_BRAM_0_we0 = 1'b1;
    end else begin
        W_BRAM_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_100_ce0 = 1'b1;
    end else begin
        W_BRAM_100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd100))) begin
        W_BRAM_100_we0 = 1'b1;
    end else begin
        W_BRAM_100_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_101_ce0 = 1'b1;
    end else begin
        W_BRAM_101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd101))) begin
        W_BRAM_101_we0 = 1'b1;
    end else begin
        W_BRAM_101_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_102_ce0 = 1'b1;
    end else begin
        W_BRAM_102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd102))) begin
        W_BRAM_102_we0 = 1'b1;
    end else begin
        W_BRAM_102_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_103_ce0 = 1'b1;
    end else begin
        W_BRAM_103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd103))) begin
        W_BRAM_103_we0 = 1'b1;
    end else begin
        W_BRAM_103_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_104_ce0 = 1'b1;
    end else begin
        W_BRAM_104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd104))) begin
        W_BRAM_104_we0 = 1'b1;
    end else begin
        W_BRAM_104_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_105_ce0 = 1'b1;
    end else begin
        W_BRAM_105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd105))) begin
        W_BRAM_105_we0 = 1'b1;
    end else begin
        W_BRAM_105_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_106_ce0 = 1'b1;
    end else begin
        W_BRAM_106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd106))) begin
        W_BRAM_106_we0 = 1'b1;
    end else begin
        W_BRAM_106_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_107_ce0 = 1'b1;
    end else begin
        W_BRAM_107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd107))) begin
        W_BRAM_107_we0 = 1'b1;
    end else begin
        W_BRAM_107_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_108_ce0 = 1'b1;
    end else begin
        W_BRAM_108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd108))) begin
        W_BRAM_108_we0 = 1'b1;
    end else begin
        W_BRAM_108_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_109_ce0 = 1'b1;
    end else begin
        W_BRAM_109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd109))) begin
        W_BRAM_109_we0 = 1'b1;
    end else begin
        W_BRAM_109_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_10_ce0 = 1'b1;
    end else begin
        W_BRAM_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd10))) begin
        W_BRAM_10_we0 = 1'b1;
    end else begin
        W_BRAM_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_110_ce0 = 1'b1;
    end else begin
        W_BRAM_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd110))) begin
        W_BRAM_110_we0 = 1'b1;
    end else begin
        W_BRAM_110_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_111_ce0 = 1'b1;
    end else begin
        W_BRAM_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd111))) begin
        W_BRAM_111_we0 = 1'b1;
    end else begin
        W_BRAM_111_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_112_ce0 = 1'b1;
    end else begin
        W_BRAM_112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd112))) begin
        W_BRAM_112_we0 = 1'b1;
    end else begin
        W_BRAM_112_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_113_ce0 = 1'b1;
    end else begin
        W_BRAM_113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd113))) begin
        W_BRAM_113_we0 = 1'b1;
    end else begin
        W_BRAM_113_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_114_ce0 = 1'b1;
    end else begin
        W_BRAM_114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd114))) begin
        W_BRAM_114_we0 = 1'b1;
    end else begin
        W_BRAM_114_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_115_ce0 = 1'b1;
    end else begin
        W_BRAM_115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd115))) begin
        W_BRAM_115_we0 = 1'b1;
    end else begin
        W_BRAM_115_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_116_ce0 = 1'b1;
    end else begin
        W_BRAM_116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd116))) begin
        W_BRAM_116_we0 = 1'b1;
    end else begin
        W_BRAM_116_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_117_ce0 = 1'b1;
    end else begin
        W_BRAM_117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd117))) begin
        W_BRAM_117_we0 = 1'b1;
    end else begin
        W_BRAM_117_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_118_ce0 = 1'b1;
    end else begin
        W_BRAM_118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd118))) begin
        W_BRAM_118_we0 = 1'b1;
    end else begin
        W_BRAM_118_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_119_ce0 = 1'b1;
    end else begin
        W_BRAM_119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd119))) begin
        W_BRAM_119_we0 = 1'b1;
    end else begin
        W_BRAM_119_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_11_ce0 = 1'b1;
    end else begin
        W_BRAM_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd11))) begin
        W_BRAM_11_we0 = 1'b1;
    end else begin
        W_BRAM_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_120_ce0 = 1'b1;
    end else begin
        W_BRAM_120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd120))) begin
        W_BRAM_120_we0 = 1'b1;
    end else begin
        W_BRAM_120_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_121_ce0 = 1'b1;
    end else begin
        W_BRAM_121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd121))) begin
        W_BRAM_121_we0 = 1'b1;
    end else begin
        W_BRAM_121_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_122_ce0 = 1'b1;
    end else begin
        W_BRAM_122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd122))) begin
        W_BRAM_122_we0 = 1'b1;
    end else begin
        W_BRAM_122_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_123_ce0 = 1'b1;
    end else begin
        W_BRAM_123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd123))) begin
        W_BRAM_123_we0 = 1'b1;
    end else begin
        W_BRAM_123_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_124_ce0 = 1'b1;
    end else begin
        W_BRAM_124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd124))) begin
        W_BRAM_124_we0 = 1'b1;
    end else begin
        W_BRAM_124_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_125_ce0 = 1'b1;
    end else begin
        W_BRAM_125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd125))) begin
        W_BRAM_125_we0 = 1'b1;
    end else begin
        W_BRAM_125_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_126_ce0 = 1'b1;
    end else begin
        W_BRAM_126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd126))) begin
        W_BRAM_126_we0 = 1'b1;
    end else begin
        W_BRAM_126_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_127_ce0 = 1'b1;
    end else begin
        W_BRAM_127_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd127))) begin
        W_BRAM_127_we0 = 1'b1;
    end else begin
        W_BRAM_127_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_12_ce0 = 1'b1;
    end else begin
        W_BRAM_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd12))) begin
        W_BRAM_12_we0 = 1'b1;
    end else begin
        W_BRAM_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_13_ce0 = 1'b1;
    end else begin
        W_BRAM_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd13))) begin
        W_BRAM_13_we0 = 1'b1;
    end else begin
        W_BRAM_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_14_ce0 = 1'b1;
    end else begin
        W_BRAM_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd14))) begin
        W_BRAM_14_we0 = 1'b1;
    end else begin
        W_BRAM_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_15_ce0 = 1'b1;
    end else begin
        W_BRAM_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd15))) begin
        W_BRAM_15_we0 = 1'b1;
    end else begin
        W_BRAM_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_16_ce0 = 1'b1;
    end else begin
        W_BRAM_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd16))) begin
        W_BRAM_16_we0 = 1'b1;
    end else begin
        W_BRAM_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_17_ce0 = 1'b1;
    end else begin
        W_BRAM_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd17))) begin
        W_BRAM_17_we0 = 1'b1;
    end else begin
        W_BRAM_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_18_ce0 = 1'b1;
    end else begin
        W_BRAM_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd18))) begin
        W_BRAM_18_we0 = 1'b1;
    end else begin
        W_BRAM_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_19_ce0 = 1'b1;
    end else begin
        W_BRAM_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd19))) begin
        W_BRAM_19_we0 = 1'b1;
    end else begin
        W_BRAM_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_1_ce0 = 1'b1;
    end else begin
        W_BRAM_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd1))) begin
        W_BRAM_1_we0 = 1'b1;
    end else begin
        W_BRAM_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_20_ce0 = 1'b1;
    end else begin
        W_BRAM_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd20))) begin
        W_BRAM_20_we0 = 1'b1;
    end else begin
        W_BRAM_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_21_ce0 = 1'b1;
    end else begin
        W_BRAM_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd21))) begin
        W_BRAM_21_we0 = 1'b1;
    end else begin
        W_BRAM_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_22_ce0 = 1'b1;
    end else begin
        W_BRAM_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd22))) begin
        W_BRAM_22_we0 = 1'b1;
    end else begin
        W_BRAM_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_23_ce0 = 1'b1;
    end else begin
        W_BRAM_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd23))) begin
        W_BRAM_23_we0 = 1'b1;
    end else begin
        W_BRAM_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_24_ce0 = 1'b1;
    end else begin
        W_BRAM_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd24))) begin
        W_BRAM_24_we0 = 1'b1;
    end else begin
        W_BRAM_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_25_ce0 = 1'b1;
    end else begin
        W_BRAM_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd25))) begin
        W_BRAM_25_we0 = 1'b1;
    end else begin
        W_BRAM_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_26_ce0 = 1'b1;
    end else begin
        W_BRAM_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd26))) begin
        W_BRAM_26_we0 = 1'b1;
    end else begin
        W_BRAM_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_27_ce0 = 1'b1;
    end else begin
        W_BRAM_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd27))) begin
        W_BRAM_27_we0 = 1'b1;
    end else begin
        W_BRAM_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_28_ce0 = 1'b1;
    end else begin
        W_BRAM_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd28))) begin
        W_BRAM_28_we0 = 1'b1;
    end else begin
        W_BRAM_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_29_ce0 = 1'b1;
    end else begin
        W_BRAM_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd29))) begin
        W_BRAM_29_we0 = 1'b1;
    end else begin
        W_BRAM_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_2_ce0 = 1'b1;
    end else begin
        W_BRAM_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd2))) begin
        W_BRAM_2_we0 = 1'b1;
    end else begin
        W_BRAM_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_30_ce0 = 1'b1;
    end else begin
        W_BRAM_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd30))) begin
        W_BRAM_30_we0 = 1'b1;
    end else begin
        W_BRAM_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_31_ce0 = 1'b1;
    end else begin
        W_BRAM_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd31))) begin
        W_BRAM_31_we0 = 1'b1;
    end else begin
        W_BRAM_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_32_ce0 = 1'b1;
    end else begin
        W_BRAM_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd32))) begin
        W_BRAM_32_we0 = 1'b1;
    end else begin
        W_BRAM_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_33_ce0 = 1'b1;
    end else begin
        W_BRAM_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd33))) begin
        W_BRAM_33_we0 = 1'b1;
    end else begin
        W_BRAM_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_34_ce0 = 1'b1;
    end else begin
        W_BRAM_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd34))) begin
        W_BRAM_34_we0 = 1'b1;
    end else begin
        W_BRAM_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_35_ce0 = 1'b1;
    end else begin
        W_BRAM_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd35))) begin
        W_BRAM_35_we0 = 1'b1;
    end else begin
        W_BRAM_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_36_ce0 = 1'b1;
    end else begin
        W_BRAM_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd36))) begin
        W_BRAM_36_we0 = 1'b1;
    end else begin
        W_BRAM_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_37_ce0 = 1'b1;
    end else begin
        W_BRAM_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd37))) begin
        W_BRAM_37_we0 = 1'b1;
    end else begin
        W_BRAM_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_38_ce0 = 1'b1;
    end else begin
        W_BRAM_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd38))) begin
        W_BRAM_38_we0 = 1'b1;
    end else begin
        W_BRAM_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_39_ce0 = 1'b1;
    end else begin
        W_BRAM_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd39))) begin
        W_BRAM_39_we0 = 1'b1;
    end else begin
        W_BRAM_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_3_ce0 = 1'b1;
    end else begin
        W_BRAM_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd3))) begin
        W_BRAM_3_we0 = 1'b1;
    end else begin
        W_BRAM_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_40_ce0 = 1'b1;
    end else begin
        W_BRAM_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd40))) begin
        W_BRAM_40_we0 = 1'b1;
    end else begin
        W_BRAM_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_41_ce0 = 1'b1;
    end else begin
        W_BRAM_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd41))) begin
        W_BRAM_41_we0 = 1'b1;
    end else begin
        W_BRAM_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_42_ce0 = 1'b1;
    end else begin
        W_BRAM_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd42))) begin
        W_BRAM_42_we0 = 1'b1;
    end else begin
        W_BRAM_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_43_ce0 = 1'b1;
    end else begin
        W_BRAM_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd43))) begin
        W_BRAM_43_we0 = 1'b1;
    end else begin
        W_BRAM_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_44_ce0 = 1'b1;
    end else begin
        W_BRAM_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd44))) begin
        W_BRAM_44_we0 = 1'b1;
    end else begin
        W_BRAM_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_45_ce0 = 1'b1;
    end else begin
        W_BRAM_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd45))) begin
        W_BRAM_45_we0 = 1'b1;
    end else begin
        W_BRAM_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_46_ce0 = 1'b1;
    end else begin
        W_BRAM_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd46))) begin
        W_BRAM_46_we0 = 1'b1;
    end else begin
        W_BRAM_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_47_ce0 = 1'b1;
    end else begin
        W_BRAM_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd47))) begin
        W_BRAM_47_we0 = 1'b1;
    end else begin
        W_BRAM_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_48_ce0 = 1'b1;
    end else begin
        W_BRAM_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd48))) begin
        W_BRAM_48_we0 = 1'b1;
    end else begin
        W_BRAM_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_49_ce0 = 1'b1;
    end else begin
        W_BRAM_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd49))) begin
        W_BRAM_49_we0 = 1'b1;
    end else begin
        W_BRAM_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_4_ce0 = 1'b1;
    end else begin
        W_BRAM_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd4))) begin
        W_BRAM_4_we0 = 1'b1;
    end else begin
        W_BRAM_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_50_ce0 = 1'b1;
    end else begin
        W_BRAM_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd50))) begin
        W_BRAM_50_we0 = 1'b1;
    end else begin
        W_BRAM_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_51_ce0 = 1'b1;
    end else begin
        W_BRAM_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd51))) begin
        W_BRAM_51_we0 = 1'b1;
    end else begin
        W_BRAM_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_52_ce0 = 1'b1;
    end else begin
        W_BRAM_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd52))) begin
        W_BRAM_52_we0 = 1'b1;
    end else begin
        W_BRAM_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_53_ce0 = 1'b1;
    end else begin
        W_BRAM_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd53))) begin
        W_BRAM_53_we0 = 1'b1;
    end else begin
        W_BRAM_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_54_ce0 = 1'b1;
    end else begin
        W_BRAM_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd54))) begin
        W_BRAM_54_we0 = 1'b1;
    end else begin
        W_BRAM_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_55_ce0 = 1'b1;
    end else begin
        W_BRAM_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd55))) begin
        W_BRAM_55_we0 = 1'b1;
    end else begin
        W_BRAM_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_56_ce0 = 1'b1;
    end else begin
        W_BRAM_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd56))) begin
        W_BRAM_56_we0 = 1'b1;
    end else begin
        W_BRAM_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_57_ce0 = 1'b1;
    end else begin
        W_BRAM_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd57))) begin
        W_BRAM_57_we0 = 1'b1;
    end else begin
        W_BRAM_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_58_ce0 = 1'b1;
    end else begin
        W_BRAM_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd58))) begin
        W_BRAM_58_we0 = 1'b1;
    end else begin
        W_BRAM_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_59_ce0 = 1'b1;
    end else begin
        W_BRAM_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd59))) begin
        W_BRAM_59_we0 = 1'b1;
    end else begin
        W_BRAM_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_5_ce0 = 1'b1;
    end else begin
        W_BRAM_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd5))) begin
        W_BRAM_5_we0 = 1'b1;
    end else begin
        W_BRAM_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_60_ce0 = 1'b1;
    end else begin
        W_BRAM_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd60))) begin
        W_BRAM_60_we0 = 1'b1;
    end else begin
        W_BRAM_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_61_ce0 = 1'b1;
    end else begin
        W_BRAM_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd61))) begin
        W_BRAM_61_we0 = 1'b1;
    end else begin
        W_BRAM_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_62_ce0 = 1'b1;
    end else begin
        W_BRAM_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd62))) begin
        W_BRAM_62_we0 = 1'b1;
    end else begin
        W_BRAM_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_63_ce0 = 1'b1;
    end else begin
        W_BRAM_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd63))) begin
        W_BRAM_63_we0 = 1'b1;
    end else begin
        W_BRAM_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_64_ce0 = 1'b1;
    end else begin
        W_BRAM_64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd64))) begin
        W_BRAM_64_we0 = 1'b1;
    end else begin
        W_BRAM_64_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_65_ce0 = 1'b1;
    end else begin
        W_BRAM_65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd65))) begin
        W_BRAM_65_we0 = 1'b1;
    end else begin
        W_BRAM_65_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_66_ce0 = 1'b1;
    end else begin
        W_BRAM_66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd66))) begin
        W_BRAM_66_we0 = 1'b1;
    end else begin
        W_BRAM_66_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_67_ce0 = 1'b1;
    end else begin
        W_BRAM_67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd67))) begin
        W_BRAM_67_we0 = 1'b1;
    end else begin
        W_BRAM_67_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_68_ce0 = 1'b1;
    end else begin
        W_BRAM_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd68))) begin
        W_BRAM_68_we0 = 1'b1;
    end else begin
        W_BRAM_68_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_69_ce0 = 1'b1;
    end else begin
        W_BRAM_69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd69))) begin
        W_BRAM_69_we0 = 1'b1;
    end else begin
        W_BRAM_69_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_6_ce0 = 1'b1;
    end else begin
        W_BRAM_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd6))) begin
        W_BRAM_6_we0 = 1'b1;
    end else begin
        W_BRAM_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_70_ce0 = 1'b1;
    end else begin
        W_BRAM_70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd70))) begin
        W_BRAM_70_we0 = 1'b1;
    end else begin
        W_BRAM_70_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_71_ce0 = 1'b1;
    end else begin
        W_BRAM_71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd71))) begin
        W_BRAM_71_we0 = 1'b1;
    end else begin
        W_BRAM_71_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_72_ce0 = 1'b1;
    end else begin
        W_BRAM_72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd72))) begin
        W_BRAM_72_we0 = 1'b1;
    end else begin
        W_BRAM_72_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_73_ce0 = 1'b1;
    end else begin
        W_BRAM_73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd73))) begin
        W_BRAM_73_we0 = 1'b1;
    end else begin
        W_BRAM_73_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_74_ce0 = 1'b1;
    end else begin
        W_BRAM_74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd74))) begin
        W_BRAM_74_we0 = 1'b1;
    end else begin
        W_BRAM_74_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_75_ce0 = 1'b1;
    end else begin
        W_BRAM_75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd75))) begin
        W_BRAM_75_we0 = 1'b1;
    end else begin
        W_BRAM_75_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_76_ce0 = 1'b1;
    end else begin
        W_BRAM_76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd76))) begin
        W_BRAM_76_we0 = 1'b1;
    end else begin
        W_BRAM_76_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_77_ce0 = 1'b1;
    end else begin
        W_BRAM_77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd77))) begin
        W_BRAM_77_we0 = 1'b1;
    end else begin
        W_BRAM_77_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_78_ce0 = 1'b1;
    end else begin
        W_BRAM_78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd78))) begin
        W_BRAM_78_we0 = 1'b1;
    end else begin
        W_BRAM_78_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_79_ce0 = 1'b1;
    end else begin
        W_BRAM_79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd79))) begin
        W_BRAM_79_we0 = 1'b1;
    end else begin
        W_BRAM_79_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_7_ce0 = 1'b1;
    end else begin
        W_BRAM_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd7))) begin
        W_BRAM_7_we0 = 1'b1;
    end else begin
        W_BRAM_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_80_ce0 = 1'b1;
    end else begin
        W_BRAM_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd80))) begin
        W_BRAM_80_we0 = 1'b1;
    end else begin
        W_BRAM_80_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_81_ce0 = 1'b1;
    end else begin
        W_BRAM_81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd81))) begin
        W_BRAM_81_we0 = 1'b1;
    end else begin
        W_BRAM_81_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_82_ce0 = 1'b1;
    end else begin
        W_BRAM_82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd82))) begin
        W_BRAM_82_we0 = 1'b1;
    end else begin
        W_BRAM_82_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_83_ce0 = 1'b1;
    end else begin
        W_BRAM_83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd83))) begin
        W_BRAM_83_we0 = 1'b1;
    end else begin
        W_BRAM_83_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_84_ce0 = 1'b1;
    end else begin
        W_BRAM_84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd84))) begin
        W_BRAM_84_we0 = 1'b1;
    end else begin
        W_BRAM_84_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_85_ce0 = 1'b1;
    end else begin
        W_BRAM_85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd85))) begin
        W_BRAM_85_we0 = 1'b1;
    end else begin
        W_BRAM_85_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_86_ce0 = 1'b1;
    end else begin
        W_BRAM_86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd86))) begin
        W_BRAM_86_we0 = 1'b1;
    end else begin
        W_BRAM_86_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_87_ce0 = 1'b1;
    end else begin
        W_BRAM_87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd87))) begin
        W_BRAM_87_we0 = 1'b1;
    end else begin
        W_BRAM_87_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_88_ce0 = 1'b1;
    end else begin
        W_BRAM_88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd88))) begin
        W_BRAM_88_we0 = 1'b1;
    end else begin
        W_BRAM_88_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_89_ce0 = 1'b1;
    end else begin
        W_BRAM_89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd89))) begin
        W_BRAM_89_we0 = 1'b1;
    end else begin
        W_BRAM_89_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_8_ce0 = 1'b1;
    end else begin
        W_BRAM_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd8))) begin
        W_BRAM_8_we0 = 1'b1;
    end else begin
        W_BRAM_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_90_ce0 = 1'b1;
    end else begin
        W_BRAM_90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd90))) begin
        W_BRAM_90_we0 = 1'b1;
    end else begin
        W_BRAM_90_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_91_ce0 = 1'b1;
    end else begin
        W_BRAM_91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd91))) begin
        W_BRAM_91_we0 = 1'b1;
    end else begin
        W_BRAM_91_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_92_ce0 = 1'b1;
    end else begin
        W_BRAM_92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd92))) begin
        W_BRAM_92_we0 = 1'b1;
    end else begin
        W_BRAM_92_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_93_ce0 = 1'b1;
    end else begin
        W_BRAM_93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd93))) begin
        W_BRAM_93_we0 = 1'b1;
    end else begin
        W_BRAM_93_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_94_ce0 = 1'b1;
    end else begin
        W_BRAM_94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd94))) begin
        W_BRAM_94_we0 = 1'b1;
    end else begin
        W_BRAM_94_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_95_ce0 = 1'b1;
    end else begin
        W_BRAM_95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd95))) begin
        W_BRAM_95_we0 = 1'b1;
    end else begin
        W_BRAM_95_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_96_ce0 = 1'b1;
    end else begin
        W_BRAM_96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd96))) begin
        W_BRAM_96_we0 = 1'b1;
    end else begin
        W_BRAM_96_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_97_ce0 = 1'b1;
    end else begin
        W_BRAM_97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd97))) begin
        W_BRAM_97_we0 = 1'b1;
    end else begin
        W_BRAM_97_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_98_ce0 = 1'b1;
    end else begin
        W_BRAM_98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd98))) begin
        W_BRAM_98_we0 = 1'b1;
    end else begin
        W_BRAM_98_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_99_ce0 = 1'b1;
    end else begin
        W_BRAM_99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd99))) begin
        W_BRAM_99_we0 = 1'b1;
    end else begin
        W_BRAM_99_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        W_BRAM_9_ce0 = 1'b1;
    end else begin
        W_BRAM_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_31_t_mid2_fu_2450_p2 == 7'd9))) begin
        W_BRAM_9_we0 = 1'b1;
    end else begin
        W_BRAM_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        fmap_TDATA_blk_n = fmap_TVALID;
    end else begin
        fmap_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        fmap_TREADY = 1'b1;
    end else begin
        fmap_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0)) & (exitcond_flatten2_fu_2416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign W_BRAM_0_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_0_d0 = fmap_TDATA;

assign W_BRAM_100_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_100_d0 = fmap_TDATA;

assign W_BRAM_101_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_101_d0 = fmap_TDATA;

assign W_BRAM_102_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_102_d0 = fmap_TDATA;

assign W_BRAM_103_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_103_d0 = fmap_TDATA;

assign W_BRAM_104_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_104_d0 = fmap_TDATA;

assign W_BRAM_105_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_105_d0 = fmap_TDATA;

assign W_BRAM_106_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_106_d0 = fmap_TDATA;

assign W_BRAM_107_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_107_d0 = fmap_TDATA;

assign W_BRAM_108_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_108_d0 = fmap_TDATA;

assign W_BRAM_109_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_109_d0 = fmap_TDATA;

assign W_BRAM_10_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_10_d0 = fmap_TDATA;

assign W_BRAM_110_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_110_d0 = fmap_TDATA;

assign W_BRAM_111_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_111_d0 = fmap_TDATA;

assign W_BRAM_112_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_112_d0 = fmap_TDATA;

assign W_BRAM_113_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_113_d0 = fmap_TDATA;

assign W_BRAM_114_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_114_d0 = fmap_TDATA;

assign W_BRAM_115_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_115_d0 = fmap_TDATA;

assign W_BRAM_116_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_116_d0 = fmap_TDATA;

assign W_BRAM_117_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_117_d0 = fmap_TDATA;

assign W_BRAM_118_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_118_d0 = fmap_TDATA;

assign W_BRAM_119_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_119_d0 = fmap_TDATA;

assign W_BRAM_11_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_11_d0 = fmap_TDATA;

assign W_BRAM_120_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_120_d0 = fmap_TDATA;

assign W_BRAM_121_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_121_d0 = fmap_TDATA;

assign W_BRAM_122_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_122_d0 = fmap_TDATA;

assign W_BRAM_123_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_123_d0 = fmap_TDATA;

assign W_BRAM_124_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_124_d0 = fmap_TDATA;

assign W_BRAM_125_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_125_d0 = fmap_TDATA;

assign W_BRAM_126_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_126_d0 = fmap_TDATA;

assign W_BRAM_127_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_127_d0 = fmap_TDATA;

assign W_BRAM_12_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_12_d0 = fmap_TDATA;

assign W_BRAM_13_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_13_d0 = fmap_TDATA;

assign W_BRAM_14_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_14_d0 = fmap_TDATA;

assign W_BRAM_15_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_15_d0 = fmap_TDATA;

assign W_BRAM_16_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_16_d0 = fmap_TDATA;

assign W_BRAM_17_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_17_d0 = fmap_TDATA;

assign W_BRAM_18_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_18_d0 = fmap_TDATA;

assign W_BRAM_19_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_19_d0 = fmap_TDATA;

assign W_BRAM_1_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_1_d0 = fmap_TDATA;

assign W_BRAM_20_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_20_d0 = fmap_TDATA;

assign W_BRAM_21_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_21_d0 = fmap_TDATA;

assign W_BRAM_22_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_22_d0 = fmap_TDATA;

assign W_BRAM_23_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_23_d0 = fmap_TDATA;

assign W_BRAM_24_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_24_d0 = fmap_TDATA;

assign W_BRAM_25_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_25_d0 = fmap_TDATA;

assign W_BRAM_26_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_26_d0 = fmap_TDATA;

assign W_BRAM_27_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_27_d0 = fmap_TDATA;

assign W_BRAM_28_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_28_d0 = fmap_TDATA;

assign W_BRAM_29_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_29_d0 = fmap_TDATA;

assign W_BRAM_2_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_2_d0 = fmap_TDATA;

assign W_BRAM_30_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_30_d0 = fmap_TDATA;

assign W_BRAM_31_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_31_d0 = fmap_TDATA;

assign W_BRAM_32_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_32_d0 = fmap_TDATA;

assign W_BRAM_33_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_33_d0 = fmap_TDATA;

assign W_BRAM_34_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_34_d0 = fmap_TDATA;

assign W_BRAM_35_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_35_d0 = fmap_TDATA;

assign W_BRAM_36_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_36_d0 = fmap_TDATA;

assign W_BRAM_37_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_37_d0 = fmap_TDATA;

assign W_BRAM_38_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_38_d0 = fmap_TDATA;

assign W_BRAM_39_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_39_d0 = fmap_TDATA;

assign W_BRAM_3_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_3_d0 = fmap_TDATA;

assign W_BRAM_40_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_40_d0 = fmap_TDATA;

assign W_BRAM_41_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_41_d0 = fmap_TDATA;

assign W_BRAM_42_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_42_d0 = fmap_TDATA;

assign W_BRAM_43_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_43_d0 = fmap_TDATA;

assign W_BRAM_44_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_44_d0 = fmap_TDATA;

assign W_BRAM_45_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_45_d0 = fmap_TDATA;

assign W_BRAM_46_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_46_d0 = fmap_TDATA;

assign W_BRAM_47_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_47_d0 = fmap_TDATA;

assign W_BRAM_48_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_48_d0 = fmap_TDATA;

assign W_BRAM_49_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_49_d0 = fmap_TDATA;

assign W_BRAM_4_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_4_d0 = fmap_TDATA;

assign W_BRAM_50_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_50_d0 = fmap_TDATA;

assign W_BRAM_51_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_51_d0 = fmap_TDATA;

assign W_BRAM_52_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_52_d0 = fmap_TDATA;

assign W_BRAM_53_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_53_d0 = fmap_TDATA;

assign W_BRAM_54_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_54_d0 = fmap_TDATA;

assign W_BRAM_55_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_55_d0 = fmap_TDATA;

assign W_BRAM_56_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_56_d0 = fmap_TDATA;

assign W_BRAM_57_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_57_d0 = fmap_TDATA;

assign W_BRAM_58_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_58_d0 = fmap_TDATA;

assign W_BRAM_59_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_59_d0 = fmap_TDATA;

assign W_BRAM_5_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_5_d0 = fmap_TDATA;

assign W_BRAM_60_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_60_d0 = fmap_TDATA;

assign W_BRAM_61_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_61_d0 = fmap_TDATA;

assign W_BRAM_62_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_62_d0 = fmap_TDATA;

assign W_BRAM_63_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_63_d0 = fmap_TDATA;

assign W_BRAM_64_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_64_d0 = fmap_TDATA;

assign W_BRAM_65_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_65_d0 = fmap_TDATA;

assign W_BRAM_66_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_66_d0 = fmap_TDATA;

assign W_BRAM_67_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_67_d0 = fmap_TDATA;

assign W_BRAM_68_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_68_d0 = fmap_TDATA;

assign W_BRAM_69_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_69_d0 = fmap_TDATA;

assign W_BRAM_6_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_6_d0 = fmap_TDATA;

assign W_BRAM_70_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_70_d0 = fmap_TDATA;

assign W_BRAM_71_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_71_d0 = fmap_TDATA;

assign W_BRAM_72_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_72_d0 = fmap_TDATA;

assign W_BRAM_73_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_73_d0 = fmap_TDATA;

assign W_BRAM_74_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_74_d0 = fmap_TDATA;

assign W_BRAM_75_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_75_d0 = fmap_TDATA;

assign W_BRAM_76_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_76_d0 = fmap_TDATA;

assign W_BRAM_77_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_77_d0 = fmap_TDATA;

assign W_BRAM_78_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_78_d0 = fmap_TDATA;

assign W_BRAM_79_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_79_d0 = fmap_TDATA;

assign W_BRAM_7_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_7_d0 = fmap_TDATA;

assign W_BRAM_80_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_80_d0 = fmap_TDATA;

assign W_BRAM_81_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_81_d0 = fmap_TDATA;

assign W_BRAM_82_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_82_d0 = fmap_TDATA;

assign W_BRAM_83_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_83_d0 = fmap_TDATA;

assign W_BRAM_84_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_84_d0 = fmap_TDATA;

assign W_BRAM_85_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_85_d0 = fmap_TDATA;

assign W_BRAM_86_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_86_d0 = fmap_TDATA;

assign W_BRAM_87_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_87_d0 = fmap_TDATA;

assign W_BRAM_88_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_88_d0 = fmap_TDATA;

assign W_BRAM_89_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_89_d0 = fmap_TDATA;

assign W_BRAM_8_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_8_d0 = fmap_TDATA;

assign W_BRAM_90_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_90_d0 = fmap_TDATA;

assign W_BRAM_91_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_91_d0 = fmap_TDATA;

assign W_BRAM_92_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_92_d0 = fmap_TDATA;

assign W_BRAM_93_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_93_d0 = fmap_TDATA;

assign W_BRAM_94_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_94_d0 = fmap_TDATA;

assign W_BRAM_95_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_95_d0 = fmap_TDATA;

assign W_BRAM_96_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_96_d0 = fmap_TDATA;

assign W_BRAM_97_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_97_d0 = fmap_TDATA;

assign W_BRAM_98_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_98_d0 = fmap_TDATA;

assign W_BRAM_99_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_99_d0 = fmap_TDATA;

assign W_BRAM_9_address0 = tmp_1_fu_2487_p1;

assign W_BRAM_9_d0 = fmap_TDATA;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state2 = ((exitcond_flatten2_fu_2416_p2 == 1'd0) & (fmap_TVALID == 1'b0));
end

assign bound7_fu_2410_p0 = bound7_fu_2410_p00;

assign bound7_fu_2410_p00 = bound_fu_2368_p2;

assign bound7_fu_2410_p1 = bound7_fu_2410_p10;

assign bound7_fu_2410_p10 = $unsigned(tmp_23_cast_fu_2398_p1);

assign bound7_fu_2410_p2 = (bound7_fu_2410_p0 * bound7_fu_2410_p1);

assign bound_fu_2368_p2 = (p_shl_fu_2364_p1 + cast_fu_2348_p1);

assign c_cast2_cast_fu_2292_p1 = c;

assign cast_fu_2348_p1 = $unsigned(tmp_20_cast_fu_2344_p1);

assign exitcond_flatten2_fu_2416_p2 = ((indvar_flatten2_reg_2250 == bound7_reg_2654) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_2433_p2 = ((indvar_flatten_reg_2270 == bound_reg_2649) ? 1'b1 : 1'b0);

assign exitcond_fu_2461_p2 = ((k1_reg_2281 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond_mid_fu_2467_p2 = (not_exitcond_flatten_fu_2455_p2 & exitcond_fu_2461_p2);

assign i1_1_fu_2427_p2 = (32'd1 + i1_reg_2261);

assign indvar_flatten_next2_fu_2421_p2 = (indvar_flatten2_reg_2250 + 68'd1);

assign indvar_flatten_next_fu_2631_p3 = ((exitcond_flatten_fu_2433_p2[0:0] === 1'b1) ? 36'd1 : indvar_flatten_op_fu_2625_p2);

assign indvar_flatten_op_fu_2625_p2 = (indvar_flatten_reg_2270 + 36'd1);

assign k1_1_fu_2619_p2 = (k1_mid2_fu_2479_p3 + 4'd1);

assign k1_mid2_fu_2479_p3 = ((tmp_11_fu_2473_p2[0:0] === 1'b1) ? 4'd0 : k1_reg_2281);

assign m_cast1_fu_2296_p1 = m;

assign not_exitcond_flatten_fu_2455_p2 = (exitcond_flatten_fu_2433_p2 ^ 1'd1);

assign p_shl_fu_2364_p1 = $unsigned(tmp_8_fu_2360_p1);

assign smax1_cast_fu_2334_p1 = smax1_fu_2326_p3;

assign smax1_fu_2326_p3 = ((tmp_6_fu_2320_p2[0:0] === 1'b1) ? c : tmp_s_fu_2314_p2);

assign smax4_cast_fu_2388_p1 = smax4_fu_2380_p3;

assign smax4_fu_2380_p3 = ((tmp_9_fu_2374_p2[0:0] === 1'b1) ? tmp_15_fu_2300_p1 : tmp_fu_2304_p2);

assign tmp_10_fu_2392_p2 = (smax4_cast_fu_2388_p1 - m);

assign tmp_11_fu_2473_p2 = (exitcond_mid_fu_2467_p2 | exitcond_flatten_fu_2433_p2);

assign tmp_15_fu_2300_p1 = m[8:0];

assign tmp_16_fu_2310_p1 = m[6:0];

assign tmp_17_fu_2352_p3 = {{tmp_7_fu_2338_p2}, {3'd0}};

assign tmp_18_fu_2446_p1 = tmp_31_t_mid2_v_v_fu_2438_p3[6:0];

assign tmp_1_fu_2487_p1 = k1_mid2_fu_2479_p3;

assign tmp_20_cast_fu_2344_p1 = $signed(tmp_7_fu_2338_p2);

assign tmp_23_cast_fu_2398_p1 = $signed(tmp_10_fu_2392_p2);

assign tmp_31_t_mid2_fu_2450_p2 = (tmp_18_fu_2446_p1 - tmp_16_reg_2644);

assign tmp_31_t_mid2_v_v_fu_2438_p3 = ((exitcond_flatten_fu_2433_p2[0:0] === 1'b1) ? i1_1_fu_2427_p2 : i1_reg_2261);

assign tmp_6_fu_2320_p2 = ((c > tmp_s_fu_2314_p2) ? 1'b1 : 1'b0);

assign tmp_7_fu_2338_p2 = (smax1_cast_fu_2334_p1 - c_cast2_cast_fu_2292_p1);

assign tmp_8_fu_2360_p1 = $signed(tmp_17_fu_2352_p3);

assign tmp_9_fu_2374_p2 = ((tmp_15_fu_2300_p1 > tmp_fu_2304_p2) ? 1'b1 : 1'b0);

assign tmp_fu_2304_p2 = (9'd128 + tmp_15_fu_2300_p1);

assign tmp_s_fu_2314_p2 = (9'd1 + c);

endmodule //data_transfer_f
