// Code your design here
module single_port_ram(clk,cs,wr,oe,address,data);
  
  parameter DATA_WIDTH =8;
  parameter ADDR_SIZE = 4;
  parameter DEPTH=2**ADDR_SIZE //16 locations 
  input clk,cs,wr,oe;
  input [ADDR_SIZE-1:0] address;
  inout [DATA_WIDTH -1:0] data;
  reg [DATA_WIDTH -1:0] temp_data;
  reg [DATA_WIDTH -1:0] mem[DEPTH]; //RAM 8*16 declaration
  
  always @(posedge clk)begin //write operation
    if(cs && wr)
      mem[address] = data;
  end
  
  always @ (posedge clk) begin //Read operation
    if (cs && !wr)
      temp_data = mem[address];
  end
  
  assign data = (cs && !wr && oe)? tmp_data : 8'hzz;
endmodule
    
