{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1615801553487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1615801553488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 15 16:45:53 2021 " "Processing started: Mon Mar 15 16:45:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1615801553488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1615801553488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aaabbbccc -c aaabbbccc " "Command: quartus_map --read_settings_files=on --write_settings_files=off aaabbbccc -c aaabbbccc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1615801553488 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1615801553818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_string.v 1 1 " "Found 1 design units, including 1 entities, in source file test_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_string " "Found entity 1: test_string" {  } { { "test_string.v" "" { Text "D:/verilog/rgb/test_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_exponent.v 1 1 " "Found 1 design units, including 1 entities, in source file test_exponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_exponent " "Found entity 1: test_exponent" {  } { { "test_exponent.v" "" { Text "D:/verilog/rgb/test_exponent.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file test_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ex " "Found entity 1: test_ex" {  } { { "test_ex.v" "" { Text "D:/verilog/rgb/test_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_addition2.v 1 1 " "Found 1 design units, including 1 entities, in source file test_addition2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_addition2 " "Found entity 1: test_addition2" {  } { { "test_addition2.v" "" { Text "D:/verilog/rgb/test_addition2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_addition.v 1 1 " "Found 1 design units, including 1 entities, in source file test_addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_addition " "Found entity 1: test_addition" {  } { { "test_addition.v" "" { Text "D:/verilog/rgb/test_addition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "take_bits2.v 1 1 " "Found 1 design units, including 1 entities, in source file take_bits2.v" { { "Info" "ISGN_ENTITY_NAME" "1 take_bits2 " "Found entity 1: take_bits2" {  } { { "take_bits2.v" "" { Text "D:/verilog/rgb/take_bits2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "take_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file take_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 take_bits " "Found entity 1: take_bits" {  } { { "take_bits.v" "" { Text "D:/verilog/rgb/take_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_first.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_first.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_first " "Found entity 1: sum_first" {  } { { "sum_first.v" "" { Text "D:/verilog/rgb/sum_first.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine222.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine222.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine222 " "Found entity 1: state_machine222" {  } { { "state_machine222.v" "" { Text "D:/verilog/rgb/state_machine222.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "D:/verilog/rgb/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_extra_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_extra_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_extra_2 " "Found entity 1: sm_extra_2" {  } { { "sm_extra_2.v" "" { Text "D:/verilog/rgb/sm_extra_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_extra_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sm_extra_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_extra_1 " "Found entity 1: sm_extra_1" {  } { { "sm_extra_1.v" "" { Text "D:/verilog/rgb/sm_extra_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file small_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 small_alu " "Found entity 1: small_alu" {  } { { "small_alu.v" "" { Text "D:/verilog/rgb/small_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64bits.v 1 1 " "Found 1 design units, including 1 entities, in source file register_64bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_64bits " "Found entity 1: register_64bits" {  } { { "register_64bits.v" "" { Text "D:/verilog/rgb/register_64bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_50bits.v 1 1 " "Found 1 design units, including 1 entities, in source file register_50bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_50bits " "Found entity 1: register_50bits" {  } { { "register_50bits.v" "" { Text "D:/verilog/rgb/register_50bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bits " "Found entity 1: register_32bits" {  } { { "register_32bits.v" "" { Text "D:/verilog/rgb/register_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_24bits.v 1 1 " "Found 1 design units, including 1 entities, in source file register_24bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_24bits " "Found entity 1: register_24bits" {  } { { "register_24bits.v" "" { Text "D:/verilog/rgb/register_24bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_100bits.v 1 1 " "Found 1 design units, including 1 entities, in source file register_100bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_100bits " "Found entity 1: register_100bits" {  } { { "register_100bits.v" "" { Text "D:/verilog/rgb/register_100bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quotient.v 1 1 " "Found 1 design units, including 1 entities, in source file quotient.v" { { "Info" "ISGN_ENTITY_NAME" "1 quotient " "Found entity 1: quotient" {  } { { "quotient.v" "" { Text "D:/verilog/rgb/quotient.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls22.v 1 1 " "Found 1 design units, including 1 entities, in source file pls22.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls22 " "Found entity 1: pls22" {  } { { "pls22.v" "" { Text "D:/verilog/rgb/pls22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pls.v 1 1 " "Found 1 design units, including 1 entities, in source file pls.v" { { "Info" "ISGN_ENTITY_NAME" "1 pls " "Found entity 1: pls" {  } { { "pls.v" "" { Text "D:/verilog/rgb/pls.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3_addition.v 1 1 " "Found 1 design units, including 1 entities, in source file part3_addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3_addition " "Found entity 1: part3_addition" {  } { { "part3_addition.v" "" { Text "D:/verilog/rgb/part3_addition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2_exandf.v 1 1 " "Found 1 design units, including 1 entities, in source file part2_exandf.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2_ExAndF " "Found entity 1: part2_ExAndF" {  } { { "part2_ExAndF.v" "" { Text "D:/verilog/rgb/part2_ExAndF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2_control.v 1 1 " "Found 1 design units, including 1 entities, in source file part2_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2_control " "Found entity 1: part2_control" {  } { { "part2_control.v" "" { Text "D:/verilog/rgb/part2_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_q50.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_q50.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_q50 " "Found entity 1: multiplier_q50" {  } { { "multiplier_q50.v" "" { Text "D:/verilog/rgb/multiplier_q50.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_q24.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_q24.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_q24 " "Found entity 1: multiplier_q24" {  } { { "multiplier_q24.v" "" { Text "D:/verilog/rgb/multiplier_q24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_q.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_q.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_q " "Found entity 1: multiplier_q" {  } { { "multiplier_q.v" "" { Text "D:/verilog/rgb/multiplier_q.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/verilog/rgb/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicand_d100.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicand_d100.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicand_d100 " "Found entity 1: multiplicand_d100" {  } { { "multiplicand_d100.v" "" { Text "D:/verilog/rgb/multiplicand_d100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicand_d.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicand_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicand_d " "Found entity 1: multiplicand_d" {  } { { "multiplicand_d.v" "" { Text "D:/verilog/rgb/multiplicand_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicand.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicand.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicand " "Found entity 1: multiplicand" {  } { { "multiplicand.v" "" { Text "D:/verilog/rgb/multiplicand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulfp.v 1 1 " "Found 1 design units, including 1 entities, in source file mulfp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mulFP " "Found entity 1: mulFP" {  } { { "mulFP.v" "" { Text "D:/verilog/rgb/mulFP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul23bits2.v 1 1 " "Found 1 design units, including 1 entities, in source file mul23bits2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul23bits2 " "Found entity 1: mul23bits2" {  } { { "mul23bits2.v" "" { Text "D:/verilog/rgb/mul23bits2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul23bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mul23bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul23bits " "Found entity 1: mul23bits" {  } { { "mul23bits.v" "" { Text "D:/verilog/rgb/mul23bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "D:/verilog/rgb/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kieu.v 1 1 " "Found 1 design units, including 1 entities, in source file kieu.v" { { "Info" "ISGN_ENTITY_NAME" "1 kieu " "Found entity 1: kieu" {  } { { "kieu.v" "" { Text "D:/verilog/rgb/kieu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kiemtra_chia.v 1 1 " "Found 1 design units, including 1 entities, in source file kiemtra_chia.v" { { "Info" "ISGN_ENTITY_NAME" "1 kiemtra_chia " "Found entity 1: kiemtra_chia" {  } { { "kiemtra_chia.v" "" { Text "D:/verilog/rgb/kiemtra_chia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huynh.v 1 1 " "Found 1 design units, including 1 entities, in source file huynh.v" { { "Info" "ISGN_ENTITY_NAME" "1 huynh " "Found entity 1: huynh" {  } { { "huynh.v" "" { Text "D:/verilog/rgb/huynh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "henxui.v 1 1 " "Found 1 design units, including 1 entities, in source file henxui.v" { { "Info" "ISGN_ENTITY_NAME" "1 henxui " "Found entity 1: henxui" {  } { { "henxui.v" "" { Text "D:/verilog/rgb/henxui.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mul " "Found entity 1: ex_mul" {  } { { "ex_mul.v" "" { Text "D:/verilog/rgb/ex_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "D:/verilog/rgb/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_div_test22.v 1 1 " "Found 1 design units, including 1 entities, in source file ct_div_test22.v" { { "Info" "ISGN_ENTITY_NAME" "1 ct_div_test22 " "Found entity 1: ct_div_test22" {  } { { "ct_div_test22.v" "" { Text "D:/verilog/rgb/ct_div_test22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ct_div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ct_div_test " "Found entity 1: ct_div_test" {  } { { "ct_div_test.v" "" { Text "D:/verilog/rgb/ct_div_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_div2.v 1 1 " "Found 1 design units, including 1 entities, in source file ct_div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ct_div2 " "Found entity 1: ct_div2" {  } { { "ct_div2.v" "" { Text "D:/verilog/rgb/ct_div2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.v 1 1 " "Found 1 design units, including 1 entities, in source file converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.v" "" { Text "D:/verilog/rgb/converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test22.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test22.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test22 " "Found entity 1: control_test22" {  } { { "control_test22.v" "" { Text "D:/verilog/rgb/control_test22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_div.v 1 1 " "Found 1 design units, including 1 entities, in source file control_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_div " "Found entity 1: control_div" {  } { { "control_div.v" "" { Text "D:/verilog/rgb/control_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801553999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801553999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cong_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cong_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cong_32bit " "Found entity 1: cong_32bit" {  } { { "cong_32bit.v" "" { Text "D:/verilog/rgb/cong_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801554002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801554002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chia.v 1 1 " "Found 1 design units, including 1 entities, in source file chia.v" { { "Info" "ISGN_ENTITY_NAME" "1 chia " "Found entity 1: chia" {  } { { "chia.v" "" { Text "D:/verilog/rgb/chia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801554006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801554006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cchia.v 1 1 " "Found 1 design units, including 1 entities, in source file cchia.v" { { "Info" "ISGN_ENTITY_NAME" "1 cchia " "Found entity 1: cchia" {  } { { "cchia.v" "" { Text "D:/verilog/rgb/cchia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801554009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801554009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file big_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 big_alu " "Found entity 1: big_alu" {  } { { "big_alu.v" "" { Text "D:/verilog/rgb/big_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801554012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801554012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array.v 1 1 " "Found 1 design units, including 1 entities, in source file array.v" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "array.v" "" { Text "D:/verilog/rgb/array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801554015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801554015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all.v 1 1 " "Found 1 design units, including 1 entities, in source file all.v" { { "Info" "ISGN_ENTITY_NAME" "1 all " "Found entity 1: all" {  } { { "all.v" "" { Text "D:/verilog/rgb/all.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801554018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801554018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additon.v 1 1 " "Found 1 design units, including 1 entities, in source file additon.v" { { "Info" "ISGN_ENTITY_NAME" "1 additon " "Found entity 1: additon" {  } { { "additon.v" "" { Text "D:/verilog/rgb/additon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801554021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801554021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converterrgb.v 1 1 " "Found 1 design units, including 1 entities, in source file converterrgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 converterRGB " "Found entity 1: converterRGB" {  } { { "converterRGB.v" "" { Text "D:/verilog/rgb/converterRGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1615801554025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1615801554025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mulFP " "Elaborating entity \"mulFP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1615801554065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul23bits2 mul23bits2:m23bis_ins " "Elaborating entity \"mul23bits2\" for hierarchy \"mul23bits2:m23bis_ins\"" {  } { { "mulFP.v" "m23bis_ins" { Text "D:/verilog/rgb/mulFP.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615801554068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicand mul23bits2:m23bis_ins\|multiplicand:md_inst " "Elaborating entity \"multiplicand\" for hierarchy \"mul23bits2:m23bis_ins\|multiplicand:md_inst\"" {  } { { "mul23bits2.v" "md_inst" { Text "D:/verilog/rgb/mul23bits2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615801554070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64bits mul23bits2:m23bis_ins\|multiplicand:md_inst\|register_64bits:reg64_inst " "Elaborating entity \"register_64bits\" for hierarchy \"mul23bits2:m23bis_ins\|multiplicand:md_inst\|register_64bits:reg64_inst\"" {  } { { "multiplicand.v" "reg64_inst" { Text "D:/verilog/rgb/multiplicand.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615801554072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier mul23bits2:m23bis_ins\|multiplier:mr_inst " "Elaborating entity \"multiplier\" for hierarchy \"mul23bits2:m23bis_ins\|multiplier:mr_inst\"" {  } { { "mul23bits2.v" "mr_inst" { Text "D:/verilog/rgb/mul23bits2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615801554074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bits mul23bits2:m23bis_ins\|multiplier:mr_inst\|register_32bits:reg32_inst " "Elaborating entity \"register_32bits\" for hierarchy \"mul23bits2:m23bis_ins\|multiplier:mr_inst\|register_32bits:reg32_inst\"" {  } { { "multiplier.v" "reg32_inst" { Text "D:/verilog/rgb/multiplier.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615801554076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_test22 mul23bits2:m23bis_ins\|control_test22:cwt " "Elaborating entity \"control_test22\" for hierarchy \"mul23bits2:m23bis_ins\|control_test22:cwt\"" {  } { { "mul23bits2.v" "cwt" { Text "D:/verilog/rgb/mul23bits2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615801554078 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_test22.v(56) " "Verilog HDL Case Statement information at control_test22.v(56): all case item expressions in this case statement are onehot" {  } { { "control_test22.v" "" { Text "D:/verilog/rgb/control_test22.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1615801554079 "|mulFP|mul23bits2:m23bis_ins|control_test22:cwt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mul ex_mul:hhhhjkf " "Elaborating entity \"ex_mul\" for hierarchy \"ex_mul:hhhhjkf\"" {  } { { "mulFP.v" "hhhhjkf" { Text "D:/verilog/rgb/mulFP.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615801554080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pls pls:pl_ins1t " "Elaborating entity \"pls\" for hierarchy \"pls:pl_ins1t\"" {  } { { "mulFP.v" "pl_ins1t" { Text "D:/verilog/rgb/mulFP.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1615801554081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pls.v(13) " "Verilog HDL assignment warning at pls.v(13): truncated value with size 32 to match size of target (5)" {  } { { "pls.v" "" { Text "D:/verilog/rgb/pls.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1615801554082 "|mulFP|pls:pl_ins1t"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count pls.v(10) " "Verilog HDL Always Construct warning at pls.v(10): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "pls.v" "" { Text "D:/verilog/rgb/pls.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1615801554082 "|mulFP|pls:pl_ins1t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] pls.v(12) " "Inferred latch for \"count\[0\]\" at pls.v(12)" {  } { { "pls.v" "" { Text "D:/verilog/rgb/pls.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615801554082 "|mulFP|pls:pl_ins1t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] pls.v(12) " "Inferred latch for \"count\[1\]\" at pls.v(12)" {  } { { "pls.v" "" { Text "D:/verilog/rgb/pls.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615801554082 "|mulFP|pls:pl_ins1t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] pls.v(12) " "Inferred latch for \"count\[2\]\" at pls.v(12)" {  } { { "pls.v" "" { Text "D:/verilog/rgb/pls.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615801554082 "|mulFP|pls:pl_ins1t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] pls.v(12) " "Inferred latch for \"count\[3\]\" at pls.v(12)" {  } { { "pls.v" "" { Text "D:/verilog/rgb/pls.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615801554082 "|mulFP|pls:pl_ins1t"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] pls.v(12) " "Inferred latch for \"count\[4\]\" at pls.v(12)" {  } { { "pls.v" "" { Text "D:/verilog/rgb/pls.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1615801554082 "|mulFP|pls:pl_ins1t"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1615801554809 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1615801555553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1615801555755 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1615801555755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "842 " "Implemented 842 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1615801555992 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1615801555992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "695 " "Implemented 695 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1615801555992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1615801555992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1615801556043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 15 16:45:56 2021 " "Processing ended: Mon Mar 15 16:45:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1615801556043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1615801556043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1615801556043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1615801556043 ""}
