cscope 15 E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator"               0001356839
	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\FlashAdres.txt

1 
Fœsh
 
Mem‹y
 
addªss
 
of
 
begö
 
u£r
 
	g¥ogømm
:

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\SoftTimer.c

1 
	~"So·Timî.h
"

2 
	~"hw_c⁄fig.h
"

3 
	~"v¨.h
"

8 
__IO
 
tTimî
 
	g¥Timî
[
TimîsQTY
];

17 
	$TimîW‹k
()

19 
__IO
 
i
=0;

20 
i
=0;i<
TimîsQTY
; i++)

22 if(
¥Timî
[
i
].
Sètus
)

24 if(
¥Timî
[
i
].
Cou¡
<’rTimî[i].
Limô
*100)-1)

26 
¥Timî
[
i
].
Cou¡
++;

30 
¥Timî
[
i
].
Fœg
=1;

31 
¥Timî
[
i
].
Cou¡
=0;

35 
	}
}

44 
__IO
 
	$Cª©eTimî
(
NumbîTimî
, 
Cou¡Time
)

46 
__IO
 
TimîCª©eEº‹
=0;

47 if(!
¥Timî
[
NumbîTimî
].
Sètus
)

49 
¥Timî
[
NumbîTimî
].
Limô
=
Cou¡Time
;

50 
¥Timî
[
NumbîTimî
].
Sètus
=1;

53 
TimîCª©eEº‹
=1;

54  
TimîCª©eEº‹
;

55 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\hw_config.c

30 
	~"hw_c⁄fig.h
"

31 
	~"usb_lib.h
"

32 
	~"usb_desc.h
"

33 
	~"usb_pwr.h
"

34 
	~"v¨.h
"

40 
Eº‹Sètus
 
	gHSESèπUpSètus
;

41 
EXTI_InôTy≥Def
 
	gEXTI_InôSåu˘uª
;

44 
__IO
 
uöt8_t
 
PªvX„rCom∂ëe
;

47 
I¡ToUnicode
 (
uöt32_t
 
vÆue
 , 
uöt8_t
 *
pbuf
 , uöt8_à
Àn
);

56 
	$Së_Sy°em
()

67 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_PWR
, 
ENABLE
);

69 #i‡
	`deföed
(
USB_USE_EXTERNAL_PULLUP
)

71 
	`RCC_AHBPîùhClockCmd
(
RCC_AHBPîùh_GPIO_DISCONNECT
, 
ENABLE
);

74 
GPIO_InôSåu˘uª
.
GPIO_Pö
 = 
USB_DISCONNECT_PIN
;

75 
GPIO_InôSåu˘uª
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

76 
GPIO_InôSåu˘uª
.
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

77 
GPIO_InôSåu˘uª
.
GPIO_OTy≥
 = 
GPIO_OTy≥_PP
;

78 
GPIO_InôSåu˘uª
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

79 
	`GPIO_Inô
(
USB_DISCONNECT
, &
GPIO_InôSåu˘uª
);

82 
	`RCC_APB2PîùhClockCmd
(
RCC_GPIO
, 
ENABLE
);

83 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_GPIOC
, 
ENABLE
);

84 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_GPIOD
, 
ENABLE
);

86 
GPIO_InôTy≥Def
 
p‹t
;

89 
p‹t
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

90 
p‹t
.
GPIO_Pö
 = 
BTN1_PIN
;

91 
p‹t
.
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

92 
	`GPIO_Inô
(
BTN1_PORT
, &
p‹t
);

94 
p‹t
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

95 
p‹t
.
GPIO_Pö
 = 
BTN2_PIN
;

96 
p‹t
.
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

97 
	`GPIO_Inô
(
BTN2_PORT
, &
p‹t
);

100 
p‹t
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

101 
p‹t
.
GPIO_Pö
 = 
LED1_PIN
 | 
LED2_PIN
 | 
LED3_PIN
;

102 
p‹t
.
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

103 
	`GPIO_Inô
(
LED_PORT
, &
p‹t
);

107 
	`EXTI_CÀ¨ITPídögBô
(
EXTI_Löe18
);

108 
EXTI_InôSåu˘uª
.
EXTI_Löe
 = 
EXTI_Löe18
;

109 
EXTI_InôSåu˘uª
.
EXTI_Triggî
 = 
EXTI_Triggî_Risög
;

110 
EXTI_InôSåu˘uª
.
EXTI_LöeCmd
 = 
ENABLE
;

111 
	`EXTI_Inô
(&
EXTI_InôSåu˘uª
);

112 
	}
}

121 
	$Së_USBClock
()

123 #i‡
	`deföed
(
STM32L1XX_MD
Ë|| deföed(
STM32L1XX_HD
)|| deföed(
STM32L1XX_MD_PLUS
)

125 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_USB
, 
ENABLE
);

129 
	`RCC_USBCLKC⁄fig
(
RCC_USBCLKSour˚_PLLCLK_1Div5
);

132 
	`RCC_APB1PîùhClockCmd
(
RCC_APB1Pîùh_USB
, 
ENABLE
);

135 
	}
}

144 
	$E¡î_LowPowîMode
()

147 
bDevi˚Sèã
 = 
SUSPENDED
;

153 
	`PWR_E¡îSTOPMode
(
PWR_Reguœt‹_LowPowî
, 
PWR_STOPE¡ry_WFI
);

154 
	}
}

163 
	$Lóve_LowPowîMode
()

165 
DEVICE_INFO
 *
pInfo
 = &
Devi˚_Info
;

168 i‡(
pInfo
->
Cuºít_C⁄figuøti⁄
 != 0)

171 
bDevi˚Sèã
 = 
CONFIGURED
;

175 
bDevi˚Sèã
 = 
ATTACHED
;

179 
	`Sy°emInô
();

180 
	}
}

189 
	$USB_I¡îru±s_C⁄fig
()

191 
NVIC_InôTy≥Def
 
NVIC_InôSåu˘uª
;

194 
	`NVIC_Pri‹ôyGroupC⁄fig
(
NVIC_Pri‹ôyGroup_2
);

196 #i‡
	`deföed
(
STM32L1XX_MD
)|| deföed(
STM32L1XX_HD
Ë|| deföed(
STM32L1XX_MD_PLUS
)

198 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
USB_LP_IRQn
;

199 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 2;

200 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0;

201 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

202 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

205 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
USB_FS_WKUP_IRQn
;

206 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

207 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

208 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

210 #ñi‡
	`deföed
(
STM32F37X
)

212 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
USB_LP_IRQn
;

213 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 2;

214 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0;

215 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

216 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

219 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
USBWakeUp_IRQn
;

220 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

221 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

222 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

226 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
USB_LP_CAN1_RX0_IRQn
;

227 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 2;

228 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lSubPri‹ôy
 = 0;

229 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lCmd
 = 
ENABLE
;

230 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

233 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√l
 = 
USBWakeUp_IRQn
;

234 
NVIC_InôSåu˘uª
.
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 = 1;

235 
	`NVIC_Inô
(&
NVIC_InôSåu˘uª
);

237 
	}
}

247 
	$USB_CabÀ_C⁄fig
 (
Fun˘i⁄ÆSèã
 
NewSèã
)

249 #i‡
	`deföed
(
STM32L1XX_MD
Ë|| deföed(
STM32L1XX_HD
)|| deföed(
STM32L1XX_MD_PLUS
)

250 i‡(
NewSèã
 !
DISABLE
)

252 
STM32L15_USB_CONNECT
;

256 
STM32L15_USB_DISCONNECT
;

260 i‡(
NewSèã
 !
DISABLE
)

262 
	`GPIO_Re£tBôs
(
USB_DISCONNECT
, 
USB_DISCONNECT_PIN
);

266 
	`GPIO_SëBôs
(
USB_DISCONNECT
, 
USB_DISCONNECT_PIN
);

269 
	}
}

277 
uöt8_t
 
RódBu„r
[
wMaxPackëSize
-4];

279 
	$ªadFœsh
 (
uöt32_t
 
SèπAddªss
)

281 
i
=0;

282 
i
=2;i<
wMaxPackëSize
-4;i++)

284 
RódBu„r
[
i
] = *(
uöt8_t
*)
SèπAddªss
;

285 
SèπAddªss
+=1;

288 
	}
}

291 
uöt16_t
 
	gbä1_¥ev
, 
	gbä2_¥ev
;

292 
uöt8_t
 
	gBuf„r
[
RPT4_COUNT
+1];

295 
uöt8_t
 
	$RHIDCheckSèã
()

297 
uöt16_t
 
bä1
=0, 
bä2
=0;

298 
bä1
 = 
	`GPIO_RódI≈utD©aBô
(
BTN1_PORT
, 
BTN1_PIN
);

299 
bä2
 = 
	`GPIO_RódI≈utD©aBô
(
BTN2_PORT
, 
BTN2_PIN
);

300 
Buf„r
[0] = 4;

301 
Buf„r
[1] = 2;

302 
Buf„r
[2] = 0;

303 
Buf„r
[3] = 1;

306 
PªvX„rCom∂ëe
 = 0;

307 
RódBu„r
[0] = 0x04;

308 
	`ªadFœsh
(
ADDRESS_MSG_SYSTEM
);

309 
RódBu„r
[10] = 0x33;

311 
	`USB_SIL_Wrôe
(
EP1_IN
, 
RódBu„r
, 
RPT4_COUNT
+1);

313 
	`SëEPTxVÆid
(
ENDP1
);

315  (
bä1
 | 
bä2
<<1);

316 
	}
}

325 
	$RHID_Síd
(
uöt8_t
 
ªp‹t
, uöt8_à
°©e
)

327 
uöt8_t
 
Buf„r
[2] = {0, 0};

329 
Buf„r
[0] = 
ªp‹t
;

330 
Buf„r
[1] = 
°©e
;

333 
PªvX„rCom∂ëe
 = 0;

336 
	`USB_SIL_Wrôe
(
EP1_IN
, 
Buf„r
, 2);

338 
	`SëEPTxVÆid
(
ENDP1
);

339 
	}
}

348 
	$Gë_SîülNum
()

350 
uöt32_t
 
Devi˚_Sîül0
, 
Devi˚_Sîül1
, 
Devi˚_Sîül2
;

352 
Devi˚_Sîül0
 = *(
uöt32_t
*)
ID1
;

353 
Devi˚_Sîül1
 = *(
uöt32_t
*)
ID2
;

354 
Devi˚_Sîül2
 = *(
uöt32_t
*)
ID3
;

356 
Devi˚_Sîül0
 +
Devi˚_Sîül2
;

358 i‡(
Devi˚_Sîül0
 != 0)

360 
	`I¡ToUnicode
 (
Devi˚_Sîül0
, &
RHID_SåögSîül
[2] , 8);

361 
	`I¡ToUnicode
 (
Devi˚_Sîül1
, &
RHID_SåögSîül
[18], 4);

363 
	}
}

372 
	$I¡ToUnicode
 (
uöt32_t
 
vÆue
 , 
uöt8_t
 *
pbuf
 , uöt8_à
Àn
)

374 
uöt8_t
 
idx
 = 0;

376  
idx
 = 0 ; idx < 
Àn
 ; idx ++)

378 if–((
vÆue
 >> 28)) < 0xA )

380 
pbuf
[ 2* 
idx
] = (
vÆue
 >> 28) + '0';

384 
pbuf
[2* 
idx
] = (
vÆue
 >> 28) + 'A' - 10;

387 
vÆue
 = value << 4;

389 
pbuf
[ 2* 
idx
 + 1] = 0;

391 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\main.c

13 
	~"hw_c⁄fig.h
"

14 
	~"usb_lib.h
"

15 
	~"usb_pwr.h
"

16 
	~"So·Timî.h
"

17 
	~"ˇn_Sëtög.h
"

22 
	#Aµliˇti⁄Addªss
 0x08004000

23 

	)

25 (*
	tpFun˘i⁄
)();

26 
pFun˘i⁄
 
Jump_To_Aµliˇti⁄
;

27 
uöt32_t
 
JumpAddªss
;

31 
__IO
 
uöt8_t
 
PªvX„rCom∂ëe
 = 1;

39 
	$Buâ⁄Sèã
 ()

41 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘uªBuâ⁄
;

42 
	`RCC_APB2PîùhClockCmd
(
RCC_APB2Pîùh_GPIOB
|
RCC_APB2Pîùh_AFIO
, 
ENABLE
);

43 
GPIO_InôSåu˘uªBuâ⁄
.
GPIO_Pö
 = 
GPIO_Pö_12
;

44 
GPIO_InôSåu˘uªBuâ⁄
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

45 
GPIO_InôSåu˘uªBuâ⁄
.
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

46 
	`GPIO_Inô
(
GPIOB
, &
GPIO_InôSåu˘uªBuâ⁄
);

47 
	}
}

56 
	$Êash_ªad
(
uöt32_t
 
SèπRódAddªss
)

58 
i
=0;

59 
i
=0;i<
READ_DATA_LENGHT
;i++)

61 
RódD©aByã
[
i
]=*(
uöt16_t
*)
SèπRódAddªss
;

62 
SèπRódAddªss
++;

64 
	}
}

66 
__IO
 
uöt8_t
 
	$ªadInAºay
(
uöt32_t
 
SèπAddªss
, 
¨øyLíght
, 
__IO
 
uöt8_t
 *
MassD©a
)

67 { 
i
 = 0;

68 
i
=0;i<
¨øyLíght
;i++)

70 
MassD©a
[
i
]=*(
uöt16_t
*)
SèπAddªss
;

71 
SèπAddªss
++;

74 
	}
}

81 
	$I¡îru±_timî
(){

82 
	`RCC_APB2PîùhClockCmd
–
RCC_APB2Pîùh_TIM1
, 
ENABLE
 );

84 
TIM_TimeBa£InôTy≥Def
 
ba£_timî
;

85 
	`TIM_TimeBa£Såu˘Inô
(&
ba£_timî
);

86 
ba£_timî
.
TIM_PªsˇÀr
 = 4800 - 1;

87 
ba£_timî
.
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

88 
ba£_timî
.
TIM_Pîiod
 = 10;

90 
	`TIM_TimeBa£Inô
(
TIM1
, &
ba£_timî
);

91 
	`TIM_ITC⁄fig
(
TIM1
, 
TIM_IT_Upd©e
, 
ENABLE
);

92 
	`TIM_Cmd
(
TIM1
, 
ENABLE
);

93 
	`NVIC_E«bÀIRQ
–
TIM1_UP_IRQn
 );

94 
	}
}

101 
	$SysTick_H™dÀr
()

103 
	`TimîW‹k
();

104 
	}
}

111 
	$TIM1_UP_IRQH™dÀr
()

113 i‡(
	`TIM_GëITSètus
(
TIM1
, 
TIM_IT_Upd©e
Ë!
RESET
)

116 
	`TIM_CÀ¨ITPídögBô
(
TIM1
, 
TIM_IT_Upd©e
);

117 
	`TimîW‹k
();

119 
	}
}

126 
	$RódOutPrŸe˘i⁄
()

128 i‡(
	`FLASH_GëRódOutPrŸe˘i⁄Sètus
(Ë=
RESET
)

130 
	`FLASH_U∆ock
();

131 
	`FLASH_RódOutPrŸe˘i⁄
(
ENABLE
);

132 
	`FLASH_Lock
();

134 
	}
}

141 
	$Dñay
(vﬁ©ûê
uöt32_t
 
nCou¡
) {

142 ; 
nCou¡
 != 0;ÇCount--);

143 
	}
}

151 
	$maö
()

153 
	`Buâ⁄Sèã
();

155 
Sèã
 = 0;

156 if(
	`GPIO_RódI≈utD©aBô
(
GPIOB
, 
GPIO_Pö_12
))

157 
Sèã
 = 1;

159 
Sèã
 = 0;

161 if(
Sèã
)

163 
	`Së_Sy°em
();

164 
	`USB_I¡îru±s_C⁄fig
();

165 
	`Së_USBClock
();

166 
	`USB_Inô
();

167 
	`Cª©eTimî
(0,20);

168 
	`I¡îru±_timî
();

173 if(
¥Timî
[0].
Fœg
==1)

175 
GPIOB
->
ODR
 ^
GPIO_Pö_2
;

176 
¥Timî
[0].
Fœg
=0;

179 i‡(
bDevi˚Sèã
 =
CONFIGURED
)

181 i‡(
PªvX„rCom∂ëe
)

183 
	`RHIDCheckSèã
();

190 i‡(((*(
__IO
 
uöt32_t
*)
Aµliˇti⁄Addªss
) & 0x2FFE0000 ) == 0x20000000)

192 
JumpAddªss
 = *(
__IO
 
uöt32_t
*Ë(
Aµliˇti⁄Addªss
 + 4);

193 
Jump_To_Aµliˇti⁄
 = (
pFun˘i⁄
Ë
JumpAddªss
;

194 
	`__£t_MSP
(*(
__IO
 
uöt32_t
*Ë
Aµliˇti⁄Addªss
);

195 
	`GPIO_DeInô
(
GPIOA
);

199 
	`Jump_To_Aµliˇti⁄
();

204 
	}
}

206 #ifde‡ 
USE_FULL_ASSERT


216 
	$as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
)

224 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\stm32_it.c

32 
	~"°m32_ô.h
"

33 
	~"usb_i°r.h
"

34 
	~"usb_lib.h
"

35 
	~"usb_pwr.h
"

36 
	~"∂©f‹m_c⁄fig.h
"

57 
	$NMI_H™dÀr
()

59 
	}
}

68 
	$H¨dFau…_H™dÀr
()

74 
	}
}

83 
	$MemM™age_H™dÀr
()

89 
	}
}

98 
	$BusFau…_H™dÀr
()

104 
	}
}

113 
	$UßgeFau…_H™dÀr
()

119 
	}
}

128 
	$SVC_H™dÀr
()

130 
	}
}

139 
	$DebugM⁄_H™dÀr
()

141 
	}
}

150 
	$PídSV_H™dÀr
()

152 
	}
}

175 #i‡
deföed
(
STM32L1XX_MD
Ë|| deföed(
STM32L1XX_HD
)|| deföed(
STM32L1XX_MD_PLUS
Ë|| deföed(
STM32F37X
)

176 
	$USB_LP_IRQH™dÀr
()

178 
	$USB_LP_CAN1_RX0_IRQH™dÀr
()

181 
	`USB_I°r
();

182 
	}
}

184 #i‡
deföed
(
STM32L1XX_MD
Ë|| deföed(
STM32L1XX_HD
)|| deföed(
STM32L1XX_MD_PLUS
)

193 
	$USB_FS_WKUP_IRQH™dÀr
()

195 
	`EXTI_CÀ¨ITPídögBô
(
EXTI_Löe18
);

196 
	}
}

213 
	$USBWakeUp_IRQH™dÀr
()

215 
	`EXTI_CÀ¨ITPídögBô
(
EXTI_Löe18
);

216 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_desc.c

30 
	~"usb_lib.h
"

31 
	~"usb_desc.h
"

42 c⁄° 
uöt8_t
 
	gRHID_Devi˚Des¸ùt‹
[
RHID_SIZ_DEVICE_DESC
] =

44 
RHID_SIZ_DEVICE_DESC
,

45 
USB_DEVICE_DESCRIPTOR_TYPE
,

60 
DEVICE_VER_L
, 
DEVICE_VER_H
,

75 c⁄° 
uöt8_t
 
	gRHID_C⁄figDes¸ùt‹
[
RHID_SIZ_CONFIG_DESC
] =

78 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

79 
RHID_SIZ_CONFIG_DESC
, 0x00,

89 
USB_INTERFACE_DESCRIPTOR_TYPE
,

105 
HID_DESCRIPTOR_TYPE
,

109 
HID_REPORT_DESCRIPTOR_TYPE
,

110 
RHID_SIZ_REPORT_DESC
, 0x00,

115 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

119 
wMaxPackëSize
, 0x00,

123 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

128 
wMaxPackëSize
,

133 c⁄° 
uöt8_t
 
	gRHID_Rï‹tDes¸ùt‹
[
RHID_SIZ_REPORT_DESC
] =

165 0x95, 
RPT3_COUNT
,

174 0x95, 
RPT4_COUNT
,

181 c⁄° 
uöt8_t
 
	gRHID_SåögL™gID
[
RHID_SIZ_STRING_LANGID
] =

183 
RHID_SIZ_STRING_LANGID
,

184 
USB_STRING_DESCRIPTOR_TYPE
,

190 c⁄° 
uöt8_t
 
	gRHID_SåögVíd‹
[
RHID_SIZ_STRING_VENDOR
] =

192 
RHID_SIZ_STRING_VENDOR
,

193 
USB_STRING_DESCRIPTOR_TYPE
,

198 c⁄° 
uöt8_t
 
	gRHID_SåögProdu˘
[
RHID_SIZ_STRING_PRODUCT
] =

200 
RHID_SIZ_STRING_PRODUCT
,

201 
USB_STRING_DESCRIPTOR_TYPE
,

205 
uöt8_t
 
	gRHID_SåögSîül
[
RHID_SIZ_STRING_SERIAL
] =

207 
RHID_SIZ_STRING_SERIAL
,

208 
USB_STRING_DESCRIPTOR_TYPE
,

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_endp.c

30 
	~"hw_c⁄fig.h
"

31 
	~"usb_desc.h
"

32 
	~"usb_lib.h
"

33 
	~"usb_i°r.h
"

40 
uöt8_t
 
	gRe˚ive_Buf„r
[64];

41 
__IO
 
uöt8_t
 
PªvX„rCom∂ëe
;

42 
uöt8_t
 
Buf„r
[
RPT4_COUNT
+1];

44 
	#ADDRESS
 0x08010000

45 

	)

56 
	$wrôe_Êash_ï1
()

58 
i
=0;

60 
	`FLASH_U∆ock
();

61 
	`FLASH_Eø£Page
(
ADDRESS
);

62 
i
 = 0; i < 10; i++)

64 
	`FLASH_ProgømW‹d
(
ADDRESS
+
i
*4, 
Re˚ive_Buf„r
[i]);

66 
	`FLASH_Lock
();

67 
	}
}

75 
	$EP1_OUT_CÆlback
()

80 
	`USB_SIL_Ród
(
EP1_OUT
, 
Re˚ive_Buf„r
);

95 i‡(
Re˚ive_Buf„r
[2] == 0x12)

97 
	`GPIO_SëBôs
(
LED_PORT
,
LED2_PIN
);

101 
	`GPIO_Re£tBôs
(
LED_PORT
,
LED2_PIN
);

132 
	`SëEPRxSètus
(
ENDP1
, 
EP_RX_VALID
);

133 
	}
}

142 
	$EP1_IN_CÆlback
()

146 
PªvX„rCom∂ëe
 = 1;

147 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_istr.c

30 
	~"usb_lib.h
"

31 
	~"usb_¥›.h
"

32 
	~"usb_pwr.h
"

33 
	~"usb_i°r.h
"

39 
__IO
 
uöt16_t
 
	gwI°r
;

40 
__IO
 
uöt8_t
 
	gbI¡PackSOF
 = 0;

41 
__IO
 
uöt32_t
 
	gesof_cou¡î
 =0;

42 
__IO
 
uöt32_t
 
	gwCNTR
=0;

48 (*
pEpI¡_IN
[7])() =

50 
EP1_IN_CÆlback
,

51 
EP2_IN_CÆlback
,

52 
EP3_IN_CÆlback
,

53 
EP4_IN_CÆlback
,

54 
EP5_IN_CÆlback
,

55 
EP6_IN_CÆlback
,

56 
EP7_IN_CÆlback
,

57 
	}
};

59 (*
pEpI¡_OUT
[7])() =

61 
EP1_OUT_CÆlback
,

62 
EP2_OUT_CÆlback
,

63 
EP3_OUT_CÆlback
,

64 
EP4_OUT_CÆlback
,

65 
EP5_OUT_CÆlback
,

66 
EP6_OUT_CÆlback
,

67 
EP7_OUT_CÆlback
,

68 
	}
};

77 
	$USB_I°r
()

79 
uöt32_t
 
i
=0;

80 
__IO
 
uöt32_t
 
EP
[8];

82 
wI°r
 = 
	`_GëISTR
();

83 #i‡(
IMR_MSK
 & 
ISTR_CTR
)

84 i‡(
wI°r
 & 
ISTR_CTR
 & 
wI¡îru±_Mask
)

88 
	`CTR_LP
();

89 #ifde‡
CTR_CALLBACK


90 
	`CTR_CÆlback
();

95 #i‡(
IMR_MSK
 & 
ISTR_RESET
)

96 i‡(
wI°r
 & 
ISTR_RESET
 & 
wI¡îru±_Mask
)

98 
	`_SëISTR
((
uöt16_t
)
CLR_RESET
);

99 
Devi˚_Pr›îty
.
	`Re£t
();

100 #ifde‡
RESET_CALLBACK


101 
	`RESET_CÆlback
();

106 #i‡(
IMR_MSK
 & 
ISTR_DOVR
)

107 i‡(
wI°r
 & 
ISTR_DOVR
 & 
wI¡îru±_Mask
)

109 
	`_SëISTR
((
uöt16_t
)
CLR_DOVR
);

110 #ifde‡
DOVR_CALLBACK


111 
	`DOVR_CÆlback
();

116 #i‡(
IMR_MSK
 & 
ISTR_ERR
)

117 i‡(
wI°r
 & 
ISTR_ERR
 & 
wI¡îru±_Mask
)

119 
	`_SëISTR
((
uöt16_t
)
CLR_ERR
);

120 #ifde‡
ERR_CALLBACK


121 
	`ERR_CÆlback
();

126 #i‡(
IMR_MSK
 & 
ISTR_WKUP
)

127 i‡(
wI°r
 & 
ISTR_WKUP
 & 
wI¡îru±_Mask
)

129 
	`_SëISTR
((
uöt16_t
)
CLR_WKUP
);

130 
	`Resume
(
RESUME_EXTERNAL
);

131 #ifde‡
WKUP_CALLBACK


132 
	`WKUP_CÆlback
();

137 #i‡(
IMR_MSK
 & 
ISTR_SUSP
)

138 i‡(
wI°r
 & 
ISTR_SUSP
 & 
wI¡îru±_Mask
)

142 i‡(
fSu•ídE«bÀd
 && (
bDevi˚Sèã
==
CONFIGURED
))

144 
GPIOB
->
ODR
|=
GPIO_Pö_7
;

145 
	`Su•íd
();

150 
	`Resume
(
RESUME_LATER
);

153 
	`_SëISTR
((
uöt16_t
)
CLR_SUSP
);

154 #ifde‡
SUSP_CALLBACK


155 
	`SUSP_CÆlback
();

160 #i‡(
IMR_MSK
 & 
ISTR_SOF
)

161 i‡(
wI°r
 & 
ISTR_SOF
 & 
wI¡îru±_Mask
)

163 
	`_SëISTR
((
uöt16_t
)
CLR_SOF
);

164 
bI¡PackSOF
++;

166 #ifde‡
SOF_CALLBACK


167 
	`SOF_CÆlback
();

172 #i‡(
IMR_MSK
 & 
ISTR_ESOF
)

173 i‡(
wI°r
 & 
ISTR_ESOF
 & 
wI¡îru±_Mask
)

176 
	`_SëISTR
((
uöt16_t
)
CLR_ESOF
);

178 i‡((
	`_GëFNR
()&
FNR_RXDP
)!=0)

181 
esof_cou¡î
 ++;

184 i‡((
esof_cou¡î
 >3)&&((
	`_GëCNTR
()&
CNTR_FSUSP
)==0))

189 
wCNTR
 = 
	`_GëCNTR
();

192 
i
=0;i<8;i++Ë
EP
[i] = 
	`_GëENDPOINT
(i);

195 
wCNTR
|=
CNTR_FRES
;

196 
	`_SëCNTR
(
wCNTR
);

199 
wCNTR
&=~
CNTR_FRES
;

200 
	`_SëCNTR
(
wCNTR
);

203 (
	`_GëISTR
()&
ISTR_RESET
) == 0);

206 
	`_SëISTR
((
uöt16_t
)
CLR_RESET
);

209 
i
=0;i<8;i++)

210 
	`_SëENDPOINT
(
i
, 
EP
[i]);

212 
esof_cou¡î
 = 0;

217 
esof_cou¡î
 = 0;

221 
	`Resume
(
RESUME_ESOF
);

222 #ifde‡
ESOF_CALLBACK


223 
	`ESOF_CÆlback
();

228 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_prop.c

30 
	~"usb_lib.h
"

31 
	~"usb_c⁄f.h
"

32 
	~"usb_¥›.h
"

33 
	~"usb_desc.h
"

34 
	~"usb_pwr.h
"

35 
	~"hw_c⁄fig.h
"

36 
	~"v¨.h
"

42 
uöt32_t
 
	gPrŸocﬁVÆue
;

43 
__IO
 
uöt8_t
 
	gEXTI_E«bÀ
;

44 
__IO
 
uöt8_t
 
	gReque°
 = 0;

45 
uöt8_t
 
	gRï‹t_Buf
[
wMaxPackëSize
];

46 
uöt8_t
 
Buf„r
[
RPT4_COUNT
+1];

47 
uöt8_t
 
	gRódBu„r
[
wMaxPackëSize
];

57 
DEVICE
 
	gDevi˚_TabÀ
 =

59 
EP_NUM
,

63 
DEVICE_PROP
 
	gDevi˚_Pr›îty
 =

65 
HID_öô
,

66 
HID_Re£t
,

67 
HID_Sètus_In
,

68 
HID_Sètus_Out
,

69 
HID_D©a_Sëup
,

70 
HID_NoD©a_Sëup
,

71 
HID_Gë_I¡îÁ˚_Sëtög
,

72 
HID_GëDevi˚Des¸ùt‹
,

73 
HID_GëC⁄figDes¸ùt‹
,

74 
HID_GëSåögDes¸ùt‹
,

78 
USER_STANDARD_REQUESTS
 
	gU£r_Sènd¨d_Reque°s
 =

80 
HID_GëC⁄figuøti⁄
,

81 
HID_SëC⁄figuøti⁄
,

82 
HID_GëI¡îÁ˚
,

83 
HID_SëI¡îÁ˚
,

84 
HID_GëSètus
,

85 
HID_CÀ¨Fótuª
,

86 
HID_SëEndPoötFótuª
,

87 
HID_SëDevi˚Fótuª
,

88 
HID_SëDevi˚Addªss


91 
ONE_DESCRIPTOR
 
	gDevi˚_Des¸ùt‹
 =

93 (
uöt8_t
*)
RHID_Devi˚Des¸ùt‹
,

94 
RHID_SIZ_DEVICE_DESC


97 
ONE_DESCRIPTOR
 
	gC⁄fig_Des¸ùt‹
 =

99 (
uöt8_t
*)
RHID_C⁄figDes¸ùt‹
,

100 
RHID_SIZ_CONFIG_DESC


103 
ONE_DESCRIPTOR
 
	gRHID_Rï‹t_Des¸ùt‹
 =

105 (
uöt8_t
 *)
RHID_Rï‹tDes¸ùt‹
,

106 
RHID_SIZ_REPORT_DESC


109 
ONE_DESCRIPTOR
 
	gRHID_Hid_Des¸ùt‹
 =

111 (
uöt8_t
*)
RHID_C⁄figDes¸ùt‹
 + 
RHID_OFF_HID_DESC
,

112 
RHID_SIZ_HID_DESC


115 
ONE_DESCRIPTOR
 
	gSåög_Des¸ùt‹
[4] =

117 {(
uöt8_t
*)
RHID_SåögL™gID
, 
RHID_SIZ_STRING_LANGID
},

118 {(
uöt8_t
*)
RHID_SåögVíd‹
, 
RHID_SIZ_STRING_VENDOR
},

119 {(
uöt8_t
*)
RHID_SåögProdu˘
, 
RHID_SIZ_STRING_PRODUCT
},

120 {(
uöt8_t
*)
RHID_SåögSîül
, 
RHID_SIZ_STRING_SERIAL
}

126 
uöt8_t
 *
HID_SëRï‹t_Fótuª
(
uöt16_t
 
Lígth
);

138 
	$HID_öô
()

143 
	`Gë_SîülNum
();

145 
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 = 0;

147 
	`PowîOn
();

150 
	`USB_SIL_Inô
();

152 
bDevi˚Sèã
 = 
UNCONNECTED
;

153 
	}
}

162 
	$HID_Re£t
()

165 
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 = 0;

166 
pInf‹m©i⁄
->
Cuºít_I¡îÁ˚
 = 0;

169 
pInf‹m©i⁄
->
Cuºít_Fótuª
 = 
RHID_C⁄figDes¸ùt‹
[7];

170 
	`SëBTABLE
(
BTABLE_ADDRESS
);

172 
	`SëEPTy≥
(
ENDP0
, 
EP_CONTROL
);

173 
	`SëEPTxSètus
(
ENDP0
, 
EP_TX_STALL
);

174 
	`SëEPRxAddr
(
ENDP0
, 
ENDP0_RXADDR
);

175 
	`SëEPTxAddr
(
ENDP0
, 
ENDP0_TXADDR
);

176 
	`CÀ¨_Sètus_Out
(
ENDP0
);

177 
	`SëEPRxCou¡
(
ENDP0
, 
Devi˚_Pr›îty
.
MaxPackëSize
);

178 
	`SëEPRxVÆid
(
ENDP0
);

181 
	`SëEPTy≥
(
ENDP1
, 
EP_INTERRUPT
);

182 
	`SëEPTxAddr
(
ENDP1
, 
ENDP1_TXADDR
);

183 
	`SëEPRxAddr
(
ENDP1
, 
ENDP1_RXADDR
);

184 
	`SëEPTxCou¡
(
ENDP1
, 
EP1TxCou¡
);

185 
	`SëEPRxCou¡
(
ENDP1
, 
EP1RxCou¡
);

186 
	`SëEPRxSètus
(
ENDP1
, 
EP_RX_VALID
);

187 
	`SëEPTxSètus
(
ENDP1
, 
EP_TX_NAK
);

190 
	`SëDevi˚Addªss
(0);

191 
bDevi˚Sèã
 = 
ATTACHED
;

192 
	}
}

200 
	$HID_SëC⁄figuøti⁄
()

202 
DEVICE_INFO
 *
pInfo
 = &
Devi˚_Info
;

204 i‡(
pInfo
->
Cuºít_C⁄figuøti⁄
 != 0)

207 
bDevi˚Sèã
 = 
CONFIGURED
;

209 
	}
}

217 
	$HID_SëDevi˚Addªss
 ()

219 
bDevi˚Sèã
 = 
ADDRESSED
;

220 
	}
}

228 
	$Êash_wrôe
(
uöt32_t
 
SèπAddªss
)

231 
uöt16_t
* 
±r
;

232 
±r
=(
uöt16_t
*)
SèπAddªss
;

233 
k
=2;

234 
s
=0;

235 
i
=0;

236 
uöt16_t
 
d©a
[
wMaxPackëSize
/2];

237 
s
=0;s<(
wMaxPackëSize
/2);s++)

239 
d©a
[
s
]=(
uöt16_t
)(
Rï‹t_Buf
[
k
]|(Report_Buf[k+1]<<8));

240 
k
+=2;

243 
	`FLASH_U∆ock
();

244 
FLASH
->
CR
 |
FLASH_CR_PG
;

246 
i
=0;i<(
wMaxPackëSize
/2);i++)

248 *(
uöt16_t
*)
±r
=(uöt16_t)
d©a
[
i
];

249 
±r
++;

251 
FLASH
->
CR
 &~(
FLASH_CR_PG
);

252 
	`FLASH_Lock
();

253 
	}
}

263 
	$HID_Sètus_In
()

266 
Rï‹t_Buf
[1])

269 
	`__dißbÀ_úq
();

270 
	`Êash_wrôe
(
ADDRESS_MSG_SYSTEM
);

271 
	`__íabÀ_úq
();

276 
	`__dißbÀ_úq
();

277 
	`Êash_wrôe
(
ADDRESS_MSG_1
);

278 
	`__íabÀ_úq
();

282 
	`__dißbÀ_úq
();

283 
	`Êash_wrôe
(
ADDRESS_MSG_2
);

284 
	`__íabÀ_úq
();

288 
	`__dißbÀ_úq
();

289 
	`Êash_wrôe
(
ADDRESS_MSG_3
);

290 
	`__íabÀ_úq
();

294 
	`__dißbÀ_úq
();

295 
	`Êash_wrôe
(
ADDRESS_MSG_4
);

296 
	`__íabÀ_úq
();

300 
	`__dißbÀ_úq
();

301 
	`Êash_wrôe
(
ADDRESS_MSG_5
);

302 
	`__íabÀ_úq
();

306 
	`__dißbÀ_úq
();

307 
	`Êash_wrôe
(
ADDRESS_MSG_6
);

308 
	`__íabÀ_úq
();

312 
	`__dißbÀ_úq
();

313 
	`Êash_wrôe
(
ADDRESS_MSG_7
);

314 
	`__íabÀ_úq
();

318 
	`__dißbÀ_úq
();

319 
	`Êash_wrôe
(
ADDRESS_MSG_8
);

320 
	`__íabÀ_úq
();

324 
	`__dißbÀ_úq
();

325 
	`FLASH_U∆ock
();

326 
	`FLASH_Eø£Page
(
ADDRESS_MSG_SYSTEM
);

327 
	`FLASH_Lock
();

328 
	`__íabÀ_úq
();

331 
	}
}

359 
	$HID_Sètus_Out
 ()

360 {
	}
}

369 
RESULT
 
	$HID_D©a_Sëup
(
uöt8_t
 
Reque°No
)

371 
uöt8_t
 *(*
C›yRoutöe
)(
uöt16_t
);

373 
C›yRoutöe
 = 
NULL
;

374 i‡((
Reque°No
 =
GET_DESCRIPTOR
)

375 && (
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

376 && (
pInf‹m©i⁄
->
USBwIndex0
 == 0))

378 i‡(
pInf‹m©i⁄
->
USBwVÆue1
 =
REPORT_DESCRIPTOR
)

380 
C›yRoutöe
 = 
HID_GëRï‹tDes¸ùt‹
;

382 i‡(
pInf‹m©i⁄
->
USBwVÆue1
 =
HID_DESCRIPTOR_TYPE
)

384 
C›yRoutöe
 = 
HID_GëHIDDes¸ùt‹
;

390 i‡–(
Ty≥_Recùõ¡
 =(
CLASS_REQUEST
 | 
INTERFACE_RECIPIENT
)) )

392  
Reque°No
 )

394 
GET_PROTOCOL
:

395 
C›yRoutöe
 = 
HID_GëPrŸocﬁVÆue
;

397 
SET_REPORT
:

398 
C›yRoutöe
 = 
HID_SëRï‹t_Fótuª
;

399 
Reque°
 = 
SET_REPORT
;

406 i‡(
C›yRoutöe
 =
NULL
)

408  
USB_UNSUPPORT
;

410 
pInf‹m©i⁄
->
Cål_Info
.
C›yD©a
 = 
C›yRoutöe
;

411 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wOff£t
 = 0;

412 (*
C›yRoutöe
)(0);

413  
USB_SUCCESS
;

414 
	}
}

423 
uöt8_t
 *
	$HID_SëRï‹t_Fótuª
(
uöt16_t
 
Lígth
)

425 i‡(
Lígth
 == 0)

427 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 = 
wMaxPackëSize
;

428  
NULL
;

432  
Rï‹t_Buf
;

434 
	}
}

443 
RESULT
 
	$HID_NoD©a_Sëup
(
uöt8_t
 
Reque°No
)

445 i‡((
Ty≥_Recùõ¡
 =(
CLASS_REQUEST
 | 
INTERFACE_RECIPIENT
))

446 && (
Reque°No
 =
SET_PROTOCOL
))

448  
	`HID_SëPrŸocﬁ
();

453  
USB_UNSUPPORT
;

455 
	}
}

464 
uöt8_t
 *
	$HID_GëDevi˚Des¸ùt‹
(
uöt16_t
 
Lígth
)

466  
	`Sènd¨d_GëDes¸ùt‹D©a
(
Lígth
, &
Devi˚_Des¸ùt‹
);

467 
	}
}

476 
uöt8_t
 *
	$HID_GëC⁄figDes¸ùt‹
(
uöt16_t
 
Lígth
)

478  
	`Sènd¨d_GëDes¸ùt‹D©a
(
Lígth
, &
C⁄fig_Des¸ùt‹
);

479 
	}
}

488 
uöt8_t
 *
	$HID_GëSåögDes¸ùt‹
(
uöt16_t
 
Lígth
)

490 
uöt8_t
 
wVÆue0
 = 
pInf‹m©i⁄
->
USBwVÆue0
;

491 i‡(
wVÆue0
 > 4)

493  
NULL
;

497  
	`Sènd¨d_GëDes¸ùt‹D©a
(
Lígth
, &
Såög_Des¸ùt‹
[
wVÆue0
]);

499 
	}
}

508 
uöt8_t
 *
	$HID_GëRï‹tDes¸ùt‹
(
uöt16_t
 
Lígth
)

510  
	`Sènd¨d_GëDes¸ùt‹D©a
(
Lígth
, &
RHID_Rï‹t_Des¸ùt‹
);

511 
	}
}

520 
uöt8_t
 *
	$HID_GëHIDDes¸ùt‹
(
uöt16_t
 
Lígth
)

522  
	`Sènd¨d_GëDes¸ùt‹D©a
(
Lígth
, &
RHID_Hid_Des¸ùt‹
);

523 
	}
}

534 
RESULT
 
	$HID_Gë_I¡îÁ˚_Sëtög
(
uöt8_t
 
I¡îÁ˚
, uöt8_à
A…î«ãSëtög
)

536 i‡(
A…î«ãSëtög
 > 0)

538  
USB_UNSUPPORT
;

540 i‡(
I¡îÁ˚
 > 0)

542  
USB_UNSUPPORT
;

544  
USB_SUCCESS
;

545 
	}
}

554 
RESULT
 
	$HID_SëPrŸocﬁ
()

556 
uöt8_t
 
wVÆue0
 = 
pInf‹m©i⁄
->
USBwVÆue0
;

557 
PrŸocﬁVÆue
 = 
wVÆue0
;

558  
USB_SUCCESS
;

559 
	}
}

568 
uöt8_t
 *
	$HID_GëPrŸocﬁVÆue
(
uöt16_t
 
Lígth
)

570 i‡(
Lígth
 == 0)

572 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 = 1;

573  
NULL
;

577  (
uöt8_t
 *)(&
PrŸocﬁVÆue
);

579 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_pwr.c

30 
	~"usb_lib.h
"

31 
	~"usb_c⁄f.h
"

32 
	~"usb_pwr.h
"

33 
	~"hw_c⁄fig.h
"

39 
__IO
 
uöt32_t
 
	gbDevi˚Sèã
 = 
UNCONNECTED
;

40 
__IO
 
boﬁ
 
	gfSu•ídE«bÀd
 = 
TRUE
;

41 
__IO
 
uöt32_t
 
	gEP
[8];

45 
__IO
 
RESUME_STATE
 
	meSèã
;

46 
__IO
 
uöt8_t
 
	mbESOF˙t
;

48 
	gResumeS
;

50 
__IO
 
uöt32_t
 
	gªmŸewakeup⁄
=0;

64 
RESULT
 
	$PowîOn
()

66 
uöt16_t
 
wRegVÆ
;

69 
	`USB_CabÀ_C⁄fig
(
ENABLE
);

72 
wRegVÆ
 = 
CNTR_FRES
;

73 
	`_SëCNTR
(
wRegVÆ
);

76 
wI¡îru±_Mask
 = 0;

77 
	`_SëCNTR
(
wI¡îru±_Mask
);

79 
	`_SëISTR
(0);

81 
wI¡îru±_Mask
 = 
CNTR_RESETM
 | 
CNTR_SUSPM
 | 
CNTR_WKUPM
;

82 
	`_SëCNTR
(
wI¡îru±_Mask
);

84  
USB_SUCCESS
;

85 
	}
}

94 
RESULT
 
	$PowîOff
()

97 
	`_SëCNTR
(
CNTR_FRES
);

99 
	`_SëISTR
(0);

101 
	`USB_CabÀ_C⁄fig
(
DISABLE
);

103 
	`_SëCNTR
(
CNTR_FRES
 + 
CNTR_PDWN
);

107  
USB_SUCCESS
;

108 
	}
}

117 
	$Su•íd
()

119 
uöt32_t
 
i
 =0;

120 
uöt16_t
 
wCNTR
;

121 
uöt32_t
 
tm¥eg
 = 0;

122 
__IO
 
uöt32_t
 
ßvePWR_CR
=0;

127 
wCNTR
 = 
	`_GëCNTR
();

132 
i
=0;i<8;i++Ë
EP
[i] = 
	`_GëENDPOINT
(i);

135 
wCNTR
|=
CNTR_RESETM
;

136 
	`_SëCNTR
(
wCNTR
);

139 
wCNTR
|=
CNTR_FRES
;

140 
	`_SëCNTR
(
wCNTR
);

143 
wCNTR
&=~
CNTR_FRES
;

144 
	`_SëCNTR
(
wCNTR
);

147 (
	`_GëISTR
()&
ISTR_RESET
) == 0);

150 
	`_SëISTR
((
uöt16_t
)
CLR_RESET
);

153 
i
=0;i<8;i++)

154 
	`_SëENDPOINT
(
i
, 
EP
[i]);

157 
wCNTR
 |
CNTR_FSUSP
;

158 
	`_SëCNTR
(
wCNTR
);

161 
wCNTR
 = 
	`_GëCNTR
();

162 
wCNTR
 |
CNTR_LPMODE
;

163 
	`_SëCNTR
(
wCNTR
);

167 
ßvePWR_CR
 = 
PWR
->
CR
;

168 
tm¥eg
 = 
PWR
->
CR
;

170 
tm¥eg
 &((
uöt32_t
)0xFFFFFFFC);

172 
tm¥eg
 |
PWR_Reguœt‹_LowPowî
;

174 
PWR
->
CR
 = 
tm¥eg
;

176 #i‡
	`deföed
 (
STM32F30X
Ë|| deföed (
STM32F37X
)

177 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

179 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

183 if((
	`_GëISTR
()&
ISTR_WKUP
)==0)

185 
	`__WFI
();

187 #i‡
	`deföed
 (
STM32F30X
Ë|| deföed (
STM32F37X
)

188 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

190 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP
);

196 
	`_SëISTR
(
CLR_WKUP
);

198 
wCNTR
 = 
	`_GëCNTR
();

199 
wCNTR
&=~
CNTR_FSUSP
;

200 
	`_SëCNTR
(
wCNTR
);

204 
PWR
->
CR
 = 
ßvePWR_CR
;

207 #i‡
	`deföed
 (
STM32F30X
Ë|| deföed (
STM32F37X
)

208 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP_Msk
);

210 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP
);

213 
	}
}

222 
	$Resume_Inô
()

224 
uöt16_t
 
wCNTR
;

231 
wCNTR
 = 
	`_GëCNTR
();

232 
wCNTR
 &(~
CNTR_LPMODE
);

233 
	`_SëCNTR
(
wCNTR
);

237 
	`Lóve_LowPowîMode
();

240 
	`_SëCNTR
(
IMR_MSK
);

245 
	}
}

259 
	$Resume
(
RESUME_STATE
 
eResumeSëVÆ
)

261 
GPIOB
->
ODR
&=~
GPIO_Pö_7
;

262 
uöt16_t
 
wCNTR
;

264 i‡(
eResumeSëVÆ
 !
RESUME_ESOF
)

265 
ResumeS
.
eSèã
 = 
eResumeSëVÆ
;

266 
ResumeS
.
eSèã
)

268 
RESUME_EXTERNAL
:

269 i‡(
ªmŸewakeup⁄
 ==0)

271 
	`Resume_Inô
();

272 
ResumeS
.
eSèã
 = 
RESUME_OFF
;

276 
ResumeS
.
eSèã
 = 
RESUME_ON
;

279 
RESUME_INTERNAL
:

280 
	`Resume_Inô
();

281 
ResumeS
.
eSèã
 = 
RESUME_START
;

282 
ªmŸewakeup⁄
 = 1;

284 
RESUME_LATER
:

285 
ResumeS
.
bESOF˙t
 = 2;

286 
ResumeS
.
eSèã
 = 
RESUME_WAIT
;

288 
RESUME_WAIT
:

289 
ResumeS
.
bESOF˙t
--;

290 i‡(
ResumeS
.
bESOF˙t
 == 0)

291 
ResumeS
.
eSèã
 = 
RESUME_START
;

293 
RESUME_START
:

294 
wCNTR
 = 
	`_GëCNTR
();

295 
wCNTR
 |
CNTR_RESUME
;

296 
	`_SëCNTR
(
wCNTR
);

297 
ResumeS
.
eSèã
 = 
RESUME_ON
;

298 
ResumeS
.
bESOF˙t
 = 10;

300 
RESUME_ON
:

301 
ResumeS
.
bESOF˙t
--;

302 i‡(
ResumeS
.
bESOF˙t
 == 0)

304 
wCNTR
 = 
	`_GëCNTR
();

305 
wCNTR
 &(~
CNTR_RESUME
);

306 
	`_SëCNTR
(
wCNTR
);

307 
ResumeS
.
eSèã
 = 
RESUME_OFF
;

308 
ªmŸewakeup⁄
 = 0;

311 
RESUME_OFF
:

312 
RESUME_ESOF
:

314 
ResumeS
.
eSèã
 = 
RESUME_OFF
;

317 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Svd\STM32F103xx.svd

1 <?
xml
 
	gvîsi⁄
="1.0" 
ícodög
="utf-8" 
°™dÆ⁄e
="no"?>

2 <
devi˚
 
schemaVîsi⁄
="1.1"

3 
xm s
:
xs
="http://www.w3.org/2001/XMLSchema-instance"

4 
xs
:
noName•a˚SchemaLoˇti⁄
="CMSIS-SVD_Schema_1_1.xsd">

5 <
«me
>
STM32F103xx
</name>

6 <
vîsi⁄
>1.1</version>

7 <
des¸ùti⁄
>
STM32F103xx
</description>

8 <!--
Bus
 
I¡îÁ˚
 
Pr›îtõs
-->

9 <!--
C‹ãx
-
M3
 
is
 
byã
 
addªsßbÀ
-->

10 <
addªssUnôBôs
>8</addressUnitBits>

11 <!--
the
 
maximum
 
d©a
 
bô
 
width
 
ac˚ssibÀ
 
wôhö
 
a
 
sögÀ
 
å™s„r
-->

12 <
width
>32</width>

13 <!--
Regi°î
 
DeÁu…
 
Pr›îtõs
-->

14 <
size
>0x20</size>

15 <
ª£tVÆue
>0x0</resetValue>

16 <
ª£tMask
>0xFFFFFFFF</resetMask>

17 <
≥rùhîÆs
>

18 <
≥rùhîÆ
>

19 <
«me
>
FSMC
</name>

20 <
des¸ùti⁄
>
FÀxibÀ
 
mem‹y
 
c⁄åﬁÀr
</description>

21 <
groupName
>
FSMC
</groupName>

22 <
ba£Addªss
>0xA0000000</baseAddress>

23 <
addªssBlock
>

24 <
off£t
>0x0</offset>

25 <
size
>0x1000</size>

26 <
ußge
>
ªgi°îs
</usage>

27 </
addªssBlock
>

28 <
addªssBlock
>

29 <
off£t
>0x1000</offset>

30 <
size
>0xFFFFF400</size>

31 <
ußge
>
ª£rved
</usage>

32 </
addªssBlock
>

33 <
öãºu±
>

34 <
«me
>
FSMC_IRQ
</name>

35 <
des¸ùti⁄
>
FSMC
 
globÆ
 
öãºu±
</description>

36 <
vÆue
>48</value>

37 </
öãºu±
>

38 <
ªgi°îs
>

40 <
«me
>
BCR1
</name>

41 <
di•œyName
>
BCR1
</displayName>

42 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
chù
-
£À˘
 
c⁄åﬁ
 

43 1</
des¸ùti⁄
>

44 <
addªssOff£t
>0x0</addressOffset>

45 <
size
>0x20</size>

46 <
ac˚ss
>
ªad
-
wrôe
</access>

47 <
ª£tVÆue
>0x000030D0</resetValue>

48 <
fõlds
>

49 <
fõld
>

50 <
«me
>
CBURSTRW
</name>

51 <
des¸ùti⁄
>
CBURSTRW
</description>

52 <
bôOff£t
>19</bitOffset>

53 <
bôWidth
>1</bitWidth>

54 </
fõld
>

55 <
fõld
>

56 <
«me
>
ASYNCWAIT
</name>

57 <
des¸ùti⁄
>
ASYNCWAIT
</description>

58 <
bôOff£t
>15</bitOffset>

59 <
bôWidth
>1</bitWidth>

60 </
fõld
>

61 <
fõld
>

62 <
«me
>
EXTMOD
</name>

63 <
des¸ùti⁄
>
EXTMOD
</description>

64 <
bôOff£t
>14</bitOffset>

65 <
bôWidth
>1</bitWidth>

66 </
fõld
>

67 <
fõld
>

68 <
«me
>
WAITEN
</name>

69 <
des¸ùti⁄
>
WAITEN
</description>

70 <
bôOff£t
>13</bitOffset>

71 <
bôWidth
>1</bitWidth>

72 </
fõld
>

73 <
fõld
>

74 <
«me
>
WREN
</name>

75 <
des¸ùti⁄
>
WREN
</description>

76 <
bôOff£t
>12</bitOffset>

77 <
bôWidth
>1</bitWidth>

78 </
fõld
>

79 <
fõld
>

80 <
«me
>
WAITCFG
</name>

81 <
des¸ùti⁄
>
WAITCFG
</description>

82 <
bôOff£t
>11</bitOffset>

83 <
bôWidth
>1</bitWidth>

84 </
fõld
>

85 <
fõld
>

86 <
«me
>
WAITPOL
</name>

87 <
des¸ùti⁄
>
WAITPOL
</description>

88 <
bôOff£t
>9</bitOffset>

89 <
bôWidth
>1</bitWidth>

90 </
fõld
>

91 <
fõld
>

92 <
«me
>
BURSTEN
</name>

93 <
des¸ùti⁄
>
BURSTEN
</description>

94 <
bôOff£t
>8</bitOffset>

95 <
bôWidth
>1</bitWidth>

96 </
fõld
>

97 <
fõld
>

98 <
«me
>
FACCEN
</name>

99 <
des¸ùti⁄
>
FACCEN
</description>

100 <
bôOff£t
>6</bitOffset>

101 <
bôWidth
>1</bitWidth>

102 </
fõld
>

103 <
fõld
>

104 <
«me
>
MWID
</name>

105 <
des¸ùti⁄
>
MWID
</description>

106 <
bôOff£t
>4</bitOffset>

107 <
bôWidth
>2</bitWidth>

108 </
fõld
>

109 <
fõld
>

110 <
«me
>
MTYP
</name>

111 <
des¸ùti⁄
>
MTYP
</description>

112 <
bôOff£t
>2</bitOffset>

113 <
bôWidth
>2</bitWidth>

114 </
fõld
>

115 <
fõld
>

116 <
«me
>
MUXEN
</name>

117 <
des¸ùti⁄
>
MUXEN
</description>

118 <
bôOff£t
>1</bitOffset>

119 <
bôWidth
>1</bitWidth>

120 </
fõld
>

121 <
fõld
>

122 <
«me
>
MBKEN
</name>

123 <
des¸ùti⁄
>
MBKEN
</description>

124 <
bôOff£t
>0</bitOffset>

125 <
bôWidth
>1</bitWidth>

126 </
fõld
>

127 </
fõlds
>

130 <
«me
>
BTR1
</name>

131 <
di•œyName
>
BTR1
</displayName>

132 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
chù
-
£À˘
 
timög
 

133 1</
des¸ùti⁄
>

134 <
addªssOff£t
>0x4</addressOffset>

135 <
size
>0x20</size>

136 <
ac˚ss
>
ªad
-
wrôe
</access>

137 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

138 <
fõlds
>

139 <
fõld
>

140 <
«me
>
ACCMOD
</name>

141 <
des¸ùti⁄
>
ACCMOD
</description>

142 <
bôOff£t
>28</bitOffset>

143 <
bôWidth
>2</bitWidth>

144 </
fõld
>

145 <
fõld
>

146 <
«me
>
DATLAT
</name>

147 <
des¸ùti⁄
>
DATLAT
</description>

148 <
bôOff£t
>24</bitOffset>

149 <
bôWidth
>4</bitWidth>

150 </
fõld
>

151 <
fõld
>

152 <
«me
>
CLKDIV
</name>

153 <
des¸ùti⁄
>
CLKDIV
</description>

154 <
bôOff£t
>20</bitOffset>

155 <
bôWidth
>4</bitWidth>

156 </
fõld
>

157 <
fõld
>

158 <
«me
>
BUSTURN
</name>

159 <
des¸ùti⁄
>
BUSTURN
</description>

160 <
bôOff£t
>16</bitOffset>

161 <
bôWidth
>4</bitWidth>

162 </
fõld
>

163 <
fõld
>

164 <
«me
>
DATAST
</name>

165 <
des¸ùti⁄
>
DATAST
</description>

166 <
bôOff£t
>8</bitOffset>

167 <
bôWidth
>8</bitWidth>

168 </
fõld
>

169 <
fõld
>

170 <
«me
>
ADDHLD
</name>

171 <
des¸ùti⁄
>
ADDHLD
</description>

172 <
bôOff£t
>4</bitOffset>

173 <
bôWidth
>4</bitWidth>

174 </
fõld
>

175 <
fõld
>

176 <
«me
>
ADDSET
</name>

177 <
des¸ùti⁄
>
ADDSET
</description>

178 <
bôOff£t
>0</bitOffset>

179 <
bôWidth
>4</bitWidth>

180 </
fõld
>

181 </
fõlds
>

184 <
«me
>
BCR2
</name>

185 <
di•œyName
>
BCR2
</displayName>

186 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
chù
-
£À˘
 
c⁄åﬁ
 

187 2</
des¸ùti⁄
>

188 <
addªssOff£t
>0x8</addressOffset>

189 <
size
>0x20</size>

190 <
ac˚ss
>
ªad
-
wrôe
</access>

191 <
ª£tVÆue
>0x000030D0</resetValue>

192 <
fõlds
>

193 <
fõld
>

194 <
«me
>
CBURSTRW
</name>

195 <
des¸ùti⁄
>
CBURSTRW
</description>

196 <
bôOff£t
>19</bitOffset>

197 <
bôWidth
>1</bitWidth>

198 </
fõld
>

199 <
fõld
>

200 <
«me
>
ASYNCWAIT
</name>

201 <
des¸ùti⁄
>
ASYNCWAIT
</description>

202 <
bôOff£t
>15</bitOffset>

203 <
bôWidth
>1</bitWidth>

204 </
fõld
>

205 <
fõld
>

206 <
«me
>
EXTMOD
</name>

207 <
des¸ùti⁄
>
EXTMOD
</description>

208 <
bôOff£t
>14</bitOffset>

209 <
bôWidth
>1</bitWidth>

210 </
fõld
>

211 <
fõld
>

212 <
«me
>
WAITEN
</name>

213 <
des¸ùti⁄
>
WAITEN
</description>

214 <
bôOff£t
>13</bitOffset>

215 <
bôWidth
>1</bitWidth>

216 </
fõld
>

217 <
fõld
>

218 <
«me
>
WREN
</name>

219 <
des¸ùti⁄
>
WREN
</description>

220 <
bôOff£t
>12</bitOffset>

221 <
bôWidth
>1</bitWidth>

222 </
fõld
>

223 <
fõld
>

224 <
«me
>
WAITCFG
</name>

225 <
des¸ùti⁄
>
WAITCFG
</description>

226 <
bôOff£t
>11</bitOffset>

227 <
bôWidth
>1</bitWidth>

228 </
fõld
>

229 <
fõld
>

230 <
«me
>
WRAPMOD
</name>

231 <
des¸ùti⁄
>
WRAPMOD
</description>

232 <
bôOff£t
>10</bitOffset>

233 <
bôWidth
>1</bitWidth>

234 </
fõld
>

235 <
fõld
>

236 <
«me
>
WAITPOL
</name>

237 <
des¸ùti⁄
>
WAITPOL
</description>

238 <
bôOff£t
>9</bitOffset>

239 <
bôWidth
>1</bitWidth>

240 </
fõld
>

241 <
fõld
>

242 <
«me
>
BURSTEN
</name>

243 <
des¸ùti⁄
>
BURSTEN
</description>

244 <
bôOff£t
>8</bitOffset>

245 <
bôWidth
>1</bitWidth>

246 </
fõld
>

247 <
fõld
>

248 <
«me
>
FACCEN
</name>

249 <
des¸ùti⁄
>
FACCEN
</description>

250 <
bôOff£t
>6</bitOffset>

251 <
bôWidth
>1</bitWidth>

252 </
fõld
>

253 <
fõld
>

254 <
«me
>
MWID
</name>

255 <
des¸ùti⁄
>
MWID
</description>

256 <
bôOff£t
>4</bitOffset>

257 <
bôWidth
>2</bitWidth>

258 </
fõld
>

259 <
fõld
>

260 <
«me
>
MTYP
</name>

261 <
des¸ùti⁄
>
MTYP
</description>

262 <
bôOff£t
>2</bitOffset>

263 <
bôWidth
>2</bitWidth>

264 </
fõld
>

265 <
fõld
>

266 <
«me
>
MUXEN
</name>

267 <
des¸ùti⁄
>
MUXEN
</description>

268 <
bôOff£t
>1</bitOffset>

269 <
bôWidth
>1</bitWidth>

270 </
fõld
>

271 <
fõld
>

272 <
«me
>
MBKEN
</name>

273 <
des¸ùti⁄
>
MBKEN
</description>

274 <
bôOff£t
>0</bitOffset>

275 <
bôWidth
>1</bitWidth>

276 </
fõld
>

277 </
fõlds
>

280 <
«me
>
BTR2
</name>

281 <
di•œyName
>
BTR2
</displayName>

282 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
chù
-
£À˘
 
timög
 

283 2</
des¸ùti⁄
>

284 <
addªssOff£t
>0xC</addressOffset>

285 <
size
>0x20</size>

286 <
ac˚ss
>
ªad
-
wrôe
</access>

287 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

288 <
fõlds
>

289 <
fõld
>

290 <
«me
>
ACCMOD
</name>

291 <
des¸ùti⁄
>
ACCMOD
</description>

292 <
bôOff£t
>28</bitOffset>

293 <
bôWidth
>2</bitWidth>

294 </
fõld
>

295 <
fõld
>

296 <
«me
>
DATLAT
</name>

297 <
des¸ùti⁄
>
DATLAT
</description>

298 <
bôOff£t
>24</bitOffset>

299 <
bôWidth
>4</bitWidth>

300 </
fõld
>

301 <
fõld
>

302 <
«me
>
CLKDIV
</name>

303 <
des¸ùti⁄
>
CLKDIV
</description>

304 <
bôOff£t
>20</bitOffset>

305 <
bôWidth
>4</bitWidth>

306 </
fõld
>

307 <
fõld
>

308 <
«me
>
BUSTURN
</name>

309 <
des¸ùti⁄
>
BUSTURN
</description>

310 <
bôOff£t
>16</bitOffset>

311 <
bôWidth
>4</bitWidth>

312 </
fõld
>

313 <
fõld
>

314 <
«me
>
DATAST
</name>

315 <
des¸ùti⁄
>
DATAST
</description>

316 <
bôOff£t
>8</bitOffset>

317 <
bôWidth
>8</bitWidth>

318 </
fõld
>

319 <
fõld
>

320 <
«me
>
ADDHLD
</name>

321 <
des¸ùti⁄
>
ADDHLD
</description>

322 <
bôOff£t
>4</bitOffset>

323 <
bôWidth
>4</bitWidth>

324 </
fõld
>

325 <
fõld
>

326 <
«me
>
ADDSET
</name>

327 <
des¸ùti⁄
>
ADDSET
</description>

328 <
bôOff£t
>0</bitOffset>

329 <
bôWidth
>4</bitWidth>

330 </
fõld
>

331 </
fõlds
>

334 <
«me
>
BCR3
</name>

335 <
di•œyName
>
BCR3
</displayName>

336 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
chù
-
£À˘
 
c⁄åﬁ
 

337 3</
des¸ùti⁄
>

338 <
addªssOff£t
>0x10</addressOffset>

339 <
size
>0x20</size>

340 <
ac˚ss
>
ªad
-
wrôe
</access>

341 <
ª£tVÆue
>0x000030D0</resetValue>

342 <
fõlds
>

343 <
fõld
>

344 <
«me
>
CBURSTRW
</name>

345 <
des¸ùti⁄
>
CBURSTRW
</description>

346 <
bôOff£t
>19</bitOffset>

347 <
bôWidth
>1</bitWidth>

348 </
fõld
>

349 <
fõld
>

350 <
«me
>
ASYNCWAIT
</name>

351 <
des¸ùti⁄
>
ASYNCWAIT
</description>

352 <
bôOff£t
>15</bitOffset>

353 <
bôWidth
>1</bitWidth>

354 </
fõld
>

355 <
fõld
>

356 <
«me
>
EXTMOD
</name>

357 <
des¸ùti⁄
>
EXTMOD
</description>

358 <
bôOff£t
>14</bitOffset>

359 <
bôWidth
>1</bitWidth>

360 </
fõld
>

361 <
fõld
>

362 <
«me
>
WAITEN
</name>

363 <
des¸ùti⁄
>
WAITEN
</description>

364 <
bôOff£t
>13</bitOffset>

365 <
bôWidth
>1</bitWidth>

366 </
fõld
>

367 <
fõld
>

368 <
«me
>
WREN
</name>

369 <
des¸ùti⁄
>
WREN
</description>

370 <
bôOff£t
>12</bitOffset>

371 <
bôWidth
>1</bitWidth>

372 </
fõld
>

373 <
fõld
>

374 <
«me
>
WAITCFG
</name>

375 <
des¸ùti⁄
>
WAITCFG
</description>

376 <
bôOff£t
>11</bitOffset>

377 <
bôWidth
>1</bitWidth>

378 </
fõld
>

379 <
fõld
>

380 <
«me
>
WRAPMOD
</name>

381 <
des¸ùti⁄
>
WRAPMOD
</description>

382 <
bôOff£t
>10</bitOffset>

383 <
bôWidth
>1</bitWidth>

384 </
fõld
>

385 <
fõld
>

386 <
«me
>
WAITPOL
</name>

387 <
des¸ùti⁄
>
WAITPOL
</description>

388 <
bôOff£t
>9</bitOffset>

389 <
bôWidth
>1</bitWidth>

390 </
fõld
>

391 <
fõld
>

392 <
«me
>
BURSTEN
</name>

393 <
des¸ùti⁄
>
BURSTEN
</description>

394 <
bôOff£t
>8</bitOffset>

395 <
bôWidth
>1</bitWidth>

396 </
fõld
>

397 <
fõld
>

398 <
«me
>
FACCEN
</name>

399 <
des¸ùti⁄
>
FACCEN
</description>

400 <
bôOff£t
>6</bitOffset>

401 <
bôWidth
>1</bitWidth>

402 </
fõld
>

403 <
fõld
>

404 <
«me
>
MWID
</name>

405 <
des¸ùti⁄
>
MWID
</description>

406 <
bôOff£t
>4</bitOffset>

407 <
bôWidth
>2</bitWidth>

408 </
fõld
>

409 <
fõld
>

410 <
«me
>
MTYP
</name>

411 <
des¸ùti⁄
>
MTYP
</description>

412 <
bôOff£t
>2</bitOffset>

413 <
bôWidth
>2</bitWidth>

414 </
fõld
>

415 <
fõld
>

416 <
«me
>
MUXEN
</name>

417 <
des¸ùti⁄
>
MUXEN
</description>

418 <
bôOff£t
>1</bitOffset>

419 <
bôWidth
>1</bitWidth>

420 </
fõld
>

421 <
fõld
>

422 <
«me
>
MBKEN
</name>

423 <
des¸ùti⁄
>
MBKEN
</description>

424 <
bôOff£t
>0</bitOffset>

425 <
bôWidth
>1</bitWidth>

426 </
fõld
>

427 </
fõlds
>

430 <
«me
>
BTR3
</name>

431 <
di•œyName
>
BTR3
</displayName>

432 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
chù
-
£À˘
 
timög
 

433 3</
des¸ùti⁄
>

434 <
addªssOff£t
>0x14</addressOffset>

435 <
size
>0x20</size>

436 <
ac˚ss
>
ªad
-
wrôe
</access>

437 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

438 <
fõlds
>

439 <
fõld
>

440 <
«me
>
ACCMOD
</name>

441 <
des¸ùti⁄
>
ACCMOD
</description>

442 <
bôOff£t
>28</bitOffset>

443 <
bôWidth
>2</bitWidth>

444 </
fõld
>

445 <
fõld
>

446 <
«me
>
DATLAT
</name>

447 <
des¸ùti⁄
>
DATLAT
</description>

448 <
bôOff£t
>24</bitOffset>

449 <
bôWidth
>4</bitWidth>

450 </
fõld
>

451 <
fõld
>

452 <
«me
>
CLKDIV
</name>

453 <
des¸ùti⁄
>
CLKDIV
</description>

454 <
bôOff£t
>20</bitOffset>

455 <
bôWidth
>4</bitWidth>

456 </
fõld
>

457 <
fõld
>

458 <
«me
>
BUSTURN
</name>

459 <
des¸ùti⁄
>
BUSTURN
</description>

460 <
bôOff£t
>16</bitOffset>

461 <
bôWidth
>4</bitWidth>

462 </
fõld
>

463 <
fõld
>

464 <
«me
>
DATAST
</name>

465 <
des¸ùti⁄
>
DATAST
</description>

466 <
bôOff£t
>8</bitOffset>

467 <
bôWidth
>8</bitWidth>

468 </
fõld
>

469 <
fõld
>

470 <
«me
>
ADDHLD
</name>

471 <
des¸ùti⁄
>
ADDHLD
</description>

472 <
bôOff£t
>4</bitOffset>

473 <
bôWidth
>4</bitWidth>

474 </
fõld
>

475 <
fõld
>

476 <
«me
>
ADDSET
</name>

477 <
des¸ùti⁄
>
ADDSET
</description>

478 <
bôOff£t
>0</bitOffset>

479 <
bôWidth
>4</bitWidth>

480 </
fõld
>

481 </
fõlds
>

484 <
«me
>
BCR4
</name>

485 <
di•œyName
>
BCR4
</displayName>

486 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
chù
-
£À˘
 
c⁄åﬁ
 

487 4</
des¸ùti⁄
>

488 <
addªssOff£t
>0x18</addressOffset>

489 <
size
>0x20</size>

490 <
ac˚ss
>
ªad
-
wrôe
</access>

491 <
ª£tVÆue
>0x000030D0</resetValue>

492 <
fõlds
>

493 <
fõld
>

494 <
«me
>
CBURSTRW
</name>

495 <
des¸ùti⁄
>
CBURSTRW
</description>

496 <
bôOff£t
>19</bitOffset>

497 <
bôWidth
>1</bitWidth>

498 </
fõld
>

499 <
fõld
>

500 <
«me
>
ASYNCWAIT
</name>

501 <
des¸ùti⁄
>
ASYNCWAIT
</description>

502 <
bôOff£t
>15</bitOffset>

503 <
bôWidth
>1</bitWidth>

504 </
fõld
>

505 <
fõld
>

506 <
«me
>
EXTMOD
</name>

507 <
des¸ùti⁄
>
EXTMOD
</description>

508 <
bôOff£t
>14</bitOffset>

509 <
bôWidth
>1</bitWidth>

510 </
fõld
>

511 <
fõld
>

512 <
«me
>
WAITEN
</name>

513 <
des¸ùti⁄
>
WAITEN
</description>

514 <
bôOff£t
>13</bitOffset>

515 <
bôWidth
>1</bitWidth>

516 </
fõld
>

517 <
fõld
>

518 <
«me
>
WREN
</name>

519 <
des¸ùti⁄
>
WREN
</description>

520 <
bôOff£t
>12</bitOffset>

521 <
bôWidth
>1</bitWidth>

522 </
fõld
>

523 <
fõld
>

524 <
«me
>
WAITCFG
</name>

525 <
des¸ùti⁄
>
WAITCFG
</description>

526 <
bôOff£t
>11</bitOffset>

527 <
bôWidth
>1</bitWidth>

528 </
fõld
>

529 <
fõld
>

530 <
«me
>
WRAPMOD
</name>

531 <
des¸ùti⁄
>
WRAPMOD
</description>

532 <
bôOff£t
>10</bitOffset>

533 <
bôWidth
>1</bitWidth>

534 </
fõld
>

535 <
fõld
>

536 <
«me
>
WAITPOL
</name>

537 <
des¸ùti⁄
>
WAITPOL
</description>

538 <
bôOff£t
>9</bitOffset>

539 <
bôWidth
>1</bitWidth>

540 </
fõld
>

541 <
fõld
>

542 <
«me
>
BURSTEN
</name>

543 <
des¸ùti⁄
>
BURSTEN
</description>

544 <
bôOff£t
>8</bitOffset>

545 <
bôWidth
>1</bitWidth>

546 </
fõld
>

547 <
fõld
>

548 <
«me
>
FACCEN
</name>

549 <
des¸ùti⁄
>
FACCEN
</description>

550 <
bôOff£t
>6</bitOffset>

551 <
bôWidth
>1</bitWidth>

552 </
fõld
>

553 <
fõld
>

554 <
«me
>
MWID
</name>

555 <
des¸ùti⁄
>
MWID
</description>

556 <
bôOff£t
>4</bitOffset>

557 <
bôWidth
>2</bitWidth>

558 </
fõld
>

559 <
fõld
>

560 <
«me
>
MTYP
</name>

561 <
des¸ùti⁄
>
MTYP
</description>

562 <
bôOff£t
>2</bitOffset>

563 <
bôWidth
>2</bitWidth>

564 </
fõld
>

565 <
fõld
>

566 <
«me
>
MUXEN
</name>

567 <
des¸ùti⁄
>
MUXEN
</description>

568 <
bôOff£t
>1</bitOffset>

569 <
bôWidth
>1</bitWidth>

570 </
fõld
>

571 <
fõld
>

572 <
«me
>
MBKEN
</name>

573 <
des¸ùti⁄
>
MBKEN
</description>

574 <
bôOff£t
>0</bitOffset>

575 <
bôWidth
>1</bitWidth>

576 </
fõld
>

577 </
fõlds
>

580 <
«me
>
BTR4
</name>

581 <
di•œyName
>
BTR4
</displayName>

582 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
chù
-
£À˘
 
timög
 

583 4</
des¸ùti⁄
>

584 <
addªssOff£t
>0x1C</addressOffset>

585 <
size
>0x20</size>

586 <
ac˚ss
>
ªad
-
wrôe
</access>

587 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

588 <
fõlds
>

589 <
fõld
>

590 <
«me
>
ACCMOD
</name>

591 <
des¸ùti⁄
>
ACCMOD
</description>

592 <
bôOff£t
>28</bitOffset>

593 <
bôWidth
>2</bitWidth>

594 </
fõld
>

595 <
fõld
>

596 <
«me
>
DATLAT
</name>

597 <
des¸ùti⁄
>
DATLAT
</description>

598 <
bôOff£t
>24</bitOffset>

599 <
bôWidth
>4</bitWidth>

600 </
fõld
>

601 <
fõld
>

602 <
«me
>
CLKDIV
</name>

603 <
des¸ùti⁄
>
CLKDIV
</description>

604 <
bôOff£t
>20</bitOffset>

605 <
bôWidth
>4</bitWidth>

606 </
fõld
>

607 <
fõld
>

608 <
«me
>
BUSTURN
</name>

609 <
des¸ùti⁄
>
BUSTURN
</description>

610 <
bôOff£t
>16</bitOffset>

611 <
bôWidth
>4</bitWidth>

612 </
fõld
>

613 <
fõld
>

614 <
«me
>
DATAST
</name>

615 <
des¸ùti⁄
>
DATAST
</description>

616 <
bôOff£t
>8</bitOffset>

617 <
bôWidth
>8</bitWidth>

618 </
fõld
>

619 <
fõld
>

620 <
«me
>
ADDHLD
</name>

621 <
des¸ùti⁄
>
ADDHLD
</description>

622 <
bôOff£t
>4</bitOffset>

623 <
bôWidth
>4</bitWidth>

624 </
fõld
>

625 <
fõld
>

626 <
«me
>
ADDSET
</name>

627 <
des¸ùti⁄
>
ADDSET
</description>

628 <
bôOff£t
>0</bitOffset>

629 <
bôWidth
>4</bitWidth>

630 </
fõld
>

631 </
fõlds
>

634 <
«me
>
PCR2
</name>

635 <
di•œyName
>
PCR2
</displayName>

636 <
des¸ùti⁄
>
PC
 
C¨d
/
NAND
 
Fœsh
 
c⁄åﬁ
 

637 2</
des¸ùti⁄
>

638 <
addªssOff£t
>0x60</addressOffset>

639 <
size
>0x20</size>

640 <
ac˚ss
>
ªad
-
wrôe
</access>

641 <
ª£tVÆue
>0x00000018</resetValue>

642 <
fõlds
>

643 <
fõld
>

644 <
«me
>
ECCPS
</name>

645 <
des¸ùti⁄
>
ECCPS
</description>

646 <
bôOff£t
>17</bitOffset>

647 <
bôWidth
>3</bitWidth>

648 </
fõld
>

649 <
fõld
>

650 <
«me
>
TAR
</name>

651 <
des¸ùti⁄
>
TAR
</description>

652 <
bôOff£t
>13</bitOffset>

653 <
bôWidth
>4</bitWidth>

654 </
fõld
>

655 <
fõld
>

656 <
«me
>
TCLR
</name>

657 <
des¸ùti⁄
>
TCLR
</description>

658 <
bôOff£t
>9</bitOffset>

659 <
bôWidth
>4</bitWidth>

660 </
fõld
>

661 <
fõld
>

662 <
«me
>
ECCEN
</name>

663 <
des¸ùti⁄
>
ECCEN
</description>

664 <
bôOff£t
>6</bitOffset>

665 <
bôWidth
>1</bitWidth>

666 </
fõld
>

667 <
fõld
>

668 <
«me
>
PWID
</name>

669 <
des¸ùti⁄
>
PWID
</description>

670 <
bôOff£t
>4</bitOffset>

671 <
bôWidth
>2</bitWidth>

672 </
fõld
>

673 <
fõld
>

674 <
«me
>
PTYP
</name>

675 <
des¸ùti⁄
>
PTYP
</description>

676 <
bôOff£t
>3</bitOffset>

677 <
bôWidth
>1</bitWidth>

678 </
fõld
>

679 <
fõld
>

680 <
«me
>
PBKEN
</name>

681 <
des¸ùti⁄
>
PBKEN
</description>

682 <
bôOff£t
>2</bitOffset>

683 <
bôWidth
>1</bitWidth>

684 </
fõld
>

685 <
fõld
>

686 <
«me
>
PWAITEN
</name>

687 <
des¸ùti⁄
>
PWAITEN
</description>

688 <
bôOff£t
>1</bitOffset>

689 <
bôWidth
>1</bitWidth>

690 </
fõld
>

691 </
fõlds
>

694 <
«me
>
SR2
</name>

695 <
di•œyName
>
SR2
</displayName>

696 <
des¸ùti⁄
>
FIFO
 
°©us
 
™d
 
öãºu±
 

697 2</
des¸ùti⁄
>

698 <
addªssOff£t
>0x64</addressOffset>

699 <
size
>0x20</size>

700 <
ª£tVÆue
>0x00000040</resetValue>

701 <
fõlds
>

702 <
fõld
>

703 <
«me
>
FEMPT
</name>

704 <
des¸ùti⁄
>
FEMPT
</description>

705 <
bôOff£t
>6</bitOffset>

706 <
bôWidth
>1</bitWidth>

707 <
ac˚ss
>
ªad
-
⁄ly
</access>

708 </
fõld
>

709 <
fõld
>

710 <
«me
>
IFEN
</name>

711 <
des¸ùti⁄
>
IFEN
</description>

712 <
bôOff£t
>5</bitOffset>

713 <
bôWidth
>1</bitWidth>

714 <
ac˚ss
>
ªad
-
wrôe
</access>

715 </
fõld
>

716 <
fõld
>

717 <
«me
>
ILEN
</name>

718 <
des¸ùti⁄
>
ILEN
</description>

719 <
bôOff£t
>4</bitOffset>

720 <
bôWidth
>1</bitWidth>

721 <
ac˚ss
>
ªad
-
wrôe
</access>

722 </
fõld
>

723 <
fõld
>

724 <
«me
>
IREN
</name>

725 <
des¸ùti⁄
>
IREN
</description>

726 <
bôOff£t
>3</bitOffset>

727 <
bôWidth
>1</bitWidth>

728 <
ac˚ss
>
ªad
-
wrôe
</access>

729 </
fõld
>

730 <
fõld
>

731 <
«me
>
IFS
</name>

732 <
des¸ùti⁄
>
IFS
</description>

733 <
bôOff£t
>2</bitOffset>

734 <
bôWidth
>1</bitWidth>

735 <
ac˚ss
>
ªad
-
wrôe
</access>

736 </
fõld
>

737 <
fõld
>

738 <
«me
>
ILS
</name>

739 <
des¸ùti⁄
>
ILS
</description>

740 <
bôOff£t
>1</bitOffset>

741 <
bôWidth
>1</bitWidth>

742 <
ac˚ss
>
ªad
-
wrôe
</access>

743 </
fõld
>

744 <
fõld
>

745 <
«me
>
IRS
</name>

746 <
des¸ùti⁄
>
IRS
</description>

747 <
bôOff£t
>0</bitOffset>

748 <
bôWidth
>1</bitWidth>

749 <
ac˚ss
>
ªad
-
wrôe
</access>

750 </
fõld
>

751 </
fõlds
>

754 <
«me
>
PMEM2
</name>

755 <
di•œyName
>
PMEM2
</displayName>

756 <
des¸ùti⁄
>
Comm⁄
 
mem‹y
 
•a˚
 
timög
 

757 2</
des¸ùti⁄
>

758 <
addªssOff£t
>0x68</addressOffset>

759 <
size
>0x20</size>

760 <
ac˚ss
>
ªad
-
wrôe
</access>

761 <
ª£tVÆue
>0xFCFCFCFC</resetValue>

762 <
fõlds
>

763 <
fõld
>

764 <
«me
>
MEMHIZx
</name>

765 <
des¸ùti⁄
>
MEMHIZx
</description>

766 <
bôOff£t
>24</bitOffset>

767 <
bôWidth
>8</bitWidth>

768 </
fõld
>

769 <
fõld
>

770 <
«me
>
MEMHOLDx
</name>

771 <
des¸ùti⁄
>
MEMHOLDx
</description>

772 <
bôOff£t
>16</bitOffset>

773 <
bôWidth
>8</bitWidth>

774 </
fõld
>

775 <
fõld
>

776 <
«me
>
MEMWAITx
</name>

777 <
des¸ùti⁄
>
MEMWAITx
</description>

778 <
bôOff£t
>8</bitOffset>

779 <
bôWidth
>8</bitWidth>

780 </
fõld
>

781 <
fõld
>

782 <
«me
>
MEMSETx
</name>

783 <
des¸ùti⁄
>
MEMSETx
</description>

784 <
bôOff£t
>0</bitOffset>

785 <
bôWidth
>8</bitWidth>

786 </
fõld
>

787 </
fõlds
>

790 <
«me
>
PATT2
</name>

791 <
di•œyName
>
PATT2
</displayName>

792 <
des¸ùti⁄
>
Aâribuã
 
mem‹y
 
•a˚
 
timög
 

793 2</
des¸ùti⁄
>

794 <
addªssOff£t
>0x6C</addressOffset>

795 <
size
>0x20</size>

796 <
ac˚ss
>
ªad
-
wrôe
</access>

797 <
ª£tVÆue
>0xFCFCFCFC</resetValue>

798 <
fõlds
>

799 <
fõld
>

800 <
«me
>
ATTHIZx
</name>

801 <
des¸ùti⁄
>
Aâribuã
 
mem‹y
 
x
 
d©abus
 
HiZ


802 
time
</
des¸ùti⁄
>

803 <
bôOff£t
>24</bitOffset>

804 <
bôWidth
>8</bitWidth>

805 </
fõld
>

806 <
fõld
>

807 <
«me
>
ATTHOLDx
</name>

808 <
des¸ùti⁄
>
Aâribuã
 
mem‹y
 
x
 
hﬁd


809 
time
</
des¸ùti⁄
>

810 <
bôOff£t
>16</bitOffset>

811 <
bôWidth
>8</bitWidth>

812 </
fõld
>

813 <
fõld
>

814 <
«me
>
ATTWAITx
</name>

815 <
des¸ùti⁄
>
Aâribuã
 
mem‹y
 
x
 
waô


816 
time
</
des¸ùti⁄
>

817 <
bôOff£t
>8</bitOffset>

818 <
bôWidth
>8</bitWidth>

819 </
fõld
>

820 <
fõld
>

821 <
«me
>
ATTSETx
</name>

822 <
des¸ùti⁄
>
Aâribuã
 
mem‹y
 
x
 
£tup


823 
time
</
des¸ùti⁄
>

824 <
bôOff£t
>0</bitOffset>

825 <
bôWidth
>8</bitWidth>

826 </
fõld
>

827 </
fõlds
>

830 <
«me
>
ECCR2
</name>

831 <
di•œyName
>
ECCR2
</displayName>

832 <
des¸ùti⁄
>
ECC
 
ªsu…
 2</description>

833 <
addªssOff£t
>0x74</addressOffset>

834 <
size
>0x20</size>

835 <
ac˚ss
>
ªad
-
⁄ly
</access>

836 <
ª£tVÆue
>0x00000000</resetValue>

837 <
fõlds
>

838 <
fõld
>

839 <
«me
>
ECCx
</name>

840 <
des¸ùti⁄
>
ECC
 
ªsu…
</description>

841 <
bôOff£t
>0</bitOffset>

842 <
bôWidth
>32</bitWidth>

843 </
fõld
>

844 </
fõlds
>

847 <
«me
>
PCR3
</name>

848 <
di•œyName
>
PCR3
</displayName>

849 <
des¸ùti⁄
>
PC
 
C¨d
/
NAND
 
Fœsh
 
c⁄åﬁ
 

850 3</
des¸ùti⁄
>

851 <
addªssOff£t
>0x80</addressOffset>

852 <
size
>0x20</size>

853 <
ac˚ss
>
ªad
-
wrôe
</access>

854 <
ª£tVÆue
>0x00000018</resetValue>

855 <
fõlds
>

856 <
fõld
>

857 <
«me
>
ECCPS
</name>

858 <
des¸ùti⁄
>
ECCPS
</description>

859 <
bôOff£t
>17</bitOffset>

860 <
bôWidth
>3</bitWidth>

861 </
fõld
>

862 <
fõld
>

863 <
«me
>
TAR
</name>

864 <
des¸ùti⁄
>
TAR
</description>

865 <
bôOff£t
>13</bitOffset>

866 <
bôWidth
>4</bitWidth>

867 </
fõld
>

868 <
fõld
>

869 <
«me
>
TCLR
</name>

870 <
des¸ùti⁄
>
TCLR
</description>

871 <
bôOff£t
>9</bitOffset>

872 <
bôWidth
>4</bitWidth>

873 </
fõld
>

874 <
fõld
>

875 <
«me
>
ECCEN
</name>

876 <
des¸ùti⁄
>
ECCEN
</description>

877 <
bôOff£t
>6</bitOffset>

878 <
bôWidth
>1</bitWidth>

879 </
fõld
>

880 <
fõld
>

881 <
«me
>
PWID
</name>

882 <
des¸ùti⁄
>
PWID
</description>

883 <
bôOff£t
>4</bitOffset>

884 <
bôWidth
>2</bitWidth>

885 </
fõld
>

886 <
fõld
>

887 <
«me
>
PTYP
</name>

888 <
des¸ùti⁄
>
PTYP
</description>

889 <
bôOff£t
>3</bitOffset>

890 <
bôWidth
>1</bitWidth>

891 </
fõld
>

892 <
fõld
>

893 <
«me
>
PBKEN
</name>

894 <
des¸ùti⁄
>
PBKEN
</description>

895 <
bôOff£t
>2</bitOffset>

896 <
bôWidth
>1</bitWidth>

897 </
fõld
>

898 <
fõld
>

899 <
«me
>
PWAITEN
</name>

900 <
des¸ùti⁄
>
PWAITEN
</description>

901 <
bôOff£t
>1</bitOffset>

902 <
bôWidth
>1</bitWidth>

903 </
fõld
>

904 </
fõlds
>

907 <
«me
>
SR3
</name>

908 <
di•œyName
>
SR3
</displayName>

909 <
des¸ùti⁄
>
FIFO
 
°©us
 
™d
 
öãºu±
 

910 3</
des¸ùti⁄
>

911 <
addªssOff£t
>0x84</addressOffset>

912 <
size
>0x20</size>

913 <
ª£tVÆue
>0x00000040</resetValue>

914 <
fõlds
>

915 <
fõld
>

916 <
«me
>
FEMPT
</name>

917 <
des¸ùti⁄
>
FEMPT
</description>

918 <
bôOff£t
>6</bitOffset>

919 <
bôWidth
>1</bitWidth>

920 <
ac˚ss
>
ªad
-
⁄ly
</access>

921 </
fõld
>

922 <
fõld
>

923 <
«me
>
IFEN
</name>

924 <
des¸ùti⁄
>
IFEN
</description>

925 <
bôOff£t
>5</bitOffset>

926 <
bôWidth
>1</bitWidth>

927 <
ac˚ss
>
ªad
-
wrôe
</access>

928 </
fõld
>

929 <
fõld
>

930 <
«me
>
ILEN
</name>

931 <
des¸ùti⁄
>
ILEN
</description>

932 <
bôOff£t
>4</bitOffset>

933 <
bôWidth
>1</bitWidth>

934 <
ac˚ss
>
ªad
-
wrôe
</access>

935 </
fõld
>

936 <
fõld
>

937 <
«me
>
IREN
</name>

938 <
des¸ùti⁄
>
IREN
</description>

939 <
bôOff£t
>3</bitOffset>

940 <
bôWidth
>1</bitWidth>

941 <
ac˚ss
>
ªad
-
wrôe
</access>

942 </
fõld
>

943 <
fõld
>

944 <
«me
>
IFS
</name>

945 <
des¸ùti⁄
>
IFS
</description>

946 <
bôOff£t
>2</bitOffset>

947 <
bôWidth
>1</bitWidth>

948 <
ac˚ss
>
ªad
-
wrôe
</access>

949 </
fõld
>

950 <
fõld
>

951 <
«me
>
ILS
</name>

952 <
des¸ùti⁄
>
ILS
</description>

953 <
bôOff£t
>1</bitOffset>

954 <
bôWidth
>1</bitWidth>

955 <
ac˚ss
>
ªad
-
wrôe
</access>

956 </
fõld
>

957 <
fõld
>

958 <
«me
>
IRS
</name>

959 <
des¸ùti⁄
>
IRS
</description>

960 <
bôOff£t
>0</bitOffset>

961 <
bôWidth
>1</bitWidth>

962 <
ac˚ss
>
ªad
-
wrôe
</access>

963 </
fõld
>

964 </
fõlds
>

967 <
«me
>
PMEM3
</name>

968 <
di•œyName
>
PMEM3
</displayName>

969 <
des¸ùti⁄
>
Comm⁄
 
mem‹y
 
•a˚
 
timög
 

970 3</
des¸ùti⁄
>

971 <
addªssOff£t
>0x88</addressOffset>

972 <
size
>0x20</size>

973 <
ac˚ss
>
ªad
-
wrôe
</access>

974 <
ª£tVÆue
>0xFCFCFCFC</resetValue>

975 <
fõlds
>

976 <
fõld
>

977 <
«me
>
MEMHIZx
</name>

978 <
des¸ùti⁄
>
MEMHIZx
</description>

979 <
bôOff£t
>24</bitOffset>

980 <
bôWidth
>8</bitWidth>

981 </
fõld
>

982 <
fõld
>

983 <
«me
>
MEMHOLDx
</name>

984 <
des¸ùti⁄
>
MEMHOLDx
</description>

985 <
bôOff£t
>16</bitOffset>

986 <
bôWidth
>8</bitWidth>

987 </
fõld
>

988 <
fõld
>

989 <
«me
>
MEMWAITx
</name>

990 <
des¸ùti⁄
>
MEMWAITx
</description>

991 <
bôOff£t
>8</bitOffset>

992 <
bôWidth
>8</bitWidth>

993 </
fõld
>

994 <
fõld
>

995 <
«me
>
MEMSETx
</name>

996 <
des¸ùti⁄
>
MEMSETx
</description>

997 <
bôOff£t
>0</bitOffset>

998 <
bôWidth
>8</bitWidth>

999 </
fõld
>

1000 </
fõlds
>

1003 <
«me
>
PATT3
</name>

1004 <
di•œyName
>
PATT3
</displayName>

1005 <
des¸ùti⁄
>
Aâribuã
 
mem‹y
 
•a˚
 
timög
 

1006 3</
des¸ùti⁄
>

1007 <
addªssOff£t
>0x8C</addressOffset>

1008 <
size
>0x20</size>

1009 <
ac˚ss
>
ªad
-
wrôe
</access>

1010 <
ª£tVÆue
>0xFCFCFCFC</resetValue>

1011 <
fõlds
>

1012 <
fõld
>

1013 <
«me
>
ATTHIZx
</name>

1014 <
des¸ùti⁄
>
ATTHIZx
</description>

1015 <
bôOff£t
>24</bitOffset>

1016 <
bôWidth
>8</bitWidth>

1017 </
fõld
>

1018 <
fõld
>

1019 <
«me
>
ATTHOLDx
</name>

1020 <
des¸ùti⁄
>
ATTHOLDx
</description>

1021 <
bôOff£t
>16</bitOffset>

1022 <
bôWidth
>8</bitWidth>

1023 </
fõld
>

1024 <
fõld
>

1025 <
«me
>
ATTWAITx
</name>

1026 <
des¸ùti⁄
>
ATTWAITx
</description>

1027 <
bôOff£t
>8</bitOffset>

1028 <
bôWidth
>8</bitWidth>

1029 </
fõld
>

1030 <
fõld
>

1031 <
«me
>
ATTSETx
</name>

1032 <
des¸ùti⁄
>
ATTSETx
</description>

1033 <
bôOff£t
>0</bitOffset>

1034 <
bôWidth
>8</bitWidth>

1035 </
fõld
>

1036 </
fõlds
>

1039 <
«me
>
ECCR3
</name>

1040 <
di•œyName
>
ECCR3
</displayName>

1041 <
des¸ùti⁄
>
ECC
 
ªsu…
 3</description>

1042 <
addªssOff£t
>0x94</addressOffset>

1043 <
size
>0x20</size>

1044 <
ac˚ss
>
ªad
-
⁄ly
</access>

1045 <
ª£tVÆue
>0x00000000</resetValue>

1046 <
fõlds
>

1047 <
fõld
>

1048 <
«me
>
ECCx
</name>

1049 <
des¸ùti⁄
>
ECCx
</description>

1050 <
bôOff£t
>0</bitOffset>

1051 <
bôWidth
>32</bitWidth>

1052 </
fõld
>

1053 </
fõlds
>

1056 <
«me
>
PCR4
</name>

1057 <
di•œyName
>
PCR4
</displayName>

1058 <
des¸ùti⁄
>
PC
 
C¨d
/
NAND
 
Fœsh
 
c⁄åﬁ
 

1059 4</
des¸ùti⁄
>

1060 <
addªssOff£t
>0xA0</addressOffset>

1061 <
size
>0x20</size>

1062 <
ac˚ss
>
ªad
-
wrôe
</access>

1063 <
ª£tVÆue
>0x00000018</resetValue>

1064 <
fõlds
>

1065 <
fõld
>

1066 <
«me
>
ECCPS
</name>

1067 <
des¸ùti⁄
>
ECCPS
</description>

1068 <
bôOff£t
>17</bitOffset>

1069 <
bôWidth
>3</bitWidth>

1070 </
fõld
>

1071 <
fõld
>

1072 <
«me
>
TAR
</name>

1073 <
des¸ùti⁄
>
TAR
</description>

1074 <
bôOff£t
>13</bitOffset>

1075 <
bôWidth
>4</bitWidth>

1076 </
fõld
>

1077 <
fõld
>

1078 <
«me
>
TCLR
</name>

1079 <
des¸ùti⁄
>
TCLR
</description>

1080 <
bôOff£t
>9</bitOffset>

1081 <
bôWidth
>4</bitWidth>

1082 </
fõld
>

1083 <
fõld
>

1084 <
«me
>
ECCEN
</name>

1085 <
des¸ùti⁄
>
ECCEN
</description>

1086 <
bôOff£t
>6</bitOffset>

1087 <
bôWidth
>1</bitWidth>

1088 </
fõld
>

1089 <
fõld
>

1090 <
«me
>
PWID
</name>

1091 <
des¸ùti⁄
>
PWID
</description>

1092 <
bôOff£t
>4</bitOffset>

1093 <
bôWidth
>2</bitWidth>

1094 </
fõld
>

1095 <
fõld
>

1096 <
«me
>
PTYP
</name>

1097 <
des¸ùti⁄
>
PTYP
</description>

1098 <
bôOff£t
>3</bitOffset>

1099 <
bôWidth
>1</bitWidth>

1100 </
fõld
>

1101 <
fõld
>

1102 <
«me
>
PBKEN
</name>

1103 <
des¸ùti⁄
>
PBKEN
</description>

1104 <
bôOff£t
>2</bitOffset>

1105 <
bôWidth
>1</bitWidth>

1106 </
fõld
>

1107 <
fõld
>

1108 <
«me
>
PWAITEN
</name>

1109 <
des¸ùti⁄
>
PWAITEN
</description>

1110 <
bôOff£t
>1</bitOffset>

1111 <
bôWidth
>1</bitWidth>

1112 </
fõld
>

1113 </
fõlds
>

1116 <
«me
>
SR4
</name>

1117 <
di•œyName
>
SR4
</displayName>

1118 <
des¸ùti⁄
>
FIFO
 
°©us
 
™d
 
öãºu±
 

1119 4</
des¸ùti⁄
>

1120 <
addªssOff£t
>0xA4</addressOffset>

1121 <
size
>0x20</size>

1122 <
ª£tVÆue
>0x00000040</resetValue>

1123 <
fõlds
>

1124 <
fõld
>

1125 <
«me
>
FEMPT
</name>

1126 <
des¸ùti⁄
>
FEMPT
</description>

1127 <
bôOff£t
>6</bitOffset>

1128 <
bôWidth
>1</bitWidth>

1129 <
ac˚ss
>
ªad
-
⁄ly
</access>

1130 </
fõld
>

1131 <
fõld
>

1132 <
«me
>
IFEN
</name>

1133 <
des¸ùti⁄
>
IFEN
</description>

1134 <
bôOff£t
>5</bitOffset>

1135 <
bôWidth
>1</bitWidth>

1136 <
ac˚ss
>
ªad
-
wrôe
</access>

1137 </
fõld
>

1138 <
fõld
>

1139 <
«me
>
ILEN
</name>

1140 <
des¸ùti⁄
>
ILEN
</description>

1141 <
bôOff£t
>4</bitOffset>

1142 <
bôWidth
>1</bitWidth>

1143 <
ac˚ss
>
ªad
-
wrôe
</access>

1144 </
fõld
>

1145 <
fõld
>

1146 <
«me
>
IREN
</name>

1147 <
des¸ùti⁄
>
IREN
</description>

1148 <
bôOff£t
>3</bitOffset>

1149 <
bôWidth
>1</bitWidth>

1150 <
ac˚ss
>
ªad
-
wrôe
</access>

1151 </
fõld
>

1152 <
fõld
>

1153 <
«me
>
IFS
</name>

1154 <
des¸ùti⁄
>
IFS
</description>

1155 <
bôOff£t
>2</bitOffset>

1156 <
bôWidth
>1</bitWidth>

1157 <
ac˚ss
>
ªad
-
wrôe
</access>

1158 </
fõld
>

1159 <
fõld
>

1160 <
«me
>
ILS
</name>

1161 <
des¸ùti⁄
>
ILS
</description>

1162 <
bôOff£t
>1</bitOffset>

1163 <
bôWidth
>1</bitWidth>

1164 <
ac˚ss
>
ªad
-
wrôe
</access>

1165 </
fõld
>

1166 <
fõld
>

1167 <
«me
>
IRS
</name>

1168 <
des¸ùti⁄
>
IRS
</description>

1169 <
bôOff£t
>0</bitOffset>

1170 <
bôWidth
>1</bitWidth>

1171 <
ac˚ss
>
ªad
-
wrôe
</access>

1172 </
fõld
>

1173 </
fõlds
>

1176 <
«me
>
PMEM4
</name>

1177 <
di•œyName
>
PMEM4
</displayName>

1178 <
des¸ùti⁄
>
Comm⁄
 
mem‹y
 
•a˚
 
timög
 

1179 4</
des¸ùti⁄
>

1180 <
addªssOff£t
>0xA8</addressOffset>

1181 <
size
>0x20</size>

1182 <
ac˚ss
>
ªad
-
wrôe
</access>

1183 <
ª£tVÆue
>0xFCFCFCFC</resetValue>

1184 <
fõlds
>

1185 <
fõld
>

1186 <
«me
>
MEMHIZx
</name>

1187 <
des¸ùti⁄
>
MEMHIZx
</description>

1188 <
bôOff£t
>24</bitOffset>

1189 <
bôWidth
>8</bitWidth>

1190 </
fõld
>

1191 <
fõld
>

1192 <
«me
>
MEMHOLDx
</name>

1193 <
des¸ùti⁄
>
MEMHOLDx
</description>

1194 <
bôOff£t
>16</bitOffset>

1195 <
bôWidth
>8</bitWidth>

1196 </
fõld
>

1197 <
fõld
>

1198 <
«me
>
MEMWAITx
</name>

1199 <
des¸ùti⁄
>
MEMWAITx
</description>

1200 <
bôOff£t
>8</bitOffset>

1201 <
bôWidth
>8</bitWidth>

1202 </
fõld
>

1203 <
fõld
>

1204 <
«me
>
MEMSETx
</name>

1205 <
des¸ùti⁄
>
MEMSETx
</description>

1206 <
bôOff£t
>0</bitOffset>

1207 <
bôWidth
>8</bitWidth>

1208 </
fõld
>

1209 </
fõlds
>

1212 <
«me
>
PATT4
</name>

1213 <
di•œyName
>
PATT4
</displayName>

1214 <
des¸ùti⁄
>
Aâribuã
 
mem‹y
 
•a˚
 
timög
 

1215 4</
des¸ùti⁄
>

1216 <
addªssOff£t
>0xAC</addressOffset>

1217 <
size
>0x20</size>

1218 <
ac˚ss
>
ªad
-
wrôe
</access>

1219 <
ª£tVÆue
>0xFCFCFCFC</resetValue>

1220 <
fõlds
>

1221 <
fõld
>

1222 <
«me
>
ATTHIZx
</name>

1223 <
des¸ùti⁄
>
ATTHIZx
</description>

1224 <
bôOff£t
>24</bitOffset>

1225 <
bôWidth
>8</bitWidth>

1226 </
fõld
>

1227 <
fõld
>

1228 <
«me
>
ATTHOLDx
</name>

1229 <
des¸ùti⁄
>
ATTHOLDx
</description>

1230 <
bôOff£t
>16</bitOffset>

1231 <
bôWidth
>8</bitWidth>

1232 </
fõld
>

1233 <
fõld
>

1234 <
«me
>
ATTWAITx
</name>

1235 <
des¸ùti⁄
>
ATTWAITx
</description>

1236 <
bôOff£t
>8</bitOffset>

1237 <
bôWidth
>8</bitWidth>

1238 </
fõld
>

1239 <
fõld
>

1240 <
«me
>
ATTSETx
</name>

1241 <
des¸ùti⁄
>
ATTSETx
</description>

1242 <
bôOff£t
>0</bitOffset>

1243 <
bôWidth
>8</bitWidth>

1244 </
fõld
>

1245 </
fõlds
>

1248 <
«me
>
PIO4
</name>

1249 <
di•œyName
>
PIO4
</displayName>

1250 <
des¸ùti⁄
>
I
/
O
 
•a˚
 
timög
 4</description>

1251 <
addªssOff£t
>0xB0</addressOffset>

1252 <
size
>0x20</size>

1253 <
ac˚ss
>
ªad
-
wrôe
</access>

1254 <
ª£tVÆue
>0xFCFCFCFC</resetValue>

1255 <
fõlds
>

1256 <
fõld
>

1257 <
«me
>
IOHIZx
</name>

1258 <
des¸ùti⁄
>
IOHIZx
</description>

1259 <
bôOff£t
>24</bitOffset>

1260 <
bôWidth
>8</bitWidth>

1261 </
fõld
>

1262 <
fõld
>

1263 <
«me
>
IOHOLDx
</name>

1264 <
des¸ùti⁄
>
IOHOLDx
</description>

1265 <
bôOff£t
>16</bitOffset>

1266 <
bôWidth
>8</bitWidth>

1267 </
fõld
>

1268 <
fõld
>

1269 <
«me
>
IOWAITx
</name>

1270 <
des¸ùti⁄
>
IOWAITx
</description>

1271 <
bôOff£t
>8</bitOffset>

1272 <
bôWidth
>8</bitWidth>

1273 </
fõld
>

1274 <
fõld
>

1275 <
«me
>
IOSETx
</name>

1276 <
des¸ùti⁄
>
IOSETx
</description>

1277 <
bôOff£t
>0</bitOffset>

1278 <
bôWidth
>8</bitWidth>

1279 </
fõld
>

1280 </
fõlds
>

1283 <
«me
>
BWTR1
</name>

1284 <
di•œyName
>
BWTR1
</displayName>

1285 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
wrôe
 
timög
 
ªgi°îs


1286 1</
des¸ùti⁄
>

1287 <
addªssOff£t
>0x104</addressOffset>

1288 <
size
>0x20</size>

1289 <
ac˚ss
>
ªad
-
wrôe
</access>

1290 <
ª£tVÆue
>0x0FFFFFFF</resetValue>

1291 <
fõlds
>

1292 <
fõld
>

1293 <
«me
>
ACCMOD
</name>

1294 <
des¸ùti⁄
>
ACCMOD
</description>

1295 <
bôOff£t
>28</bitOffset>

1296 <
bôWidth
>2</bitWidth>

1297 </
fõld
>

1298 <
fõld
>

1299 <
«me
>
DATLAT
</name>

1300 <
des¸ùti⁄
>
DATLAT
</description>

1301 <
bôOff£t
>24</bitOffset>

1302 <
bôWidth
>4</bitWidth>

1303 </
fõld
>

1304 <
fõld
>

1305 <
«me
>
CLKDIV
</name>

1306 <
des¸ùti⁄
>
CLKDIV
</description>

1307 <
bôOff£t
>20</bitOffset>

1308 <
bôWidth
>4</bitWidth>

1309 </
fõld
>

1310 <
fõld
>

1311 <
«me
>
DATAST
</name>

1312 <
des¸ùti⁄
>
DATAST
</description>

1313 <
bôOff£t
>8</bitOffset>

1314 <
bôWidth
>8</bitWidth>

1315 </
fõld
>

1316 <
fõld
>

1317 <
«me
>
ADDHLD
</name>

1318 <
des¸ùti⁄
>
ADDHLD
</description>

1319 <
bôOff£t
>4</bitOffset>

1320 <
bôWidth
>4</bitWidth>

1321 </
fõld
>

1322 <
fõld
>

1323 <
«me
>
ADDSET
</name>

1324 <
des¸ùti⁄
>
ADDSET
</description>

1325 <
bôOff£t
>0</bitOffset>

1326 <
bôWidth
>4</bitWidth>

1327 </
fõld
>

1328 </
fõlds
>

1331 <
«me
>
BWTR2
</name>

1332 <
di•œyName
>
BWTR2
</displayName>

1333 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
wrôe
 
timög
 
ªgi°îs


1334 2</
des¸ùti⁄
>

1335 <
addªssOff£t
>0x10C</addressOffset>

1336 <
size
>0x20</size>

1337 <
ac˚ss
>
ªad
-
wrôe
</access>

1338 <
ª£tVÆue
>0x0FFFFFFF</resetValue>

1339 <
fõlds
>

1340 <
fõld
>

1341 <
«me
>
ACCMOD
</name>

1342 <
des¸ùti⁄
>
ACCMOD
</description>

1343 <
bôOff£t
>28</bitOffset>

1344 <
bôWidth
>2</bitWidth>

1345 </
fõld
>

1346 <
fõld
>

1347 <
«me
>
DATLAT
</name>

1348 <
des¸ùti⁄
>
DATLAT
</description>

1349 <
bôOff£t
>24</bitOffset>

1350 <
bôWidth
>4</bitWidth>

1351 </
fõld
>

1352 <
fõld
>

1353 <
«me
>
CLKDIV
</name>

1354 <
des¸ùti⁄
>
CLKDIV
</description>

1355 <
bôOff£t
>20</bitOffset>

1356 <
bôWidth
>4</bitWidth>

1357 </
fõld
>

1358 <
fõld
>

1359 <
«me
>
DATAST
</name>

1360 <
des¸ùti⁄
>
DATAST
</description>

1361 <
bôOff£t
>8</bitOffset>

1362 <
bôWidth
>8</bitWidth>

1363 </
fõld
>

1364 <
fõld
>

1365 <
«me
>
ADDHLD
</name>

1366 <
des¸ùti⁄
>
ADDHLD
</description>

1367 <
bôOff£t
>4</bitOffset>

1368 <
bôWidth
>4</bitWidth>

1369 </
fõld
>

1370 <
fõld
>

1371 <
«me
>
ADDSET
</name>

1372 <
des¸ùti⁄
>
ADDSET
</description>

1373 <
bôOff£t
>0</bitOffset>

1374 <
bôWidth
>4</bitWidth>

1375 </
fõld
>

1376 </
fõlds
>

1379 <
«me
>
BWTR3
</name>

1380 <
di•œyName
>
BWTR3
</displayName>

1381 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
wrôe
 
timög
 
ªgi°îs


1382 3</
des¸ùti⁄
>

1383 <
addªssOff£t
>0x114</addressOffset>

1384 <
size
>0x20</size>

1385 <
ac˚ss
>
ªad
-
wrôe
</access>

1386 <
ª£tVÆue
>0x0FFFFFFF</resetValue>

1387 <
fõlds
>

1388 <
fõld
>

1389 <
«me
>
ACCMOD
</name>

1390 <
des¸ùti⁄
>
ACCMOD
</description>

1391 <
bôOff£t
>28</bitOffset>

1392 <
bôWidth
>2</bitWidth>

1393 </
fõld
>

1394 <
fõld
>

1395 <
«me
>
DATLAT
</name>

1396 <
des¸ùti⁄
>
DATLAT
</description>

1397 <
bôOff£t
>24</bitOffset>

1398 <
bôWidth
>4</bitWidth>

1399 </
fõld
>

1400 <
fõld
>

1401 <
«me
>
CLKDIV
</name>

1402 <
des¸ùti⁄
>
CLKDIV
</description>

1403 <
bôOff£t
>20</bitOffset>

1404 <
bôWidth
>4</bitWidth>

1405 </
fõld
>

1406 <
fõld
>

1407 <
«me
>
DATAST
</name>

1408 <
des¸ùti⁄
>
DATAST
</description>

1409 <
bôOff£t
>8</bitOffset>

1410 <
bôWidth
>8</bitWidth>

1411 </
fõld
>

1412 <
fõld
>

1413 <
«me
>
ADDHLD
</name>

1414 <
des¸ùti⁄
>
ADDHLD
</description>

1415 <
bôOff£t
>4</bitOffset>

1416 <
bôWidth
>4</bitWidth>

1417 </
fõld
>

1418 <
fõld
>

1419 <
«me
>
ADDSET
</name>

1420 <
des¸ùti⁄
>
ADDSET
</description>

1421 <
bôOff£t
>0</bitOffset>

1422 <
bôWidth
>4</bitWidth>

1423 </
fõld
>

1424 </
fõlds
>

1427 <
«me
>
BWTR4
</name>

1428 <
di•œyName
>
BWTR4
</displayName>

1429 <
des¸ùti⁄
>
SRAM
/
NOR
-
Fœsh
 
wrôe
 
timög
 
ªgi°îs


1430 4</
des¸ùti⁄
>

1431 <
addªssOff£t
>0x11C</addressOffset>

1432 <
size
>0x20</size>

1433 <
ac˚ss
>
ªad
-
wrôe
</access>

1434 <
ª£tVÆue
>0x0FFFFFFF</resetValue>

1435 <
fõlds
>

1436 <
fõld
>

1437 <
«me
>
ACCMOD
</name>

1438 <
des¸ùti⁄
>
ACCMOD
</description>

1439 <
bôOff£t
>28</bitOffset>

1440 <
bôWidth
>2</bitWidth>

1441 </
fõld
>

1442 <
fõld
>

1443 <
«me
>
DATLAT
</name>

1444 <
des¸ùti⁄
>
DATLAT
</description>

1445 <
bôOff£t
>24</bitOffset>

1446 <
bôWidth
>4</bitWidth>

1447 </
fõld
>

1448 <
fõld
>

1449 <
«me
>
CLKDIV
</name>

1450 <
des¸ùti⁄
>
CLKDIV
</description>

1451 <
bôOff£t
>20</bitOffset>

1452 <
bôWidth
>4</bitWidth>

1453 </
fõld
>

1454 <
fõld
>

1455 <
«me
>
DATAST
</name>

1456 <
des¸ùti⁄
>
DATAST
</description>

1457 <
bôOff£t
>8</bitOffset>

1458 <
bôWidth
>8</bitWidth>

1459 </
fõld
>

1460 <
fõld
>

1461 <
«me
>
ADDHLD
</name>

1462 <
des¸ùti⁄
>
ADDHLD
</description>

1463 <
bôOff£t
>4</bitOffset>

1464 <
bôWidth
>4</bitWidth>

1465 </
fõld
>

1466 <
fõld
>

1467 <
«me
>
ADDSET
</name>

1468 <
des¸ùti⁄
>
ADDSET
</description>

1469 <
bôOff£t
>0</bitOffset>

1470 <
bôWidth
>4</bitWidth>

1471 </
fõld
>

1472 </
fõlds
>

1474 </
ªgi°îs
>

1475 </
≥rùhîÆ
>

1476 <
≥rùhîÆ
>

1477 <
«me
>
PWR
</name>

1478 <
des¸ùti⁄
>
Powî
 
c⁄åﬁ
</description>

1479 <
groupName
>
PWR
</groupName>

1480 <
ba£Addªss
>0x40007000</baseAddress>

1481 <
addªssBlock
>

1482 <
off£t
>0x0</offset>

1483 <
size
>0x400</size>

1484 <
ußge
>
ªgi°îs
</usage>

1485 </
addªssBlock
>

1486 <
öãºu±
>

1487 <
«me
>
PVD_IRQ
</name>

1488 <
des¸ùti⁄
>
PVD
 
through
 
EXTI
 
löe
 
dëe˘i⁄


1489 
öãºu±
</
des¸ùti⁄
>

1490 <
vÆue
>1</value>

1491 </
öãºu±
>

1492 <
ªgi°îs
>

1494 <
«me
>
CR
</name>

1495 <
di•œyName
>
CR
</displayName>

1496 <
des¸ùti⁄
>
Powî
 
c⁄åﬁ
 

1497 (
PWR_CR
)</
des¸ùti⁄
>

1498 <
addªssOff£t
>0x0</addressOffset>

1499 <
size
>0x20</size>

1500 <
ac˚ss
>
ªad
-
wrôe
</access>

1501 <
ª£tVÆue
>0x00000000</resetValue>

1502 <
fõlds
>

1503 <
fõld
>

1504 <
«me
>
LPDS
</name>

1505 <
des¸ùti⁄
>
Low
 
Powî
 
Dìp
 
SÀï
</description>

1506 <
bôOff£t
>0</bitOffset>

1507 <
bôWidth
>1</bitWidth>

1508 </
fõld
>

1509 <
fõld
>

1510 <
«me
>
PDDS
</name>

1511 <
des¸ùti⁄
>
Powî
 
Down
 
Dìp
 
SÀï
</description>

1512 <
bôOff£t
>1</bitOffset>

1513 <
bôWidth
>1</bitWidth>

1514 </
fõld
>

1515 <
fõld
>

1516 <
«me
>
CWUF
</name>

1517 <
des¸ùti⁄
>
CÀ¨
 
Wake
-
up
 
Fœg
</description>

1518 <
bôOff£t
>2</bitOffset>

1519 <
bôWidth
>1</bitWidth>

1520 </
fõld
>

1521 <
fõld
>

1522 <
«me
>
CSBF
</name>

1523 <
des¸ùti⁄
>
CÀ¨
 
STANDBY
 
Fœg
</description>

1524 <
bôOff£t
>3</bitOffset>

1525 <
bôWidth
>1</bitWidth>

1526 </
fõld
>

1527 <
fõld
>

1528 <
«me
>
PVDE
</name>

1529 <
des¸ùti⁄
>
Powî
 
Vﬁège
 
Dëe˘‹


1530 
E«bÀ
</
des¸ùti⁄
>

1531 <
bôOff£t
>4</bitOffset>

1532 <
bôWidth
>1</bitWidth>

1533 </
fõld
>

1534 <
fõld
>

1535 <
«me
>
PLS
</name>

1536 <
des¸ùti⁄
>
PVD
 
Levñ
 
Sñe˘i⁄
</description>

1537 <
bôOff£t
>5</bitOffset>

1538 <
bôWidth
>3</bitWidth>

1539 </
fõld
>

1540 <
fõld
>

1541 <
«me
>
DBP
</name>

1542 <
des¸ùti⁄
>
DißbÀ
 
Backup
 
Domaö
 
wrôe


1543 
¥Ÿe˘i⁄
</
des¸ùti⁄
>

1544 <
bôOff£t
>8</bitOffset>

1545 <
bôWidth
>1</bitWidth>

1546 </
fõld
>

1547 </
fõlds
>

1550 <
«me
>
CSR
</name>

1551 <
di•œyName
>
CSR
</displayName>

1552 <
des¸ùti⁄
>
Powî
 
c⁄åﬁ
 

1553 (
PWR_CR
)</
des¸ùti⁄
>

1554 <
addªssOff£t
>0x4</addressOffset>

1555 <
size
>0x20</size>

1556 <
ª£tVÆue
>0x00000000</resetValue>

1557 <
fõlds
>

1558 <
fõld
>

1559 <
«me
>
WUF
</name>

1560 <
des¸ùti⁄
>
Wake
-
Up
 
Fœg
</description>

1561 <
bôOff£t
>0</bitOffset>

1562 <
bôWidth
>1</bitWidth>

1563 <
ac˚ss
>
ªad
-
⁄ly
</access>

1564 </
fõld
>

1565 <
fõld
>

1566 <
«me
>
SBF
</name>

1567 <
des¸ùti⁄
>
STANDBY
 
Fœg
</description>

1568 <
bôOff£t
>1</bitOffset>

1569 <
bôWidth
>1</bitWidth>

1570 <
ac˚ss
>
ªad
-
⁄ly
</access>

1571 </
fõld
>

1572 <
fõld
>

1573 <
«me
>
PVDO
</name>

1574 <
des¸ùti⁄
>
PVD
 
Ouçut
</description>

1575 <
bôOff£t
>2</bitOffset>

1576 <
bôWidth
>1</bitWidth>

1577 <
ac˚ss
>
ªad
-
⁄ly
</access>

1578 </
fõld
>

1579 <
fõld
>

1580 <
«me
>
EWUP
</name>

1581 <
des¸ùti⁄
>
E«bÀ
 
WKUP
 
pö
</description>

1582 <
bôOff£t
>8</bitOffset>

1583 <
bôWidth
>1</bitWidth>

1584 <
ac˚ss
>
ªad
-
wrôe
</access>

1585 </
fõld
>

1586 </
fõlds
>

1588 </
ªgi°îs
>

1589 </
≥rùhîÆ
>

1590 <
≥rùhîÆ
>

1591 <
«me
>
RCC
</name>

1592 <
des¸ùti⁄
>
Re£t
 
™d
 
˛ock
 
c⁄åﬁ
</description>

1593 <
groupName
>
RCC
</groupName>

1594 <
ba£Addªss
>0x40021000</baseAddress>

1595 <
addªssBlock
>

1596 <
off£t
>0x0</offset>

1597 <
size
>0x400</size>

1598 <
ußge
>
ªgi°îs
</usage>

1599 </
addªssBlock
>

1600 <
öãºu±
>

1601 <
«me
>
RCC_IRQ
</name>

1602 <
des¸ùti⁄
>
RCC
 
globÆ
 
öãºu±
</description>

1603 <
vÆue
>5</value>

1604 </
öãºu±
>

1605 <
ªgi°îs
>

1607 <
«me
>
CR
</name>

1608 <
di•œyName
>
CR
</displayName>

1609 <
des¸ùti⁄
>
Clock
 
c⁄åﬁ
 </description>

1610 <
addªssOff£t
>0x0</addressOffset>

1611 <
size
>0x20</size>

1612 <
ª£tVÆue
>0x00000083</resetValue>

1613 <
fõlds
>

1614 <
fõld
>

1615 <
«me
>
HSION
</name>

1616 <
des¸ùti⁄
>
I¡î«l
 
High
 
S≥ed
 
˛ock


1617 
íabÀ
</
des¸ùti⁄
>

1618 <
bôOff£t
>0</bitOffset>

1619 <
bôWidth
>1</bitWidth>

1620 <
ac˚ss
>
ªad
-
wrôe
</access>

1621 </
fõld
>

1622 <
fõld
>

1623 <
«me
>
HSIRDY
</name>

1624 <
des¸ùti⁄
>
I¡î«l
 
High
 
S≥ed
 
˛ock
 
ªady


1625 
Êag
</
des¸ùti⁄
>

1626 <
bôOff£t
>1</bitOffset>

1627 <
bôWidth
>1</bitWidth>

1628 <
ac˚ss
>
ªad
-
⁄ly
</access>

1629 </
fõld
>

1630 <
fõld
>

1631 <
«me
>
HSITRIM
</name>

1632 <
des¸ùti⁄
>
I¡î«l
 
High
 
S≥ed
 
˛ock


1633 
åimmög
</
des¸ùti⁄
>

1634 <
bôOff£t
>3</bitOffset>

1635 <
bôWidth
>5</bitWidth>

1636 <
ac˚ss
>
ªad
-
wrôe
</access>

1637 </
fõld
>

1638 <
fõld
>

1639 <
«me
>
HSICAL
</name>

1640 <
des¸ùti⁄
>
I¡î«l
 
High
 
S≥ed
 
˛ock


1641 
CÆibøti⁄
</
des¸ùti⁄
>

1642 <
bôOff£t
>8</bitOffset>

1643 <
bôWidth
>8</bitWidth>

1644 <
ac˚ss
>
ªad
-
⁄ly
</access>

1645 </
fõld
>

1646 <
fõld
>

1647 <
«me
>
HSEON
</name>

1648 <
des¸ùti⁄
>
Exã∫Æ
 
High
 
S≥ed
 
˛ock


1649 
íabÀ
</
des¸ùti⁄
>

1650 <
bôOff£t
>16</bitOffset>

1651 <
bôWidth
>1</bitWidth>

1652 <
ac˚ss
>
ªad
-
wrôe
</access>

1653 </
fõld
>

1654 <
fõld
>

1655 <
«me
>
HSERDY
</name>

1656 <
des¸ùti⁄
>
Exã∫Æ
 
High
 
S≥ed
 
˛ock
 
ªady


1657 
Êag
</
des¸ùti⁄
>

1658 <
bôOff£t
>17</bitOffset>

1659 <
bôWidth
>1</bitWidth>

1660 <
ac˚ss
>
ªad
-
⁄ly
</access>

1661 </
fõld
>

1662 <
fõld
>

1663 <
«me
>
HSEBYP
</name>

1664 <
des¸ùti⁄
>
Exã∫Æ
 
High
 
S≥ed
 
˛ock


1665 
By∑ss
</
des¸ùti⁄
>

1666 <
bôOff£t
>18</bitOffset>

1667 <
bôWidth
>1</bitWidth>

1668 <
ac˚ss
>
ªad
-
wrôe
</access>

1669 </
fõld
>

1670 <
fõld
>

1671 <
«me
>
CSSON
</name>

1672 <
des¸ùti⁄
>
Clock
 
Securôy
 
Sy°em


1673 
íabÀ
</
des¸ùti⁄
>

1674 <
bôOff£t
>19</bitOffset>

1675 <
bôWidth
>1</bitWidth>

1676 <
ac˚ss
>
ªad
-
wrôe
</access>

1677 </
fõld
>

1678 <
fõld
>

1679 <
«me
>
PLLON
</name>

1680 <
des¸ùti⁄
>
PLL
 
íabÀ
</description>

1681 <
bôOff£t
>24</bitOffset>

1682 <
bôWidth
>1</bitWidth>

1683 <
ac˚ss
>
ªad
-
wrôe
</access>

1684 </
fõld
>

1685 <
fõld
>

1686 <
«me
>
PLLRDY
</name>

1687 <
des¸ùti⁄
>
PLL
 
˛ock
 
ªady
 
Êag
</description>

1688 <
bôOff£t
>25</bitOffset>

1689 <
bôWidth
>1</bitWidth>

1690 <
ac˚ss
>
ªad
-
⁄ly
</access>

1691 </
fõld
>

1692 </
fõlds
>

1695 <
«me
>
CFGR
</name>

1696 <
di•œyName
>
CFGR
</displayName>

1697 <
des¸ùti⁄
>
Clock
 
c⁄figuøti⁄
 

1698 (
RCC_CFGR
)</
des¸ùti⁄
>

1699 <
addªssOff£t
>0x4</addressOffset>

1700 <
size
>0x20</size>

1701 <
ª£tVÆue
>0x00000000</resetValue>

1702 <
fõlds
>

1703 <
fõld
>

1704 <
«me
>
SW
</name>

1705 <
des¸ùti⁄
>
Sy°em
 
˛ock
 
Swôch
</description>

1706 <
bôOff£t
>0</bitOffset>

1707 <
bôWidth
>2</bitWidth>

1708 <
ac˚ss
>
ªad
-
wrôe
</access>

1709 </
fõld
>

1710 <
fõld
>

1711 <
«me
>
SWS
</name>

1712 <
des¸ùti⁄
>
Sy°em
 
Clock
 
Swôch
 
Sètus
</description>

1713 <
bôOff£t
>2</bitOffset>

1714 <
bôWidth
>2</bitWidth>

1715 <
ac˚ss
>
ªad
-
⁄ly
</access>

1716 </
fõld
>

1717 <
fõld
>

1718 <
«me
>
HPRE
</name>

1719 <
des¸ùti⁄
>
AHB
 
¥esˇÀr
</description>

1720 <
bôOff£t
>4</bitOffset>

1721 <
bôWidth
>4</bitWidth>

1722 <
ac˚ss
>
ªad
-
wrôe
</access>

1723 </
fõld
>

1724 <
fõld
>

1725 <
«me
>
PPRE1
</name>

1726 <
des¸ùti⁄
>
APB
 
Low
 
•ìd
 
¥esˇÀr


1727 (
APB1
)</
des¸ùti⁄
>

1728 <
bôOff£t
>8</bitOffset>

1729 <
bôWidth
>3</bitWidth>

1730 <
ac˚ss
>
ªad
-
wrôe
</access>

1731 </
fõld
>

1732 <
fõld
>

1733 <
«me
>
PPRE2
</name>

1734 <
des¸ùti⁄
>
APB
 
High
 
•ìd
 
¥esˇÀr


1735 (
APB2
)</
des¸ùti⁄
>

1736 <
bôOff£t
>11</bitOffset>

1737 <
bôWidth
>3</bitWidth>

1738 <
ac˚ss
>
ªad
-
wrôe
</access>

1739 </
fõld
>

1740 <
fõld
>

1741 <
«me
>
ADCPRE
</name>

1742 <
des¸ùti⁄
>
ADC
 
¥esˇÀr
</description>

1743 <
bôOff£t
>14</bitOffset>

1744 <
bôWidth
>2</bitWidth>

1745 <
ac˚ss
>
ªad
-
wrôe
</access>

1746 </
fõld
>

1747 <
fõld
>

1748 <
«me
>
PLLSRC
</name>

1749 <
des¸ùti⁄
>
PLL
 
íåy
 
˛ock
 
sour˚
</description>

1750 <
bôOff£t
>16</bitOffset>

1751 <
bôWidth
>1</bitWidth>

1752 <
ac˚ss
>
ªad
-
wrôe
</access>

1753 </
fõld
>

1754 <
fõld
>

1755 <
«me
>
PLLXTPRE
</name>

1756 <
des¸ùti⁄
>
HSE
 
dividî
 
PLL
 
íåy
</description>

1757 <
bôOff£t
>17</bitOffset>

1758 <
bôWidth
>1</bitWidth>

1759 <
ac˚ss
>
ªad
-
wrôe
</access>

1760 </
fõld
>

1761 <
fõld
>

1762 <
«me
>
PLLMUL
</name>

1763 <
des¸ùti⁄
>
PLL
 
Mu…ùliˇti⁄
 
Fa˘‹
</description>

1764 <
bôOff£t
>18</bitOffset>

1765 <
bôWidth
>4</bitWidth>

1766 <
ac˚ss
>
ªad
-
wrôe
</access>

1767 </
fõld
>

1768 <
fõld
>

1769 <
«me
>
OTGFSPRE
</name>

1770 <
des¸ùti⁄
>
USB
 
OTG
 
FS
 
¥esˇÀr
</description>

1771 <
bôOff£t
>22</bitOffset>

1772 <
bôWidth
>1</bitWidth>

1773 <
ac˚ss
>
ªad
-
wrôe
</access>

1774 </
fõld
>

1775 <
fõld
>

1776 <
«me
>
MCO
</name>

1777 <
des¸ùti⁄
>
Mi¸oc⁄åﬁÀr
 
˛ock


1778 
ouçut
</
des¸ùti⁄
>

1779 <
bôOff£t
>24</bitOffset>

1780 <
bôWidth
>3</bitWidth>

1781 <
ac˚ss
>
ªad
-
wrôe
</access>

1782 </
fõld
>

1783 </
fõlds
>

1786 <
«me
>
CIR
</name>

1787 <
di•œyName
>
CIR
</displayName>

1788 <
des¸ùti⁄
>
Clock
 
öãºu±
 

1789 (
RCC_CIR
)</
des¸ùti⁄
>

1790 <
addªssOff£t
>0x8</addressOffset>

1791 <
size
>0x20</size>

1792 <
ª£tVÆue
>0x00000000</resetValue>

1793 <
fõlds
>

1794 <
fõld
>

1795 <
«me
>
LSIRDYF
</name>

1796 <
des¸ùti⁄
>
LSI
 
Ródy
 
I¡îru±
 
Êag
</description>

1797 <
bôOff£t
>0</bitOffset>

1798 <
bôWidth
>1</bitWidth>

1799 <
ac˚ss
>
ªad
-
⁄ly
</access>

1800 </
fõld
>

1801 <
fõld
>

1802 <
«me
>
LSERDYF
</name>

1803 <
des¸ùti⁄
>
LSE
 
Ródy
 
I¡îru±
 
Êag
</description>

1804 <
bôOff£t
>1</bitOffset>

1805 <
bôWidth
>1</bitWidth>

1806 <
ac˚ss
>
ªad
-
⁄ly
</access>

1807 </
fõld
>

1808 <
fõld
>

1809 <
«me
>
HSIRDYF
</name>

1810 <
des¸ùti⁄
>
HSI
 
Ródy
 
I¡îru±
 
Êag
</description>

1811 <
bôOff£t
>2</bitOffset>

1812 <
bôWidth
>1</bitWidth>

1813 <
ac˚ss
>
ªad
-
⁄ly
</access>

1814 </
fõld
>

1815 <
fõld
>

1816 <
«me
>
HSERDYF
</name>

1817 <
des¸ùti⁄
>
HSE
 
Ródy
 
I¡îru±
 
Êag
</description>

1818 <
bôOff£t
>3</bitOffset>

1819 <
bôWidth
>1</bitWidth>

1820 <
ac˚ss
>
ªad
-
⁄ly
</access>

1821 </
fõld
>

1822 <
fõld
>

1823 <
«me
>
PLLRDYF
</name>

1824 <
des¸ùti⁄
>
PLL
 
Ródy
 
I¡îru±
 
Êag
</description>

1825 <
bôOff£t
>4</bitOffset>

1826 <
bôWidth
>1</bitWidth>

1827 <
ac˚ss
>
ªad
-
⁄ly
</access>

1828 </
fõld
>

1829 <
fõld
>

1830 <
«me
>
CSSF
</name>

1831 <
des¸ùti⁄
>
Clock
 
Securôy
 
Sy°em
 
I¡îru±


1832 
Êag
</
des¸ùti⁄
>

1833 <
bôOff£t
>7</bitOffset>

1834 <
bôWidth
>1</bitWidth>

1835 <
ac˚ss
>
ªad
-
⁄ly
</access>

1836 </
fõld
>

1837 <
fõld
>

1838 <
«me
>
LSIRDYIE
</name>

1839 <
des¸ùti⁄
>
LSI
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

1840 <
bôOff£t
>8</bitOffset>

1841 <
bôWidth
>1</bitWidth>

1842 <
ac˚ss
>
ªad
-
wrôe
</access>

1843 </
fõld
>

1844 <
fõld
>

1845 <
«me
>
LSERDYIE
</name>

1846 <
des¸ùti⁄
>
LSE
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

1847 <
bôOff£t
>9</bitOffset>

1848 <
bôWidth
>1</bitWidth>

1849 <
ac˚ss
>
ªad
-
wrôe
</access>

1850 </
fõld
>

1851 <
fõld
>

1852 <
«me
>
HSIRDYIE
</name>

1853 <
des¸ùti⁄
>
HSI
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

1854 <
bôOff£t
>10</bitOffset>

1855 <
bôWidth
>1</bitWidth>

1856 <
ac˚ss
>
ªad
-
wrôe
</access>

1857 </
fõld
>

1858 <
fõld
>

1859 <
«me
>
HSERDYIE
</name>

1860 <
des¸ùti⁄
>
HSE
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

1861 <
bôOff£t
>11</bitOffset>

1862 <
bôWidth
>1</bitWidth>

1863 <
ac˚ss
>
ªad
-
wrôe
</access>

1864 </
fõld
>

1865 <
fõld
>

1866 <
«me
>
PLLRDYIE
</name>

1867 <
des¸ùti⁄
>
PLL
 
Ródy
 
I¡îru±
 
E«bÀ
</description>

1868 <
bôOff£t
>12</bitOffset>

1869 <
bôWidth
>1</bitWidth>

1870 <
ac˚ss
>
ªad
-
wrôe
</access>

1871 </
fõld
>

1872 <
fõld
>

1873 <
«me
>
LSIRDYC
</name>

1874 <
des¸ùti⁄
>
LSI
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

1875 <
bôOff£t
>16</bitOffset>

1876 <
bôWidth
>1</bitWidth>

1877 <
ac˚ss
>
wrôe
-
⁄ly
</access>

1878 </
fõld
>

1879 <
fõld
>

1880 <
«me
>
LSERDYC
</name>

1881 <
des¸ùti⁄
>
LSE
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

1882 <
bôOff£t
>17</bitOffset>

1883 <
bôWidth
>1</bitWidth>

1884 <
ac˚ss
>
wrôe
-
⁄ly
</access>

1885 </
fõld
>

1886 <
fõld
>

1887 <
«me
>
HSIRDYC
</name>

1888 <
des¸ùti⁄
>
HSI
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

1889 <
bôOff£t
>18</bitOffset>

1890 <
bôWidth
>1</bitWidth>

1891 <
ac˚ss
>
wrôe
-
⁄ly
</access>

1892 </
fõld
>

1893 <
fõld
>

1894 <
«me
>
HSERDYC
</name>

1895 <
des¸ùti⁄
>
HSE
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

1896 <
bôOff£t
>19</bitOffset>

1897 <
bôWidth
>1</bitWidth>

1898 <
ac˚ss
>
wrôe
-
⁄ly
</access>

1899 </
fõld
>

1900 <
fõld
>

1901 <
«me
>
PLLRDYC
</name>

1902 <
des¸ùti⁄
>
PLL
 
Ródy
 
I¡îru±
 
CÀ¨
</description>

1903 <
bôOff£t
>20</bitOffset>

1904 <
bôWidth
>1</bitWidth>

1905 <
ac˚ss
>
wrôe
-
⁄ly
</access>

1906 </
fõld
>

1907 <
fõld
>

1908 <
«me
>
CSSC
</name>

1909 <
des¸ùti⁄
>
Clock
 
£curôy
 
sy°em
 
öãºu±


1910 
˛ór
</
des¸ùti⁄
>

1911 <
bôOff£t
>23</bitOffset>

1912 <
bôWidth
>1</bitWidth>

1913 <
ac˚ss
>
wrôe
-
⁄ly
</access>

1914 </
fõld
>

1915 </
fõlds
>

1918 <
«me
>
APB2RSTR
</name>

1919 <
di•œyName
>
APB2RSTR
</displayName>

1920 <
des¸ùti⁄
>
APB2
 
≥rùhîÆ
 
ª£t
 

1921 (
RCC_APB2RSTR
)</
des¸ùti⁄
>

1922 <
addªssOff£t
>0xC</addressOffset>

1923 <
size
>0x20</size>

1924 <
ac˚ss
>
ªad
-
wrôe
</access>

1925 <
ª£tVÆue
>0x000000000</resetValue>

1926 <
fõlds
>

1927 <
fõld
>

1928 <
«me
>
AFIORST
</name>

1929 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
I
/
O


1930 
ª£t
</
des¸ùti⁄
>

1931 <
bôOff£t
>0</bitOffset>

1932 <
bôWidth
>1</bitWidth>

1933 </
fõld
>

1934 <
fõld
>

1935 <
«me
>
IOPARST
</name>

1936 <
des¸ùti⁄
>
IO
 
p‹t
 
A
 
ª£t
</description>

1937 <
bôOff£t
>2</bitOffset>

1938 <
bôWidth
>1</bitWidth>

1939 </
fõld
>

1940 <
fõld
>

1941 <
«me
>
IOPBRST
</name>

1942 <
des¸ùti⁄
>
IO
 
p‹t
 
B
 
ª£t
</description>

1943 <
bôOff£t
>3</bitOffset>

1944 <
bôWidth
>1</bitWidth>

1945 </
fõld
>

1946 <
fõld
>

1947 <
«me
>
IOPCRST
</name>

1948 <
des¸ùti⁄
>
IO
 
p‹t
 
C
 
ª£t
</description>

1949 <
bôOff£t
>4</bitOffset>

1950 <
bôWidth
>1</bitWidth>

1951 </
fõld
>

1952 <
fõld
>

1953 <
«me
>
IOPDRST
</name>

1954 <
des¸ùti⁄
>
IO
 
p‹t
 
D
 
ª£t
</description>

1955 <
bôOff£t
>5</bitOffset>

1956 <
bôWidth
>1</bitWidth>

1957 </
fõld
>

1958 <
fõld
>

1959 <
«me
>
IOPERST
</name>

1960 <
des¸ùti⁄
>
IO
 
p‹t
 
E
 
ª£t
</description>

1961 <
bôOff£t
>6</bitOffset>

1962 <
bôWidth
>1</bitWidth>

1963 </
fõld
>

1964 <
fõld
>

1965 <
«me
>
IOPFRST
</name>

1966 <
des¸ùti⁄
>
IO
 
p‹t
 
F
 
ª£t
</description>

1967 <
bôOff£t
>7</bitOffset>

1968 <
bôWidth
>1</bitWidth>

1969 </
fõld
>

1970 <
fõld
>

1971 <
«me
>
IOPGRST
</name>

1972 <
des¸ùti⁄
>
IO
 
p‹t
 
G
 
ª£t
</description>

1973 <
bôOff£t
>8</bitOffset>

1974 <
bôWidth
>1</bitWidth>

1975 </
fõld
>

1976 <
fõld
>

1977 <
«me
>
ADC1RST
</name>

1978 <
des¸ùti⁄
>
ADC
 1 
öãrÁ˚
 
ª£t
</description>

1979 <
bôOff£t
>9</bitOffset>

1980 <
bôWidth
>1</bitWidth>

1981 </
fõld
>

1982 <
fõld
>

1983 <
«me
>
ADC2RST
</name>

1984 <
des¸ùti⁄
>
ADC
 2 
öãrÁ˚
 
ª£t
</description>

1985 <
bôOff£t
>10</bitOffset>

1986 <
bôWidth
>1</bitWidth>

1987 </
fõld
>

1988 <
fõld
>

1989 <
«me
>
TIM1RST
</name>

1990 <
des¸ùti⁄
>
TIM1
 
timî
 
ª£t
</description>

1991 <
bôOff£t
>11</bitOffset>

1992 <
bôWidth
>1</bitWidth>

1993 </
fõld
>

1994 <
fõld
>

1995 <
«me
>
SPI1RST
</name>

1996 <
des¸ùti⁄
>
SPI
 1 
ª£t
</description>

1997 <
bôOff£t
>12</bitOffset>

1998 <
bôWidth
>1</bitWidth>

1999 </
fõld
>

2000 <
fõld
>

2001 <
«me
>
TIM8RST
</name>

2002 <
des¸ùti⁄
>
TIM8
 
timî
 
ª£t
</description>

2003 <
bôOff£t
>13</bitOffset>

2004 <
bôWidth
>1</bitWidth>

2005 </
fõld
>

2006 <
fõld
>

2007 <
«me
>
USART1RST
</name>

2008 <
des¸ùti⁄
>
USART1
 
ª£t
</description>

2009 <
bôOff£t
>14</bitOffset>

2010 <
bôWidth
>1</bitWidth>

2011 </
fõld
>

2012 <
fõld
>

2013 <
«me
>
ADC3RST
</name>

2014 <
des¸ùti⁄
>
ADC
 3 
öãrÁ˚
 
ª£t
</description>

2015 <
bôOff£t
>15</bitOffset>

2016 <
bôWidth
>1</bitWidth>

2017 </
fõld
>

2018 <
fõld
>

2019 <
«me
>
TIM9RST
</name>

2020 <
des¸ùti⁄
>
TIM9
 
timî
 
ª£t
</description>

2021 <
bôOff£t
>19</bitOffset>

2022 <
bôWidth
>1</bitWidth>

2023 </
fõld
>

2024 <
fõld
>

2025 <
«me
>
TIM10RST
</name>

2026 <
des¸ùti⁄
>
TIM10
 
timî
 
ª£t
</description>

2027 <
bôOff£t
>20</bitOffset>

2028 <
bôWidth
>1</bitWidth>

2029 </
fõld
>

2030 <
fõld
>

2031 <
«me
>
TIM11RST
</name>

2032 <
des¸ùti⁄
>
TIM11
 
timî
 
ª£t
</description>

2033 <
bôOff£t
>21</bitOffset>

2034 <
bôWidth
>1</bitWidth>

2035 </
fõld
>

2036 </
fõlds
>

2039 <
«me
>
APB1RSTR
</name>

2040 <
di•œyName
>
APB1RSTR
</displayName>

2041 <
des¸ùti⁄
>
APB1
 
≥rùhîÆ
 
ª£t
 

2042 (
RCC_APB1RSTR
)</
des¸ùti⁄
>

2043 <
addªssOff£t
>0x10</addressOffset>

2044 <
size
>0x20</size>

2045 <
ac˚ss
>
ªad
-
wrôe
</access>

2046 <
ª£tVÆue
>0x00000000</resetValue>

2047 <
fõlds
>

2048 <
fõld
>

2049 <
«me
>
TIM2RST
</name>

2050 <
des¸ùti⁄
>
Timî
 2 
ª£t
</description>

2051 <
bôOff£t
>0</bitOffset>

2052 <
bôWidth
>1</bitWidth>

2053 </
fõld
>

2054 <
fõld
>

2055 <
«me
>
TIM3RST
</name>

2056 <
des¸ùti⁄
>
Timî
 3 
ª£t
</description>

2057 <
bôOff£t
>1</bitOffset>

2058 <
bôWidth
>1</bitWidth>

2059 </
fõld
>

2060 <
fõld
>

2061 <
«me
>
TIM4RST
</name>

2062 <
des¸ùti⁄
>
Timî
 4 
ª£t
</description>

2063 <
bôOff£t
>2</bitOffset>

2064 <
bôWidth
>1</bitWidth>

2065 </
fõld
>

2066 <
fõld
>

2067 <
«me
>
TIM5RST
</name>

2068 <
des¸ùti⁄
>
Timî
 5 
ª£t
</description>

2069 <
bôOff£t
>3</bitOffset>

2070 <
bôWidth
>1</bitWidth>

2071 </
fõld
>

2072 <
fõld
>

2073 <
«me
>
TIM6RST
</name>

2074 <
des¸ùti⁄
>
Timî
 6 
ª£t
</description>

2075 <
bôOff£t
>4</bitOffset>

2076 <
bôWidth
>1</bitWidth>

2077 </
fõld
>

2078 <
fõld
>

2079 <
«me
>
TIM7RST
</name>

2080 <
des¸ùti⁄
>
Timî
 7 
ª£t
</description>

2081 <
bôOff£t
>5</bitOffset>

2082 <
bôWidth
>1</bitWidth>

2083 </
fõld
>

2084 <
fõld
>

2085 <
«me
>
TIM12RST
</name>

2086 <
des¸ùti⁄
>
Timî
 12 
ª£t
</description>

2087 <
bôOff£t
>6</bitOffset>

2088 <
bôWidth
>1</bitWidth>

2089 </
fõld
>

2090 <
fõld
>

2091 <
«me
>
TIM13RST
</name>

2092 <
des¸ùti⁄
>
Timî
 13 
ª£t
</description>

2093 <
bôOff£t
>7</bitOffset>

2094 <
bôWidth
>1</bitWidth>

2095 </
fõld
>

2096 <
fõld
>

2097 <
«me
>
TIM14RST
</name>

2098 <
des¸ùti⁄
>
Timî
 14 
ª£t
</description>

2099 <
bôOff£t
>8</bitOffset>

2100 <
bôWidth
>1</bitWidth>

2101 </
fõld
>

2102 <
fõld
>

2103 <
«me
>
WWDGRST
</name>

2104 <
des¸ùti⁄
>
Wödow
 
w©chdog
 
ª£t
</description>

2105 <
bôOff£t
>11</bitOffset>

2106 <
bôWidth
>1</bitWidth>

2107 </
fõld
>

2108 <
fõld
>

2109 <
«me
>
SPI2RST
</name>

2110 <
des¸ùti⁄
>
SPI2
 
ª£t
</description>

2111 <
bôOff£t
>14</bitOffset>

2112 <
bôWidth
>1</bitWidth>

2113 </
fõld
>

2114 <
fõld
>

2115 <
«me
>
SPI3RST
</name>

2116 <
des¸ùti⁄
>
SPI3
 
ª£t
</description>

2117 <
bôOff£t
>15</bitOffset>

2118 <
bôWidth
>1</bitWidth>

2119 </
fõld
>

2120 <
fõld
>

2121 <
«me
>
USART2RST
</name>

2122 <
des¸ùti⁄
>
USART
 2 
ª£t
</description>

2123 <
bôOff£t
>17</bitOffset>

2124 <
bôWidth
>1</bitWidth>

2125 </
fõld
>

2126 <
fõld
>

2127 <
«me
>
USART3RST
</name>

2128 <
des¸ùti⁄
>
USART
 3 
ª£t
</description>

2129 <
bôOff£t
>18</bitOffset>

2130 <
bôWidth
>1</bitWidth>

2131 </
fõld
>

2132 <
fõld
>

2133 <
«me
>
UART4RST
</name>

2134 <
des¸ùti⁄
>
UART
 4 
ª£t
</description>

2135 <
bôOff£t
>19</bitOffset>

2136 <
bôWidth
>1</bitWidth>

2137 </
fõld
>

2138 <
fõld
>

2139 <
«me
>
UART5RST
</name>

2140 <
des¸ùti⁄
>
UART
 5 
ª£t
</description>

2141 <
bôOff£t
>20</bitOffset>

2142 <
bôWidth
>1</bitWidth>

2143 </
fõld
>

2144 <
fõld
>

2145 <
«me
>
I2C1RST
</name>

2146 <
des¸ùti⁄
>
I2C1
 
ª£t
</description>

2147 <
bôOff£t
>21</bitOffset>

2148 <
bôWidth
>1</bitWidth>

2149 </
fõld
>

2150 <
fõld
>

2151 <
«me
>
I2C2RST
</name>

2152 <
des¸ùti⁄
>
I2C2
 
ª£t
</description>

2153 <
bôOff£t
>22</bitOffset>

2154 <
bôWidth
>1</bitWidth>

2155 </
fõld
>

2156 <
fõld
>

2157 <
«me
>
USBRST
</name>

2158 <
des¸ùti⁄
>
USB
 
ª£t
</description>

2159 <
bôOff£t
>23</bitOffset>

2160 <
bôWidth
>1</bitWidth>

2161 </
fõld
>

2162 <
fõld
>

2163 <
«me
>
CANRST
</name>

2164 <
des¸ùti⁄
>
CAN
 
ª£t
</description>

2165 <
bôOff£t
>25</bitOffset>

2166 <
bôWidth
>1</bitWidth>

2167 </
fõld
>

2168 <
fõld
>

2169 <
«me
>
BKPRST
</name>

2170 <
des¸ùti⁄
>
Backup
 
öãrÁ˚
 
ª£t
</description>

2171 <
bôOff£t
>27</bitOffset>

2172 <
bôWidth
>1</bitWidth>

2173 </
fõld
>

2174 <
fõld
>

2175 <
«me
>
PWRRST
</name>

2176 <
des¸ùti⁄
>
Powî
 
öãrÁ˚
 
ª£t
</description>

2177 <
bôOff£t
>28</bitOffset>

2178 <
bôWidth
>1</bitWidth>

2179 </
fõld
>

2180 <
fõld
>

2181 <
«me
>
DACRST
</name>

2182 <
des¸ùti⁄
>
DAC
 
öãrÁ˚
 
ª£t
</description>

2183 <
bôOff£t
>29</bitOffset>

2184 <
bôWidth
>1</bitWidth>

2185 </
fõld
>

2186 </
fõlds
>

2189 <
«me
>
AHBENR
</name>

2190 <
di•œyName
>
AHBENR
</displayName>

2191 <
des¸ùti⁄
>
AHB
 
PîùhîÆ
 
Clock
 
íabÀ
 

2192 (
RCC_AHBENR
)</
des¸ùti⁄
>

2193 <
addªssOff£t
>0x14</addressOffset>

2194 <
size
>0x20</size>

2195 <
ac˚ss
>
ªad
-
wrôe
</access>

2196 <
ª£tVÆue
>0x00000014</resetValue>

2197 <
fõlds
>

2198 <
fõld
>

2199 <
«me
>
DMA1EN
</name>

2200 <
des¸ùti⁄
>
DMA1
 
˛ock
 
íabÀ
</description>

2201 <
bôOff£t
>0</bitOffset>

2202 <
bôWidth
>1</bitWidth>

2203 </
fõld
>

2204 <
fõld
>

2205 <
«me
>
DMA2EN
</name>

2206 <
des¸ùti⁄
>
DMA2
 
˛ock
 
íabÀ
</description>

2207 <
bôOff£t
>1</bitOffset>

2208 <
bôWidth
>1</bitWidth>

2209 </
fõld
>

2210 <
fõld
>

2211 <
«me
>
SRAMEN
</name>

2212 <
des¸ùti⁄
>
SRAM
 
öãrÁ˚
 
˛ock


2213 
íabÀ
</
des¸ùti⁄
>

2214 <
bôOff£t
>2</bitOffset>

2215 <
bôWidth
>1</bitWidth>

2216 </
fõld
>

2217 <
fõld
>

2218 <
«me
>
FLITFEN
</name>

2219 <
des¸ùti⁄
>
FLITF
 
˛ock
 
íabÀ
</description>

2220 <
bôOff£t
>4</bitOffset>

2221 <
bôWidth
>1</bitWidth>

2222 </
fõld
>

2223 <
fõld
>

2224 <
«me
>
CRCEN
</name>

2225 <
des¸ùti⁄
>
CRC
 
˛ock
 
íabÀ
</description>

2226 <
bôOff£t
>6</bitOffset>

2227 <
bôWidth
>1</bitWidth>

2228 </
fõld
>

2229 <
fõld
>

2230 <
«me
>
FSMCEN
</name>

2231 <
des¸ùti⁄
>
FSMC
 
˛ock
 
íabÀ
</description>

2232 <
bôOff£t
>8</bitOffset>

2233 <
bôWidth
>1</bitWidth>

2234 </
fõld
>

2235 <
fõld
>

2236 <
«me
>
SDIOEN
</name>

2237 <
des¸ùti⁄
>
SDIO
 
˛ock
 
íabÀ
</description>

2238 <
bôOff£t
>10</bitOffset>

2239 <
bôWidth
>1</bitWidth>

2240 </
fõld
>

2241 </
fõlds
>

2244 <
«me
>
APB2ENR
</name>

2245 <
di•œyName
>
APB2ENR
</displayName>

2246 <
des¸ùti⁄
>
APB2
 
≥rùhîÆ
 
˛ock
 
íabÀ
 

2247 (
RCC_APB2ENR
)</
des¸ùti⁄
>

2248 <
addªssOff£t
>0x18</addressOffset>

2249 <
size
>0x20</size>

2250 <
ac˚ss
>
ªad
-
wrôe
</access>

2251 <
ª£tVÆue
>0x00000000</resetValue>

2252 <
fõlds
>

2253 <
fõld
>

2254 <
«me
>
AFIOEN
</name>

2255 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
I
/
O
 
˛ock


2256 
íabÀ
</
des¸ùti⁄
>

2257 <
bôOff£t
>0</bitOffset>

2258 <
bôWidth
>1</bitWidth>

2259 </
fõld
>

2260 <
fõld
>

2261 <
«me
>
IOPAEN
</name>

2262 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
A
 
˛ock
 
íabÀ
</description>

2263 <
bôOff£t
>2</bitOffset>

2264 <
bôWidth
>1</bitWidth>

2265 </
fõld
>

2266 <
fõld
>

2267 <
«me
>
IOPBEN
</name>

2268 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
B
 
˛ock
 
íabÀ
</description>

2269 <
bôOff£t
>3</bitOffset>

2270 <
bôWidth
>1</bitWidth>

2271 </
fõld
>

2272 <
fõld
>

2273 <
«me
>
IOPCEN
</name>

2274 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
C
 
˛ock
 
íabÀ
</description>

2275 <
bôOff£t
>4</bitOffset>

2276 <
bôWidth
>1</bitWidth>

2277 </
fõld
>

2278 <
fõld
>

2279 <
«me
>
IOPDEN
</name>

2280 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
D
 
˛ock
 
íabÀ
</description>

2281 <
bôOff£t
>5</bitOffset>

2282 <
bôWidth
>1</bitWidth>

2283 </
fõld
>

2284 <
fõld
>

2285 <
«me
>
IOPEEN
</name>

2286 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
E
 
˛ock
 
íabÀ
</description>

2287 <
bôOff£t
>6</bitOffset>

2288 <
bôWidth
>1</bitWidth>

2289 </
fõld
>

2290 <
fõld
>

2291 <
«me
>
IOPFEN
</name>

2292 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
F
 
˛ock
 
íabÀ
</description>

2293 <
bôOff£t
>7</bitOffset>

2294 <
bôWidth
>1</bitWidth>

2295 </
fõld
>

2296 <
fõld
>

2297 <
«me
>
IOPGEN
</name>

2298 <
des¸ùti⁄
>
I
/
O
 
p‹t
 
G
 
˛ock
 
íabÀ
</description>

2299 <
bôOff£t
>8</bitOffset>

2300 <
bôWidth
>1</bitWidth>

2301 </
fõld
>

2302 <
fõld
>

2303 <
«me
>
ADC1EN
</name>

2304 <
des¸ùti⁄
>
ADC
 1 
öãrÁ˚
 
˛ock


2305 
íabÀ
</
des¸ùti⁄
>

2306 <
bôOff£t
>9</bitOffset>

2307 <
bôWidth
>1</bitWidth>

2308 </
fõld
>

2309 <
fõld
>

2310 <
«me
>
ADC2EN
</name>

2311 <
des¸ùti⁄
>
ADC
 2 
öãrÁ˚
 
˛ock


2312 
íabÀ
</
des¸ùti⁄
>

2313 <
bôOff£t
>10</bitOffset>

2314 <
bôWidth
>1</bitWidth>

2315 </
fõld
>

2316 <
fõld
>

2317 <
«me
>
TIM1EN
</name>

2318 <
des¸ùti⁄
>
TIM1
 
Timî
 
˛ock
 
íabÀ
</description>

2319 <
bôOff£t
>11</bitOffset>

2320 <
bôWidth
>1</bitWidth>

2321 </
fõld
>

2322 <
fõld
>

2323 <
«me
>
SPI1EN
</name>

2324 <
des¸ùti⁄
>
SPI
 1 
˛ock
 
íabÀ
</description>

2325 <
bôOff£t
>12</bitOffset>

2326 <
bôWidth
>1</bitWidth>

2327 </
fõld
>

2328 <
fõld
>

2329 <
«me
>
TIM8EN
</name>

2330 <
des¸ùti⁄
>
TIM8
 
Timî
 
˛ock
 
íabÀ
</description>

2331 <
bôOff£t
>13</bitOffset>

2332 <
bôWidth
>1</bitWidth>

2333 </
fõld
>

2334 <
fõld
>

2335 <
«me
>
USART1EN
</name>

2336 <
des¸ùti⁄
>
USART1
 
˛ock
 
íabÀ
</description>

2337 <
bôOff£t
>14</bitOffset>

2338 <
bôWidth
>1</bitWidth>

2339 </
fõld
>

2340 <
fõld
>

2341 <
«me
>
ADC3EN
</name>

2342 <
des¸ùti⁄
>
ADC3
 
öãrÁ˚
 
˛ock


2343 
íabÀ
</
des¸ùti⁄
>

2344 <
bôOff£t
>15</bitOffset>

2345 <
bôWidth
>1</bitWidth>

2346 </
fõld
>

2347 <
fõld
>

2348 <
«me
>
TIM9EN
</name>

2349 <
des¸ùti⁄
>
TIM9
 
Timî
 
˛ock
 
íabÀ
</description>

2350 <
bôOff£t
>19</bitOffset>

2351 <
bôWidth
>1</bitWidth>

2352 </
fõld
>

2353 <
fõld
>

2354 <
«me
>
TIM10EN
</name>

2355 <
des¸ùti⁄
>
TIM10
 
Timî
 
˛ock
 
íabÀ
</description>

2356 <
bôOff£t
>20</bitOffset>

2357 <
bôWidth
>1</bitWidth>

2358 </
fõld
>

2359 <
fõld
>

2360 <
«me
>
TIM11EN
</name>

2361 <
des¸ùti⁄
>
TIM11
 
Timî
 
˛ock
 
íabÀ
</description>

2362 <
bôOff£t
>21</bitOffset>

2363 <
bôWidth
>1</bitWidth>

2364 </
fõld
>

2365 </
fõlds
>

2368 <
«me
>
APB1ENR
</name>

2369 <
di•œyName
>
APB1ENR
</displayName>

2370 <
des¸ùti⁄
>
APB1
 
≥rùhîÆ
 
˛ock
 
íabÀ
 

2371 (
RCC_APB1ENR
)</
des¸ùti⁄
>

2372 <
addªssOff£t
>0x1C</addressOffset>

2373 <
size
>0x20</size>

2374 <
ac˚ss
>
ªad
-
wrôe
</access>

2375 <
ª£tVÆue
>0x00000000</resetValue>

2376 <
fõlds
>

2377 <
fõld
>

2378 <
«me
>
TIM2EN
</name>

2379 <
des¸ùti⁄
>
Timî
 2 
˛ock
 
íabÀ
</description>

2380 <
bôOff£t
>0</bitOffset>

2381 <
bôWidth
>1</bitWidth>

2382 </
fõld
>

2383 <
fõld
>

2384 <
«me
>
TIM3EN
</name>

2385 <
des¸ùti⁄
>
Timî
 3 
˛ock
 
íabÀ
</description>

2386 <
bôOff£t
>1</bitOffset>

2387 <
bôWidth
>1</bitWidth>

2388 </
fõld
>

2389 <
fõld
>

2390 <
«me
>
TIM4EN
</name>

2391 <
des¸ùti⁄
>
Timî
 4 
˛ock
 
íabÀ
</description>

2392 <
bôOff£t
>2</bitOffset>

2393 <
bôWidth
>1</bitWidth>

2394 </
fõld
>

2395 <
fõld
>

2396 <
«me
>
TIM5EN
</name>

2397 <
des¸ùti⁄
>
Timî
 5 
˛ock
 
íabÀ
</description>

2398 <
bôOff£t
>3</bitOffset>

2399 <
bôWidth
>1</bitWidth>

2400 </
fõld
>

2401 <
fõld
>

2402 <
«me
>
TIM6EN
</name>

2403 <
des¸ùti⁄
>
Timî
 6 
˛ock
 
íabÀ
</description>

2404 <
bôOff£t
>4</bitOffset>

2405 <
bôWidth
>1</bitWidth>

2406 </
fõld
>

2407 <
fõld
>

2408 <
«me
>
TIM7EN
</name>

2409 <
des¸ùti⁄
>
Timî
 7 
˛ock
 
íabÀ
</description>

2410 <
bôOff£t
>5</bitOffset>

2411 <
bôWidth
>1</bitWidth>

2412 </
fõld
>

2413 <
fõld
>

2414 <
«me
>
TIM12EN
</name>

2415 <
des¸ùti⁄
>
Timî
 12 
˛ock
 
íabÀ
</description>

2416 <
bôOff£t
>6</bitOffset>

2417 <
bôWidth
>1</bitWidth>

2418 </
fõld
>

2419 <
fõld
>

2420 <
«me
>
TIM13EN
</name>

2421 <
des¸ùti⁄
>
Timî
 13 
˛ock
 
íabÀ
</description>

2422 <
bôOff£t
>7</bitOffset>

2423 <
bôWidth
>1</bitWidth>

2424 </
fõld
>

2425 <
fõld
>

2426 <
«me
>
TIM14EN
</name>

2427 <
des¸ùti⁄
>
Timî
 14 
˛ock
 
íabÀ
</description>

2428 <
bôOff£t
>8</bitOffset>

2429 <
bôWidth
>1</bitWidth>

2430 </
fõld
>

2431 <
fõld
>

2432 <
«me
>
WWDGEN
</name>

2433 <
des¸ùti⁄
>
Wödow
 
w©chdog
 
˛ock


2434 
íabÀ
</
des¸ùti⁄
>

2435 <
bôOff£t
>11</bitOffset>

2436 <
bôWidth
>1</bitWidth>

2437 </
fõld
>

2438 <
fõld
>

2439 <
«me
>
SPI2EN
</name>

2440 <
des¸ùti⁄
>
SPI
 2 
˛ock
 
íabÀ
</description>

2441 <
bôOff£t
>14</bitOffset>

2442 <
bôWidth
>1</bitWidth>

2443 </
fõld
>

2444 <
fõld
>

2445 <
«me
>
SPI3EN
</name>

2446 <
des¸ùti⁄
>
SPI
 3 
˛ock
 
íabÀ
</description>

2447 <
bôOff£t
>15</bitOffset>

2448 <
bôWidth
>1</bitWidth>

2449 </
fõld
>

2450 <
fõld
>

2451 <
«me
>
USART2EN
</name>

2452 <
des¸ùti⁄
>
USART
 2 
˛ock
 
íabÀ
</description>

2453 <
bôOff£t
>17</bitOffset>

2454 <
bôWidth
>1</bitWidth>

2455 </
fõld
>

2456 <
fõld
>

2457 <
«me
>
USART3EN
</name>

2458 <
des¸ùti⁄
>
USART
 3 
˛ock
 
íabÀ
</description>

2459 <
bôOff£t
>18</bitOffset>

2460 <
bôWidth
>1</bitWidth>

2461 </
fõld
>

2462 <
fõld
>

2463 <
«me
>
UART4EN
</name>

2464 <
des¸ùti⁄
>
UART
 4 
˛ock
 
íabÀ
</description>

2465 <
bôOff£t
>19</bitOffset>

2466 <
bôWidth
>1</bitWidth>

2467 </
fõld
>

2468 <
fõld
>

2469 <
«me
>
UART5EN
</name>

2470 <
des¸ùti⁄
>
UART
 5 
˛ock
 
íabÀ
</description>

2471 <
bôOff£t
>20</bitOffset>

2472 <
bôWidth
>1</bitWidth>

2473 </
fõld
>

2474 <
fõld
>

2475 <
«me
>
I2C1EN
</name>

2476 <
des¸ùti⁄
>
I2C
 1 
˛ock
 
íabÀ
</description>

2477 <
bôOff£t
>21</bitOffset>

2478 <
bôWidth
>1</bitWidth>

2479 </
fõld
>

2480 <
fõld
>

2481 <
«me
>
I2C2EN
</name>

2482 <
des¸ùti⁄
>
I2C
 2 
˛ock
 
íabÀ
</description>

2483 <
bôOff£t
>22</bitOffset>

2484 <
bôWidth
>1</bitWidth>

2485 </
fõld
>

2486 <
fõld
>

2487 <
«me
>
USBEN
</name>

2488 <
des¸ùti⁄
>
USB
 
˛ock
 
íabÀ
</description>

2489 <
bôOff£t
>23</bitOffset>

2490 <
bôWidth
>1</bitWidth>

2491 </
fõld
>

2492 <
fõld
>

2493 <
«me
>
CANEN
</name>

2494 <
des¸ùti⁄
>
CAN
 
˛ock
 
íabÀ
</description>

2495 <
bôOff£t
>25</bitOffset>

2496 <
bôWidth
>1</bitWidth>

2497 </
fõld
>

2498 <
fõld
>

2499 <
«me
>
BKPEN
</name>

2500 <
des¸ùti⁄
>
Backup
 
öãrÁ˚
 
˛ock


2501 
íabÀ
</
des¸ùti⁄
>

2502 <
bôOff£t
>27</bitOffset>

2503 <
bôWidth
>1</bitWidth>

2504 </
fõld
>

2505 <
fõld
>

2506 <
«me
>
PWREN
</name>

2507 <
des¸ùti⁄
>
Powî
 
öãrÁ˚
 
˛ock


2508 
íabÀ
</
des¸ùti⁄
>

2509 <
bôOff£t
>28</bitOffset>

2510 <
bôWidth
>1</bitWidth>

2511 </
fõld
>

2512 <
fõld
>

2513 <
«me
>
DACEN
</name>

2514 <
des¸ùti⁄
>
DAC
 
öãrÁ˚
 
˛ock
 
íabÀ
</description>

2515 <
bôOff£t
>29</bitOffset>

2516 <
bôWidth
>1</bitWidth>

2517 </
fõld
>

2518 </
fõlds
>

2521 <
«me
>
BDCR
</name>

2522 <
di•œyName
>
BDCR
</displayName>

2523 <
des¸ùti⁄
>
Backup
 
domaö
 
c⁄åﬁ
 

2524 (
RCC_BDCR
)</
des¸ùti⁄
>

2525 <
addªssOff£t
>0x20</addressOffset>

2526 <
size
>0x20</size>

2527 <
ª£tVÆue
>0x00000000</resetValue>

2528 <
fõlds
>

2529 <
fõld
>

2530 <
«me
>
LSEON
</name>

2531 <
des¸ùti⁄
>
Exã∫Æ
 
Low
 
S≥ed
 
oscûœt‹


2532 
íabÀ
</
des¸ùti⁄
>

2533 <
bôOff£t
>0</bitOffset>

2534 <
bôWidth
>1</bitWidth>

2535 <
ac˚ss
>
ªad
-
wrôe
</access>

2536 </
fõld
>

2537 <
fõld
>

2538 <
«me
>
LSERDY
</name>

2539 <
des¸ùti⁄
>
Exã∫Æ
 
Low
 
S≥ed
 
oscûœt‹


2540 
ªady
</
des¸ùti⁄
>

2541 <
bôOff£t
>1</bitOffset>

2542 <
bôWidth
>1</bitWidth>

2543 <
ac˚ss
>
ªad
-
⁄ly
</access>

2544 </
fõld
>

2545 <
fõld
>

2546 <
«me
>
LSEBYP
</name>

2547 <
des¸ùti⁄
>
Exã∫Æ
 
Low
 
S≥ed
 
oscûœt‹


2548 
by∑ss
</
des¸ùti⁄
>

2549 <
bôOff£t
>2</bitOffset>

2550 <
bôWidth
>1</bitWidth>

2551 <
ac˚ss
>
ªad
-
wrôe
</access>

2552 </
fõld
>

2553 <
fõld
>

2554 <
«me
>
RTCSEL
</name>

2555 <
des¸ùti⁄
>
RTC
 
˛ock
 
sour˚
 
£À˘i⁄
</description>

2556 <
bôOff£t
>8</bitOffset>

2557 <
bôWidth
>2</bitWidth>

2558 <
ac˚ss
>
ªad
-
wrôe
</access>

2559 </
fõld
>

2560 <
fõld
>

2561 <
«me
>
RTCEN
</name>

2562 <
des¸ùti⁄
>
RTC
 
˛ock
 
íabÀ
</description>

2563 <
bôOff£t
>15</bitOffset>

2564 <
bôWidth
>1</bitWidth>

2565 <
ac˚ss
>
ªad
-
wrôe
</access>

2566 </
fõld
>

2567 <
fõld
>

2568 <
«me
>
BDRST
</name>

2569 <
des¸ùti⁄
>
Backup
 
domaö
 
so·w¨e


2570 
ª£t
</
des¸ùti⁄
>

2571 <
bôOff£t
>16</bitOffset>

2572 <
bôWidth
>1</bitWidth>

2573 <
ac˚ss
>
ªad
-
wrôe
</access>

2574 </
fõld
>

2575 </
fõlds
>

2578 <
«me
>
CSR
</name>

2579 <
di•œyName
>
CSR
</displayName>

2580 <
des¸ùti⁄
>
C⁄åﬁ
/
°©us
 

2581 (
RCC_CSR
)</
des¸ùti⁄
>

2582 <
addªssOff£t
>0x24</addressOffset>

2583 <
size
>0x20</size>

2584 <
ª£tVÆue
>0x0C000000</resetValue>

2585 <
fõlds
>

2586 <
fõld
>

2587 <
«me
>
LSION
</name>

2588 <
des¸ùti⁄
>
I¡î«l
 
low
 
•ìd
 
oscûœt‹


2589 
íabÀ
</
des¸ùti⁄
>

2590 <
bôOff£t
>0</bitOffset>

2591 <
bôWidth
>1</bitWidth>

2592 <
ac˚ss
>
ªad
-
wrôe
</access>

2593 </
fõld
>

2594 <
fõld
>

2595 <
«me
>
LSIRDY
</name>

2596 <
des¸ùti⁄
>
I¡î«l
 
low
 
•ìd
 
oscûœt‹


2597 
ªady
</
des¸ùti⁄
>

2598 <
bôOff£t
>1</bitOffset>

2599 <
bôWidth
>1</bitWidth>

2600 <
ac˚ss
>
ªad
-
⁄ly
</access>

2601 </
fõld
>

2602 <
fõld
>

2603 <
«me
>
RMVF
</name>

2604 <
des¸ùti⁄
>
Remove
 
ª£t
 
Êag
</description>

2605 <
bôOff£t
>24</bitOffset>

2606 <
bôWidth
>1</bitWidth>

2607 <
ac˚ss
>
ªad
-
wrôe
</access>

2608 </
fõld
>

2609 <
fõld
>

2610 <
«me
>
PINRSTF
</name>

2611 <
des¸ùti⁄
>
PIN
 
ª£t
 
Êag
</description>

2612 <
bôOff£t
>26</bitOffset>

2613 <
bôWidth
>1</bitWidth>

2614 <
ac˚ss
>
ªad
-
wrôe
</access>

2615 </
fõld
>

2616 <
fõld
>

2617 <
«me
>
PORRSTF
</name>

2618 <
des¸ùti⁄
>
POR
/
PDR
 
ª£t
 
Êag
</description>

2619 <
bôOff£t
>27</bitOffset>

2620 <
bôWidth
>1</bitWidth>

2621 <
ac˚ss
>
ªad
-
wrôe
</access>

2622 </
fõld
>

2623 <
fõld
>

2624 <
«me
>
SFTRSTF
</name>

2625 <
des¸ùti⁄
>
So·w¨e
 
ª£t
 
Êag
</description>

2626 <
bôOff£t
>28</bitOffset>

2627 <
bôWidth
>1</bitWidth>

2628 <
ac˚ss
>
ªad
-
wrôe
</access>

2629 </
fõld
>

2630 <
fõld
>

2631 <
«me
>
IWDGRSTF
</name>

2632 <
des¸ùti⁄
>
Indïídít
 
w©chdog
 
ª£t


2633 
Êag
</
des¸ùti⁄
>

2634 <
bôOff£t
>29</bitOffset>

2635 <
bôWidth
>1</bitWidth>

2636 <
ac˚ss
>
ªad
-
wrôe
</access>

2637 </
fõld
>

2638 <
fõld
>

2639 <
«me
>
WWDGRSTF
</name>

2640 <
des¸ùti⁄
>
Wödow
 
w©chdog
 
ª£t
 
Êag
</description>

2641 <
bôOff£t
>30</bitOffset>

2642 <
bôWidth
>1</bitWidth>

2643 <
ac˚ss
>
ªad
-
wrôe
</access>

2644 </
fõld
>

2645 <
fõld
>

2646 <
«me
>
LPWRRSTF
</name>

2647 <
des¸ùti⁄
>
Low
-
powî
 
ª£t
 
Êag
</description>

2648 <
bôOff£t
>31</bitOffset>

2649 <
bôWidth
>1</bitWidth>

2650 <
ac˚ss
>
ªad
-
wrôe
</access>

2651 </
fõld
>

2652 </
fõlds
>

2654 </
ªgi°îs
>

2655 </
≥rùhîÆ
>

2656 <
≥rùhîÆ
>

2657 <
«me
>
GPIOA
</name>

2658 <
des¸ùti⁄
>
GíîÆ
 
puΩo£
 
I
/
O
</description>

2659 <
groupName
>
GPIO
</groupName>

2660 <
ba£Addªss
>0x40010800</baseAddress>

2661 <
addªssBlock
>

2662 <
off£t
>0x0</offset>

2663 <
size
>0x400</size>

2664 <
ußge
>
ªgi°îs
</usage>

2665 </
addªssBlock
>

2666 <
ªgi°îs
>

2668 <
«me
>
CRL
</name>

2669 <
di•œyName
>
CRL
</displayName>

2670 <
des¸ùti⁄
>
P‹t
 
c⁄figuøti⁄
 
low


2671 (
GPIOn_CRL
)</
des¸ùti⁄
>

2672 <
addªssOff£t
>0x0</addressOffset>

2673 <
size
>0x20</size>

2674 <
ac˚ss
>
ªad
-
wrôe
</access>

2675 <
ª£tVÆue
>0x44444444</resetValue>

2676 <
fõlds
>

2677 <
fõld
>

2678 <
«me
>
MODE0
</name>

2679 <
des¸ùti⁄
>
P‹t
 
n
.0 
mode
 
bôs
</description>

2680 <
bôOff£t
>0</bitOffset>

2681 <
bôWidth
>2</bitWidth>

2682 </
fõld
>

2683 <
fõld
>

2684 <
«me
>
CNF0
</name>

2685 <
des¸ùti⁄
>
P‹t
 
n
.0 
c⁄figuøti⁄


2686 
bôs
</
des¸ùti⁄
>

2687 <
bôOff£t
>2</bitOffset>

2688 <
bôWidth
>2</bitWidth>

2689 </
fõld
>

2690 <
fõld
>

2691 <
«me
>
MODE1
</name>

2692 <
des¸ùti⁄
>
P‹t
 
n
.1 
mode
 
bôs
</description>

2693 <
bôOff£t
>4</bitOffset>

2694 <
bôWidth
>2</bitWidth>

2695 </
fõld
>

2696 <
fõld
>

2697 <
«me
>
CNF1
</name>

2698 <
des¸ùti⁄
>
P‹t
 
n
.1 
c⁄figuøti⁄


2699 
bôs
</
des¸ùti⁄
>

2700 <
bôOff£t
>6</bitOffset>

2701 <
bôWidth
>2</bitWidth>

2702 </
fõld
>

2703 <
fõld
>

2704 <
«me
>
MODE2
</name>

2705 <
des¸ùti⁄
>
P‹t
 
n
.2 
mode
 
bôs
</description>

2706 <
bôOff£t
>8</bitOffset>

2707 <
bôWidth
>2</bitWidth>

2708 </
fõld
>

2709 <
fõld
>

2710 <
«me
>
CNF2
</name>

2711 <
des¸ùti⁄
>
P‹t
 
n
.2 
c⁄figuøti⁄


2712 
bôs
</
des¸ùti⁄
>

2713 <
bôOff£t
>10</bitOffset>

2714 <
bôWidth
>2</bitWidth>

2715 </
fõld
>

2716 <
fõld
>

2717 <
«me
>
MODE3
</name>

2718 <
des¸ùti⁄
>
P‹t
 
n
.3 
mode
 
bôs
</description>

2719 <
bôOff£t
>12</bitOffset>

2720 <
bôWidth
>2</bitWidth>

2721 </
fõld
>

2722 <
fõld
>

2723 <
«me
>
CNF3
</name>

2724 <
des¸ùti⁄
>
P‹t
 
n
.3 
c⁄figuøti⁄


2725 
bôs
</
des¸ùti⁄
>

2726 <
bôOff£t
>14</bitOffset>

2727 <
bôWidth
>2</bitWidth>

2728 </
fõld
>

2729 <
fõld
>

2730 <
«me
>
MODE4
</name>

2731 <
des¸ùti⁄
>
P‹t
 
n
.4 
mode
 
bôs
</description>

2732 <
bôOff£t
>16</bitOffset>

2733 <
bôWidth
>2</bitWidth>

2734 </
fõld
>

2735 <
fõld
>

2736 <
«me
>
CNF4
</name>

2737 <
des¸ùti⁄
>
P‹t
 
n
.4 
c⁄figuøti⁄


2738 
bôs
</
des¸ùti⁄
>

2739 <
bôOff£t
>18</bitOffset>

2740 <
bôWidth
>2</bitWidth>

2741 </
fõld
>

2742 <
fõld
>

2743 <
«me
>
MODE5
</name>

2744 <
des¸ùti⁄
>
P‹t
 
n
.5 
mode
 
bôs
</description>

2745 <
bôOff£t
>20</bitOffset>

2746 <
bôWidth
>2</bitWidth>

2747 </
fõld
>

2748 <
fõld
>

2749 <
«me
>
CNF5
</name>

2750 <
des¸ùti⁄
>
P‹t
 
n
.5 
c⁄figuøti⁄


2751 
bôs
</
des¸ùti⁄
>

2752 <
bôOff£t
>22</bitOffset>

2753 <
bôWidth
>2</bitWidth>

2754 </
fõld
>

2755 <
fõld
>

2756 <
«me
>
MODE6
</name>

2757 <
des¸ùti⁄
>
P‹t
 
n
.6 
mode
 
bôs
</description>

2758 <
bôOff£t
>24</bitOffset>

2759 <
bôWidth
>2</bitWidth>

2760 </
fõld
>

2761 <
fõld
>

2762 <
«me
>
CNF6
</name>

2763 <
des¸ùti⁄
>
P‹t
 
n
.6 
c⁄figuøti⁄


2764 
bôs
</
des¸ùti⁄
>

2765 <
bôOff£t
>26</bitOffset>

2766 <
bôWidth
>2</bitWidth>

2767 </
fõld
>

2768 <
fõld
>

2769 <
«me
>
MODE7
</name>

2770 <
des¸ùti⁄
>
P‹t
 
n
.7 
mode
 
bôs
</description>

2771 <
bôOff£t
>28</bitOffset>

2772 <
bôWidth
>2</bitWidth>

2773 </
fõld
>

2774 <
fõld
>

2775 <
«me
>
CNF7
</name>

2776 <
des¸ùti⁄
>
P‹t
 
n
.7 
c⁄figuøti⁄


2777 
bôs
</
des¸ùti⁄
>

2778 <
bôOff£t
>30</bitOffset>

2779 <
bôWidth
>2</bitWidth>

2780 </
fõld
>

2781 </
fõlds
>

2784 <
«me
>
CRH
</name>

2785 <
di•œyName
>
CRH
</displayName>

2786 <
des¸ùti⁄
>
P‹t
 
c⁄figuøti⁄
 
high


2787 (
GPIOn_CRL
)</
des¸ùti⁄
>

2788 <
addªssOff£t
>0x4</addressOffset>

2789 <
size
>0x20</size>

2790 <
ac˚ss
>
ªad
-
wrôe
</access>

2791 <
ª£tVÆue
>0x44444444</resetValue>

2792 <
fõlds
>

2793 <
fõld
>

2794 <
«me
>
MODE8
</name>

2795 <
des¸ùti⁄
>
P‹t
 
n
.8 
mode
 
bôs
</description>

2796 <
bôOff£t
>0</bitOffset>

2797 <
bôWidth
>2</bitWidth>

2798 </
fõld
>

2799 <
fõld
>

2800 <
«me
>
CNF8
</name>

2801 <
des¸ùti⁄
>
P‹t
 
n
.8 
c⁄figuøti⁄


2802 
bôs
</
des¸ùti⁄
>

2803 <
bôOff£t
>2</bitOffset>

2804 <
bôWidth
>2</bitWidth>

2805 </
fõld
>

2806 <
fõld
>

2807 <
«me
>
MODE9
</name>

2808 <
des¸ùti⁄
>
P‹t
 
n
.9 
mode
 
bôs
</description>

2809 <
bôOff£t
>4</bitOffset>

2810 <
bôWidth
>2</bitWidth>

2811 </
fõld
>

2812 <
fõld
>

2813 <
«me
>
CNF9
</name>

2814 <
des¸ùti⁄
>
P‹t
 
n
.9 
c⁄figuøti⁄


2815 
bôs
</
des¸ùti⁄
>

2816 <
bôOff£t
>6</bitOffset>

2817 <
bôWidth
>2</bitWidth>

2818 </
fõld
>

2819 <
fõld
>

2820 <
«me
>
MODE10
</name>

2821 <
des¸ùti⁄
>
P‹t
 
n
.10 
mode
 
bôs
</description>

2822 <
bôOff£t
>8</bitOffset>

2823 <
bôWidth
>2</bitWidth>

2824 </
fõld
>

2825 <
fõld
>

2826 <
«me
>
CNF10
</name>

2827 <
des¸ùti⁄
>
P‹t
 
n
.10 
c⁄figuøti⁄


2828 
bôs
</
des¸ùti⁄
>

2829 <
bôOff£t
>10</bitOffset>

2830 <
bôWidth
>2</bitWidth>

2831 </
fõld
>

2832 <
fõld
>

2833 <
«me
>
MODE11
</name>

2834 <
des¸ùti⁄
>
P‹t
 
n
.11 
mode
 
bôs
</description>

2835 <
bôOff£t
>12</bitOffset>

2836 <
bôWidth
>2</bitWidth>

2837 </
fõld
>

2838 <
fõld
>

2839 <
«me
>
CNF11
</name>

2840 <
des¸ùti⁄
>
P‹t
 
n
.11 
c⁄figuøti⁄


2841 
bôs
</
des¸ùti⁄
>

2842 <
bôOff£t
>14</bitOffset>

2843 <
bôWidth
>2</bitWidth>

2844 </
fõld
>

2845 <
fõld
>

2846 <
«me
>
MODE12
</name>

2847 <
des¸ùti⁄
>
P‹t
 
n
.12 
mode
 
bôs
</description>

2848 <
bôOff£t
>16</bitOffset>

2849 <
bôWidth
>2</bitWidth>

2850 </
fõld
>

2851 <
fõld
>

2852 <
«me
>
CNF12
</name>

2853 <
des¸ùti⁄
>
P‹t
 
n
.12 
c⁄figuøti⁄


2854 
bôs
</
des¸ùti⁄
>

2855 <
bôOff£t
>18</bitOffset>

2856 <
bôWidth
>2</bitWidth>

2857 </
fõld
>

2858 <
fõld
>

2859 <
«me
>
MODE13
</name>

2860 <
des¸ùti⁄
>
P‹t
 
n
.13 
mode
 
bôs
</description>

2861 <
bôOff£t
>20</bitOffset>

2862 <
bôWidth
>2</bitWidth>

2863 </
fõld
>

2864 <
fõld
>

2865 <
«me
>
CNF13
</name>

2866 <
des¸ùti⁄
>
P‹t
 
n
.13 
c⁄figuøti⁄


2867 
bôs
</
des¸ùti⁄
>

2868 <
bôOff£t
>22</bitOffset>

2869 <
bôWidth
>2</bitWidth>

2870 </
fõld
>

2871 <
fõld
>

2872 <
«me
>
MODE14
</name>

2873 <
des¸ùti⁄
>
P‹t
 
n
.14 
mode
 
bôs
</description>

2874 <
bôOff£t
>24</bitOffset>

2875 <
bôWidth
>2</bitWidth>

2876 </
fõld
>

2877 <
fõld
>

2878 <
«me
>
CNF14
</name>

2879 <
des¸ùti⁄
>
P‹t
 
n
.14 
c⁄figuøti⁄


2880 
bôs
</
des¸ùti⁄
>

2881 <
bôOff£t
>26</bitOffset>

2882 <
bôWidth
>2</bitWidth>

2883 </
fõld
>

2884 <
fõld
>

2885 <
«me
>
MODE15
</name>

2886 <
des¸ùti⁄
>
P‹t
 
n
.15 
mode
 
bôs
</description>

2887 <
bôOff£t
>28</bitOffset>

2888 <
bôWidth
>2</bitWidth>

2889 </
fõld
>

2890 <
fõld
>

2891 <
«me
>
CNF15
</name>

2892 <
des¸ùti⁄
>
P‹t
 
n
.15 
c⁄figuøti⁄


2893 
bôs
</
des¸ùti⁄
>

2894 <
bôOff£t
>30</bitOffset>

2895 <
bôWidth
>2</bitWidth>

2896 </
fõld
>

2897 </
fõlds
>

2900 <
«me
>
IDR
</name>

2901 <
di•œyName
>
IDR
</displayName>

2902 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
 

2903 (
GPIOn_IDR
)</
des¸ùti⁄
>

2904 <
addªssOff£t
>0x8</addressOffset>

2905 <
size
>0x20</size>

2906 <
ac˚ss
>
ªad
-
⁄ly
</access>

2907 <
ª£tVÆue
>0x00000000</resetValue>

2908 <
fõlds
>

2909 <
fõld
>

2910 <
«me
>
IDR0
</name>

2911 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2912 <
bôOff£t
>0</bitOffset>

2913 <
bôWidth
>1</bitWidth>

2914 </
fõld
>

2915 <
fõld
>

2916 <
«me
>
IDR1
</name>

2917 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2918 <
bôOff£t
>1</bitOffset>

2919 <
bôWidth
>1</bitWidth>

2920 </
fõld
>

2921 <
fõld
>

2922 <
«me
>
IDR2
</name>

2923 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2924 <
bôOff£t
>2</bitOffset>

2925 <
bôWidth
>1</bitWidth>

2926 </
fõld
>

2927 <
fõld
>

2928 <
«me
>
IDR3
</name>

2929 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2930 <
bôOff£t
>3</bitOffset>

2931 <
bôWidth
>1</bitWidth>

2932 </
fõld
>

2933 <
fõld
>

2934 <
«me
>
IDR4
</name>

2935 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2936 <
bôOff£t
>4</bitOffset>

2937 <
bôWidth
>1</bitWidth>

2938 </
fõld
>

2939 <
fõld
>

2940 <
«me
>
IDR5
</name>

2941 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2942 <
bôOff£t
>5</bitOffset>

2943 <
bôWidth
>1</bitWidth>

2944 </
fõld
>

2945 <
fõld
>

2946 <
«me
>
IDR6
</name>

2947 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2948 <
bôOff£t
>6</bitOffset>

2949 <
bôWidth
>1</bitWidth>

2950 </
fõld
>

2951 <
fõld
>

2952 <
«me
>
IDR7
</name>

2953 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2954 <
bôOff£t
>7</bitOffset>

2955 <
bôWidth
>1</bitWidth>

2956 </
fõld
>

2957 <
fõld
>

2958 <
«me
>
IDR8
</name>

2959 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2960 <
bôOff£t
>8</bitOffset>

2961 <
bôWidth
>1</bitWidth>

2962 </
fõld
>

2963 <
fõld
>

2964 <
«me
>
IDR9
</name>

2965 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2966 <
bôOff£t
>9</bitOffset>

2967 <
bôWidth
>1</bitWidth>

2968 </
fõld
>

2969 <
fõld
>

2970 <
«me
>
IDR10
</name>

2971 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2972 <
bôOff£t
>10</bitOffset>

2973 <
bôWidth
>1</bitWidth>

2974 </
fõld
>

2975 <
fõld
>

2976 <
«me
>
IDR11
</name>

2977 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2978 <
bôOff£t
>11</bitOffset>

2979 <
bôWidth
>1</bitWidth>

2980 </
fõld
>

2981 <
fõld
>

2982 <
«me
>
IDR12
</name>

2983 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2984 <
bôOff£t
>12</bitOffset>

2985 <
bôWidth
>1</bitWidth>

2986 </
fõld
>

2987 <
fõld
>

2988 <
«me
>
IDR13
</name>

2989 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2990 <
bôOff£t
>13</bitOffset>

2991 <
bôWidth
>1</bitWidth>

2992 </
fõld
>

2993 <
fõld
>

2994 <
«me
>
IDR14
</name>

2995 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

2996 <
bôOff£t
>14</bitOffset>

2997 <
bôWidth
>1</bitWidth>

2998 </
fõld
>

2999 <
fõld
>

3000 <
«me
>
IDR15
</name>

3001 <
des¸ùti⁄
>
P‹t
 
öput
 
d©a
</description>

3002 <
bôOff£t
>15</bitOffset>

3003 <
bôWidth
>1</bitWidth>

3004 </
fõld
>

3005 </
fõlds
>

3008 <
«me
>
ODR
</name>

3009 <
di•œyName
>
ODR
</displayName>

3010 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
 

3011 (
GPIOn_ODR
)</
des¸ùti⁄
>

3012 <
addªssOff£t
>0xC</addressOffset>

3013 <
size
>0x20</size>

3014 <
ac˚ss
>
ªad
-
wrôe
</access>

3015 <
ª£tVÆue
>0x00000000</resetValue>

3016 <
fõlds
>

3017 <
fõld
>

3018 <
«me
>
ODR0
</name>

3019 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3020 <
bôOff£t
>0</bitOffset>

3021 <
bôWidth
>1</bitWidth>

3022 </
fõld
>

3023 <
fõld
>

3024 <
«me
>
ODR1
</name>

3025 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3026 <
bôOff£t
>1</bitOffset>

3027 <
bôWidth
>1</bitWidth>

3028 </
fõld
>

3029 <
fõld
>

3030 <
«me
>
ODR2
</name>

3031 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3032 <
bôOff£t
>2</bitOffset>

3033 <
bôWidth
>1</bitWidth>

3034 </
fõld
>

3035 <
fõld
>

3036 <
«me
>
ODR3
</name>

3037 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3038 <
bôOff£t
>3</bitOffset>

3039 <
bôWidth
>1</bitWidth>

3040 </
fõld
>

3041 <
fõld
>

3042 <
«me
>
ODR4
</name>

3043 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3044 <
bôOff£t
>4</bitOffset>

3045 <
bôWidth
>1</bitWidth>

3046 </
fõld
>

3047 <
fõld
>

3048 <
«me
>
ODR5
</name>

3049 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3050 <
bôOff£t
>5</bitOffset>

3051 <
bôWidth
>1</bitWidth>

3052 </
fõld
>

3053 <
fõld
>

3054 <
«me
>
ODR6
</name>

3055 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3056 <
bôOff£t
>6</bitOffset>

3057 <
bôWidth
>1</bitWidth>

3058 </
fõld
>

3059 <
fõld
>

3060 <
«me
>
ODR7
</name>

3061 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3062 <
bôOff£t
>7</bitOffset>

3063 <
bôWidth
>1</bitWidth>

3064 </
fõld
>

3065 <
fõld
>

3066 <
«me
>
ODR8
</name>

3067 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3068 <
bôOff£t
>8</bitOffset>

3069 <
bôWidth
>1</bitWidth>

3070 </
fõld
>

3071 <
fõld
>

3072 <
«me
>
ODR9
</name>

3073 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3074 <
bôOff£t
>9</bitOffset>

3075 <
bôWidth
>1</bitWidth>

3076 </
fõld
>

3077 <
fõld
>

3078 <
«me
>
ODR10
</name>

3079 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3080 <
bôOff£t
>10</bitOffset>

3081 <
bôWidth
>1</bitWidth>

3082 </
fõld
>

3083 <
fõld
>

3084 <
«me
>
ODR11
</name>

3085 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3086 <
bôOff£t
>11</bitOffset>

3087 <
bôWidth
>1</bitWidth>

3088 </
fõld
>

3089 <
fõld
>

3090 <
«me
>
ODR12
</name>

3091 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3092 <
bôOff£t
>12</bitOffset>

3093 <
bôWidth
>1</bitWidth>

3094 </
fõld
>

3095 <
fõld
>

3096 <
«me
>
ODR13
</name>

3097 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3098 <
bôOff£t
>13</bitOffset>

3099 <
bôWidth
>1</bitWidth>

3100 </
fõld
>

3101 <
fõld
>

3102 <
«me
>
ODR14
</name>

3103 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3104 <
bôOff£t
>14</bitOffset>

3105 <
bôWidth
>1</bitWidth>

3106 </
fõld
>

3107 <
fõld
>

3108 <
«me
>
ODR15
</name>

3109 <
des¸ùti⁄
>
P‹t
 
ouçut
 
d©a
</description>

3110 <
bôOff£t
>15</bitOffset>

3111 <
bôWidth
>1</bitWidth>

3112 </
fõld
>

3113 </
fõlds
>

3116 <
«me
>
BSRR
</name>

3117 <
di•œyName
>
BSRR
</displayName>

3118 <
des¸ùti⁄
>
P‹t
 
bô
 
£t
/
ª£t
 

3119 (
GPIOn_BSRR
)</
des¸ùti⁄
>

3120 <
addªssOff£t
>0x10</addressOffset>

3121 <
size
>0x20</size>

3122 <
ac˚ss
>
wrôe
-
⁄ly
</access>

3123 <
ª£tVÆue
>0x00000000</resetValue>

3124 <
fõlds
>

3125 <
fõld
>

3126 <
«me
>
BS0
</name>

3127 <
des¸ùti⁄
>
Së
 
bô
 0</description>

3128 <
bôOff£t
>0</bitOffset>

3129 <
bôWidth
>1</bitWidth>

3130 </
fõld
>

3131 <
fõld
>

3132 <
«me
>
BS1
</name>

3133 <
des¸ùti⁄
>
Së
 
bô
 1</description>

3134 <
bôOff£t
>1</bitOffset>

3135 <
bôWidth
>1</bitWidth>

3136 </
fõld
>

3137 <
fõld
>

3138 <
«me
>
BS2
</name>

3139 <
des¸ùti⁄
>
Së
 
bô
 1</description>

3140 <
bôOff£t
>2</bitOffset>

3141 <
bôWidth
>1</bitWidth>

3142 </
fõld
>

3143 <
fõld
>

3144 <
«me
>
BS3
</name>

3145 <
des¸ùti⁄
>
Së
 
bô
 3</description>

3146 <
bôOff£t
>3</bitOffset>

3147 <
bôWidth
>1</bitWidth>

3148 </
fõld
>

3149 <
fõld
>

3150 <
«me
>
BS4
</name>

3151 <
des¸ùti⁄
>
Së
 
bô
 4</description>

3152 <
bôOff£t
>4</bitOffset>

3153 <
bôWidth
>1</bitWidth>

3154 </
fõld
>

3155 <
fõld
>

3156 <
«me
>
BS5
</name>

3157 <
des¸ùti⁄
>
Së
 
bô
 5</description>

3158 <
bôOff£t
>5</bitOffset>

3159 <
bôWidth
>1</bitWidth>

3160 </
fõld
>

3161 <
fõld
>

3162 <
«me
>
BS6
</name>

3163 <
des¸ùti⁄
>
Së
 
bô
 6</description>

3164 <
bôOff£t
>6</bitOffset>

3165 <
bôWidth
>1</bitWidth>

3166 </
fõld
>

3167 <
fõld
>

3168 <
«me
>
BS7
</name>

3169 <
des¸ùti⁄
>
Së
 
bô
 7</description>

3170 <
bôOff£t
>7</bitOffset>

3171 <
bôWidth
>1</bitWidth>

3172 </
fõld
>

3173 <
fõld
>

3174 <
«me
>
BS8
</name>

3175 <
des¸ùti⁄
>
Së
 
bô
 8</description>

3176 <
bôOff£t
>8</bitOffset>

3177 <
bôWidth
>1</bitWidth>

3178 </
fõld
>

3179 <
fõld
>

3180 <
«me
>
BS9
</name>

3181 <
des¸ùti⁄
>
Së
 
bô
 9</description>

3182 <
bôOff£t
>9</bitOffset>

3183 <
bôWidth
>1</bitWidth>

3184 </
fõld
>

3185 <
fõld
>

3186 <
«me
>
BS10
</name>

3187 <
des¸ùti⁄
>
Së
 
bô
 10</description>

3188 <
bôOff£t
>10</bitOffset>

3189 <
bôWidth
>1</bitWidth>

3190 </
fõld
>

3191 <
fõld
>

3192 <
«me
>
BS11
</name>

3193 <
des¸ùti⁄
>
Së
 
bô
 11</description>

3194 <
bôOff£t
>11</bitOffset>

3195 <
bôWidth
>1</bitWidth>

3196 </
fõld
>

3197 <
fõld
>

3198 <
«me
>
BS12
</name>

3199 <
des¸ùti⁄
>
Së
 
bô
 12</description>

3200 <
bôOff£t
>12</bitOffset>

3201 <
bôWidth
>1</bitWidth>

3202 </
fõld
>

3203 <
fõld
>

3204 <
«me
>
BS13
</name>

3205 <
des¸ùti⁄
>
Së
 
bô
 13</description>

3206 <
bôOff£t
>13</bitOffset>

3207 <
bôWidth
>1</bitWidth>

3208 </
fõld
>

3209 <
fõld
>

3210 <
«me
>
BS14
</name>

3211 <
des¸ùti⁄
>
Së
 
bô
 14</description>

3212 <
bôOff£t
>14</bitOffset>

3213 <
bôWidth
>1</bitWidth>

3214 </
fõld
>

3215 <
fõld
>

3216 <
«me
>
BS15
</name>

3217 <
des¸ùti⁄
>
Së
 
bô
 15</description>

3218 <
bôOff£t
>15</bitOffset>

3219 <
bôWidth
>1</bitWidth>

3220 </
fõld
>

3221 <
fõld
>

3222 <
«me
>
BR0
</name>

3223 <
des¸ùti⁄
>
Re£t
 
bô
 0</description>

3224 <
bôOff£t
>16</bitOffset>

3225 <
bôWidth
>1</bitWidth>

3226 </
fõld
>

3227 <
fõld
>

3228 <
«me
>
BR1
</name>

3229 <
des¸ùti⁄
>
Re£t
 
bô
 1</description>

3230 <
bôOff£t
>17</bitOffset>

3231 <
bôWidth
>1</bitWidth>

3232 </
fõld
>

3233 <
fõld
>

3234 <
«me
>
BR2
</name>

3235 <
des¸ùti⁄
>
Re£t
 
bô
 2</description>

3236 <
bôOff£t
>18</bitOffset>

3237 <
bôWidth
>1</bitWidth>

3238 </
fõld
>

3239 <
fõld
>

3240 <
«me
>
BR3
</name>

3241 <
des¸ùti⁄
>
Re£t
 
bô
 3</description>

3242 <
bôOff£t
>19</bitOffset>

3243 <
bôWidth
>1</bitWidth>

3244 </
fõld
>

3245 <
fõld
>

3246 <
«me
>
BR4
</name>

3247 <
des¸ùti⁄
>
Re£t
 
bô
 4</description>

3248 <
bôOff£t
>20</bitOffset>

3249 <
bôWidth
>1</bitWidth>

3250 </
fõld
>

3251 <
fõld
>

3252 <
«me
>
BR5
</name>

3253 <
des¸ùti⁄
>
Re£t
 
bô
 5</description>

3254 <
bôOff£t
>21</bitOffset>

3255 <
bôWidth
>1</bitWidth>

3256 </
fõld
>

3257 <
fõld
>

3258 <
«me
>
BR6
</name>

3259 <
des¸ùti⁄
>
Re£t
 
bô
 6</description>

3260 <
bôOff£t
>22</bitOffset>

3261 <
bôWidth
>1</bitWidth>

3262 </
fõld
>

3263 <
fõld
>

3264 <
«me
>
BR7
</name>

3265 <
des¸ùti⁄
>
Re£t
 
bô
 7</description>

3266 <
bôOff£t
>23</bitOffset>

3267 <
bôWidth
>1</bitWidth>

3268 </
fõld
>

3269 <
fõld
>

3270 <
«me
>
BR8
</name>

3271 <
des¸ùti⁄
>
Re£t
 
bô
 8</description>

3272 <
bôOff£t
>24</bitOffset>

3273 <
bôWidth
>1</bitWidth>

3274 </
fõld
>

3275 <
fõld
>

3276 <
«me
>
BR9
</name>

3277 <
des¸ùti⁄
>
Re£t
 
bô
 9</description>

3278 <
bôOff£t
>25</bitOffset>

3279 <
bôWidth
>1</bitWidth>

3280 </
fõld
>

3281 <
fõld
>

3282 <
«me
>
BR10
</name>

3283 <
des¸ùti⁄
>
Re£t
 
bô
 10</description>

3284 <
bôOff£t
>26</bitOffset>

3285 <
bôWidth
>1</bitWidth>

3286 </
fõld
>

3287 <
fõld
>

3288 <
«me
>
BR11
</name>

3289 <
des¸ùti⁄
>
Re£t
 
bô
 11</description>

3290 <
bôOff£t
>27</bitOffset>

3291 <
bôWidth
>1</bitWidth>

3292 </
fõld
>

3293 <
fõld
>

3294 <
«me
>
BR12
</name>

3295 <
des¸ùti⁄
>
Re£t
 
bô
 12</description>

3296 <
bôOff£t
>28</bitOffset>

3297 <
bôWidth
>1</bitWidth>

3298 </
fõld
>

3299 <
fõld
>

3300 <
«me
>
BR13
</name>

3301 <
des¸ùti⁄
>
Re£t
 
bô
 13</description>

3302 <
bôOff£t
>29</bitOffset>

3303 <
bôWidth
>1</bitWidth>

3304 </
fõld
>

3305 <
fõld
>

3306 <
«me
>
BR14
</name>

3307 <
des¸ùti⁄
>
Re£t
 
bô
 14</description>

3308 <
bôOff£t
>30</bitOffset>

3309 <
bôWidth
>1</bitWidth>

3310 </
fõld
>

3311 <
fõld
>

3312 <
«me
>
BR15
</name>

3313 <
des¸ùti⁄
>
Re£t
 
bô
 15</description>

3314 <
bôOff£t
>31</bitOffset>

3315 <
bôWidth
>1</bitWidth>

3316 </
fõld
>

3317 </
fõlds
>

3320 <
«me
>
BRR
</name>

3321 <
di•œyName
>
BRR
</displayName>

3322 <
des¸ùti⁄
>
P‹t
 
bô
 
ª£t
 

3323 (
GPIOn_BRR
)</
des¸ùti⁄
>

3324 <
addªssOff£t
>0x14</addressOffset>

3325 <
size
>0x20</size>

3326 <
ac˚ss
>
wrôe
-
⁄ly
</access>

3327 <
ª£tVÆue
>0x00000000</resetValue>

3328 <
fõlds
>

3329 <
fõld
>

3330 <
«me
>
BR0
</name>

3331 <
des¸ùti⁄
>
Re£t
 
bô
 0</description>

3332 <
bôOff£t
>0</bitOffset>

3333 <
bôWidth
>1</bitWidth>

3334 </
fõld
>

3335 <
fõld
>

3336 <
«me
>
BR1
</name>

3337 <
des¸ùti⁄
>
Re£t
 
bô
 1</description>

3338 <
bôOff£t
>1</bitOffset>

3339 <
bôWidth
>1</bitWidth>

3340 </
fõld
>

3341 <
fõld
>

3342 <
«me
>
BR2
</name>

3343 <
des¸ùti⁄
>
Re£t
 
bô
 1</description>

3344 <
bôOff£t
>2</bitOffset>

3345 <
bôWidth
>1</bitWidth>

3346 </
fõld
>

3347 <
fõld
>

3348 <
«me
>
BR3
</name>

3349 <
des¸ùti⁄
>
Re£t
 
bô
 3</description>

3350 <
bôOff£t
>3</bitOffset>

3351 <
bôWidth
>1</bitWidth>

3352 </
fõld
>

3353 <
fõld
>

3354 <
«me
>
BR4
</name>

3355 <
des¸ùti⁄
>
Re£t
 
bô
 4</description>

3356 <
bôOff£t
>4</bitOffset>

3357 <
bôWidth
>1</bitWidth>

3358 </
fõld
>

3359 <
fõld
>

3360 <
«me
>
BR5
</name>

3361 <
des¸ùti⁄
>
Re£t
 
bô
 5</description>

3362 <
bôOff£t
>5</bitOffset>

3363 <
bôWidth
>1</bitWidth>

3364 </
fõld
>

3365 <
fõld
>

3366 <
«me
>
BR6
</name>

3367 <
des¸ùti⁄
>
Re£t
 
bô
 6</description>

3368 <
bôOff£t
>6</bitOffset>

3369 <
bôWidth
>1</bitWidth>

3370 </
fõld
>

3371 <
fõld
>

3372 <
«me
>
BR7
</name>

3373 <
des¸ùti⁄
>
Re£t
 
bô
 7</description>

3374 <
bôOff£t
>7</bitOffset>

3375 <
bôWidth
>1</bitWidth>

3376 </
fõld
>

3377 <
fõld
>

3378 <
«me
>
BR8
</name>

3379 <
des¸ùti⁄
>
Re£t
 
bô
 8</description>

3380 <
bôOff£t
>8</bitOffset>

3381 <
bôWidth
>1</bitWidth>

3382 </
fõld
>

3383 <
fõld
>

3384 <
«me
>
BR9
</name>

3385 <
des¸ùti⁄
>
Re£t
 
bô
 9</description>

3386 <
bôOff£t
>9</bitOffset>

3387 <
bôWidth
>1</bitWidth>

3388 </
fõld
>

3389 <
fõld
>

3390 <
«me
>
BR10
</name>

3391 <
des¸ùti⁄
>
Re£t
 
bô
 10</description>

3392 <
bôOff£t
>10</bitOffset>

3393 <
bôWidth
>1</bitWidth>

3394 </
fõld
>

3395 <
fõld
>

3396 <
«me
>
BR11
</name>

3397 <
des¸ùti⁄
>
Re£t
 
bô
 11</description>

3398 <
bôOff£t
>11</bitOffset>

3399 <
bôWidth
>1</bitWidth>

3400 </
fõld
>

3401 <
fõld
>

3402 <
«me
>
BR12
</name>

3403 <
des¸ùti⁄
>
Re£t
 
bô
 12</description>

3404 <
bôOff£t
>12</bitOffset>

3405 <
bôWidth
>1</bitWidth>

3406 </
fõld
>

3407 <
fõld
>

3408 <
«me
>
BR13
</name>

3409 <
des¸ùti⁄
>
Re£t
 
bô
 13</description>

3410 <
bôOff£t
>13</bitOffset>

3411 <
bôWidth
>1</bitWidth>

3412 </
fõld
>

3413 <
fõld
>

3414 <
«me
>
BR14
</name>

3415 <
des¸ùti⁄
>
Re£t
 
bô
 14</description>

3416 <
bôOff£t
>14</bitOffset>

3417 <
bôWidth
>1</bitWidth>

3418 </
fõld
>

3419 <
fõld
>

3420 <
«me
>
BR15
</name>

3421 <
des¸ùti⁄
>
Re£t
 
bô
 15</description>

3422 <
bôOff£t
>15</bitOffset>

3423 <
bôWidth
>1</bitWidth>

3424 </
fõld
>

3425 </
fõlds
>

3428 <
«me
>
LCKR
</name>

3429 <
di•œyName
>
LCKR
</displayName>

3430 <
des¸ùti⁄
>
P‹t
 
c⁄figuøti⁄
 
lock


3431 </
des¸ùti⁄
>

3432 <
addªssOff£t
>0x18</addressOffset>

3433 <
size
>0x20</size>

3434 <
ac˚ss
>
ªad
-
wrôe
</access>

3435 <
ª£tVÆue
>0x00000000</resetValue>

3436 <
fõlds
>

3437 <
fõld
>

3438 <
«me
>
LCK0
</name>

3439 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 0</description>

3440 <
bôOff£t
>0</bitOffset>

3441 <
bôWidth
>1</bitWidth>

3442 </
fõld
>

3443 <
fõld
>

3444 <
«me
>
LCK1
</name>

3445 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 1</description>

3446 <
bôOff£t
>1</bitOffset>

3447 <
bôWidth
>1</bitWidth>

3448 </
fõld
>

3449 <
fõld
>

3450 <
«me
>
LCK2
</name>

3451 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 2</description>

3452 <
bôOff£t
>2</bitOffset>

3453 <
bôWidth
>1</bitWidth>

3454 </
fõld
>

3455 <
fõld
>

3456 <
«me
>
LCK3
</name>

3457 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 3</description>

3458 <
bôOff£t
>3</bitOffset>

3459 <
bôWidth
>1</bitWidth>

3460 </
fõld
>

3461 <
fõld
>

3462 <
«me
>
LCK4
</name>

3463 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 4</description>

3464 <
bôOff£t
>4</bitOffset>

3465 <
bôWidth
>1</bitWidth>

3466 </
fõld
>

3467 <
fõld
>

3468 <
«me
>
LCK5
</name>

3469 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 5</description>

3470 <
bôOff£t
>5</bitOffset>

3471 <
bôWidth
>1</bitWidth>

3472 </
fõld
>

3473 <
fõld
>

3474 <
«me
>
LCK6
</name>

3475 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 6</description>

3476 <
bôOff£t
>6</bitOffset>

3477 <
bôWidth
>1</bitWidth>

3478 </
fõld
>

3479 <
fõld
>

3480 <
«me
>
LCK7
</name>

3481 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 7</description>

3482 <
bôOff£t
>7</bitOffset>

3483 <
bôWidth
>1</bitWidth>

3484 </
fõld
>

3485 <
fõld
>

3486 <
«me
>
LCK8
</name>

3487 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 8</description>

3488 <
bôOff£t
>8</bitOffset>

3489 <
bôWidth
>1</bitWidth>

3490 </
fõld
>

3491 <
fõld
>

3492 <
«me
>
LCK9
</name>

3493 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 9</description>

3494 <
bôOff£t
>9</bitOffset>

3495 <
bôWidth
>1</bitWidth>

3496 </
fõld
>

3497 <
fõld
>

3498 <
«me
>
LCK10
</name>

3499 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 10</description>

3500 <
bôOff£t
>10</bitOffset>

3501 <
bôWidth
>1</bitWidth>

3502 </
fõld
>

3503 <
fõld
>

3504 <
«me
>
LCK11
</name>

3505 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 11</description>

3506 <
bôOff£t
>11</bitOffset>

3507 <
bôWidth
>1</bitWidth>

3508 </
fõld
>

3509 <
fõld
>

3510 <
«me
>
LCK12
</name>

3511 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 12</description>

3512 <
bôOff£t
>12</bitOffset>

3513 <
bôWidth
>1</bitWidth>

3514 </
fõld
>

3515 <
fõld
>

3516 <
«me
>
LCK13
</name>

3517 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 13</description>

3518 <
bôOff£t
>13</bitOffset>

3519 <
bôWidth
>1</bitWidth>

3520 </
fõld
>

3521 <
fõld
>

3522 <
«me
>
LCK14
</name>

3523 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 14</description>

3524 <
bôOff£t
>14</bitOffset>

3525 <
bôWidth
>1</bitWidth>

3526 </
fõld
>

3527 <
fõld
>

3528 <
«me
>
LCK15
</name>

3529 <
des¸ùti⁄
>
P‹t
 
A
 
Lock
 
bô
 15</description>

3530 <
bôOff£t
>15</bitOffset>

3531 <
bôWidth
>1</bitWidth>

3532 </
fõld
>

3533 <
fõld
>

3534 <
«me
>
LCKK
</name>

3535 <
des¸ùti⁄
>
Lock
 
key
</description>

3536 <
bôOff£t
>16</bitOffset>

3537 <
bôWidth
>1</bitWidth>

3538 </
fõld
>

3539 </
fõlds
>

3541 </
ªgi°îs
>

3542 </
≥rùhîÆ
>

3543 <
≥rùhîÆ
 
dîivedFrom
="GPIOA">

3544 <
«me
>
GPIOB
</name>

3545 <
ba£Addªss
>0x40010C00</baseAddress>

3546 </
≥rùhîÆ
>

3547 <
≥rùhîÆ
 
dîivedFrom
="GPIOA">

3548 <
«me
>
GPIOC
</name>

3549 <
ba£Addªss
>0x40011000</baseAddress>

3550 </
≥rùhîÆ
>

3551 <
≥rùhîÆ
 
dîivedFrom
="GPIOA">

3552 <
«me
>
GPIOD
</name>

3553 <
ba£Addªss
>0x40011400</baseAddress>

3554 </
≥rùhîÆ
>

3555 <
≥rùhîÆ
 
dîivedFrom
="GPIOA">

3556 <
«me
>
GPIOE
</name>

3557 <
ba£Addªss
>0x40011800</baseAddress>

3558 </
≥rùhîÆ
>

3559 <
≥rùhîÆ
 
dîivedFrom
="GPIOA">

3560 <
«me
>
GPIOF
</name>

3561 <
ba£Addªss
>0x40011C00</baseAddress>

3562 </
≥rùhîÆ
>

3563 <
≥rùhîÆ
 
dîivedFrom
="GPIOA">

3564 <
«me
>
GPIOG
</name>

3565 <
ba£Addªss
>0x40012000</baseAddress>

3566 </
≥rùhîÆ
>

3567 <
≥rùhîÆ
>

3568 <
«me
>
AFIO
</name>

3569 <
des¸ùti⁄
>
A…î«ã
 
fun˘i⁄
 
I
/
O
</description>

3570 <
groupName
>
AFIO
</groupName>

3571 <
ba£Addªss
>0x40010000</baseAddress>

3572 <
addªssBlock
>

3573 <
off£t
>0x0</offset>

3574 <
size
>0x400</size>

3575 <
ußge
>
ªgi°îs
</usage>

3576 </
addªssBlock
>

3577 <
ªgi°îs
>

3579 <
«me
>
EVCR
</name>

3580 <
di•œyName
>
EVCR
</displayName>

3581 <
des¸ùti⁄
>
Evít
 
C⁄åﬁ
 
Regi°î


3582 (
AFIO_EVCR
)</
des¸ùti⁄
>

3583 <
addªssOff£t
>0x0</addressOffset>

3584 <
size
>0x20</size>

3585 <
ac˚ss
>
ªad
-
wrôe
</access>

3586 <
ª£tVÆue
>0x00000000</resetValue>

3587 <
fõlds
>

3588 <
fõld
>

3589 <
«me
>
PIN
</name>

3590 <
des¸ùti⁄
>
Pö
 
£À˘i⁄
</description>

3591 <
bôOff£t
>0</bitOffset>

3592 <
bôWidth
>4</bitWidth>

3593 </
fõld
>

3594 <
fõld
>

3595 <
«me
>
PORT
</name>

3596 <
des¸ùti⁄
>
P‹t
 
£À˘i⁄
</description>

3597 <
bôOff£t
>4</bitOffset>

3598 <
bôWidth
>3</bitWidth>

3599 </
fõld
>

3600 <
fõld
>

3601 <
«me
>
EVOE
</name>

3602 <
des¸ùti⁄
>
Evít
 
Ouçut
 
E«bÀ
</description>

3603 <
bôOff£t
>7</bitOffset>

3604 <
bôWidth
>1</bitWidth>

3605 </
fõld
>

3606 </
fõlds
>

3609 <
«me
>
MAPR
</name>

3610 <
di•œyName
>
MAPR
</displayName>

3611 <
des¸ùti⁄
>
AF
 
ªm≠
 
™d
 
debug
 
I
/
O
 
c⁄figuøti⁄


3612 (
AFIO_MAPR
)</
des¸ùti⁄
>

3613 <
addªssOff£t
>0x4</addressOffset>

3614 <
size
>0x20</size>

3615 <
ª£tVÆue
>0x00000000</resetValue>

3616 <
fõlds
>

3617 <
fõld
>

3618 <
«me
>
SPI1_REMAP
</name>

3619 <
des¸ùti⁄
>
SPI1
 
ªm≠pög
</description>

3620 <
bôOff£t
>0</bitOffset>

3621 <
bôWidth
>1</bitWidth>

3622 <
ac˚ss
>
ªad
-
wrôe
</access>

3623 </
fõld
>

3624 <
fõld
>

3625 <
«me
>
I2C1_REMAP
</name>

3626 <
des¸ùti⁄
>
I2C1
 
ªm≠pög
</description>

3627 <
bôOff£t
>1</bitOffset>

3628 <
bôWidth
>1</bitWidth>

3629 <
ac˚ss
>
ªad
-
wrôe
</access>

3630 </
fõld
>

3631 <
fõld
>

3632 <
«me
>
USART1_REMAP
</name>

3633 <
des¸ùti⁄
>
USART1
 
ªm≠pög
</description>

3634 <
bôOff£t
>2</bitOffset>

3635 <
bôWidth
>1</bitWidth>

3636 <
ac˚ss
>
ªad
-
wrôe
</access>

3637 </
fõld
>

3638 <
fõld
>

3639 <
«me
>
USART2_REMAP
</name>

3640 <
des¸ùti⁄
>
USART2
 
ªm≠pög
</description>

3641 <
bôOff£t
>3</bitOffset>

3642 <
bôWidth
>1</bitWidth>

3643 <
ac˚ss
>
ªad
-
wrôe
</access>

3644 </
fõld
>

3645 <
fõld
>

3646 <
«me
>
USART3_REMAP
</name>

3647 <
des¸ùti⁄
>
USART3
 
ªm≠pög
</description>

3648 <
bôOff£t
>4</bitOffset>

3649 <
bôWidth
>2</bitWidth>

3650 <
ac˚ss
>
ªad
-
wrôe
</access>

3651 </
fõld
>

3652 <
fõld
>

3653 <
«me
>
TIM1_REMAP
</name>

3654 <
des¸ùti⁄
>
TIM1
 
ªm≠pög
</description>

3655 <
bôOff£t
>6</bitOffset>

3656 <
bôWidth
>2</bitWidth>

3657 <
ac˚ss
>
ªad
-
wrôe
</access>

3658 </
fõld
>

3659 <
fõld
>

3660 <
«me
>
TIM2_REMAP
</name>

3661 <
des¸ùti⁄
>
TIM2
 
ªm≠pög
</description>

3662 <
bôOff£t
>8</bitOffset>

3663 <
bôWidth
>2</bitWidth>

3664 <
ac˚ss
>
ªad
-
wrôe
</access>

3665 </
fõld
>

3666 <
fõld
>

3667 <
«me
>
TIM3_REMAP
</name>

3668 <
des¸ùti⁄
>
TIM3
 
ªm≠pög
</description>

3669 <
bôOff£t
>10</bitOffset>

3670 <
bôWidth
>2</bitWidth>

3671 <
ac˚ss
>
ªad
-
wrôe
</access>

3672 </
fõld
>

3673 <
fõld
>

3674 <
«me
>
TIM4_REMAP
</name>

3675 <
des¸ùti⁄
>
TIM4
 
ªm≠pög
</description>

3676 <
bôOff£t
>12</bitOffset>

3677 <
bôWidth
>1</bitWidth>

3678 <
ac˚ss
>
ªad
-
wrôe
</access>

3679 </
fõld
>

3680 <
fõld
>

3681 <
«me
>
CAN_REMAP
</name>

3682 <
des¸ùti⁄
>
CAN1
 
ªm≠pög
</description>

3683 <
bôOff£t
>13</bitOffset>

3684 <
bôWidth
>2</bitWidth>

3685 <
ac˚ss
>
ªad
-
wrôe
</access>

3686 </
fõld
>

3687 <
fõld
>

3688 <
«me
>
PD01_REMAP
</name>

3689 <
des¸ùti⁄
>
P‹t
 
D0
/P‹à
D1
 
m≠pög
 
⁄


3690 
OSCIN
/
OSCOUT
</
des¸ùti⁄
>

3691 <
bôOff£t
>15</bitOffset>

3692 <
bôWidth
>1</bitWidth>

3693 <
ac˚ss
>
ªad
-
wrôe
</access>

3694 </
fõld
>

3695 <
fõld
>

3696 <
«me
>
TIM5CH4_IREMAP
</name>

3697 <
des¸ùti⁄
>
Së
 
™d
 
˛óªd
 
by


3698 
so·w¨e
</
des¸ùti⁄
>

3699 <
bôOff£t
>16</bitOffset>

3700 <
bôWidth
>1</bitWidth>

3701 <
ac˚ss
>
ªad
-
wrôe
</access>

3702 </
fõld
>

3703 <
fõld
>

3704 <
«me
>
ADC1_ETRGINJ_REMAP
</name>

3705 <
des¸ùti⁄
>
ADC
 1 
Exã∫Æ
 
åiggî
 
öje˘ed


3706 
c⁄vîsi⁄
 
ªm≠pög
</
des¸ùti⁄
>

3707 <
bôOff£t
>17</bitOffset>

3708 <
bôWidth
>1</bitWidth>

3709 <
ac˚ss
>
ªad
-
wrôe
</access>

3710 </
fõld
>

3711 <
fõld
>

3712 <
«me
>
ADC1_ETRGREG_REMAP
</name>

3713 <
des¸ùti⁄
>
ADC
 1 
exã∫Æ
 
åiggî
 
ªguœr


3714 
c⁄vîsi⁄
 
ªm≠pög
</
des¸ùti⁄
>

3715 <
bôOff£t
>18</bitOffset>

3716 <
bôWidth
>1</bitWidth>

3717 <
ac˚ss
>
ªad
-
wrôe
</access>

3718 </
fõld
>

3719 <
fõld
>

3720 <
«me
>
ADC2_ETRGINJ_REMAP
</name>

3721 <
des¸ùti⁄
>
ADC
 2 
exã∫Æ
 
åiggî
 
öje˘ed


3722 
c⁄vîsi⁄
 
ªm≠pög
</
des¸ùti⁄
>

3723 <
bôOff£t
>19</bitOffset>

3724 <
bôWidth
>1</bitWidth>

3725 <
ac˚ss
>
ªad
-
wrôe
</access>

3726 </
fõld
>

3727 <
fõld
>

3728 <
«me
>
ADC2_ETRGREG_REMAP
</name>

3729 <
des¸ùti⁄
>
ADC
 2 
exã∫Æ
 
åiggî
 
ªguœr


3730 
c⁄vîsi⁄
 
ªm≠pög
</
des¸ùti⁄
>

3731 <
bôOff£t
>20</bitOffset>

3732 <
bôWidth
>1</bitWidth>

3733 <
ac˚ss
>
ªad
-
wrôe
</access>

3734 </
fõld
>

3735 <
fõld
>

3736 <
«me
>
SWJ_CFG
</name>

3737 <
des¸ùti⁄
>
Sîül
 
wúe
 
JTAG


3738 
c⁄figuøti⁄
</
des¸ùti⁄
>

3739 <
bôOff£t
>24</bitOffset>

3740 <
bôWidth
>3</bitWidth>

3741 <
ac˚ss
>
wrôe
-
⁄ly
</access>

3742 </
fõld
>

3743 </
fõlds
>

3746 <
«me
>
EXTICR1
</name>

3747 <
di•œyName
>
EXTICR1
</displayName>

3748 <
des¸ùti⁄
>
Exã∫Æ
 
öãºu±
 
c⁄figuøti⁄
 1

3749 (
AFIO_EXTICR1
)</
des¸ùti⁄
>

3750 <
addªssOff£t
>0x8</addressOffset>

3751 <
size
>0x20</size>

3752 <
ac˚ss
>
ªad
-
wrôe
</access>

3753 <
ª£tVÆue
>0x00000000</resetValue>

3754 <
fõlds
>

3755 <
fõld
>

3756 <
«me
>
EXTI0
</name>

3757 <
des¸ùti⁄
>
EXTI0
 
c⁄figuøti⁄
</description>

3758 <
bôOff£t
>0</bitOffset>

3759 <
bôWidth
>4</bitWidth>

3760 </
fõld
>

3761 <
fõld
>

3762 <
«me
>
EXTI1
</name>

3763 <
des¸ùti⁄
>
EXTI1
 
c⁄figuøti⁄
</description>

3764 <
bôOff£t
>4</bitOffset>

3765 <
bôWidth
>4</bitWidth>

3766 </
fõld
>

3767 <
fõld
>

3768 <
«me
>
EXTI2
</name>

3769 <
des¸ùti⁄
>
EXTI2
 
c⁄figuøti⁄
</description>

3770 <
bôOff£t
>8</bitOffset>

3771 <
bôWidth
>4</bitWidth>

3772 </
fõld
>

3773 <
fõld
>

3774 <
«me
>
EXTI3
</name>

3775 <
des¸ùti⁄
>
EXTI3
 
c⁄figuøti⁄
</description>

3776 <
bôOff£t
>12</bitOffset>

3777 <
bôWidth
>4</bitWidth>

3778 </
fõld
>

3779 </
fõlds
>

3782 <
«me
>
EXTICR2
</name>

3783 <
di•œyName
>
EXTICR2
</displayName>

3784 <
des¸ùti⁄
>
Exã∫Æ
 
öãºu±
 
c⁄figuøti⁄
 2

3785 (
AFIO_EXTICR2
)</
des¸ùti⁄
>

3786 <
addªssOff£t
>0xC</addressOffset>

3787 <
size
>0x20</size>

3788 <
ac˚ss
>
ªad
-
wrôe
</access>

3789 <
ª£tVÆue
>0x00000000</resetValue>

3790 <
fõlds
>

3791 <
fõld
>

3792 <
«me
>
EXTI4
</name>

3793 <
des¸ùti⁄
>
EXTI4
 
c⁄figuøti⁄
</description>

3794 <
bôOff£t
>0</bitOffset>

3795 <
bôWidth
>4</bitWidth>

3796 </
fõld
>

3797 <
fõld
>

3798 <
«me
>
EXTI5
</name>

3799 <
des¸ùti⁄
>
EXTI5
 
c⁄figuøti⁄
</description>

3800 <
bôOff£t
>4</bitOffset>

3801 <
bôWidth
>4</bitWidth>

3802 </
fõld
>

3803 <
fõld
>

3804 <
«me
>
EXTI6
</name>

3805 <
des¸ùti⁄
>
EXTI6
 
c⁄figuøti⁄
</description>

3806 <
bôOff£t
>8</bitOffset>

3807 <
bôWidth
>4</bitWidth>

3808 </
fõld
>

3809 <
fõld
>

3810 <
«me
>
EXTI7
</name>

3811 <
des¸ùti⁄
>
EXTI7
 
c⁄figuøti⁄
</description>

3812 <
bôOff£t
>12</bitOffset>

3813 <
bôWidth
>4</bitWidth>

3814 </
fõld
>

3815 </
fõlds
>

3818 <
«me
>
EXTICR3
</name>

3819 <
di•œyName
>
EXTICR3
</displayName>

3820 <
des¸ùti⁄
>
Exã∫Æ
 
öãºu±
 
c⁄figuøti⁄
 3

3821 (
AFIO_EXTICR3
)</
des¸ùti⁄
>

3822 <
addªssOff£t
>0x10</addressOffset>

3823 <
size
>0x20</size>

3824 <
ac˚ss
>
ªad
-
wrôe
</access>

3825 <
ª£tVÆue
>0x00000000</resetValue>

3826 <
fõlds
>

3827 <
fõld
>

3828 <
«me
>
EXTI8
</name>

3829 <
des¸ùti⁄
>
EXTI8
 
c⁄figuøti⁄
</description>

3830 <
bôOff£t
>0</bitOffset>

3831 <
bôWidth
>4</bitWidth>

3832 </
fõld
>

3833 <
fõld
>

3834 <
«me
>
EXTI9
</name>

3835 <
des¸ùti⁄
>
EXTI9
 
c⁄figuøti⁄
</description>

3836 <
bôOff£t
>4</bitOffset>

3837 <
bôWidth
>4</bitWidth>

3838 </
fõld
>

3839 <
fõld
>

3840 <
«me
>
EXTI10
</name>

3841 <
des¸ùti⁄
>
EXTI10
 
c⁄figuøti⁄
</description>

3842 <
bôOff£t
>8</bitOffset>

3843 <
bôWidth
>4</bitWidth>

3844 </
fõld
>

3845 <
fõld
>

3846 <
«me
>
EXTI11
</name>

3847 <
des¸ùti⁄
>
EXTI11
 
c⁄figuøti⁄
</description>

3848 <
bôOff£t
>12</bitOffset>

3849 <
bôWidth
>4</bitWidth>

3850 </
fõld
>

3851 </
fõlds
>

3854 <
«me
>
EXTICR4
</name>

3855 <
di•œyName
>
EXTICR4
</displayName>

3856 <
des¸ùti⁄
>
Exã∫Æ
 
öãºu±
 
c⁄figuøti⁄
 4

3857 (
AFIO_EXTICR4
)</
des¸ùti⁄
>

3858 <
addªssOff£t
>0x14</addressOffset>

3859 <
size
>0x20</size>

3860 <
ac˚ss
>
ªad
-
wrôe
</access>

3861 <
ª£tVÆue
>0x00000000</resetValue>

3862 <
fõlds
>

3863 <
fõld
>

3864 <
«me
>
EXTI12
</name>

3865 <
des¸ùti⁄
>
EXTI12
 
c⁄figuøti⁄
</description>

3866 <
bôOff£t
>0</bitOffset>

3867 <
bôWidth
>4</bitWidth>

3868 </
fõld
>

3869 <
fõld
>

3870 <
«me
>
EXTI13
</name>

3871 <
des¸ùti⁄
>
EXTI13
 
c⁄figuøti⁄
</description>

3872 <
bôOff£t
>4</bitOffset>

3873 <
bôWidth
>4</bitWidth>

3874 </
fõld
>

3875 <
fõld
>

3876 <
«me
>
EXTI14
</name>

3877 <
des¸ùti⁄
>
EXTI14
 
c⁄figuøti⁄
</description>

3878 <
bôOff£t
>8</bitOffset>

3879 <
bôWidth
>4</bitWidth>

3880 </
fõld
>

3881 <
fõld
>

3882 <
«me
>
EXTI15
</name>

3883 <
des¸ùti⁄
>
EXTI15
 
c⁄figuøti⁄
</description>

3884 <
bôOff£t
>12</bitOffset>

3885 <
bôWidth
>4</bitWidth>

3886 </
fõld
>

3887 </
fõlds
>

3890 <
«me
>
MAPR2
</name>

3891 <
di•œyName
>
MAPR2
</displayName>

3892 <
des¸ùti⁄
>
AF
 
ªm≠
 
™d
 
debug
 
I
/
O
 
c⁄figuøti⁄


3893 </
des¸ùti⁄
>

3894 <
addªssOff£t
>0x1C</addressOffset>

3895 <
size
>0x20</size>

3896 <
ac˚ss
>
ªad
-
wrôe
</access>

3897 <
ª£tVÆue
>0x00000000</resetValue>

3898 <
fõlds
>

3899 <
fõld
>

3900 <
«me
>
TIM9_REMAP
</name>

3901 <
des¸ùti⁄
>
TIM9
 
ªm≠pög
</description>

3902 <
bôOff£t
>5</bitOffset>

3903 <
bôWidth
>1</bitWidth>

3904 </
fõld
>

3905 <
fõld
>

3906 <
«me
>
TIM10_REMAP
</name>

3907 <
des¸ùti⁄
>
TIM10
 
ªm≠pög
</description>

3908 <
bôOff£t
>6</bitOffset>

3909 <
bôWidth
>1</bitWidth>

3910 </
fõld
>

3911 <
fõld
>

3912 <
«me
>
TIM11_REMAP
</name>

3913 <
des¸ùti⁄
>
TIM11
 
ªm≠pög
</description>

3914 <
bôOff£t
>7</bitOffset>

3915 <
bôWidth
>1</bitWidth>

3916 </
fõld
>

3917 <
fõld
>

3918 <
«me
>
TIM13_REMAP
</name>

3919 <
des¸ùti⁄
>
TIM13
 
ªm≠pög
</description>

3920 <
bôOff£t
>8</bitOffset>

3921 <
bôWidth
>1</bitWidth>

3922 </
fõld
>

3923 <
fõld
>

3924 <
«me
>
TIM14_REMAP
</name>

3925 <
des¸ùti⁄
>
TIM14
 
ªm≠pög
</description>

3926 <
bôOff£t
>9</bitOffset>

3927 <
bôWidth
>1</bitWidth>

3928 </
fõld
>

3929 <
fõld
>

3930 <
«me
>
FSMC_NADV
</name>

3931 <
des¸ùti⁄
>
NADV
 
c⁄√˘
/
disc⁄√˘
</description>

3932 <
bôOff£t
>10</bitOffset>

3933 <
bôWidth
>1</bitWidth>

3934 </
fõld
>

3935 </
fõlds
>

3937 </
ªgi°îs
>

3938 </
≥rùhîÆ
>

3939 <
≥rùhîÆ
>

3940 <
«me
>
EXTI
</name>

3941 <
des¸ùti⁄
>
EXTI
</description>

3942 <
groupName
>
EXTI
</groupName>

3943 <
ba£Addªss
>0x40010400</baseAddress>

3944 <
addªssBlock
>

3945 <
off£t
>0x0</offset>

3946 <
size
>0x400</size>

3947 <
ußge
>
ªgi°îs
</usage>

3948 </
addªssBlock
>

3949 <
öãºu±
>

3950 <
«me
>
TAMPER_IRQ
</name>

3951 <
des¸ùti⁄
>
Tam≥r
 
öãºu±
</description>

3952 <
vÆue
>2</value>

3953 </
öãºu±
>

3954 <
öãºu±
>

3955 <
«me
>
EXTI0_IRQ
</name>

3956 <
des¸ùti⁄
>
EXTI
 
Löe0
 
öãºu±
</description>

3957 <
vÆue
>6</value>

3958 </
öãºu±
>

3959 <
öãºu±
>

3960 <
«me
>
EXTI1_IRQ
</name>

3961 <
des¸ùti⁄
>
EXTI
 
Löe1
 
öãºu±
</description>

3962 <
vÆue
>7</value>

3963 </
öãºu±
>

3964 <
öãºu±
>

3965 <
«me
>
EXTI2_IRQ
</name>

3966 <
des¸ùti⁄
>
EXTI
 
Löe2
 
öãºu±
</description>

3967 <
vÆue
>8</value>

3968 </
öãºu±
>

3969 <
öãºu±
>

3970 <
«me
>
EXTI3_IRQ
</name>

3971 <
des¸ùti⁄
>
EXTI
 
Löe3
 
öãºu±
</description>

3972 <
vÆue
>9</value>

3973 </
öãºu±
>

3974 <
öãºu±
>

3975 <
«me
>
EXTI4_IRQ
</name>

3976 <
des¸ùti⁄
>
EXTI
 
Löe4
 
öãºu±
</description>

3977 <
vÆue
>10</value>

3978 </
öãºu±
>

3979 <
öãºu±
>

3980 <
«me
>
EXTI9_5_IRQ
</name>

3981 <
des¸ùti⁄
>
EXTI
 
Löe
[9:5] 
öãºu±s
</description>

3982 <
vÆue
>23</value>

3983 </
öãºu±
>

3984 <
öãºu±
>

3985 <
«me
>
EXTI15_10_IRQ
</name>

3986 <
des¸ùti⁄
>
EXTI
 
Löe
[15:10] 
öãºu±s
</description>

3987 <
vÆue
>40</value>

3988 </
öãºu±
>

3989 <
ªgi°îs
>

3991 <
«me
>
IMR
</name>

3992 <
di•œyName
>
IMR
</displayName>

3993 <
des¸ùti⁄
>
I¡îru±
 
mask
 

3994 (
EXTI_IMR
)</
des¸ùti⁄
>

3995 <
addªssOff£t
>0x0</addressOffset>

3996 <
size
>0x20</size>

3997 <
ac˚ss
>
ªad
-
wrôe
</access>

3998 <
ª£tVÆue
>0x00000000</resetValue>

3999 <
fõlds
>

4000 <
fõld
>

4001 <
«me
>
MR0
</name>

4002 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 0</description>

4003 <
bôOff£t
>0</bitOffset>

4004 <
bôWidth
>1</bitWidth>

4005 </
fõld
>

4006 <
fõld
>

4007 <
«me
>
MR1
</name>

4008 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 1</description>

4009 <
bôOff£t
>1</bitOffset>

4010 <
bôWidth
>1</bitWidth>

4011 </
fõld
>

4012 <
fõld
>

4013 <
«me
>
MR2
</name>

4014 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 2</description>

4015 <
bôOff£t
>2</bitOffset>

4016 <
bôWidth
>1</bitWidth>

4017 </
fõld
>

4018 <
fõld
>

4019 <
«me
>
MR3
</name>

4020 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 3</description>

4021 <
bôOff£t
>3</bitOffset>

4022 <
bôWidth
>1</bitWidth>

4023 </
fõld
>

4024 <
fõld
>

4025 <
«me
>
MR4
</name>

4026 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 4</description>

4027 <
bôOff£t
>4</bitOffset>

4028 <
bôWidth
>1</bitWidth>

4029 </
fõld
>

4030 <
fõld
>

4031 <
«me
>
MR5
</name>

4032 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 5</description>

4033 <
bôOff£t
>5</bitOffset>

4034 <
bôWidth
>1</bitWidth>

4035 </
fõld
>

4036 <
fõld
>

4037 <
«me
>
MR6
</name>

4038 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 6</description>

4039 <
bôOff£t
>6</bitOffset>

4040 <
bôWidth
>1</bitWidth>

4041 </
fõld
>

4042 <
fõld
>

4043 <
«me
>
MR7
</name>

4044 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 7</description>

4045 <
bôOff£t
>7</bitOffset>

4046 <
bôWidth
>1</bitWidth>

4047 </
fõld
>

4048 <
fõld
>

4049 <
«me
>
MR8
</name>

4050 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 8</description>

4051 <
bôOff£t
>8</bitOffset>

4052 <
bôWidth
>1</bitWidth>

4053 </
fõld
>

4054 <
fõld
>

4055 <
«me
>
MR9
</name>

4056 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 9</description>

4057 <
bôOff£t
>9</bitOffset>

4058 <
bôWidth
>1</bitWidth>

4059 </
fõld
>

4060 <
fõld
>

4061 <
«me
>
MR10
</name>

4062 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 10</description>

4063 <
bôOff£t
>10</bitOffset>

4064 <
bôWidth
>1</bitWidth>

4065 </
fõld
>

4066 <
fõld
>

4067 <
«me
>
MR11
</name>

4068 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 11</description>

4069 <
bôOff£t
>11</bitOffset>

4070 <
bôWidth
>1</bitWidth>

4071 </
fõld
>

4072 <
fõld
>

4073 <
«me
>
MR12
</name>

4074 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 12</description>

4075 <
bôOff£t
>12</bitOffset>

4076 <
bôWidth
>1</bitWidth>

4077 </
fõld
>

4078 <
fõld
>

4079 <
«me
>
MR13
</name>

4080 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 13</description>

4081 <
bôOff£t
>13</bitOffset>

4082 <
bôWidth
>1</bitWidth>

4083 </
fõld
>

4084 <
fõld
>

4085 <
«me
>
MR14
</name>

4086 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 14</description>

4087 <
bôOff£t
>14</bitOffset>

4088 <
bôWidth
>1</bitWidth>

4089 </
fõld
>

4090 <
fõld
>

4091 <
«me
>
MR15
</name>

4092 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 15</description>

4093 <
bôOff£t
>15</bitOffset>

4094 <
bôWidth
>1</bitWidth>

4095 </
fõld
>

4096 <
fõld
>

4097 <
«me
>
MR16
</name>

4098 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 16</description>

4099 <
bôOff£t
>16</bitOffset>

4100 <
bôWidth
>1</bitWidth>

4101 </
fõld
>

4102 <
fõld
>

4103 <
«me
>
MR17
</name>

4104 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 17</description>

4105 <
bôOff£t
>17</bitOffset>

4106 <
bôWidth
>1</bitWidth>

4107 </
fõld
>

4108 <
fõld
>

4109 <
«me
>
MR18
</name>

4110 <
des¸ùti⁄
>
I¡îru±
 
Mask
 
⁄
 
löe
 18</description>

4111 <
bôOff£t
>18</bitOffset>

4112 <
bôWidth
>1</bitWidth>

4113 </
fõld
>

4114 </
fõlds
>

4117 <
«me
>
EMR
</name>

4118 <
di•œyName
>
EMR
</displayName>

4119 <
des¸ùti⁄
>
Evít
 
mask
 (
EXTI_EMR
)</description>

4120 <
addªssOff£t
>0x4</addressOffset>

4121 <
size
>0x20</size>

4122 <
ac˚ss
>
ªad
-
wrôe
</access>

4123 <
ª£tVÆue
>0x00000000</resetValue>

4124 <
fõlds
>

4125 <
fõld
>

4126 <
«me
>
MR0
</name>

4127 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 0</description>

4128 <
bôOff£t
>0</bitOffset>

4129 <
bôWidth
>1</bitWidth>

4130 </
fõld
>

4131 <
fõld
>

4132 <
«me
>
MR1
</name>

4133 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 1</description>

4134 <
bôOff£t
>1</bitOffset>

4135 <
bôWidth
>1</bitWidth>

4136 </
fõld
>

4137 <
fõld
>

4138 <
«me
>
MR2
</name>

4139 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 2</description>

4140 <
bôOff£t
>2</bitOffset>

4141 <
bôWidth
>1</bitWidth>

4142 </
fõld
>

4143 <
fõld
>

4144 <
«me
>
MR3
</name>

4145 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 3</description>

4146 <
bôOff£t
>3</bitOffset>

4147 <
bôWidth
>1</bitWidth>

4148 </
fõld
>

4149 <
fõld
>

4150 <
«me
>
MR4
</name>

4151 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 4</description>

4152 <
bôOff£t
>4</bitOffset>

4153 <
bôWidth
>1</bitWidth>

4154 </
fõld
>

4155 <
fõld
>

4156 <
«me
>
MR5
</name>

4157 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 5</description>

4158 <
bôOff£t
>5</bitOffset>

4159 <
bôWidth
>1</bitWidth>

4160 </
fõld
>

4161 <
fõld
>

4162 <
«me
>
MR6
</name>

4163 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 6</description>

4164 <
bôOff£t
>6</bitOffset>

4165 <
bôWidth
>1</bitWidth>

4166 </
fõld
>

4167 <
fõld
>

4168 <
«me
>
MR7
</name>

4169 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 7</description>

4170 <
bôOff£t
>7</bitOffset>

4171 <
bôWidth
>1</bitWidth>

4172 </
fõld
>

4173 <
fõld
>

4174 <
«me
>
MR8
</name>

4175 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 8</description>

4176 <
bôOff£t
>8</bitOffset>

4177 <
bôWidth
>1</bitWidth>

4178 </
fõld
>

4179 <
fõld
>

4180 <
«me
>
MR9
</name>

4181 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 9</description>

4182 <
bôOff£t
>9</bitOffset>

4183 <
bôWidth
>1</bitWidth>

4184 </
fõld
>

4185 <
fõld
>

4186 <
«me
>
MR10
</name>

4187 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 10</description>

4188 <
bôOff£t
>10</bitOffset>

4189 <
bôWidth
>1</bitWidth>

4190 </
fõld
>

4191 <
fõld
>

4192 <
«me
>
MR11
</name>

4193 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 11</description>

4194 <
bôOff£t
>11</bitOffset>

4195 <
bôWidth
>1</bitWidth>

4196 </
fõld
>

4197 <
fõld
>

4198 <
«me
>
MR12
</name>

4199 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 12</description>

4200 <
bôOff£t
>12</bitOffset>

4201 <
bôWidth
>1</bitWidth>

4202 </
fõld
>

4203 <
fõld
>

4204 <
«me
>
MR13
</name>

4205 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 13</description>

4206 <
bôOff£t
>13</bitOffset>

4207 <
bôWidth
>1</bitWidth>

4208 </
fõld
>

4209 <
fõld
>

4210 <
«me
>
MR14
</name>

4211 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 14</description>

4212 <
bôOff£t
>14</bitOffset>

4213 <
bôWidth
>1</bitWidth>

4214 </
fõld
>

4215 <
fõld
>

4216 <
«me
>
MR15
</name>

4217 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 15</description>

4218 <
bôOff£t
>15</bitOffset>

4219 <
bôWidth
>1</bitWidth>

4220 </
fõld
>

4221 <
fõld
>

4222 <
«me
>
MR16
</name>

4223 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 16</description>

4224 <
bôOff£t
>16</bitOffset>

4225 <
bôWidth
>1</bitWidth>

4226 </
fõld
>

4227 <
fõld
>

4228 <
«me
>
MR17
</name>

4229 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 17</description>

4230 <
bôOff£t
>17</bitOffset>

4231 <
bôWidth
>1</bitWidth>

4232 </
fõld
>

4233 <
fõld
>

4234 <
«me
>
MR18
</name>

4235 <
des¸ùti⁄
>
Evít
 
Mask
 
⁄
 
löe
 18</description>

4236 <
bôOff£t
>18</bitOffset>

4237 <
bôWidth
>1</bitWidth>

4238 </
fõld
>

4239 </
fõlds
>

4242 <
«me
>
RTSR
</name>

4243 <
di•œyName
>
RTSR
</displayName>

4244 <
des¸ùti⁄
>
Risög
 
Triggî
 
£À˘i⁄
 

4245 (
EXTI_RTSR
)</
des¸ùti⁄
>

4246 <
addªssOff£t
>0x8</addressOffset>

4247 <
size
>0x20</size>

4248 <
ac˚ss
>
ªad
-
wrôe
</access>

4249 <
ª£tVÆue
>0x00000000</resetValue>

4250 <
fõlds
>

4251 <
fõld
>

4252 <
«me
>
TR0
</name>

4253 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4254 
löe
 0</
des¸ùti⁄
>

4255 <
bôOff£t
>0</bitOffset>

4256 <
bôWidth
>1</bitWidth>

4257 </
fõld
>

4258 <
fõld
>

4259 <
«me
>
TR1
</name>

4260 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4261 
löe
 1</
des¸ùti⁄
>

4262 <
bôOff£t
>1</bitOffset>

4263 <
bôWidth
>1</bitWidth>

4264 </
fõld
>

4265 <
fõld
>

4266 <
«me
>
TR2
</name>

4267 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4268 
löe
 2</
des¸ùti⁄
>

4269 <
bôOff£t
>2</bitOffset>

4270 <
bôWidth
>1</bitWidth>

4271 </
fõld
>

4272 <
fõld
>

4273 <
«me
>
TR3
</name>

4274 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4275 
löe
 3</
des¸ùti⁄
>

4276 <
bôOff£t
>3</bitOffset>

4277 <
bôWidth
>1</bitWidth>

4278 </
fõld
>

4279 <
fõld
>

4280 <
«me
>
TR4
</name>

4281 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4282 
löe
 4</
des¸ùti⁄
>

4283 <
bôOff£t
>4</bitOffset>

4284 <
bôWidth
>1</bitWidth>

4285 </
fõld
>

4286 <
fõld
>

4287 <
«me
>
TR5
</name>

4288 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4289 
löe
 5</
des¸ùti⁄
>

4290 <
bôOff£t
>5</bitOffset>

4291 <
bôWidth
>1</bitWidth>

4292 </
fõld
>

4293 <
fõld
>

4294 <
«me
>
TR6
</name>

4295 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4296 
löe
 6</
des¸ùti⁄
>

4297 <
bôOff£t
>6</bitOffset>

4298 <
bôWidth
>1</bitWidth>

4299 </
fõld
>

4300 <
fõld
>

4301 <
«me
>
TR7
</name>

4302 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4303 
löe
 7</
des¸ùti⁄
>

4304 <
bôOff£t
>7</bitOffset>

4305 <
bôWidth
>1</bitWidth>

4306 </
fõld
>

4307 <
fõld
>

4308 <
«me
>
TR8
</name>

4309 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4310 
löe
 8</
des¸ùti⁄
>

4311 <
bôOff£t
>8</bitOffset>

4312 <
bôWidth
>1</bitWidth>

4313 </
fõld
>

4314 <
fõld
>

4315 <
«me
>
TR9
</name>

4316 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4317 
löe
 9</
des¸ùti⁄
>

4318 <
bôOff£t
>9</bitOffset>

4319 <
bôWidth
>1</bitWidth>

4320 </
fõld
>

4321 <
fõld
>

4322 <
«me
>
TR10
</name>

4323 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4324 
löe
 10</
des¸ùti⁄
>

4325 <
bôOff£t
>10</bitOffset>

4326 <
bôWidth
>1</bitWidth>

4327 </
fõld
>

4328 <
fõld
>

4329 <
«me
>
TR11
</name>

4330 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4331 
löe
 11</
des¸ùti⁄
>

4332 <
bôOff£t
>11</bitOffset>

4333 <
bôWidth
>1</bitWidth>

4334 </
fõld
>

4335 <
fõld
>

4336 <
«me
>
TR12
</name>

4337 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4338 
löe
 12</
des¸ùti⁄
>

4339 <
bôOff£t
>12</bitOffset>

4340 <
bôWidth
>1</bitWidth>

4341 </
fõld
>

4342 <
fõld
>

4343 <
«me
>
TR13
</name>

4344 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4345 
löe
 13</
des¸ùti⁄
>

4346 <
bôOff£t
>13</bitOffset>

4347 <
bôWidth
>1</bitWidth>

4348 </
fõld
>

4349 <
fõld
>

4350 <
«me
>
TR14
</name>

4351 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4352 
löe
 14</
des¸ùti⁄
>

4353 <
bôOff£t
>14</bitOffset>

4354 <
bôWidth
>1</bitWidth>

4355 </
fõld
>

4356 <
fõld
>

4357 <
«me
>
TR15
</name>

4358 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4359 
löe
 15</
des¸ùti⁄
>

4360 <
bôOff£t
>15</bitOffset>

4361 <
bôWidth
>1</bitWidth>

4362 </
fõld
>

4363 <
fõld
>

4364 <
«me
>
TR16
</name>

4365 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4366 
löe
 16</
des¸ùti⁄
>

4367 <
bôOff£t
>16</bitOffset>

4368 <
bôWidth
>1</bitWidth>

4369 </
fõld
>

4370 <
fõld
>

4371 <
«me
>
TR17
</name>

4372 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4373 
löe
 17</
des¸ùti⁄
>

4374 <
bôOff£t
>17</bitOffset>

4375 <
bôWidth
>1</bitWidth>

4376 </
fõld
>

4377 <
fõld
>

4378 <
«me
>
TR18
</name>

4379 <
des¸ùti⁄
>
Risög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4380 
löe
 18</
des¸ùti⁄
>

4381 <
bôOff£t
>18</bitOffset>

4382 <
bôWidth
>1</bitWidth>

4383 </
fõld
>

4384 </
fõlds
>

4387 <
«me
>
FTSR
</name>

4388 <
di•œyName
>
FTSR
</displayName>

4389 <
des¸ùti⁄
>
FÆlög
 
Triggî
 
£À˘i⁄
 

4390 (
EXTI_FTSR
)</
des¸ùti⁄
>

4391 <
addªssOff£t
>0xC</addressOffset>

4392 <
size
>0x20</size>

4393 <
ac˚ss
>
ªad
-
wrôe
</access>

4394 <
ª£tVÆue
>0x00000000</resetValue>

4395 <
fõlds
>

4396 <
fõld
>

4397 <
«me
>
TR0
</name>

4398 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4399 
löe
 0</
des¸ùti⁄
>

4400 <
bôOff£t
>0</bitOffset>

4401 <
bôWidth
>1</bitWidth>

4402 </
fõld
>

4403 <
fõld
>

4404 <
«me
>
TR1
</name>

4405 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4406 
löe
 1</
des¸ùti⁄
>

4407 <
bôOff£t
>1</bitOffset>

4408 <
bôWidth
>1</bitWidth>

4409 </
fõld
>

4410 <
fõld
>

4411 <
«me
>
TR2
</name>

4412 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4413 
löe
 2</
des¸ùti⁄
>

4414 <
bôOff£t
>2</bitOffset>

4415 <
bôWidth
>1</bitWidth>

4416 </
fõld
>

4417 <
fõld
>

4418 <
«me
>
TR3
</name>

4419 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4420 
löe
 3</
des¸ùti⁄
>

4421 <
bôOff£t
>3</bitOffset>

4422 <
bôWidth
>1</bitWidth>

4423 </
fõld
>

4424 <
fõld
>

4425 <
«me
>
TR4
</name>

4426 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4427 
löe
 4</
des¸ùti⁄
>

4428 <
bôOff£t
>4</bitOffset>

4429 <
bôWidth
>1</bitWidth>

4430 </
fõld
>

4431 <
fõld
>

4432 <
«me
>
TR5
</name>

4433 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4434 
löe
 5</
des¸ùti⁄
>

4435 <
bôOff£t
>5</bitOffset>

4436 <
bôWidth
>1</bitWidth>

4437 </
fõld
>

4438 <
fõld
>

4439 <
«me
>
TR6
</name>

4440 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4441 
löe
 6</
des¸ùti⁄
>

4442 <
bôOff£t
>6</bitOffset>

4443 <
bôWidth
>1</bitWidth>

4444 </
fõld
>

4445 <
fõld
>

4446 <
«me
>
TR7
</name>

4447 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4448 
löe
 7</
des¸ùti⁄
>

4449 <
bôOff£t
>7</bitOffset>

4450 <
bôWidth
>1</bitWidth>

4451 </
fõld
>

4452 <
fõld
>

4453 <
«me
>
TR8
</name>

4454 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4455 
löe
 8</
des¸ùti⁄
>

4456 <
bôOff£t
>8</bitOffset>

4457 <
bôWidth
>1</bitWidth>

4458 </
fõld
>

4459 <
fõld
>

4460 <
«me
>
TR9
</name>

4461 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4462 
löe
 9</
des¸ùti⁄
>

4463 <
bôOff£t
>9</bitOffset>

4464 <
bôWidth
>1</bitWidth>

4465 </
fõld
>

4466 <
fõld
>

4467 <
«me
>
TR10
</name>

4468 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4469 
löe
 10</
des¸ùti⁄
>

4470 <
bôOff£t
>10</bitOffset>

4471 <
bôWidth
>1</bitWidth>

4472 </
fõld
>

4473 <
fõld
>

4474 <
«me
>
TR11
</name>

4475 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4476 
löe
 11</
des¸ùti⁄
>

4477 <
bôOff£t
>11</bitOffset>

4478 <
bôWidth
>1</bitWidth>

4479 </
fõld
>

4480 <
fõld
>

4481 <
«me
>
TR12
</name>

4482 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4483 
löe
 12</
des¸ùti⁄
>

4484 <
bôOff£t
>12</bitOffset>

4485 <
bôWidth
>1</bitWidth>

4486 </
fõld
>

4487 <
fõld
>

4488 <
«me
>
TR13
</name>

4489 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4490 
löe
 13</
des¸ùti⁄
>

4491 <
bôOff£t
>13</bitOffset>

4492 <
bôWidth
>1</bitWidth>

4493 </
fõld
>

4494 <
fõld
>

4495 <
«me
>
TR14
</name>

4496 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4497 
löe
 14</
des¸ùti⁄
>

4498 <
bôOff£t
>14</bitOffset>

4499 <
bôWidth
>1</bitWidth>

4500 </
fõld
>

4501 <
fõld
>

4502 <
«me
>
TR15
</name>

4503 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4504 
löe
 15</
des¸ùti⁄
>

4505 <
bôOff£t
>15</bitOffset>

4506 <
bôWidth
>1</bitWidth>

4507 </
fõld
>

4508 <
fõld
>

4509 <
«me
>
TR16
</name>

4510 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4511 
löe
 16</
des¸ùti⁄
>

4512 <
bôOff£t
>16</bitOffset>

4513 <
bôWidth
>1</bitWidth>

4514 </
fõld
>

4515 <
fõld
>

4516 <
«me
>
TR17
</name>

4517 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4518 
löe
 17</
des¸ùti⁄
>

4519 <
bôOff£t
>17</bitOffset>

4520 <
bôWidth
>1</bitWidth>

4521 </
fõld
>

4522 <
fõld
>

4523 <
«me
>
TR18
</name>

4524 <
des¸ùti⁄
>
FÆlög
 
åiggî
 
evít
 
c⁄figuøti⁄
 
of


4525 
löe
 18</
des¸ùti⁄
>

4526 <
bôOff£t
>18</bitOffset>

4527 <
bôWidth
>1</bitWidth>

4528 </
fõld
>

4529 </
fõlds
>

4532 <
«me
>
SWIER
</name>

4533 <
di•œyName
>
SWIER
</displayName>

4534 <
des¸ùti⁄
>
So·w¨e
 
öãºu±
 
evít
 

4535 (
EXTI_SWIER
)</
des¸ùti⁄
>

4536 <
addªssOff£t
>0x10</addressOffset>

4537 <
size
>0x20</size>

4538 <
ac˚ss
>
ªad
-
wrôe
</access>

4539 <
ª£tVÆue
>0x00000000</resetValue>

4540 <
fõlds
>

4541 <
fõld
>

4542 <
«me
>
SWIER0
</name>

4543 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4544 0</
des¸ùti⁄
>

4545 <
bôOff£t
>0</bitOffset>

4546 <
bôWidth
>1</bitWidth>

4547 </
fõld
>

4548 <
fõld
>

4549 <
«me
>
SWIER1
</name>

4550 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4551 1</
des¸ùti⁄
>

4552 <
bôOff£t
>1</bitOffset>

4553 <
bôWidth
>1</bitWidth>

4554 </
fõld
>

4555 <
fõld
>

4556 <
«me
>
SWIER2
</name>

4557 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4558 2</
des¸ùti⁄
>

4559 <
bôOff£t
>2</bitOffset>

4560 <
bôWidth
>1</bitWidth>

4561 </
fõld
>

4562 <
fõld
>

4563 <
«me
>
SWIER3
</name>

4564 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4565 3</
des¸ùti⁄
>

4566 <
bôOff£t
>3</bitOffset>

4567 <
bôWidth
>1</bitWidth>

4568 </
fõld
>

4569 <
fõld
>

4570 <
«me
>
SWIER4
</name>

4571 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4572 4</
des¸ùti⁄
>

4573 <
bôOff£t
>4</bitOffset>

4574 <
bôWidth
>1</bitWidth>

4575 </
fõld
>

4576 <
fõld
>

4577 <
«me
>
SWIER5
</name>

4578 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4579 5</
des¸ùti⁄
>

4580 <
bôOff£t
>5</bitOffset>

4581 <
bôWidth
>1</bitWidth>

4582 </
fõld
>

4583 <
fõld
>

4584 <
«me
>
SWIER6
</name>

4585 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4586 6</
des¸ùti⁄
>

4587 <
bôOff£t
>6</bitOffset>

4588 <
bôWidth
>1</bitWidth>

4589 </
fõld
>

4590 <
fõld
>

4591 <
«me
>
SWIER7
</name>

4592 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4593 7</
des¸ùti⁄
>

4594 <
bôOff£t
>7</bitOffset>

4595 <
bôWidth
>1</bitWidth>

4596 </
fõld
>

4597 <
fõld
>

4598 <
«me
>
SWIER8
</name>

4599 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4600 8</
des¸ùti⁄
>

4601 <
bôOff£t
>8</bitOffset>

4602 <
bôWidth
>1</bitWidth>

4603 </
fõld
>

4604 <
fõld
>

4605 <
«me
>
SWIER9
</name>

4606 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4607 9</
des¸ùti⁄
>

4608 <
bôOff£t
>9</bitOffset>

4609 <
bôWidth
>1</bitWidth>

4610 </
fõld
>

4611 <
fõld
>

4612 <
«me
>
SWIER10
</name>

4613 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4614 10</
des¸ùti⁄
>

4615 <
bôOff£t
>10</bitOffset>

4616 <
bôWidth
>1</bitWidth>

4617 </
fõld
>

4618 <
fõld
>

4619 <
«me
>
SWIER11
</name>

4620 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4621 11</
des¸ùti⁄
>

4622 <
bôOff£t
>11</bitOffset>

4623 <
bôWidth
>1</bitWidth>

4624 </
fõld
>

4625 <
fõld
>

4626 <
«me
>
SWIER12
</name>

4627 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4628 12</
des¸ùti⁄
>

4629 <
bôOff£t
>12</bitOffset>

4630 <
bôWidth
>1</bitWidth>

4631 </
fõld
>

4632 <
fõld
>

4633 <
«me
>
SWIER13
</name>

4634 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4635 13</
des¸ùti⁄
>

4636 <
bôOff£t
>13</bitOffset>

4637 <
bôWidth
>1</bitWidth>

4638 </
fõld
>

4639 <
fõld
>

4640 <
«me
>
SWIER14
</name>

4641 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4642 14</
des¸ùti⁄
>

4643 <
bôOff£t
>14</bitOffset>

4644 <
bôWidth
>1</bitWidth>

4645 </
fõld
>

4646 <
fõld
>

4647 <
«me
>
SWIER15
</name>

4648 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4649 15</
des¸ùti⁄
>

4650 <
bôOff£t
>15</bitOffset>

4651 <
bôWidth
>1</bitWidth>

4652 </
fõld
>

4653 <
fõld
>

4654 <
«me
>
SWIER16
</name>

4655 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4656 16</
des¸ùti⁄
>

4657 <
bôOff£t
>16</bitOffset>

4658 <
bôWidth
>1</bitWidth>

4659 </
fõld
>

4660 <
fõld
>

4661 <
«me
>
SWIER17
</name>

4662 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4663 17</
des¸ùti⁄
>

4664 <
bôOff£t
>17</bitOffset>

4665 <
bôWidth
>1</bitWidth>

4666 </
fõld
>

4667 <
fõld
>

4668 <
«me
>
SWIER18
</name>

4669 <
des¸ùti⁄
>
So·w¨e
 
I¡îru±
 
⁄
 
löe


4670 18</
des¸ùti⁄
>

4671 <
bôOff£t
>18</bitOffset>

4672 <
bôWidth
>1</bitWidth>

4673 </
fõld
>

4674 </
fõlds
>

4677 <
«me
>
PR
</name>

4678 <
di•œyName
>
PR
</displayName>

4679 <
des¸ùti⁄
>
Pídög
 (
EXTI_PR
)</description>

4680 <
addªssOff£t
>0x14</addressOffset>

4681 <
size
>0x20</size>

4682 <
ac˚ss
>
ªad
-
wrôe
</access>

4683 <
ª£tVÆue
>0x00000000</resetValue>

4684 <
fõlds
>

4685 <
fõld
>

4686 <
«me
>
PR0
</name>

4687 <
des¸ùti⁄
>
Pídög
 
bô
 0</description>

4688 <
bôOff£t
>0</bitOffset>

4689 <
bôWidth
>1</bitWidth>

4690 </
fõld
>

4691 <
fõld
>

4692 <
«me
>
PR1
</name>

4693 <
des¸ùti⁄
>
Pídög
 
bô
 1</description>

4694 <
bôOff£t
>1</bitOffset>

4695 <
bôWidth
>1</bitWidth>

4696 </
fõld
>

4697 <
fõld
>

4698 <
«me
>
PR2
</name>

4699 <
des¸ùti⁄
>
Pídög
 
bô
 2</description>

4700 <
bôOff£t
>2</bitOffset>

4701 <
bôWidth
>1</bitWidth>

4702 </
fõld
>

4703 <
fõld
>

4704 <
«me
>
PR3
</name>

4705 <
des¸ùti⁄
>
Pídög
 
bô
 3</description>

4706 <
bôOff£t
>3</bitOffset>

4707 <
bôWidth
>1</bitWidth>

4708 </
fõld
>

4709 <
fõld
>

4710 <
«me
>
PR4
</name>

4711 <
des¸ùti⁄
>
Pídög
 
bô
 4</description>

4712 <
bôOff£t
>4</bitOffset>

4713 <
bôWidth
>1</bitWidth>

4714 </
fõld
>

4715 <
fõld
>

4716 <
«me
>
PR5
</name>

4717 <
des¸ùti⁄
>
Pídög
 
bô
 5</description>

4718 <
bôOff£t
>5</bitOffset>

4719 <
bôWidth
>1</bitWidth>

4720 </
fõld
>

4721 <
fõld
>

4722 <
«me
>
PR6
</name>

4723 <
des¸ùti⁄
>
Pídög
 
bô
 6</description>

4724 <
bôOff£t
>6</bitOffset>

4725 <
bôWidth
>1</bitWidth>

4726 </
fõld
>

4727 <
fõld
>

4728 <
«me
>
PR7
</name>

4729 <
des¸ùti⁄
>
Pídög
 
bô
 7</description>

4730 <
bôOff£t
>7</bitOffset>

4731 <
bôWidth
>1</bitWidth>

4732 </
fõld
>

4733 <
fõld
>

4734 <
«me
>
PR8
</name>

4735 <
des¸ùti⁄
>
Pídög
 
bô
 8</description>

4736 <
bôOff£t
>8</bitOffset>

4737 <
bôWidth
>1</bitWidth>

4738 </
fõld
>

4739 <
fõld
>

4740 <
«me
>
PR9
</name>

4741 <
des¸ùti⁄
>
Pídög
 
bô
 9</description>

4742 <
bôOff£t
>9</bitOffset>

4743 <
bôWidth
>1</bitWidth>

4744 </
fõld
>

4745 <
fõld
>

4746 <
«me
>
PR10
</name>

4747 <
des¸ùti⁄
>
Pídög
 
bô
 10</description>

4748 <
bôOff£t
>10</bitOffset>

4749 <
bôWidth
>1</bitWidth>

4750 </
fõld
>

4751 <
fõld
>

4752 <
«me
>
PR11
</name>

4753 <
des¸ùti⁄
>
Pídög
 
bô
 11</description>

4754 <
bôOff£t
>11</bitOffset>

4755 <
bôWidth
>1</bitWidth>

4756 </
fõld
>

4757 <
fõld
>

4758 <
«me
>
PR12
</name>

4759 <
des¸ùti⁄
>
Pídög
 
bô
 12</description>

4760 <
bôOff£t
>12</bitOffset>

4761 <
bôWidth
>1</bitWidth>

4762 </
fõld
>

4763 <
fõld
>

4764 <
«me
>
PR13
</name>

4765 <
des¸ùti⁄
>
Pídög
 
bô
 13</description>

4766 <
bôOff£t
>13</bitOffset>

4767 <
bôWidth
>1</bitWidth>

4768 </
fõld
>

4769 <
fõld
>

4770 <
«me
>
PR14
</name>

4771 <
des¸ùti⁄
>
Pídög
 
bô
 14</description>

4772 <
bôOff£t
>14</bitOffset>

4773 <
bôWidth
>1</bitWidth>

4774 </
fõld
>

4775 <
fõld
>

4776 <
«me
>
PR15
</name>

4777 <
des¸ùti⁄
>
Pídög
 
bô
 15</description>

4778 <
bôOff£t
>15</bitOffset>

4779 <
bôWidth
>1</bitWidth>

4780 </
fõld
>

4781 <
fõld
>

4782 <
«me
>
PR16
</name>

4783 <
des¸ùti⁄
>
Pídög
 
bô
 16</description>

4784 <
bôOff£t
>16</bitOffset>

4785 <
bôWidth
>1</bitWidth>

4786 </
fõld
>

4787 <
fõld
>

4788 <
«me
>
PR17
</name>

4789 <
des¸ùti⁄
>
Pídög
 
bô
 17</description>

4790 <
bôOff£t
>17</bitOffset>

4791 <
bôWidth
>1</bitWidth>

4792 </
fõld
>

4793 <
fõld
>

4794 <
«me
>
PR18
</name>

4795 <
des¸ùti⁄
>
Pídög
 
bô
 18</description>

4796 <
bôOff£t
>18</bitOffset>

4797 <
bôWidth
>1</bitWidth>

4798 </
fõld
>

4799 </
fõlds
>

4801 </
ªgi°îs
>

4802 </
≥rùhîÆ
>

4803 <
≥rùhîÆ
>

4804 <
«me
>
DMA1
</name>

4805 <
des¸ùti⁄
>
DMA
 
c⁄åﬁÀr
</description>

4806 <
groupName
>
DMA
</groupName>

4807 <
ba£Addªss
>0x40020000</baseAddress>

4808 <
addªssBlock
>

4809 <
off£t
>0x0</offset>

4810 <
size
>0x400</size>

4811 <
ußge
>
ªgi°îs
</usage>

4812 </
addªssBlock
>

4813 <
öãºu±
>

4814 <
«me
>
DMA1_Ch™√l1_IRQ
</name>

4815 <
des¸ùti⁄
>
DMA1
 
Ch™√l1
 
globÆ
 
öãºu±
</description>

4816 <
vÆue
>11</value>

4817 </
öãºu±
>

4818 <
öãºu±
>

4819 <
«me
>
DMA1_Ch™√l2_IRQ
</name>

4820 <
des¸ùti⁄
>
DMA1
 
Ch™√l2
 
globÆ
 
öãºu±
</description>

4821 <
vÆue
>12</value>

4822 </
öãºu±
>

4823 <
öãºu±
>

4824 <
«me
>
DMA1_Ch™√l3_IRQ
</name>

4825 <
des¸ùti⁄
>
DMA1
 
Ch™√l3
 
globÆ
 
öãºu±
</description>

4826 <
vÆue
>13</value>

4827 </
öãºu±
>

4828 <
öãºu±
>

4829 <
«me
>
DMA1_Ch™√l4_IRQ
</name>

4830 <
des¸ùti⁄
>
DMA1
 
Ch™√l4
 
globÆ
 
öãºu±
</description>

4831 <
vÆue
>14</value>

4832 </
öãºu±
>

4833 <
öãºu±
>

4834 <
«me
>
DMA1_Ch™√l5_IRQ
</name>

4835 <
des¸ùti⁄
>
DMA1
 
Ch™√l5
 
globÆ
 
öãºu±
</description>

4836 <
vÆue
>15</value>

4837 </
öãºu±
>

4838 <
öãºu±
>

4839 <
«me
>
DMA1_Ch™√l6_IRQ
</name>

4840 <
des¸ùti⁄
>
DMA1
 
Ch™√l6
 
globÆ
 
öãºu±
</description>

4841 <
vÆue
>16</value>

4842 </
öãºu±
>

4843 <
öãºu±
>

4844 <
«me
>
DMA1_Ch™√l7_IRQ
</name>

4845 <
des¸ùti⁄
>
DMA1
 
Ch™√l7
 
globÆ
 
öãºu±
</description>

4846 <
vÆue
>17</value>

4847 </
öãºu±
>

4848 <
ªgi°îs
>

4850 <
«me
>
ISR
</name>

4851 <
di•œyName
>
ISR
</displayName>

4852 <
des¸ùti⁄
>
DMA
 
öãºu±
 
°©us
 

4853 (
DMA_ISR
)</
des¸ùti⁄
>

4854 <
addªssOff£t
>0x0</addressOffset>

4855 <
size
>0x20</size>

4856 <
ac˚ss
>
ªad
-
⁄ly
</access>

4857 <
ª£tVÆue
>0x00000000</resetValue>

4858 <
fõlds
>

4859 <
fõld
>

4860 <
«me
>
GIF1
</name>

4861 <
des¸ùti⁄
>
Ch™√l
 1 
GlobÆ
 
öãºu±


4862 
Êag
</
des¸ùti⁄
>

4863 <
bôOff£t
>0</bitOffset>

4864 <
bôWidth
>1</bitWidth>

4865 </
fõld
>

4866 <
fõld
>

4867 <
«me
>
TCIF1
</name>

4868 <
des¸ùti⁄
>
Ch™√l
 1 
Tøns„r
 
Com∂ëe


4869 
Êag
</
des¸ùti⁄
>

4870 <
bôOff£t
>1</bitOffset>

4871 <
bôWidth
>1</bitWidth>

4872 </
fõld
>

4873 <
fõld
>

4874 <
«me
>
HTIF1
</name>

4875 <
des¸ùti⁄
>
Ch™√l
 1 
HÆf
 
Tøns„r
 
Com∂ëe


4876 
Êag
</
des¸ùti⁄
>

4877 <
bôOff£t
>2</bitOffset>

4878 <
bôWidth
>1</bitWidth>

4879 </
fõld
>

4880 <
fõld
>

4881 <
«me
>
TEIF1
</name>

4882 <
des¸ùti⁄
>
Ch™√l
 1 
Tøns„r
 
Eº‹


4883 
Êag
</
des¸ùti⁄
>

4884 <
bôOff£t
>3</bitOffset>

4885 <
bôWidth
>1</bitWidth>

4886 </
fõld
>

4887 <
fõld
>

4888 <
«me
>
GIF2
</name>

4889 <
des¸ùti⁄
>
Ch™√l
 2 
GlobÆ
 
öãºu±


4890 
Êag
</
des¸ùti⁄
>

4891 <
bôOff£t
>4</bitOffset>

4892 <
bôWidth
>1</bitWidth>

4893 </
fõld
>

4894 <
fõld
>

4895 <
«me
>
TCIF2
</name>

4896 <
des¸ùti⁄
>
Ch™√l
 2 
Tøns„r
 
Com∂ëe


4897 
Êag
</
des¸ùti⁄
>

4898 <
bôOff£t
>5</bitOffset>

4899 <
bôWidth
>1</bitWidth>

4900 </
fõld
>

4901 <
fõld
>

4902 <
«me
>
HTIF2
</name>

4903 <
des¸ùti⁄
>
Ch™√l
 2 
HÆf
 
Tøns„r
 
Com∂ëe


4904 
Êag
</
des¸ùti⁄
>

4905 <
bôOff£t
>6</bitOffset>

4906 <
bôWidth
>1</bitWidth>

4907 </
fõld
>

4908 <
fõld
>

4909 <
«me
>
TEIF2
</name>

4910 <
des¸ùti⁄
>
Ch™√l
 2 
Tøns„r
 
Eº‹


4911 
Êag
</
des¸ùti⁄
>

4912 <
bôOff£t
>7</bitOffset>

4913 <
bôWidth
>1</bitWidth>

4914 </
fõld
>

4915 <
fõld
>

4916 <
«me
>
GIF3
</name>

4917 <
des¸ùti⁄
>
Ch™√l
 3 
GlobÆ
 
öãºu±


4918 
Êag
</
des¸ùti⁄
>

4919 <
bôOff£t
>8</bitOffset>

4920 <
bôWidth
>1</bitWidth>

4921 </
fõld
>

4922 <
fõld
>

4923 <
«me
>
TCIF3
</name>

4924 <
des¸ùti⁄
>
Ch™√l
 3 
Tøns„r
 
Com∂ëe


4925 
Êag
</
des¸ùti⁄
>

4926 <
bôOff£t
>9</bitOffset>

4927 <
bôWidth
>1</bitWidth>

4928 </
fõld
>

4929 <
fõld
>

4930 <
«me
>
HTIF3
</name>

4931 <
des¸ùti⁄
>
Ch™√l
 3 
HÆf
 
Tøns„r
 
Com∂ëe


4932 
Êag
</
des¸ùti⁄
>

4933 <
bôOff£t
>10</bitOffset>

4934 <
bôWidth
>1</bitWidth>

4935 </
fõld
>

4936 <
fõld
>

4937 <
«me
>
TEIF3
</name>

4938 <
des¸ùti⁄
>
Ch™√l
 3 
Tøns„r
 
Eº‹


4939 
Êag
</
des¸ùti⁄
>

4940 <
bôOff£t
>11</bitOffset>

4941 <
bôWidth
>1</bitWidth>

4942 </
fõld
>

4943 <
fõld
>

4944 <
«me
>
GIF4
</name>

4945 <
des¸ùti⁄
>
Ch™√l
 4 
GlobÆ
 
öãºu±


4946 
Êag
</
des¸ùti⁄
>

4947 <
bôOff£t
>12</bitOffset>

4948 <
bôWidth
>1</bitWidth>

4949 </
fõld
>

4950 <
fõld
>

4951 <
«me
>
TCIF4
</name>

4952 <
des¸ùti⁄
>
Ch™√l
 4 
Tøns„r
 
Com∂ëe


4953 
Êag
</
des¸ùti⁄
>

4954 <
bôOff£t
>13</bitOffset>

4955 <
bôWidth
>1</bitWidth>

4956 </
fõld
>

4957 <
fõld
>

4958 <
«me
>
HTIF4
</name>

4959 <
des¸ùti⁄
>
Ch™√l
 4 
HÆf
 
Tøns„r
 
Com∂ëe


4960 
Êag
</
des¸ùti⁄
>

4961 <
bôOff£t
>14</bitOffset>

4962 <
bôWidth
>1</bitWidth>

4963 </
fõld
>

4964 <
fõld
>

4965 <
«me
>
TEIF4
</name>

4966 <
des¸ùti⁄
>
Ch™√l
 4 
Tøns„r
 
Eº‹


4967 
Êag
</
des¸ùti⁄
>

4968 <
bôOff£t
>15</bitOffset>

4969 <
bôWidth
>1</bitWidth>

4970 </
fõld
>

4971 <
fõld
>

4972 <
«me
>
GIF5
</name>

4973 <
des¸ùti⁄
>
Ch™√l
 5 
GlobÆ
 
öãºu±


4974 
Êag
</
des¸ùti⁄
>

4975 <
bôOff£t
>16</bitOffset>

4976 <
bôWidth
>1</bitWidth>

4977 </
fõld
>

4978 <
fõld
>

4979 <
«me
>
TCIF5
</name>

4980 <
des¸ùti⁄
>
Ch™√l
 5 
Tøns„r
 
Com∂ëe


4981 
Êag
</
des¸ùti⁄
>

4982 <
bôOff£t
>17</bitOffset>

4983 <
bôWidth
>1</bitWidth>

4984 </
fõld
>

4985 <
fõld
>

4986 <
«me
>
HTIF5
</name>

4987 <
des¸ùti⁄
>
Ch™√l
 5 
HÆf
 
Tøns„r
 
Com∂ëe


4988 
Êag
</
des¸ùti⁄
>

4989 <
bôOff£t
>18</bitOffset>

4990 <
bôWidth
>1</bitWidth>

4991 </
fõld
>

4992 <
fõld
>

4993 <
«me
>
TEIF5
</name>

4994 <
des¸ùti⁄
>
Ch™√l
 5 
Tøns„r
 
Eº‹


4995 
Êag
</
des¸ùti⁄
>

4996 <
bôOff£t
>19</bitOffset>

4997 <
bôWidth
>1</bitWidth>

4998 </
fõld
>

4999 <
fõld
>

5000 <
«me
>
GIF6
</name>

5001 <
des¸ùti⁄
>
Ch™√l
 6 
GlobÆ
 
öãºu±


5002 
Êag
</
des¸ùti⁄
>

5003 <
bôOff£t
>20</bitOffset>

5004 <
bôWidth
>1</bitWidth>

5005 </
fõld
>

5006 <
fõld
>

5007 <
«me
>
TCIF6
</name>

5008 <
des¸ùti⁄
>
Ch™√l
 6 
Tøns„r
 
Com∂ëe


5009 
Êag
</
des¸ùti⁄
>

5010 <
bôOff£t
>21</bitOffset>

5011 <
bôWidth
>1</bitWidth>

5012 </
fõld
>

5013 <
fõld
>

5014 <
«me
>
HTIF6
</name>

5015 <
des¸ùti⁄
>
Ch™√l
 6 
HÆf
 
Tøns„r
 
Com∂ëe


5016 
Êag
</
des¸ùti⁄
>

5017 <
bôOff£t
>22</bitOffset>

5018 <
bôWidth
>1</bitWidth>

5019 </
fõld
>

5020 <
fõld
>

5021 <
«me
>
TEIF6
</name>

5022 <
des¸ùti⁄
>
Ch™√l
 6 
Tøns„r
 
Eº‹


5023 
Êag
</
des¸ùti⁄
>

5024 <
bôOff£t
>23</bitOffset>

5025 <
bôWidth
>1</bitWidth>

5026 </
fõld
>

5027 <
fõld
>

5028 <
«me
>
GIF7
</name>

5029 <
des¸ùti⁄
>
Ch™√l
 7 
GlobÆ
 
öãºu±


5030 
Êag
</
des¸ùti⁄
>

5031 <
bôOff£t
>24</bitOffset>

5032 <
bôWidth
>1</bitWidth>

5033 </
fõld
>

5034 <
fõld
>

5035 <
«me
>
TCIF7
</name>

5036 <
des¸ùti⁄
>
Ch™√l
 7 
Tøns„r
 
Com∂ëe


5037 
Êag
</
des¸ùti⁄
>

5038 <
bôOff£t
>25</bitOffset>

5039 <
bôWidth
>1</bitWidth>

5040 </
fõld
>

5041 <
fõld
>

5042 <
«me
>
HTIF7
</name>

5043 <
des¸ùti⁄
>
Ch™√l
 7 
HÆf
 
Tøns„r
 
Com∂ëe


5044 
Êag
</
des¸ùti⁄
>

5045 <
bôOff£t
>26</bitOffset>

5046 <
bôWidth
>1</bitWidth>

5047 </
fõld
>

5048 <
fõld
>

5049 <
«me
>
TEIF7
</name>

5050 <
des¸ùti⁄
>
Ch™√l
 7 
Tøns„r
 
Eº‹


5051 
Êag
</
des¸ùti⁄
>

5052 <
bôOff£t
>27</bitOffset>

5053 <
bôWidth
>1</bitWidth>

5054 </
fõld
>

5055 </
fõlds
>

5058 <
«me
>
IFCR
</name>

5059 <
di•œyName
>
IFCR
</displayName>

5060 <
des¸ùti⁄
>
DMA
 
öãºu±
 
Êag
 
˛ór
 

5061 (
DMA_IFCR
)</
des¸ùti⁄
>

5062 <
addªssOff£t
>0x4</addressOffset>

5063 <
size
>0x20</size>

5064 <
ac˚ss
>
wrôe
-
⁄ly
</access>

5065 <
ª£tVÆue
>0x00000000</resetValue>

5066 <
fõlds
>

5067 <
fõld
>

5068 <
«me
>
CGIF1
</name>

5069 <
des¸ùti⁄
>
Ch™√l
 1 
GlobÆ
 
öãºu±


5070 
˛ór
</
des¸ùti⁄
>

5071 <
bôOff£t
>0</bitOffset>

5072 <
bôWidth
>1</bitWidth>

5073 </
fõld
>

5074 <
fõld
>

5075 <
«me
>
CGIF2
</name>

5076 <
des¸ùti⁄
>
Ch™√l
 2 
GlobÆ
 
öãºu±


5077 
˛ór
</
des¸ùti⁄
>

5078 <
bôOff£t
>4</bitOffset>

5079 <
bôWidth
>1</bitWidth>

5080 </
fõld
>

5081 <
fõld
>

5082 <
«me
>
CGIF3
</name>

5083 <
des¸ùti⁄
>
Ch™√l
 3 
GlobÆ
 
öãºu±


5084 
˛ór
</
des¸ùti⁄
>

5085 <
bôOff£t
>8</bitOffset>

5086 <
bôWidth
>1</bitWidth>

5087 </
fõld
>

5088 <
fõld
>

5089 <
«me
>
CGIF4
</name>

5090 <
des¸ùti⁄
>
Ch™√l
 4 
GlobÆ
 
öãºu±


5091 
˛ór
</
des¸ùti⁄
>

5092 <
bôOff£t
>12</bitOffset>

5093 <
bôWidth
>1</bitWidth>

5094 </
fõld
>

5095 <
fõld
>

5096 <
«me
>
CGIF5
</name>

5097 <
des¸ùti⁄
>
Ch™√l
 5 
GlobÆ
 
öãºu±


5098 
˛ór
</
des¸ùti⁄
>

5099 <
bôOff£t
>16</bitOffset>

5100 <
bôWidth
>1</bitWidth>

5101 </
fõld
>

5102 <
fõld
>

5103 <
«me
>
CGIF6
</name>

5104 <
des¸ùti⁄
>
Ch™√l
 6 
GlobÆ
 
öãºu±


5105 
˛ór
</
des¸ùti⁄
>

5106 <
bôOff£t
>20</bitOffset>

5107 <
bôWidth
>1</bitWidth>

5108 </
fõld
>

5109 <
fõld
>

5110 <
«me
>
CGIF7
</name>

5111 <
des¸ùti⁄
>
Ch™√l
 7 
GlobÆ
 
öãºu±


5112 
˛ór
</
des¸ùti⁄
>

5113 <
bôOff£t
>24</bitOffset>

5114 <
bôWidth
>1</bitWidth>

5115 </
fõld
>

5116 <
fõld
>

5117 <
«me
>
CTCIF1
</name>

5118 <
des¸ùti⁄
>
Ch™√l
 1 
Tøns„r
 
Com∂ëe


5119 
˛ór
</
des¸ùti⁄
>

5120 <
bôOff£t
>1</bitOffset>

5121 <
bôWidth
>1</bitWidth>

5122 </
fõld
>

5123 <
fõld
>

5124 <
«me
>
CTCIF2
</name>

5125 <
des¸ùti⁄
>
Ch™√l
 2 
Tøns„r
 
Com∂ëe


5126 
˛ór
</
des¸ùti⁄
>

5127 <
bôOff£t
>5</bitOffset>

5128 <
bôWidth
>1</bitWidth>

5129 </
fõld
>

5130 <
fõld
>

5131 <
«me
>
CTCIF3
</name>

5132 <
des¸ùti⁄
>
Ch™√l
 3 
Tøns„r
 
Com∂ëe


5133 
˛ór
</
des¸ùti⁄
>

5134 <
bôOff£t
>9</bitOffset>

5135 <
bôWidth
>1</bitWidth>

5136 </
fõld
>

5137 <
fõld
>

5138 <
«me
>
CTCIF4
</name>

5139 <
des¸ùti⁄
>
Ch™√l
 4 
Tøns„r
 
Com∂ëe


5140 
˛ór
</
des¸ùti⁄
>

5141 <
bôOff£t
>13</bitOffset>

5142 <
bôWidth
>1</bitWidth>

5143 </
fõld
>

5144 <
fõld
>

5145 <
«me
>
CTCIF5
</name>

5146 <
des¸ùti⁄
>
Ch™√l
 5 
Tøns„r
 
Com∂ëe


5147 
˛ór
</
des¸ùti⁄
>

5148 <
bôOff£t
>17</bitOffset>

5149 <
bôWidth
>1</bitWidth>

5150 </
fõld
>

5151 <
fõld
>

5152 <
«me
>
CTCIF6
</name>

5153 <
des¸ùti⁄
>
Ch™√l
 6 
Tøns„r
 
Com∂ëe


5154 
˛ór
</
des¸ùti⁄
>

5155 <
bôOff£t
>21</bitOffset>

5156 <
bôWidth
>1</bitWidth>

5157 </
fõld
>

5158 <
fõld
>

5159 <
«me
>
CTCIF7
</name>

5160 <
des¸ùti⁄
>
Ch™√l
 7 
Tøns„r
 
Com∂ëe


5161 
˛ór
</
des¸ùti⁄
>

5162 <
bôOff£t
>25</bitOffset>

5163 <
bôWidth
>1</bitWidth>

5164 </
fõld
>

5165 <
fõld
>

5166 <
«me
>
CHTIF1
</name>

5167 <
des¸ùti⁄
>
Ch™√l
 1 
HÆf
 
Tøns„r


5168 
˛ór
</
des¸ùti⁄
>

5169 <
bôOff£t
>2</bitOffset>

5170 <
bôWidth
>1</bitWidth>

5171 </
fõld
>

5172 <
fõld
>

5173 <
«me
>
CHTIF2
</name>

5174 <
des¸ùti⁄
>
Ch™√l
 2 
HÆf
 
Tøns„r


5175 
˛ór
</
des¸ùti⁄
>

5176 <
bôOff£t
>6</bitOffset>

5177 <
bôWidth
>1</bitWidth>

5178 </
fõld
>

5179 <
fõld
>

5180 <
«me
>
CHTIF3
</name>

5181 <
des¸ùti⁄
>
Ch™√l
 3 
HÆf
 
Tøns„r


5182 
˛ór
</
des¸ùti⁄
>

5183 <
bôOff£t
>10</bitOffset>

5184 <
bôWidth
>1</bitWidth>

5185 </
fõld
>

5186 <
fõld
>

5187 <
«me
>
CHTIF4
</name>

5188 <
des¸ùti⁄
>
Ch™√l
 4 
HÆf
 
Tøns„r


5189 
˛ór
</
des¸ùti⁄
>

5190 <
bôOff£t
>14</bitOffset>

5191 <
bôWidth
>1</bitWidth>

5192 </
fõld
>

5193 <
fõld
>

5194 <
«me
>
CHTIF5
</name>

5195 <
des¸ùti⁄
>
Ch™√l
 5 
HÆf
 
Tøns„r


5196 
˛ór
</
des¸ùti⁄
>

5197 <
bôOff£t
>18</bitOffset>

5198 <
bôWidth
>1</bitWidth>

5199 </
fõld
>

5200 <
fõld
>

5201 <
«me
>
CHTIF6
</name>

5202 <
des¸ùti⁄
>
Ch™√l
 6 
HÆf
 
Tøns„r


5203 
˛ór
</
des¸ùti⁄
>

5204 <
bôOff£t
>22</bitOffset>

5205 <
bôWidth
>1</bitWidth>

5206 </
fõld
>

5207 <
fõld
>

5208 <
«me
>
CHTIF7
</name>

5209 <
des¸ùti⁄
>
Ch™√l
 7 
HÆf
 
Tøns„r


5210 
˛ór
</
des¸ùti⁄
>

5211 <
bôOff£t
>26</bitOffset>

5212 <
bôWidth
>1</bitWidth>

5213 </
fõld
>

5214 <
fõld
>

5215 <
«me
>
CTEIF1
</name>

5216 <
des¸ùti⁄
>
Ch™√l
 1 
Tøns„r
 
Eº‹


5217 
˛ór
</
des¸ùti⁄
>

5218 <
bôOff£t
>3</bitOffset>

5219 <
bôWidth
>1</bitWidth>

5220 </
fõld
>

5221 <
fõld
>

5222 <
«me
>
CTEIF2
</name>

5223 <
des¸ùti⁄
>
Ch™√l
 2 
Tøns„r
 
Eº‹


5224 
˛ór
</
des¸ùti⁄
>

5225 <
bôOff£t
>7</bitOffset>

5226 <
bôWidth
>1</bitWidth>

5227 </
fõld
>

5228 <
fõld
>

5229 <
«me
>
CTEIF3
</name>

5230 <
des¸ùti⁄
>
Ch™√l
 3 
Tøns„r
 
Eº‹


5231 
˛ór
</
des¸ùti⁄
>

5232 <
bôOff£t
>11</bitOffset>

5233 <
bôWidth
>1</bitWidth>

5234 </
fõld
>

5235 <
fõld
>

5236 <
«me
>
CTEIF4
</name>

5237 <
des¸ùti⁄
>
Ch™√l
 4 
Tøns„r
 
Eº‹


5238 
˛ór
</
des¸ùti⁄
>

5239 <
bôOff£t
>15</bitOffset>

5240 <
bôWidth
>1</bitWidth>

5241 </
fõld
>

5242 <
fõld
>

5243 <
«me
>
CTEIF5
</name>

5244 <
des¸ùti⁄
>
Ch™√l
 5 
Tøns„r
 
Eº‹


5245 
˛ór
</
des¸ùti⁄
>

5246 <
bôOff£t
>19</bitOffset>

5247 <
bôWidth
>1</bitWidth>

5248 </
fõld
>

5249 <
fõld
>

5250 <
«me
>
CTEIF6
</name>

5251 <
des¸ùti⁄
>
Ch™√l
 6 
Tøns„r
 
Eº‹


5252 
˛ór
</
des¸ùti⁄
>

5253 <
bôOff£t
>23</bitOffset>

5254 <
bôWidth
>1</bitWidth>

5255 </
fõld
>

5256 <
fõld
>

5257 <
«me
>
CTEIF7
</name>

5258 <
des¸ùti⁄
>
Ch™√l
 7 
Tøns„r
 
Eº‹


5259 
˛ór
</
des¸ùti⁄
>

5260 <
bôOff£t
>27</bitOffset>

5261 <
bôWidth
>1</bitWidth>

5262 </
fõld
>

5263 </
fõlds
>

5266 <
«me
>
CCR1
</name>

5267 <
di•œyName
>
CCR1
</displayName>

5268 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

5269 (
DMA_CCR
)</
des¸ùti⁄
>

5270 <
addªssOff£t
>0x8</addressOffset>

5271 <
size
>0x20</size>

5272 <
ac˚ss
>
ªad
-
wrôe
</access>

5273 <
ª£tVÆue
>0x00000000</resetValue>

5274 <
fõlds
>

5275 <
fõld
>

5276 <
«me
>
EN
</name>

5277 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

5278 <
bôOff£t
>0</bitOffset>

5279 <
bôWidth
>1</bitWidth>

5280 </
fõld
>

5281 <
fõld
>

5282 <
«me
>
TCIE
</name>

5283 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


5284 
íabÀ
</
des¸ùti⁄
>

5285 <
bôOff£t
>1</bitOffset>

5286 <
bôWidth
>1</bitWidth>

5287 </
fõld
>

5288 <
fõld
>

5289 <
«me
>
HTIE
</name>

5290 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


5291 
íabÀ
</
des¸ùti⁄
>

5292 <
bôOff£t
>2</bitOffset>

5293 <
bôWidth
>1</bitWidth>

5294 </
fõld
>

5295 <
fõld
>

5296 <
«me
>
TEIE
</name>

5297 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


5298 
íabÀ
</
des¸ùti⁄
>

5299 <
bôOff£t
>3</bitOffset>

5300 <
bôWidth
>1</bitWidth>

5301 </
fõld
>

5302 <
fõld
>

5303 <
«me
>
DIR
</name>

5304 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

5305 <
bôOff£t
>4</bitOffset>

5306 <
bôWidth
>1</bitWidth>

5307 </
fõld
>

5308 <
fõld
>

5309 <
«me
>
CIRC
</name>

5310 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

5311 <
bôOff£t
>5</bitOffset>

5312 <
bôWidth
>1</bitWidth>

5313 </
fõld
>

5314 <
fõld
>

5315 <
«me
>
PINC
</name>

5316 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

5317 <
bôOff£t
>6</bitOffset>

5318 <
bôWidth
>1</bitWidth>

5319 </
fõld
>

5320 <
fõld
>

5321 <
«me
>
MINC
</name>

5322 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

5323 <
bôOff£t
>7</bitOffset>

5324 <
bôWidth
>1</bitWidth>

5325 </
fõld
>

5326 <
fõld
>

5327 <
«me
>
PSIZE
</name>

5328 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

5329 <
bôOff£t
>8</bitOffset>

5330 <
bôWidth
>2</bitWidth>

5331 </
fõld
>

5332 <
fõld
>

5333 <
«me
>
MSIZE
</name>

5334 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

5335 <
bôOff£t
>10</bitOffset>

5336 <
bôWidth
>2</bitWidth>

5337 </
fõld
>

5338 <
fõld
>

5339 <
«me
>
PL
</name>

5340 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

5341 <
bôOff£t
>12</bitOffset>

5342 <
bôWidth
>2</bitWidth>

5343 </
fõld
>

5344 <
fõld
>

5345 <
«me
>
MEM2MEM
</name>

5346 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

5347 <
bôOff£t
>14</bitOffset>

5348 <
bôWidth
>1</bitWidth>

5349 </
fõld
>

5350 </
fõlds
>

5353 <
«me
>
CNDTR1
</name>

5354 <
di•œyName
>
CNDTR1
</displayName>

5355 <
des¸ùti⁄
>
DMA
 
ch™√l
 1 
numbî
 
of
 
d©a


5356 </
des¸ùti⁄
>

5357 <
addªssOff£t
>0xC</addressOffset>

5358 <
size
>0x20</size>

5359 <
ac˚ss
>
ªad
-
wrôe
</access>

5360 <
ª£tVÆue
>0x00000000</resetValue>

5361 <
fõlds
>

5362 <
fõld
>

5363 <
«me
>
NDT
</name>

5364 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

5365 <
bôOff£t
>0</bitOffset>

5366 <
bôWidth
>16</bitWidth>

5367 </
fõld
>

5368 </
fõlds
>

5371 <
«me
>
CPAR1
</name>

5372 <
di•œyName
>
CPAR1
</displayName>

5373 <
des¸ùti⁄
>
DMA
 
ch™√l
 1 
≥rùhîÆ
 
addªss


5374 </
des¸ùti⁄
>

5375 <
addªssOff£t
>0x10</addressOffset>

5376 <
size
>0x20</size>

5377 <
ac˚ss
>
ªad
-
wrôe
</access>

5378 <
ª£tVÆue
>0x00000000</resetValue>

5379 <
fõlds
>

5380 <
fõld
>

5381 <
«me
>
PA
</name>

5382 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

5383 <
bôOff£t
>0</bitOffset>

5384 <
bôWidth
>32</bitWidth>

5385 </
fõld
>

5386 </
fõlds
>

5389 <
«me
>
CMAR1
</name>

5390 <
di•œyName
>
CMAR1
</displayName>

5391 <
des¸ùti⁄
>
DMA
 
ch™√l
 1 
mem‹y
 
addªss


5392 </
des¸ùti⁄
>

5393 <
addªssOff£t
>0x14</addressOffset>

5394 <
size
>0x20</size>

5395 <
ac˚ss
>
ªad
-
wrôe
</access>

5396 <
ª£tVÆue
>0x00000000</resetValue>

5397 <
fõlds
>

5398 <
fõld
>

5399 <
«me
>
MA
</name>

5400 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

5401 <
bôOff£t
>0</bitOffset>

5402 <
bôWidth
>32</bitWidth>

5403 </
fõld
>

5404 </
fõlds
>

5407 <
«me
>
CCR2
</name>

5408 <
di•œyName
>
CCR2
</displayName>

5409 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

5410 (
DMA_CCR
)</
des¸ùti⁄
>

5411 <
addªssOff£t
>0x1C</addressOffset>

5412 <
size
>0x20</size>

5413 <
ac˚ss
>
ªad
-
wrôe
</access>

5414 <
ª£tVÆue
>0x00000000</resetValue>

5415 <
fõlds
>

5416 <
fõld
>

5417 <
«me
>
EN
</name>

5418 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

5419 <
bôOff£t
>0</bitOffset>

5420 <
bôWidth
>1</bitWidth>

5421 </
fõld
>

5422 <
fõld
>

5423 <
«me
>
TCIE
</name>

5424 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


5425 
íabÀ
</
des¸ùti⁄
>

5426 <
bôOff£t
>1</bitOffset>

5427 <
bôWidth
>1</bitWidth>

5428 </
fõld
>

5429 <
fõld
>

5430 <
«me
>
HTIE
</name>

5431 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


5432 
íabÀ
</
des¸ùti⁄
>

5433 <
bôOff£t
>2</bitOffset>

5434 <
bôWidth
>1</bitWidth>

5435 </
fõld
>

5436 <
fõld
>

5437 <
«me
>
TEIE
</name>

5438 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


5439 
íabÀ
</
des¸ùti⁄
>

5440 <
bôOff£t
>3</bitOffset>

5441 <
bôWidth
>1</bitWidth>

5442 </
fõld
>

5443 <
fõld
>

5444 <
«me
>
DIR
</name>

5445 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

5446 <
bôOff£t
>4</bitOffset>

5447 <
bôWidth
>1</bitWidth>

5448 </
fõld
>

5449 <
fõld
>

5450 <
«me
>
CIRC
</name>

5451 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

5452 <
bôOff£t
>5</bitOffset>

5453 <
bôWidth
>1</bitWidth>

5454 </
fõld
>

5455 <
fõld
>

5456 <
«me
>
PINC
</name>

5457 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

5458 <
bôOff£t
>6</bitOffset>

5459 <
bôWidth
>1</bitWidth>

5460 </
fõld
>

5461 <
fõld
>

5462 <
«me
>
MINC
</name>

5463 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

5464 <
bôOff£t
>7</bitOffset>

5465 <
bôWidth
>1</bitWidth>

5466 </
fõld
>

5467 <
fõld
>

5468 <
«me
>
PSIZE
</name>

5469 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

5470 <
bôOff£t
>8</bitOffset>

5471 <
bôWidth
>2</bitWidth>

5472 </
fõld
>

5473 <
fõld
>

5474 <
«me
>
MSIZE
</name>

5475 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

5476 <
bôOff£t
>10</bitOffset>

5477 <
bôWidth
>2</bitWidth>

5478 </
fõld
>

5479 <
fõld
>

5480 <
«me
>
PL
</name>

5481 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

5482 <
bôOff£t
>12</bitOffset>

5483 <
bôWidth
>2</bitWidth>

5484 </
fõld
>

5485 <
fõld
>

5486 <
«me
>
MEM2MEM
</name>

5487 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

5488 <
bôOff£t
>14</bitOffset>

5489 <
bôWidth
>1</bitWidth>

5490 </
fõld
>

5491 </
fõlds
>

5494 <
«me
>
CNDTR2
</name>

5495 <
di•œyName
>
CNDTR2
</displayName>

5496 <
des¸ùti⁄
>
DMA
 
ch™√l
 2 
numbî
 
of
 
d©a


5497 </
des¸ùti⁄
>

5498 <
addªssOff£t
>0x20</addressOffset>

5499 <
size
>0x20</size>

5500 <
ac˚ss
>
ªad
-
wrôe
</access>

5501 <
ª£tVÆue
>0x00000000</resetValue>

5502 <
fõlds
>

5503 <
fõld
>

5504 <
«me
>
NDT
</name>

5505 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

5506 <
bôOff£t
>0</bitOffset>

5507 <
bôWidth
>16</bitWidth>

5508 </
fõld
>

5509 </
fõlds
>

5512 <
«me
>
CPAR2
</name>

5513 <
di•œyName
>
CPAR2
</displayName>

5514 <
des¸ùti⁄
>
DMA
 
ch™√l
 2 
≥rùhîÆ
 
addªss


5515 </
des¸ùti⁄
>

5516 <
addªssOff£t
>0x24</addressOffset>

5517 <
size
>0x20</size>

5518 <
ac˚ss
>
ªad
-
wrôe
</access>

5519 <
ª£tVÆue
>0x00000000</resetValue>

5520 <
fõlds
>

5521 <
fõld
>

5522 <
«me
>
PA
</name>

5523 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

5524 <
bôOff£t
>0</bitOffset>

5525 <
bôWidth
>32</bitWidth>

5526 </
fõld
>

5527 </
fõlds
>

5530 <
«me
>
CMAR2
</name>

5531 <
di•œyName
>
CMAR2
</displayName>

5532 <
des¸ùti⁄
>
DMA
 
ch™√l
 2 
mem‹y
 
addªss


5533 </
des¸ùti⁄
>

5534 <
addªssOff£t
>0x28</addressOffset>

5535 <
size
>0x20</size>

5536 <
ac˚ss
>
ªad
-
wrôe
</access>

5537 <
ª£tVÆue
>0x00000000</resetValue>

5538 <
fõlds
>

5539 <
fõld
>

5540 <
«me
>
MA
</name>

5541 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

5542 <
bôOff£t
>0</bitOffset>

5543 <
bôWidth
>32</bitWidth>

5544 </
fõld
>

5545 </
fõlds
>

5548 <
«me
>
CCR3
</name>

5549 <
di•œyName
>
CCR3
</displayName>

5550 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

5551 (
DMA_CCR
)</
des¸ùti⁄
>

5552 <
addªssOff£t
>0x30</addressOffset>

5553 <
size
>0x20</size>

5554 <
ac˚ss
>
ªad
-
wrôe
</access>

5555 <
ª£tVÆue
>0x00000000</resetValue>

5556 <
fõlds
>

5557 <
fõld
>

5558 <
«me
>
EN
</name>

5559 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

5560 <
bôOff£t
>0</bitOffset>

5561 <
bôWidth
>1</bitWidth>

5562 </
fõld
>

5563 <
fõld
>

5564 <
«me
>
TCIE
</name>

5565 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


5566 
íabÀ
</
des¸ùti⁄
>

5567 <
bôOff£t
>1</bitOffset>

5568 <
bôWidth
>1</bitWidth>

5569 </
fõld
>

5570 <
fõld
>

5571 <
«me
>
HTIE
</name>

5572 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


5573 
íabÀ
</
des¸ùti⁄
>

5574 <
bôOff£t
>2</bitOffset>

5575 <
bôWidth
>1</bitWidth>

5576 </
fõld
>

5577 <
fõld
>

5578 <
«me
>
TEIE
</name>

5579 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


5580 
íabÀ
</
des¸ùti⁄
>

5581 <
bôOff£t
>3</bitOffset>

5582 <
bôWidth
>1</bitWidth>

5583 </
fõld
>

5584 <
fõld
>

5585 <
«me
>
DIR
</name>

5586 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

5587 <
bôOff£t
>4</bitOffset>

5588 <
bôWidth
>1</bitWidth>

5589 </
fõld
>

5590 <
fõld
>

5591 <
«me
>
CIRC
</name>

5592 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

5593 <
bôOff£t
>5</bitOffset>

5594 <
bôWidth
>1</bitWidth>

5595 </
fõld
>

5596 <
fõld
>

5597 <
«me
>
PINC
</name>

5598 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

5599 <
bôOff£t
>6</bitOffset>

5600 <
bôWidth
>1</bitWidth>

5601 </
fõld
>

5602 <
fõld
>

5603 <
«me
>
MINC
</name>

5604 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

5605 <
bôOff£t
>7</bitOffset>

5606 <
bôWidth
>1</bitWidth>

5607 </
fõld
>

5608 <
fõld
>

5609 <
«me
>
PSIZE
</name>

5610 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

5611 <
bôOff£t
>8</bitOffset>

5612 <
bôWidth
>2</bitWidth>

5613 </
fõld
>

5614 <
fõld
>

5615 <
«me
>
MSIZE
</name>

5616 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

5617 <
bôOff£t
>10</bitOffset>

5618 <
bôWidth
>2</bitWidth>

5619 </
fõld
>

5620 <
fõld
>

5621 <
«me
>
PL
</name>

5622 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

5623 <
bôOff£t
>12</bitOffset>

5624 <
bôWidth
>2</bitWidth>

5625 </
fõld
>

5626 <
fõld
>

5627 <
«me
>
MEM2MEM
</name>

5628 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

5629 <
bôOff£t
>14</bitOffset>

5630 <
bôWidth
>1</bitWidth>

5631 </
fõld
>

5632 </
fõlds
>

5635 <
«me
>
CNDTR3
</name>

5636 <
di•œyName
>
CNDTR3
</displayName>

5637 <
des¸ùti⁄
>
DMA
 
ch™√l
 3 
numbî
 
of
 
d©a


5638 </
des¸ùti⁄
>

5639 <
addªssOff£t
>0x34</addressOffset>

5640 <
size
>0x20</size>

5641 <
ac˚ss
>
ªad
-
wrôe
</access>

5642 <
ª£tVÆue
>0x00000000</resetValue>

5643 <
fõlds
>

5644 <
fõld
>

5645 <
«me
>
NDT
</name>

5646 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

5647 <
bôOff£t
>0</bitOffset>

5648 <
bôWidth
>16</bitWidth>

5649 </
fõld
>

5650 </
fõlds
>

5653 <
«me
>
CPAR3
</name>

5654 <
di•œyName
>
CPAR3
</displayName>

5655 <
des¸ùti⁄
>
DMA
 
ch™√l
 3 
≥rùhîÆ
 
addªss


5656 </
des¸ùti⁄
>

5657 <
addªssOff£t
>0x38</addressOffset>

5658 <
size
>0x20</size>

5659 <
ac˚ss
>
ªad
-
wrôe
</access>

5660 <
ª£tVÆue
>0x00000000</resetValue>

5661 <
fõlds
>

5662 <
fõld
>

5663 <
«me
>
PA
</name>

5664 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

5665 <
bôOff£t
>0</bitOffset>

5666 <
bôWidth
>32</bitWidth>

5667 </
fõld
>

5668 </
fõlds
>

5671 <
«me
>
CMAR3
</name>

5672 <
di•œyName
>
CMAR3
</displayName>

5673 <
des¸ùti⁄
>
DMA
 
ch™√l
 3 
mem‹y
 
addªss


5674 </
des¸ùti⁄
>

5675 <
addªssOff£t
>0x3C</addressOffset>

5676 <
size
>0x20</size>

5677 <
ac˚ss
>
ªad
-
wrôe
</access>

5678 <
ª£tVÆue
>0x00000000</resetValue>

5679 <
fõlds
>

5680 <
fõld
>

5681 <
«me
>
MA
</name>

5682 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

5683 <
bôOff£t
>0</bitOffset>

5684 <
bôWidth
>32</bitWidth>

5685 </
fõld
>

5686 </
fõlds
>

5689 <
«me
>
CCR4
</name>

5690 <
di•œyName
>
CCR4
</displayName>

5691 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

5692 (
DMA_CCR
)</
des¸ùti⁄
>

5693 <
addªssOff£t
>0x44</addressOffset>

5694 <
size
>0x20</size>

5695 <
ac˚ss
>
ªad
-
wrôe
</access>

5696 <
ª£tVÆue
>0x00000000</resetValue>

5697 <
fõlds
>

5698 <
fõld
>

5699 <
«me
>
EN
</name>

5700 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

5701 <
bôOff£t
>0</bitOffset>

5702 <
bôWidth
>1</bitWidth>

5703 </
fõld
>

5704 <
fõld
>

5705 <
«me
>
TCIE
</name>

5706 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


5707 
íabÀ
</
des¸ùti⁄
>

5708 <
bôOff£t
>1</bitOffset>

5709 <
bôWidth
>1</bitWidth>

5710 </
fõld
>

5711 <
fõld
>

5712 <
«me
>
HTIE
</name>

5713 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


5714 
íabÀ
</
des¸ùti⁄
>

5715 <
bôOff£t
>2</bitOffset>

5716 <
bôWidth
>1</bitWidth>

5717 </
fõld
>

5718 <
fõld
>

5719 <
«me
>
TEIE
</name>

5720 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


5721 
íabÀ
</
des¸ùti⁄
>

5722 <
bôOff£t
>3</bitOffset>

5723 <
bôWidth
>1</bitWidth>

5724 </
fõld
>

5725 <
fõld
>

5726 <
«me
>
DIR
</name>

5727 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

5728 <
bôOff£t
>4</bitOffset>

5729 <
bôWidth
>1</bitWidth>

5730 </
fõld
>

5731 <
fõld
>

5732 <
«me
>
CIRC
</name>

5733 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

5734 <
bôOff£t
>5</bitOffset>

5735 <
bôWidth
>1</bitWidth>

5736 </
fõld
>

5737 <
fõld
>

5738 <
«me
>
PINC
</name>

5739 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

5740 <
bôOff£t
>6</bitOffset>

5741 <
bôWidth
>1</bitWidth>

5742 </
fõld
>

5743 <
fõld
>

5744 <
«me
>
MINC
</name>

5745 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

5746 <
bôOff£t
>7</bitOffset>

5747 <
bôWidth
>1</bitWidth>

5748 </
fõld
>

5749 <
fõld
>

5750 <
«me
>
PSIZE
</name>

5751 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

5752 <
bôOff£t
>8</bitOffset>

5753 <
bôWidth
>2</bitWidth>

5754 </
fõld
>

5755 <
fõld
>

5756 <
«me
>
MSIZE
</name>

5757 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

5758 <
bôOff£t
>10</bitOffset>

5759 <
bôWidth
>2</bitWidth>

5760 </
fõld
>

5761 <
fõld
>

5762 <
«me
>
PL
</name>

5763 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

5764 <
bôOff£t
>12</bitOffset>

5765 <
bôWidth
>2</bitWidth>

5766 </
fõld
>

5767 <
fõld
>

5768 <
«me
>
MEM2MEM
</name>

5769 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

5770 <
bôOff£t
>14</bitOffset>

5771 <
bôWidth
>1</bitWidth>

5772 </
fõld
>

5773 </
fõlds
>

5776 <
«me
>
CNDTR4
</name>

5777 <
di•œyName
>
CNDTR4
</displayName>

5778 <
des¸ùti⁄
>
DMA
 
ch™√l
 4 
numbî
 
of
 
d©a


5779 </
des¸ùti⁄
>

5780 <
addªssOff£t
>0x48</addressOffset>

5781 <
size
>0x20</size>

5782 <
ac˚ss
>
ªad
-
wrôe
</access>

5783 <
ª£tVÆue
>0x00000000</resetValue>

5784 <
fõlds
>

5785 <
fõld
>

5786 <
«me
>
NDT
</name>

5787 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

5788 <
bôOff£t
>0</bitOffset>

5789 <
bôWidth
>16</bitWidth>

5790 </
fõld
>

5791 </
fõlds
>

5794 <
«me
>
CPAR4
</name>

5795 <
di•œyName
>
CPAR4
</displayName>

5796 <
des¸ùti⁄
>
DMA
 
ch™√l
 4 
≥rùhîÆ
 
addªss


5797 </
des¸ùti⁄
>

5798 <
addªssOff£t
>0x4C</addressOffset>

5799 <
size
>0x20</size>

5800 <
ac˚ss
>
ªad
-
wrôe
</access>

5801 <
ª£tVÆue
>0x00000000</resetValue>

5802 <
fõlds
>

5803 <
fõld
>

5804 <
«me
>
PA
</name>

5805 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

5806 <
bôOff£t
>0</bitOffset>

5807 <
bôWidth
>32</bitWidth>

5808 </
fõld
>

5809 </
fõlds
>

5812 <
«me
>
CMAR4
</name>

5813 <
di•œyName
>
CMAR4
</displayName>

5814 <
des¸ùti⁄
>
DMA
 
ch™√l
 4 
mem‹y
 
addªss


5815 </
des¸ùti⁄
>

5816 <
addªssOff£t
>0x50</addressOffset>

5817 <
size
>0x20</size>

5818 <
ac˚ss
>
ªad
-
wrôe
</access>

5819 <
ª£tVÆue
>0x00000000</resetValue>

5820 <
fõlds
>

5821 <
fõld
>

5822 <
«me
>
MA
</name>

5823 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

5824 <
bôOff£t
>0</bitOffset>

5825 <
bôWidth
>32</bitWidth>

5826 </
fõld
>

5827 </
fõlds
>

5830 <
«me
>
CCR5
</name>

5831 <
di•œyName
>
CCR5
</displayName>

5832 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

5833 (
DMA_CCR
)</
des¸ùti⁄
>

5834 <
addªssOff£t
>0x58</addressOffset>

5835 <
size
>0x20</size>

5836 <
ac˚ss
>
ªad
-
wrôe
</access>

5837 <
ª£tVÆue
>0x00000000</resetValue>

5838 <
fõlds
>

5839 <
fõld
>

5840 <
«me
>
EN
</name>

5841 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

5842 <
bôOff£t
>0</bitOffset>

5843 <
bôWidth
>1</bitWidth>

5844 </
fõld
>

5845 <
fõld
>

5846 <
«me
>
TCIE
</name>

5847 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


5848 
íabÀ
</
des¸ùti⁄
>

5849 <
bôOff£t
>1</bitOffset>

5850 <
bôWidth
>1</bitWidth>

5851 </
fõld
>

5852 <
fõld
>

5853 <
«me
>
HTIE
</name>

5854 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


5855 
íabÀ
</
des¸ùti⁄
>

5856 <
bôOff£t
>2</bitOffset>

5857 <
bôWidth
>1</bitWidth>

5858 </
fõld
>

5859 <
fõld
>

5860 <
«me
>
TEIE
</name>

5861 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


5862 
íabÀ
</
des¸ùti⁄
>

5863 <
bôOff£t
>3</bitOffset>

5864 <
bôWidth
>1</bitWidth>

5865 </
fõld
>

5866 <
fõld
>

5867 <
«me
>
DIR
</name>

5868 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

5869 <
bôOff£t
>4</bitOffset>

5870 <
bôWidth
>1</bitWidth>

5871 </
fõld
>

5872 <
fõld
>

5873 <
«me
>
CIRC
</name>

5874 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

5875 <
bôOff£t
>5</bitOffset>

5876 <
bôWidth
>1</bitWidth>

5877 </
fõld
>

5878 <
fõld
>

5879 <
«me
>
PINC
</name>

5880 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

5881 <
bôOff£t
>6</bitOffset>

5882 <
bôWidth
>1</bitWidth>

5883 </
fõld
>

5884 <
fõld
>

5885 <
«me
>
MINC
</name>

5886 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

5887 <
bôOff£t
>7</bitOffset>

5888 <
bôWidth
>1</bitWidth>

5889 </
fõld
>

5890 <
fõld
>

5891 <
«me
>
PSIZE
</name>

5892 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

5893 <
bôOff£t
>8</bitOffset>

5894 <
bôWidth
>2</bitWidth>

5895 </
fõld
>

5896 <
fõld
>

5897 <
«me
>
MSIZE
</name>

5898 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

5899 <
bôOff£t
>10</bitOffset>

5900 <
bôWidth
>2</bitWidth>

5901 </
fõld
>

5902 <
fõld
>

5903 <
«me
>
PL
</name>

5904 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

5905 <
bôOff£t
>12</bitOffset>

5906 <
bôWidth
>2</bitWidth>

5907 </
fõld
>

5908 <
fõld
>

5909 <
«me
>
MEM2MEM
</name>

5910 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

5911 <
bôOff£t
>14</bitOffset>

5912 <
bôWidth
>1</bitWidth>

5913 </
fõld
>

5914 </
fõlds
>

5917 <
«me
>
CNDTR5
</name>

5918 <
di•œyName
>
CNDTR5
</displayName>

5919 <
des¸ùti⁄
>
DMA
 
ch™√l
 5 
numbî
 
of
 
d©a


5920 </
des¸ùti⁄
>

5921 <
addªssOff£t
>0x5C</addressOffset>

5922 <
size
>0x20</size>

5923 <
ac˚ss
>
ªad
-
wrôe
</access>

5924 <
ª£tVÆue
>0x00000000</resetValue>

5925 <
fõlds
>

5926 <
fõld
>

5927 <
«me
>
NDT
</name>

5928 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

5929 <
bôOff£t
>0</bitOffset>

5930 <
bôWidth
>16</bitWidth>

5931 </
fõld
>

5932 </
fõlds
>

5935 <
«me
>
CPAR5
</name>

5936 <
di•œyName
>
CPAR5
</displayName>

5937 <
des¸ùti⁄
>
DMA
 
ch™√l
 5 
≥rùhîÆ
 
addªss


5938 </
des¸ùti⁄
>

5939 <
addªssOff£t
>0x60</addressOffset>

5940 <
size
>0x20</size>

5941 <
ac˚ss
>
ªad
-
wrôe
</access>

5942 <
ª£tVÆue
>0x00000000</resetValue>

5943 <
fõlds
>

5944 <
fõld
>

5945 <
«me
>
PA
</name>

5946 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

5947 <
bôOff£t
>0</bitOffset>

5948 <
bôWidth
>32</bitWidth>

5949 </
fõld
>

5950 </
fõlds
>

5953 <
«me
>
CMAR5
</name>

5954 <
di•œyName
>
CMAR5
</displayName>

5955 <
des¸ùti⁄
>
DMA
 
ch™√l
 5 
mem‹y
 
addªss


5956 </
des¸ùti⁄
>

5957 <
addªssOff£t
>0x64</addressOffset>

5958 <
size
>0x20</size>

5959 <
ac˚ss
>
ªad
-
wrôe
</access>

5960 <
ª£tVÆue
>0x00000000</resetValue>

5961 <
fõlds
>

5962 <
fõld
>

5963 <
«me
>
MA
</name>

5964 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

5965 <
bôOff£t
>0</bitOffset>

5966 <
bôWidth
>32</bitWidth>

5967 </
fõld
>

5968 </
fõlds
>

5971 <
«me
>
CCR6
</name>

5972 <
di•œyName
>
CCR6
</displayName>

5973 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

5974 (
DMA_CCR
)</
des¸ùti⁄
>

5975 <
addªssOff£t
>0x6C</addressOffset>

5976 <
size
>0x20</size>

5977 <
ac˚ss
>
ªad
-
wrôe
</access>

5978 <
ª£tVÆue
>0x00000000</resetValue>

5979 <
fõlds
>

5980 <
fõld
>

5981 <
«me
>
EN
</name>

5982 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

5983 <
bôOff£t
>0</bitOffset>

5984 <
bôWidth
>1</bitWidth>

5985 </
fõld
>

5986 <
fõld
>

5987 <
«me
>
TCIE
</name>

5988 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


5989 
íabÀ
</
des¸ùti⁄
>

5990 <
bôOff£t
>1</bitOffset>

5991 <
bôWidth
>1</bitWidth>

5992 </
fõld
>

5993 <
fõld
>

5994 <
«me
>
HTIE
</name>

5995 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


5996 
íabÀ
</
des¸ùti⁄
>

5997 <
bôOff£t
>2</bitOffset>

5998 <
bôWidth
>1</bitWidth>

5999 </
fõld
>

6000 <
fõld
>

6001 <
«me
>
TEIE
</name>

6002 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


6003 
íabÀ
</
des¸ùti⁄
>

6004 <
bôOff£t
>3</bitOffset>

6005 <
bôWidth
>1</bitWidth>

6006 </
fõld
>

6007 <
fõld
>

6008 <
«me
>
DIR
</name>

6009 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

6010 <
bôOff£t
>4</bitOffset>

6011 <
bôWidth
>1</bitWidth>

6012 </
fõld
>

6013 <
fõld
>

6014 <
«me
>
CIRC
</name>

6015 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

6016 <
bôOff£t
>5</bitOffset>

6017 <
bôWidth
>1</bitWidth>

6018 </
fõld
>

6019 <
fõld
>

6020 <
«me
>
PINC
</name>

6021 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

6022 <
bôOff£t
>6</bitOffset>

6023 <
bôWidth
>1</bitWidth>

6024 </
fõld
>

6025 <
fõld
>

6026 <
«me
>
MINC
</name>

6027 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

6028 <
bôOff£t
>7</bitOffset>

6029 <
bôWidth
>1</bitWidth>

6030 </
fõld
>

6031 <
fõld
>

6032 <
«me
>
PSIZE
</name>

6033 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

6034 <
bôOff£t
>8</bitOffset>

6035 <
bôWidth
>2</bitWidth>

6036 </
fõld
>

6037 <
fõld
>

6038 <
«me
>
MSIZE
</name>

6039 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

6040 <
bôOff£t
>10</bitOffset>

6041 <
bôWidth
>2</bitWidth>

6042 </
fõld
>

6043 <
fõld
>

6044 <
«me
>
PL
</name>

6045 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

6046 <
bôOff£t
>12</bitOffset>

6047 <
bôWidth
>2</bitWidth>

6048 </
fõld
>

6049 <
fõld
>

6050 <
«me
>
MEM2MEM
</name>

6051 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

6052 <
bôOff£t
>14</bitOffset>

6053 <
bôWidth
>1</bitWidth>

6054 </
fõld
>

6055 </
fõlds
>

6058 <
«me
>
CNDTR6
</name>

6059 <
di•œyName
>
CNDTR6
</displayName>

6060 <
des¸ùti⁄
>
DMA
 
ch™√l
 6 
numbî
 
of
 
d©a


6061 </
des¸ùti⁄
>

6062 <
addªssOff£t
>0x70</addressOffset>

6063 <
size
>0x20</size>

6064 <
ac˚ss
>
ªad
-
wrôe
</access>

6065 <
ª£tVÆue
>0x00000000</resetValue>

6066 <
fõlds
>

6067 <
fõld
>

6068 <
«me
>
NDT
</name>

6069 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

6070 <
bôOff£t
>0</bitOffset>

6071 <
bôWidth
>16</bitWidth>

6072 </
fõld
>

6073 </
fõlds
>

6076 <
«me
>
CPAR6
</name>

6077 <
di•œyName
>
CPAR6
</displayName>

6078 <
des¸ùti⁄
>
DMA
 
ch™√l
 6 
≥rùhîÆ
 
addªss


6079 </
des¸ùti⁄
>

6080 <
addªssOff£t
>0x74</addressOffset>

6081 <
size
>0x20</size>

6082 <
ac˚ss
>
ªad
-
wrôe
</access>

6083 <
ª£tVÆue
>0x00000000</resetValue>

6084 <
fõlds
>

6085 <
fõld
>

6086 <
«me
>
PA
</name>

6087 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

6088 <
bôOff£t
>0</bitOffset>

6089 <
bôWidth
>32</bitWidth>

6090 </
fõld
>

6091 </
fõlds
>

6094 <
«me
>
CMAR6
</name>

6095 <
di•œyName
>
CMAR6
</displayName>

6096 <
des¸ùti⁄
>
DMA
 
ch™√l
 6 
mem‹y
 
addªss


6097 </
des¸ùti⁄
>

6098 <
addªssOff£t
>0x78</addressOffset>

6099 <
size
>0x20</size>

6100 <
ac˚ss
>
ªad
-
wrôe
</access>

6101 <
ª£tVÆue
>0x00000000</resetValue>

6102 <
fõlds
>

6103 <
fõld
>

6104 <
«me
>
MA
</name>

6105 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

6106 <
bôOff£t
>0</bitOffset>

6107 <
bôWidth
>32</bitWidth>

6108 </
fõld
>

6109 </
fõlds
>

6112 <
«me
>
CCR7
</name>

6113 <
di•œyName
>
CCR7
</displayName>

6114 <
des¸ùti⁄
>
DMA
 
ch™√l
 
c⁄figuøti⁄
 

6115 (
DMA_CCR
)</
des¸ùti⁄
>

6116 <
addªssOff£t
>0x80</addressOffset>

6117 <
size
>0x20</size>

6118 <
ac˚ss
>
ªad
-
wrôe
</access>

6119 <
ª£tVÆue
>0x00000000</resetValue>

6120 <
fõlds
>

6121 <
fõld
>

6122 <
«me
>
EN
</name>

6123 <
des¸ùti⁄
>
Ch™√l
 
íabÀ
</description>

6124 <
bôOff£t
>0</bitOffset>

6125 <
bôWidth
>1</bitWidth>

6126 </
fõld
>

6127 <
fõld
>

6128 <
«me
>
TCIE
</name>

6129 <
des¸ùti⁄
>
Tøns„r
 
com∂ëe
 
öãºu±


6130 
íabÀ
</
des¸ùti⁄
>

6131 <
bôOff£t
>1</bitOffset>

6132 <
bôWidth
>1</bitWidth>

6133 </
fõld
>

6134 <
fõld
>

6135 <
«me
>
HTIE
</name>

6136 <
des¸ùti⁄
>
HÆf
 
Tøns„r
 
öãºu±


6137 
íabÀ
</
des¸ùti⁄
>

6138 <
bôOff£t
>2</bitOffset>

6139 <
bôWidth
>1</bitWidth>

6140 </
fõld
>

6141 <
fõld
>

6142 <
«me
>
TEIE
</name>

6143 <
des¸ùti⁄
>
Tøns„r
 
îr‹
 
öãºu±


6144 
íabÀ
</
des¸ùti⁄
>

6145 <
bôOff£t
>3</bitOffset>

6146 <
bôWidth
>1</bitWidth>

6147 </
fõld
>

6148 <
fõld
>

6149 <
«me
>
DIR
</name>

6150 <
des¸ùti⁄
>
D©a
 
å™s„r
 
dúe˘i⁄
</description>

6151 <
bôOff£t
>4</bitOffset>

6152 <
bôWidth
>1</bitWidth>

6153 </
fõld
>

6154 <
fõld
>

6155 <
«me
>
CIRC
</name>

6156 <
des¸ùti⁄
>
Cúcuœr
 
mode
</description>

6157 <
bôOff£t
>5</bitOffset>

6158 <
bôWidth
>1</bitWidth>

6159 </
fõld
>

6160 <
fõld
>

6161 <
«me
>
PINC
</name>

6162 <
des¸ùti⁄
>
PîùhîÆ
 
ö¸emít
 
mode
</description>

6163 <
bôOff£t
>6</bitOffset>

6164 <
bôWidth
>1</bitWidth>

6165 </
fõld
>

6166 <
fõld
>

6167 <
«me
>
MINC
</name>

6168 <
des¸ùti⁄
>
Mem‹y
 
ö¸emít
 
mode
</description>

6169 <
bôOff£t
>7</bitOffset>

6170 <
bôWidth
>1</bitWidth>

6171 </
fõld
>

6172 <
fõld
>

6173 <
«me
>
PSIZE
</name>

6174 <
des¸ùti⁄
>
PîùhîÆ
 
size
</description>

6175 <
bôOff£t
>8</bitOffset>

6176 <
bôWidth
>2</bitWidth>

6177 </
fõld
>

6178 <
fõld
>

6179 <
«me
>
MSIZE
</name>

6180 <
des¸ùti⁄
>
Mem‹y
 
size
</description>

6181 <
bôOff£t
>10</bitOffset>

6182 <
bôWidth
>2</bitWidth>

6183 </
fõld
>

6184 <
fõld
>

6185 <
«me
>
PL
</name>

6186 <
des¸ùti⁄
>
Ch™√l
 
Pri‹ôy
 
Àvñ
</description>

6187 <
bôOff£t
>12</bitOffset>

6188 <
bôWidth
>2</bitWidth>

6189 </
fõld
>

6190 <
fõld
>

6191 <
«me
>
MEM2MEM
</name>

6192 <
des¸ùti⁄
>
Mem‹y
 
to
 
mem‹y
 
mode
</description>

6193 <
bôOff£t
>14</bitOffset>

6194 <
bôWidth
>1</bitWidth>

6195 </
fõld
>

6196 </
fõlds
>

6199 <
«me
>
CNDTR7
</name>

6200 <
di•œyName
>
CNDTR7
</displayName>

6201 <
des¸ùti⁄
>
DMA
 
ch™√l
 7 
numbî
 
of
 
d©a


6202 </
des¸ùti⁄
>

6203 <
addªssOff£t
>0x84</addressOffset>

6204 <
size
>0x20</size>

6205 <
ac˚ss
>
ªad
-
wrôe
</access>

6206 <
ª£tVÆue
>0x00000000</resetValue>

6207 <
fõlds
>

6208 <
fõld
>

6209 <
«me
>
NDT
</name>

6210 <
des¸ùti⁄
>
Numbî
 
of
 
d©a
 
to
 
å™s„r
</description>

6211 <
bôOff£t
>0</bitOffset>

6212 <
bôWidth
>16</bitWidth>

6213 </
fõld
>

6214 </
fõlds
>

6217 <
«me
>
CPAR7
</name>

6218 <
di•œyName
>
CPAR7
</displayName>

6219 <
des¸ùti⁄
>
DMA
 
ch™√l
 7 
≥rùhîÆ
 
addªss


6220 </
des¸ùti⁄
>

6221 <
addªssOff£t
>0x88</addressOffset>

6222 <
size
>0x20</size>

6223 <
ac˚ss
>
ªad
-
wrôe
</access>

6224 <
ª£tVÆue
>0x00000000</resetValue>

6225 <
fõlds
>

6226 <
fõld
>

6227 <
«me
>
PA
</name>

6228 <
des¸ùti⁄
>
PîùhîÆ
 
addªss
</description>

6229 <
bôOff£t
>0</bitOffset>

6230 <
bôWidth
>32</bitWidth>

6231 </
fõld
>

6232 </
fõlds
>

6235 <
«me
>
CMAR7
</name>

6236 <
di•œyName
>
CMAR7
</displayName>

6237 <
des¸ùti⁄
>
DMA
 
ch™√l
 7 
mem‹y
 
addªss


6238 </
des¸ùti⁄
>

6239 <
addªssOff£t
>0x8C</addressOffset>

6240 <
size
>0x20</size>

6241 <
ac˚ss
>
ªad
-
wrôe
</access>

6242 <
ª£tVÆue
>0x00000000</resetValue>

6243 <
fõlds
>

6244 <
fõld
>

6245 <
«me
>
MA
</name>

6246 <
des¸ùti⁄
>
Mem‹y
 
addªss
</description>

6247 <
bôOff£t
>0</bitOffset>

6248 <
bôWidth
>32</bitWidth>

6249 </
fõld
>

6250 </
fõlds
>

6252 </
ªgi°îs
>

6253 </
≥rùhîÆ
>

6254 <
≥rùhîÆ
 
dîivedFrom
="DMA1">

6255 <
«me
>
DMA2
</name>

6256 <
ba£Addªss
>0x40020400</baseAddress>

6257 <
öãºu±
>

6258 <
«me
>
DMA2_Ch™√l1_IRQ
</name>

6259 <
des¸ùti⁄
>
DMA2
 
Ch™√l1
 
globÆ
 
öãºu±
</description>

6260 <
vÆue
>56</value>

6261 </
öãºu±
>

6262 <
öãºu±
>

6263 <
«me
>
DMA2_Ch™√l2_IRQ
</name>

6264 <
des¸ùti⁄
>
DMA2
 
Ch™√l2
 
globÆ
 
öãºu±
</description>

6265 <
vÆue
>57</value>

6266 </
öãºu±
>

6267 <
öãºu±
>

6268 <
«me
>
DMA2_Ch™√l3_IRQ
</name>

6269 <
des¸ùti⁄
>
DMA2
 
Ch™√l3
 
globÆ
 
öãºu±
</description>

6270 <
vÆue
>58</value>

6271 </
öãºu±
>

6272 <
öãºu±
>

6273 <
«me
>
DMA2_Ch™√l4_5_IRQ
</name>

6274 <
des¸ùti⁄
>
DMA2
 
Ch™√l4
 
™d
 DMA2 
Ch™√l5
 
globÆ


6275 
öãºu±
</
des¸ùti⁄
>

6276 <
vÆue
>59</value>

6277 </
öãºu±
>

6278 </
≥rùhîÆ
>

6279 <
≥rùhîÆ
>

6280 <
«me
>
SDIO
</name>

6281 <
des¸ùti⁄
>
Secuª
 
digôÆ
 
öput
/
ouçut


6282 
öãrÁ˚
</
des¸ùti⁄
>

6283 <
groupName
>
SDIO
</groupName>

6284 <
ba£Addªss
>0x40018000</baseAddress>

6285 <
addªssBlock
>

6286 <
off£t
>0x0</offset>

6287 <
size
>0x400</size>

6288 <
ußge
>
ªgi°îs
</usage>

6289 </
addªssBlock
>

6290 <
öãºu±
>

6291 <
«me
>
SDIO_IRQ
</name>

6292 <
des¸ùti⁄
>
SDIO
 
globÆ
 
öãºu±
</description>

6293 <
vÆue
>49</value>

6294 </
öãºu±
>

6295 <
ªgi°îs
>

6297 <
«me
>
POWER
</name>

6298 <
di•œyName
>
POWER
</displayName>

6299 <
des¸ùti⁄
>
Bôs
 1:0 = 
PWRCTRL
: 
Powî
 
suµly
 
c⁄åﬁ


6300 
bôs
</
des¸ùti⁄
>

6301 <
addªssOff£t
>0x0</addressOffset>

6302 <
size
>0x20</size>

6303 <
ac˚ss
>
ªad
-
wrôe
</access>

6304 <
ª£tVÆue
>0x00000000</resetValue>

6305 <
fõlds
>

6306 <
fõld
>

6307 <
«me
>
PWRCTRL
</name>

6308 <
des¸ùti⁄
>
PWRCTRL
</description>

6309 <
bôOff£t
>0</bitOffset>

6310 <
bôWidth
>2</bitWidth>

6311 </
fõld
>

6312 </
fõlds
>

6315 <
«me
>
CLKCR
</name>

6316 <
di•œyName
>
CLKCR
</displayName>

6317 <
des¸ùti⁄
>
SDI
 
˛ock
 
c⁄åﬁ
 

6318 (
SDIO_CLKCR
)</
des¸ùti⁄
>

6319 <
addªssOff£t
>0x4</addressOffset>

6320 <
size
>0x20</size>

6321 <
ac˚ss
>
ªad
-
wrôe
</access>

6322 <
ª£tVÆue
>0x00000000</resetValue>

6323 <
fõlds
>

6324 <
fõld
>

6325 <
«me
>
CLKDIV
</name>

6326 <
des¸ùti⁄
>
Clock
 
divide
 
Á˘‹
</description>

6327 <
bôOff£t
>0</bitOffset>

6328 <
bôWidth
>8</bitWidth>

6329 </
fõld
>

6330 <
fõld
>

6331 <
«me
>
CLKEN
</name>

6332 <
des¸ùti⁄
>
Clock
 
íabÀ
 
bô
</description>

6333 <
bôOff£t
>8</bitOffset>

6334 <
bôWidth
>1</bitWidth>

6335 </
fõld
>

6336 <
fõld
>

6337 <
«me
>
PWRSAV
</name>

6338 <
des¸ùti⁄
>
Powî
 
ßvög
 
c⁄figuøti⁄


6339 
bô
</
des¸ùti⁄
>

6340 <
bôOff£t
>9</bitOffset>

6341 <
bôWidth
>1</bitWidth>

6342 </
fõld
>

6343 <
fõld
>

6344 <
«me
>
BYPASS
</name>

6345 <
des¸ùti⁄
>
Clock
 
dividî
 
by∑ss
 
íabÀ


6346 
bô
</
des¸ùti⁄
>

6347 <
bôOff£t
>10</bitOffset>

6348 <
bôWidth
>1</bitWidth>

6349 </
fõld
>

6350 <
fõld
>

6351 <
«me
>
WIDBUS
</name>

6352 <
des¸ùti⁄
>
Wide
 
bus
 
mode
 
íabÀ
 
bô
</description>

6353 <
bôOff£t
>11</bitOffset>

6354 <
bôWidth
>2</bitWidth>

6355 </
fõld
>

6356 <
fõld
>

6357 <
«me
>
NEGEDGE
</name>

6358 <
des¸ùti⁄
>
SDIO_CK
 
dïhasög
 
£À˘i⁄


6359 
bô
</
des¸ùti⁄
>

6360 <
bôOff£t
>13</bitOffset>

6361 <
bôWidth
>1</bitWidth>

6362 </
fõld
>

6363 <
fõld
>

6364 <
«me
>
HWFC_EN
</name>

6365 <
des¸ùti⁄
>
HW
 
Flow
 
C⁄åﬁ
 
íabÀ
</description>

6366 <
bôOff£t
>14</bitOffset>

6367 <
bôWidth
>1</bitWidth>

6368 </
fõld
>

6369 </
fõlds
>

6372 <
«me
>
ARG
</name>

6373 <
di•œyName
>
ARG
</displayName>

6374 <
des¸ùti⁄
>
Bôs
 31:0 = : 
Comm™d
 
¨gumít
</description>

6375 <
addªssOff£t
>0x8</addressOffset>

6376 <
size
>0x20</size>

6377 <
ac˚ss
>
ªad
-
wrôe
</access>

6378 <
ª£tVÆue
>0x00000000</resetValue>

6379 <
fõlds
>

6380 <
fõld
>

6381 <
«me
>
CMDARG
</name>

6382 <
des¸ùti⁄
>
Comm™d
 
¨gumít
</description>

6383 <
bôOff£t
>0</bitOffset>

6384 <
bôWidth
>32</bitWidth>

6385 </
fõld
>

6386 </
fõlds
>

6389 <
«me
>
CMD
</name>

6390 <
di•œyName
>
CMD
</displayName>

6391 <
des¸ùti⁄
>
SDIO
 
comm™d
 

6392 (
SDIO_CMD
)</
des¸ùti⁄
>

6393 <
addªssOff£t
>0xC</addressOffset>

6394 <
size
>0x20</size>

6395 <
ac˚ss
>
ªad
-
wrôe
</access>

6396 <
ª£tVÆue
>0x00000000</resetValue>

6397 <
fõlds
>

6398 <
fõld
>

6399 <
«me
>
CMDINDEX
</name>

6400 <
des¸ùti⁄
>
CMDINDEX
</description>

6401 <
bôOff£t
>0</bitOffset>

6402 <
bôWidth
>6</bitWidth>

6403 </
fõld
>

6404 <
fõld
>

6405 <
«me
>
WAITRESP
</name>

6406 <
des¸ùti⁄
>
WAITRESP
</description>

6407 <
bôOff£t
>6</bitOffset>

6408 <
bôWidth
>2</bitWidth>

6409 </
fõld
>

6410 <
fõld
>

6411 <
«me
>
WAITINT
</name>

6412 <
des¸ùti⁄
>
WAITINT
</description>

6413 <
bôOff£t
>8</bitOffset>

6414 <
bôWidth
>1</bitWidth>

6415 </
fõld
>

6416 <
fõld
>

6417 <
«me
>
WAITPEND
</name>

6418 <
des¸ùti⁄
>
WAITPEND
</description>

6419 <
bôOff£t
>9</bitOffset>

6420 <
bôWidth
>1</bitWidth>

6421 </
fõld
>

6422 <
fõld
>

6423 <
«me
>
CPSMEN
</name>

6424 <
des¸ùti⁄
>
CPSMEN
</description>

6425 <
bôOff£t
>10</bitOffset>

6426 <
bôWidth
>1</bitWidth>

6427 </
fõld
>

6428 <
fõld
>

6429 <
«me
>
SDIOSu•íd
</name>

6430 <
des¸ùti⁄
>
SDIOSu•íd
</description>

6431 <
bôOff£t
>11</bitOffset>

6432 <
bôWidth
>1</bitWidth>

6433 </
fõld
>

6434 <
fõld
>

6435 <
«me
>
ENCMDcom∂
</name>

6436 <
des¸ùti⁄
>
ENCMDcom∂
</description>

6437 <
bôOff£t
>12</bitOffset>

6438 <
bôWidth
>1</bitWidth>

6439 </
fõld
>

6440 <
fõld
>

6441 <
«me
>
nIEN
</name>

6442 <
des¸ùti⁄
>
nIEN
</description>

6443 <
bôOff£t
>13</bitOffset>

6444 <
bôWidth
>1</bitWidth>

6445 </
fõld
>

6446 <
fõld
>

6447 <
«me
>
CE_ATACMD
</name>

6448 <
des¸ùti⁄
>
CE_ATACMD
</description>

6449 <
bôOff£t
>14</bitOffset>

6450 <
bôWidth
>1</bitWidth>

6451 </
fõld
>

6452 </
fõlds
>

6455 <
«me
>
RESPCMD
</name>

6456 <
di•œyName
>
RESPCMD
</displayName>

6457 <
des¸ùti⁄
>
SDIO
 
comm™d
 </description>

6458 <
addªssOff£t
>0x10</addressOffset>

6459 <
size
>0x20</size>

6460 <
ac˚ss
>
ªad
-
⁄ly
</access>

6461 <
ª£tVÆue
>0x00000000</resetValue>

6462 <
fõlds
>

6463 <
fõld
>

6464 <
«me
>
RESPCMD
</name>

6465 <
des¸ùti⁄
>
RESPCMD
</description>

6466 <
bôOff£t
>0</bitOffset>

6467 <
bôWidth
>6</bitWidth>

6468 </
fõld
>

6469 </
fõlds
>

6472 <
«me
>
RESPI1
</name>

6473 <
di•œyName
>
RESPI1
</displayName>

6474 <
des¸ùti⁄
>
Bôs
 31:0 = 
CARDSTATUS1
</description>

6475 <
addªssOff£t
>0x14</addressOffset>

6476 <
size
>0x20</size>

6477 <
ac˚ss
>
ªad
-
⁄ly
</access>

6478 <
ª£tVÆue
>0x00000000</resetValue>

6479 <
fõlds
>

6480 <
fõld
>

6481 <
«me
>
CARDSTATUS1
</name>

6482 <
des¸ùti⁄
>
CARDSTATUS1
</description>

6483 <
bôOff£t
>0</bitOffset>

6484 <
bôWidth
>32</bitWidth>

6485 </
fõld
>

6486 </
fõlds
>

6489 <
«me
>
RESP2
</name>

6490 <
di•œyName
>
RESP2
</displayName>

6491 <
des¸ùti⁄
>
Bôs
 31:0 = 
CARDSTATUS2
</description>

6492 <
addªssOff£t
>0x18</addressOffset>

6493 <
size
>0x20</size>

6494 <
ac˚ss
>
ªad
-
⁄ly
</access>

6495 <
ª£tVÆue
>0x00000000</resetValue>

6496 <
fõlds
>

6497 <
fõld
>

6498 <
«me
>
CARDSTATUS2
</name>

6499 <
des¸ùti⁄
>
CARDSTATUS2
</description>

6500 <
bôOff£t
>0</bitOffset>

6501 <
bôWidth
>32</bitWidth>

6502 </
fõld
>

6503 </
fõlds
>

6506 <
«me
>
RESP3
</name>

6507 <
di•œyName
>
RESP3
</displayName>

6508 <
des¸ùti⁄
>
Bôs
 31:0 = 
CARDSTATUS3
</description>

6509 <
addªssOff£t
>0x1C</addressOffset>

6510 <
size
>0x20</size>

6511 <
ac˚ss
>
ªad
-
⁄ly
</access>

6512 <
ª£tVÆue
>0x00000000</resetValue>

6513 <
fõlds
>

6514 <
fõld
>

6515 <
«me
>
CARDSTATUS3
</name>

6516 <
des¸ùti⁄
>
CARDSTATUS3
</description>

6517 <
bôOff£t
>0</bitOffset>

6518 <
bôWidth
>32</bitWidth>

6519 </
fõld
>

6520 </
fõlds
>

6523 <
«me
>
RESP4
</name>

6524 <
di•œyName
>
RESP4
</displayName>

6525 <
des¸ùti⁄
>
Bôs
 31:0 = 
CARDSTATUS4
</description>

6526 <
addªssOff£t
>0x20</addressOffset>

6527 <
size
>0x20</size>

6528 <
ac˚ss
>
ªad
-
⁄ly
</access>

6529 <
ª£tVÆue
>0x00000000</resetValue>

6530 <
fõlds
>

6531 <
fõld
>

6532 <
«me
>
CARDSTATUS4
</name>

6533 <
des¸ùti⁄
>
CARDSTATUS4
</description>

6534 <
bôOff£t
>0</bitOffset>

6535 <
bôWidth
>32</bitWidth>

6536 </
fõld
>

6537 </
fõlds
>

6540 <
«me
>
DTIMER
</name>

6541 <
di•œyName
>
DTIMER
</displayName>

6542 <
des¸ùti⁄
>
Bôs
 31:0 = 
DATATIME
: 
D©a
 
timeout


6543 
≥riod
</
des¸ùti⁄
>

6544 <
addªssOff£t
>0x24</addressOffset>

6545 <
size
>0x20</size>

6546 <
ac˚ss
>
ªad
-
wrôe
</access>

6547 <
ª£tVÆue
>0x00000000</resetValue>

6548 <
fõlds
>

6549 <
fõld
>

6550 <
«me
>
DATATIME
</name>

6551 <
des¸ùti⁄
>
D©a
 
timeout
 
≥riod
</description>

6552 <
bôOff£t
>0</bitOffset>

6553 <
bôWidth
>32</bitWidth>

6554 </
fõld
>

6555 </
fõlds
>

6558 <
«me
>
DLEN
</name>

6559 <
di•œyName
>
DLEN
</displayName>

6560 <
des¸ùti⁄
>
Bôs
 24:0 = 
DATALENGTH
: 
D©a
 
Àngth


6561 
vÆue
</
des¸ùti⁄
>

6562 <
addªssOff£t
>0x28</addressOffset>

6563 <
size
>0x20</size>

6564 <
ac˚ss
>
ªad
-
wrôe
</access>

6565 <
ª£tVÆue
>0x00000000</resetValue>

6566 <
fõlds
>

6567 <
fõld
>

6568 <
«me
>
DATALENGTH
</name>

6569 <
des¸ùti⁄
>
D©a
 
Àngth
 
vÆue
</description>

6570 <
bôOff£t
>0</bitOffset>

6571 <
bôWidth
>25</bitWidth>

6572 </
fõld
>

6573 </
fõlds
>

6576 <
«me
>
DCTRL
</name>

6577 <
di•œyName
>
DCTRL
</displayName>

6578 <
des¸ùti⁄
>
SDIO
 
d©a
 
c⁄åﬁ
 

6579 (
SDIO_DCTRL
)</
des¸ùti⁄
>

6580 <
addªssOff£t
>0x2C</addressOffset>

6581 <
size
>0x20</size>

6582 <
ac˚ss
>
ªad
-
wrôe
</access>

6583 <
ª£tVÆue
>0x00000000</resetValue>

6584 <
fõlds
>

6585 <
fõld
>

6586 <
«me
>
DTEN
</name>

6587 <
des¸ùti⁄
>
DTEN
</description>

6588 <
bôOff£t
>0</bitOffset>

6589 <
bôWidth
>1</bitWidth>

6590 </
fõld
>

6591 <
fõld
>

6592 <
«me
>
DTDIR
</name>

6593 <
des¸ùti⁄
>
DTDIR
</description>

6594 <
bôOff£t
>1</bitOffset>

6595 <
bôWidth
>1</bitWidth>

6596 </
fõld
>

6597 <
fõld
>

6598 <
«me
>
DTMODE
</name>

6599 <
des¸ùti⁄
>
DTMODE
</description>

6600 <
bôOff£t
>2</bitOffset>

6601 <
bôWidth
>1</bitWidth>

6602 </
fõld
>

6603 <
fõld
>

6604 <
«me
>
DMAEN
</name>

6605 <
des¸ùti⁄
>
DMAEN
</description>

6606 <
bôOff£t
>3</bitOffset>

6607 <
bôWidth
>1</bitWidth>

6608 </
fõld
>

6609 <
fõld
>

6610 <
«me
>
DBLOCKSIZE
</name>

6611 <
des¸ùti⁄
>
DBLOCKSIZE
</description>

6612 <
bôOff£t
>4</bitOffset>

6613 <
bôWidth
>4</bitWidth>

6614 </
fõld
>

6615 <
fõld
>

6616 <
«me
>
PWSTART
</name>

6617 <
des¸ùti⁄
>
PWSTART
</description>

6618 <
bôOff£t
>8</bitOffset>

6619 <
bôWidth
>1</bitWidth>

6620 </
fõld
>

6621 <
fõld
>

6622 <
«me
>
PWSTOP
</name>

6623 <
des¸ùti⁄
>
PWSTOP
</description>

6624 <
bôOff£t
>9</bitOffset>

6625 <
bôWidth
>1</bitWidth>

6626 </
fõld
>

6627 <
fõld
>

6628 <
«me
>
RWMOD
</name>

6629 <
des¸ùti⁄
>
RWMOD
</description>

6630 <
bôOff£t
>10</bitOffset>

6631 <
bôWidth
>1</bitWidth>

6632 </
fõld
>

6633 <
fõld
>

6634 <
«me
>
SDIOEN
</name>

6635 <
des¸ùti⁄
>
SDIOEN
</description>

6636 <
bôOff£t
>11</bitOffset>

6637 <
bôWidth
>1</bitWidth>

6638 </
fõld
>

6639 </
fõlds
>

6642 <
«me
>
DCOUNT
</name>

6643 <
di•œyName
>
DCOUNT
</displayName>

6644 <
des¸ùti⁄
>
Bôs
 24:0 = 
DATACOUNT
: 
D©a
 
cou¡


6645 
vÆue
</
des¸ùti⁄
>

6646 <
addªssOff£t
>0x30</addressOffset>

6647 <
size
>0x20</size>

6648 <
ac˚ss
>
ªad
-
⁄ly
</access>

6649 <
ª£tVÆue
>0x00000000</resetValue>

6650 <
fõlds
>

6651 <
fõld
>

6652 <
«me
>
DATACOUNT
</name>

6653 <
des¸ùti⁄
>
D©a
 
cou¡
 
vÆue
</description>

6654 <
bôOff£t
>0</bitOffset>

6655 <
bôWidth
>25</bitWidth>

6656 </
fõld
>

6657 </
fõlds
>

6660 <
«me
>
STA
</name>

6661 <
di•œyName
>
STA
</displayName>

6662 <
des¸ùti⁄
>
SDIO
 
°©us
 

6663 (
SDIO_STA
)</
des¸ùti⁄
>

6664 <
addªssOff£t
>0x34</addressOffset>

6665 <
size
>0x20</size>

6666 <
ac˚ss
>
ªad
-
⁄ly
</access>

6667 <
ª£tVÆue
>0x00000000</resetValue>

6668 <
fõlds
>

6669 <
fõld
>

6670 <
«me
>
CCRCFAIL
</name>

6671 <
des¸ùti⁄
>
CCRCFAIL
</description>

6672 <
bôOff£t
>0</bitOffset>

6673 <
bôWidth
>1</bitWidth>

6674 </
fõld
>

6675 <
fõld
>

6676 <
«me
>
DCRCFAIL
</name>

6677 <
des¸ùti⁄
>
DCRCFAIL
</description>

6678 <
bôOff£t
>1</bitOffset>

6679 <
bôWidth
>1</bitWidth>

6680 </
fõld
>

6681 <
fõld
>

6682 <
«me
>
CTIMEOUT
</name>

6683 <
des¸ùti⁄
>
CTIMEOUT
</description>

6684 <
bôOff£t
>2</bitOffset>

6685 <
bôWidth
>1</bitWidth>

6686 </
fõld
>

6687 <
fõld
>

6688 <
«me
>
DTIMEOUT
</name>

6689 <
des¸ùti⁄
>
DTIMEOUT
</description>

6690 <
bôOff£t
>3</bitOffset>

6691 <
bôWidth
>1</bitWidth>

6692 </
fõld
>

6693 <
fõld
>

6694 <
«me
>
TXUNDERR
</name>

6695 <
des¸ùti⁄
>
TXUNDERR
</description>

6696 <
bôOff£t
>4</bitOffset>

6697 <
bôWidth
>1</bitWidth>

6698 </
fõld
>

6699 <
fõld
>

6700 <
«me
>
RXOVERR
</name>

6701 <
des¸ùti⁄
>
RXOVERR
</description>

6702 <
bôOff£t
>5</bitOffset>

6703 <
bôWidth
>1</bitWidth>

6704 </
fõld
>

6705 <
fõld
>

6706 <
«me
>
CMDREND
</name>

6707 <
des¸ùti⁄
>
CMDREND
</description>

6708 <
bôOff£t
>6</bitOffset>

6709 <
bôWidth
>1</bitWidth>

6710 </
fõld
>

6711 <
fõld
>

6712 <
«me
>
CMDSENT
</name>

6713 <
des¸ùti⁄
>
CMDSENT
</description>

6714 <
bôOff£t
>7</bitOffset>

6715 <
bôWidth
>1</bitWidth>

6716 </
fõld
>

6717 <
fõld
>

6718 <
«me
>
DATAEND
</name>

6719 <
des¸ùti⁄
>
DATAEND
</description>

6720 <
bôOff£t
>8</bitOffset>

6721 <
bôWidth
>1</bitWidth>

6722 </
fõld
>

6723 <
fõld
>

6724 <
«me
>
STBITERR
</name>

6725 <
des¸ùti⁄
>
STBITERR
</description>

6726 <
bôOff£t
>9</bitOffset>

6727 <
bôWidth
>1</bitWidth>

6728 </
fõld
>

6729 <
fõld
>

6730 <
«me
>
DBCKEND
</name>

6731 <
des¸ùti⁄
>
DBCKEND
</description>

6732 <
bôOff£t
>10</bitOffset>

6733 <
bôWidth
>1</bitWidth>

6734 </
fõld
>

6735 <
fõld
>

6736 <
«me
>
CMDACT
</name>

6737 <
des¸ùti⁄
>
CMDACT
</description>

6738 <
bôOff£t
>11</bitOffset>

6739 <
bôWidth
>1</bitWidth>

6740 </
fõld
>

6741 <
fõld
>

6742 <
«me
>
TXACT
</name>

6743 <
des¸ùti⁄
>
TXACT
</description>

6744 <
bôOff£t
>12</bitOffset>

6745 <
bôWidth
>1</bitWidth>

6746 </
fõld
>

6747 <
fõld
>

6748 <
«me
>
RXACT
</name>

6749 <
des¸ùti⁄
>
RXACT
</description>

6750 <
bôOff£t
>13</bitOffset>

6751 <
bôWidth
>1</bitWidth>

6752 </
fõld
>

6753 <
fõld
>

6754 <
«me
>
TXFIFOHE
</name>

6755 <
des¸ùti⁄
>
TXFIFOHE
</description>

6756 <
bôOff£t
>14</bitOffset>

6757 <
bôWidth
>1</bitWidth>

6758 </
fõld
>

6759 <
fõld
>

6760 <
«me
>
RXFIFOHF
</name>

6761 <
des¸ùti⁄
>
RXFIFOHF
</description>

6762 <
bôOff£t
>15</bitOffset>

6763 <
bôWidth
>1</bitWidth>

6764 </
fõld
>

6765 <
fõld
>

6766 <
«me
>
TXFIFOF
</name>

6767 <
des¸ùti⁄
>
TXFIFOF
</description>

6768 <
bôOff£t
>16</bitOffset>

6769 <
bôWidth
>1</bitWidth>

6770 </
fõld
>

6771 <
fõld
>

6772 <
«me
>
RXFIFOF
</name>

6773 <
des¸ùti⁄
>
RXFIFOF
</description>

6774 <
bôOff£t
>17</bitOffset>

6775 <
bôWidth
>1</bitWidth>

6776 </
fõld
>

6777 <
fõld
>

6778 <
«me
>
TXFIFOE
</name>

6779 <
des¸ùti⁄
>
TXFIFOE
</description>

6780 <
bôOff£t
>18</bitOffset>

6781 <
bôWidth
>1</bitWidth>

6782 </
fõld
>

6783 <
fõld
>

6784 <
«me
>
RXFIFOE
</name>

6785 <
des¸ùti⁄
>
RXFIFOE
</description>

6786 <
bôOff£t
>19</bitOffset>

6787 <
bôWidth
>1</bitWidth>

6788 </
fõld
>

6789 <
fõld
>

6790 <
«me
>
TXDAVL
</name>

6791 <
des¸ùti⁄
>
TXDAVL
</description>

6792 <
bôOff£t
>20</bitOffset>

6793 <
bôWidth
>1</bitWidth>

6794 </
fõld
>

6795 <
fõld
>

6796 <
«me
>
RXDAVL
</name>

6797 <
des¸ùti⁄
>
RXDAVL
</description>

6798 <
bôOff£t
>21</bitOffset>

6799 <
bôWidth
>1</bitWidth>

6800 </
fõld
>

6801 <
fõld
>

6802 <
«me
>
SDIOIT
</name>

6803 <
des¸ùti⁄
>
SDIOIT
</description>

6804 <
bôOff£t
>22</bitOffset>

6805 <
bôWidth
>1</bitWidth>

6806 </
fõld
>

6807 <
fõld
>

6808 <
«me
>
CEATAEND
</name>

6809 <
des¸ùti⁄
>
CEATAEND
</description>

6810 <
bôOff£t
>23</bitOffset>

6811 <
bôWidth
>1</bitWidth>

6812 </
fõld
>

6813 </
fõlds
>

6816 <
«me
>
ICR
</name>

6817 <
di•œyName
>
ICR
</displayName>

6818 <
des¸ùti⁄
>
SDIO
 
öãºu±
 
˛ór
 

6819 (
SDIO_ICR
)</
des¸ùti⁄
>

6820 <
addªssOff£t
>0x38</addressOffset>

6821 <
size
>0x20</size>

6822 <
ac˚ss
>
ªad
-
wrôe
</access>

6823 <
ª£tVÆue
>0x00000000</resetValue>

6824 <
fõlds
>

6825 <
fõld
>

6826 <
«me
>
CCRCFAILC
</name>

6827 <
des¸ùti⁄
>
CCRCFAILC
</description>

6828 <
bôOff£t
>0</bitOffset>

6829 <
bôWidth
>1</bitWidth>

6830 </
fõld
>

6831 <
fõld
>

6832 <
«me
>
DCRCFAILC
</name>

6833 <
des¸ùti⁄
>
DCRCFAILC
</description>

6834 <
bôOff£t
>1</bitOffset>

6835 <
bôWidth
>1</bitWidth>

6836 </
fõld
>

6837 <
fõld
>

6838 <
«me
>
CTIMEOUTC
</name>

6839 <
des¸ùti⁄
>
CTIMEOUTC
</description>

6840 <
bôOff£t
>2</bitOffset>

6841 <
bôWidth
>1</bitWidth>

6842 </
fõld
>

6843 <
fõld
>

6844 <
«me
>
DTIMEOUTC
</name>

6845 <
des¸ùti⁄
>
DTIMEOUTC
</description>

6846 <
bôOff£t
>3</bitOffset>

6847 <
bôWidth
>1</bitWidth>

6848 </
fõld
>

6849 <
fõld
>

6850 <
«me
>
TXUNDERRC
</name>

6851 <
des¸ùti⁄
>
TXUNDERRC
</description>

6852 <
bôOff£t
>4</bitOffset>

6853 <
bôWidth
>1</bitWidth>

6854 </
fõld
>

6855 <
fõld
>

6856 <
«me
>
RXOVERRC
</name>

6857 <
des¸ùti⁄
>
RXOVERRC
</description>

6858 <
bôOff£t
>5</bitOffset>

6859 <
bôWidth
>1</bitWidth>

6860 </
fõld
>

6861 <
fõld
>

6862 <
«me
>
CMDRENDC
</name>

6863 <
des¸ùti⁄
>
CMDRENDC
</description>

6864 <
bôOff£t
>6</bitOffset>

6865 <
bôWidth
>1</bitWidth>

6866 </
fõld
>

6867 <
fõld
>

6868 <
«me
>
CMDSENTC
</name>

6869 <
des¸ùti⁄
>
CMDSENTC
</description>

6870 <
bôOff£t
>7</bitOffset>

6871 <
bôWidth
>1</bitWidth>

6872 </
fõld
>

6873 <
fõld
>

6874 <
«me
>
DATAENDC
</name>

6875 <
des¸ùti⁄
>
DATAENDC
</description>

6876 <
bôOff£t
>8</bitOffset>

6877 <
bôWidth
>1</bitWidth>

6878 </
fõld
>

6879 <
fõld
>

6880 <
«me
>
STBITERRC
</name>

6881 <
des¸ùti⁄
>
STBITERRC
</description>

6882 <
bôOff£t
>9</bitOffset>

6883 <
bôWidth
>1</bitWidth>

6884 </
fõld
>

6885 <
fõld
>

6886 <
«me
>
DBCKENDC
</name>

6887 <
des¸ùti⁄
>
DBCKENDC
</description>

6888 <
bôOff£t
>10</bitOffset>

6889 <
bôWidth
>1</bitWidth>

6890 </
fõld
>

6891 <
fõld
>

6892 <
«me
>
SDIOITC
</name>

6893 <
des¸ùti⁄
>
SDIOITC
</description>

6894 <
bôOff£t
>22</bitOffset>

6895 <
bôWidth
>1</bitWidth>

6896 </
fõld
>

6897 <
fõld
>

6898 <
«me
>
CEATAENDC
</name>

6899 <
des¸ùti⁄
>
CEATAENDC
</description>

6900 <
bôOff£t
>23</bitOffset>

6901 <
bôWidth
>1</bitWidth>

6902 </
fõld
>

6903 </
fõlds
>

6906 <
«me
>
MASK
</name>

6907 <
di•œyName
>
MASK
</displayName>

6908 <
des¸ùti⁄
>
SDIO
 
mask
 (
SDIO_MASK
)</description>

6909 <
addªssOff£t
>0x3C</addressOffset>

6910 <
size
>0x20</size>

6911 <
ac˚ss
>
ªad
-
wrôe
</access>

6912 <
ª£tVÆue
>0x00000000</resetValue>

6913 <
fõlds
>

6914 <
fõld
>

6915 <
«me
>
CCRCFAILIE
</name>

6916 <
des¸ùti⁄
>
CCRCFAILIE
</description>

6917 <
bôOff£t
>0</bitOffset>

6918 <
bôWidth
>1</bitWidth>

6919 </
fõld
>

6920 <
fõld
>

6921 <
«me
>
DCRCFAILIE
</name>

6922 <
des¸ùti⁄
>
DCRCFAILIE
</description>

6923 <
bôOff£t
>1</bitOffset>

6924 <
bôWidth
>1</bitWidth>

6925 </
fõld
>

6926 <
fõld
>

6927 <
«me
>
CTIMEOUTIE
</name>

6928 <
des¸ùti⁄
>
CTIMEOUTIE
</description>

6929 <
bôOff£t
>2</bitOffset>

6930 <
bôWidth
>1</bitWidth>

6931 </
fõld
>

6932 <
fõld
>

6933 <
«me
>
DTIMEOUTIE
</name>

6934 <
des¸ùti⁄
>
DTIMEOUTIE
</description>

6935 <
bôOff£t
>3</bitOffset>

6936 <
bôWidth
>1</bitWidth>

6937 </
fõld
>

6938 <
fõld
>

6939 <
«me
>
TXUNDERRIE
</name>

6940 <
des¸ùti⁄
>
TXUNDERRIE
</description>

6941 <
bôOff£t
>4</bitOffset>

6942 <
bôWidth
>1</bitWidth>

6943 </
fõld
>

6944 <
fõld
>

6945 <
«me
>
RXOVERRIE
</name>

6946 <
des¸ùti⁄
>
RXOVERRIE
</description>

6947 <
bôOff£t
>5</bitOffset>

6948 <
bôWidth
>1</bitWidth>

6949 </
fõld
>

6950 <
fõld
>

6951 <
«me
>
CMDRENDIE
</name>

6952 <
des¸ùti⁄
>
CMDRENDIE
</description>

6953 <
bôOff£t
>6</bitOffset>

6954 <
bôWidth
>1</bitWidth>

6955 </
fõld
>

6956 <
fõld
>

6957 <
«me
>
CMDSENTIE
</name>

6958 <
des¸ùti⁄
>
CMDSENTIE
</description>

6959 <
bôOff£t
>7</bitOffset>

6960 <
bôWidth
>1</bitWidth>

6961 </
fõld
>

6962 <
fõld
>

6963 <
«me
>
DATAENDIE
</name>

6964 <
des¸ùti⁄
>
DATAENDIE
</description>

6965 <
bôOff£t
>8</bitOffset>

6966 <
bôWidth
>1</bitWidth>

6967 </
fõld
>

6968 <
fõld
>

6969 <
«me
>
STBITERRIE
</name>

6970 <
des¸ùti⁄
>
STBITERRIE
</description>

6971 <
bôOff£t
>9</bitOffset>

6972 <
bôWidth
>1</bitWidth>

6973 </
fõld
>

6974 <
fõld
>

6975 <
«me
>
DBACKENDIE
</name>

6976 <
des¸ùti⁄
>
DBACKENDIE
</description>

6977 <
bôOff£t
>10</bitOffset>

6978 <
bôWidth
>1</bitWidth>

6979 </
fõld
>

6980 <
fõld
>

6981 <
«me
>
CMDACTIE
</name>

6982 <
des¸ùti⁄
>
CMDACTIE
</description>

6983 <
bôOff£t
>11</bitOffset>

6984 <
bôWidth
>1</bitWidth>

6985 </
fõld
>

6986 <
fõld
>

6987 <
«me
>
TXACTIE
</name>

6988 <
des¸ùti⁄
>
TXACTIE
</description>

6989 <
bôOff£t
>12</bitOffset>

6990 <
bôWidth
>1</bitWidth>

6991 </
fõld
>

6992 <
fõld
>

6993 <
«me
>
RXACTIE
</name>

6994 <
des¸ùti⁄
>
RXACTIE
</description>

6995 <
bôOff£t
>13</bitOffset>

6996 <
bôWidth
>1</bitWidth>

6997 </
fõld
>

6998 <
fõld
>

6999 <
«me
>
TXFIFOHEIE
</name>

7000 <
des¸ùti⁄
>
TXFIFOHEIE
</description>

7001 <
bôOff£t
>14</bitOffset>

7002 <
bôWidth
>1</bitWidth>

7003 </
fõld
>

7004 <
fõld
>

7005 <
«me
>
RXFIFOHFIE
</name>

7006 <
des¸ùti⁄
>
RXFIFOHFIE
</description>

7007 <
bôOff£t
>15</bitOffset>

7008 <
bôWidth
>1</bitWidth>

7009 </
fõld
>

7010 <
fõld
>

7011 <
«me
>
TXFIFOFIE
</name>

7012 <
des¸ùti⁄
>
TXFIFOFIE
</description>

7013 <
bôOff£t
>16</bitOffset>

7014 <
bôWidth
>1</bitWidth>

7015 </
fõld
>

7016 <
fõld
>

7017 <
«me
>
RXFIFOFIE
</name>

7018 <
des¸ùti⁄
>
RXFIFOFIE
</description>

7019 <
bôOff£t
>17</bitOffset>

7020 <
bôWidth
>1</bitWidth>

7021 </
fõld
>

7022 <
fõld
>

7023 <
«me
>
TXFIFOEIE
</name>

7024 <
des¸ùti⁄
>
TXFIFOEIE
</description>

7025 <
bôOff£t
>18</bitOffset>

7026 <
bôWidth
>1</bitWidth>

7027 </
fõld
>

7028 <
fõld
>

7029 <
«me
>
RXFIFOEIE
</name>

7030 <
des¸ùti⁄
>
RXFIFOEIE
</description>

7031 <
bôOff£t
>19</bitOffset>

7032 <
bôWidth
>1</bitWidth>

7033 </
fõld
>

7034 <
fõld
>

7035 <
«me
>
TXDAVLIE
</name>

7036 <
des¸ùti⁄
>
TXDAVLIE
</description>

7037 <
bôOff£t
>20</bitOffset>

7038 <
bôWidth
>1</bitWidth>

7039 </
fõld
>

7040 <
fõld
>

7041 <
«me
>
RXDAVLIE
</name>

7042 <
des¸ùti⁄
>
RXDAVLIE
</description>

7043 <
bôOff£t
>21</bitOffset>

7044 <
bôWidth
>1</bitWidth>

7045 </
fõld
>

7046 <
fõld
>

7047 <
«me
>
SDIOITIE
</name>

7048 <
des¸ùti⁄
>
SDIOITIE
</description>

7049 <
bôOff£t
>22</bitOffset>

7050 <
bôWidth
>1</bitWidth>

7051 </
fõld
>

7052 <
fõld
>

7053 <
«me
>
CEATENDIE
</name>

7054 <
des¸ùti⁄
>
CEATENDIE
</description>

7055 <
bôOff£t
>23</bitOffset>

7056 <
bôWidth
>1</bitWidth>

7057 </
fõld
>

7058 </
fõlds
>

7061 <
«me
>
FIFOCNT
</name>

7062 <
di•œyName
>
FIFOCNT
</displayName>

7063 <
des¸ùti⁄
>
Bôs
 23:0 = 
FIFOCOUNT
: 
Remaöög
 
numbî
 
of


7064 
w‹ds
 
to
 
be
 
wrôãn
Åÿ
‹
 
ªad
 
‰om
 
the


7065 
FIFO
</
des¸ùti⁄
>

7066 <
addªssOff£t
>0x48</addressOffset>

7067 <
size
>0x20</size>

7068 <
ac˚ss
>
ªad
-
⁄ly
</access>

7069 <
ª£tVÆue
>0x00000000</resetValue>

7070 <
fõlds
>

7071 <
fõld
>

7072 <
«me
>
FIF0COUNT
</name>

7073 <
des¸ùti⁄
>
FIF0COUNT
</description>

7074 <
bôOff£t
>0</bitOffset>

7075 <
bôWidth
>24</bitWidth>

7076 </
fõld
>

7077 </
fõlds
>

7080 <
«me
>
FIFO
</name>

7081 <
di•œyName
>
FIFO
</displayName>

7082 <
des¸ùti⁄
>
bôs
 31:0 = 
FIFOD©a
: 
Re˚ive
 
™d
 
å™smô


7083 
FIFO
 
d©a
</
des¸ùti⁄
>

7084 <
addªssOff£t
>0x80</addressOffset>

7085 <
size
>0x20</size>

7086 <
ac˚ss
>
ªad
-
wrôe
</access>

7087 <
ª£tVÆue
>0x00000000</resetValue>

7088 <
fõlds
>

7089 <
fõld
>

7090 <
«me
>
FIFOD©a
</name>

7091 <
des¸ùti⁄
>
FIFOD©a
</description>

7092 <
bôOff£t
>0</bitOffset>

7093 <
bôWidth
>32</bitWidth>

7094 </
fõld
>

7095 </
fõlds
>

7097 </
ªgi°îs
>

7098 </
≥rùhîÆ
>

7099 <
≥rùhîÆ
>

7100 <
«me
>
RTC
</name>

7101 <
des¸ùti⁄
>
Ról
 
time
 
˛ock
</description>

7102 <
groupName
>
RTC
</groupName>

7103 <
ba£Addªss
>0x40002800</baseAddress>

7104 <
addªssBlock
>

7105 <
off£t
>0x0</offset>

7106 <
size
>0x400</size>

7107 <
ußge
>
ªgi°îs
</usage>

7108 </
addªssBlock
>

7109 <
öãºu±
>

7110 <
«me
>
RTC_IRQ
</name>

7111 <
des¸ùti⁄
>
RTC
 
globÆ
 
öãºu±
</description>

7112 <
vÆue
>3</value>

7113 </
öãºu±
>

7114 <
öãºu±
>

7115 <
«me
>
RTCAœrm_IRQ
</name>

7116 <
des¸ùti⁄
>
RTC
 
Aœrms
 
through
 
EXTI
 
löe


7117 
öãºu±
</
des¸ùti⁄
>

7118 <
vÆue
>41</value>

7119 </
öãºu±
>

7120 <
ªgi°îs
>

7122 <
«me
>
CRH
</name>

7123 <
di•œyName
>
CRH
</displayName>

7124 <
des¸ùti⁄
>
RTC
 
C⁄åﬁ
 
Regi°î
 
High
</description>

7125 <
addªssOff£t
>0x0</addressOffset>

7126 <
size
>0x20</size>

7127 <
ac˚ss
>
ªad
-
wrôe
</access>

7128 <
ª£tVÆue
>0x00000000</resetValue>

7129 <
fõlds
>

7130 <
fõld
>

7131 <
«me
>
SECIE
</name>

7132 <
des¸ùti⁄
>
Sec⁄d
 
öãºu±
 
E«bÀ
</description>

7133 <
bôOff£t
>0</bitOffset>

7134 <
bôWidth
>1</bitWidth>

7135 </
fõld
>

7136 <
fõld
>

7137 <
«me
>
ALRIE
</name>

7138 <
des¸ùti⁄
>
Aœrm
 
öãºu±
 
E«bÀ
</description>

7139 <
bôOff£t
>1</bitOffset>

7140 <
bôWidth
>1</bitWidth>

7141 </
fõld
>

7142 <
fõld
>

7143 <
«me
>
OWIE
</name>

7144 <
des¸ùti⁄
>
OvîÊow
 
öãºu±
 
E«bÀ
</description>

7145 <
bôOff£t
>2</bitOffset>

7146 <
bôWidth
>1</bitWidth>

7147 </
fõld
>

7148 </
fõlds
>

7151 <
«me
>
CRL
</name>

7152 <
di•œyName
>
CRL
</displayName>

7153 <
des¸ùti⁄
>
RTC
 
C⁄åﬁ
 
Regi°î
 
Low
</description>

7154 <
addªssOff£t
>0x4</addressOffset>

7155 <
size
>0x20</size>

7156 <
ª£tVÆue
>0x00000020</resetValue>

7157 <
fõlds
>

7158 <
fõld
>

7159 <
«me
>
SECF
</name>

7160 <
des¸ùti⁄
>
Sec⁄d
 
Fœg
</description>

7161 <
bôOff£t
>0</bitOffset>

7162 <
bôWidth
>1</bitWidth>

7163 <
ac˚ss
>
ªad
-
wrôe
</access>

7164 </
fõld
>

7165 <
fõld
>

7166 <
«me
>
ALRF
</name>

7167 <
des¸ùti⁄
>
Aœrm
 
Fœg
</description>

7168 <
bôOff£t
>1</bitOffset>

7169 <
bôWidth
>1</bitWidth>

7170 <
ac˚ss
>
ªad
-
wrôe
</access>

7171 </
fõld
>

7172 <
fõld
>

7173 <
«me
>
OWF
</name>

7174 <
des¸ùti⁄
>
OvîÊow
 
Fœg
</description>

7175 <
bôOff£t
>2</bitOffset>

7176 <
bôWidth
>1</bitWidth>

7177 <
ac˚ss
>
ªad
-
wrôe
</access>

7178 </
fõld
>

7179 <
fõld
>

7180 <
«me
>
RSF
</name>

7181 <
des¸ùti⁄
>
Regi°îs
 
Synchr⁄ized


7182 
Fœg
</
des¸ùti⁄
>

7183 <
bôOff£t
>3</bitOffset>

7184 <
bôWidth
>1</bitWidth>

7185 <
ac˚ss
>
ªad
-
wrôe
</access>

7186 </
fõld
>

7187 <
fõld
>

7188 <
«me
>
CNF
</name>

7189 <
des¸ùti⁄
>
C⁄figuøti⁄
 
Fœg
</description>

7190 <
bôOff£t
>4</bitOffset>

7191 <
bôWidth
>1</bitWidth>

7192 <
ac˚ss
>
ªad
-
wrôe
</access>

7193 </
fõld
>

7194 <
fõld
>

7195 <
«me
>
RTOFF
</name>

7196 <
des¸ùti⁄
>
RTC
 
›î©i⁄
 
OFF
</description>

7197 <
bôOff£t
>5</bitOffset>

7198 <
bôWidth
>1</bitWidth>

7199 <
ac˚ss
>
ªad
-
⁄ly
</access>

7200 </
fõld
>

7201 </
fõlds
>

7204 <
«me
>
PRLH
</name>

7205 <
di•œyName
>
PRLH
</displayName>

7206 <
des¸ùti⁄
>
RTC
 
PªsˇÀr
 
Lﬂd
 
Regi°î


7207 
High
</
des¸ùti⁄
>

7208 <
addªssOff£t
>0x8</addressOffset>

7209 <
size
>0x20</size>

7210 <
ac˚ss
>
wrôe
-
⁄ly
</access>

7211 <
ª£tVÆue
>0x00000000</resetValue>

7212 <
fõlds
>

7213 <
fõld
>

7214 <
«me
>
PRLH
</name>

7215 <
des¸ùti⁄
>
RTC
 
PªsˇÀr
 
Lﬂd
 
Regi°î


7216 
High
</
des¸ùti⁄
>

7217 <
bôOff£t
>0</bitOffset>

7218 <
bôWidth
>4</bitWidth>

7219 </
fõld
>

7220 </
fõlds
>

7223 <
«me
>
PRLL
</name>

7224 <
di•œyName
>
PRLL
</displayName>

7225 <
des¸ùti⁄
>
RTC
 
PªsˇÀr
 
Lﬂd
 
Regi°î


7226 
Low
</
des¸ùti⁄
>

7227 <
addªssOff£t
>0xC</addressOffset>

7228 <
size
>0x20</size>

7229 <
ac˚ss
>
wrôe
-
⁄ly
</access>

7230 <
ª£tVÆue
>0x8000</resetValue>

7231 <
fõlds
>

7232 <
fõld
>

7233 <
«me
>
PRLL
</name>

7234 <
des¸ùti⁄
>
RTC
 
PªsˇÀr
 
Dividî
 
Regi°î


7235 
Low
</
des¸ùti⁄
>

7236 <
bôOff£t
>0</bitOffset>

7237 <
bôWidth
>16</bitWidth>

7238 </
fõld
>

7239 </
fõlds
>

7242 <
«me
>
DIVH
</name>

7243 <
di•œyName
>
DIVH
</displayName>

7244 <
des¸ùti⁄
>
RTC
 
PªsˇÀr
 
Dividî
 
Regi°î


7245 
High
</
des¸ùti⁄
>

7246 <
addªssOff£t
>0x10</addressOffset>

7247 <
size
>0x20</size>

7248 <
ac˚ss
>
ªad
-
⁄ly
</access>

7249 <
ª£tVÆue
>0x00000000</resetValue>

7250 <
fõlds
>

7251 <
fõld
>

7252 <
«me
>
DIVH
</name>

7253 <
des¸ùti⁄
>
RTC
 
¥esˇÀr
 
dividî
 

7254 
high
</
des¸ùti⁄
>

7255 <
bôOff£t
>0</bitOffset>

7256 <
bôWidth
>4</bitWidth>

7257 </
fõld
>

7258 </
fõlds
>

7261 <
«me
>
DIVL
</name>

7262 <
di•œyName
>
DIVL
</displayName>

7263 <
des¸ùti⁄
>
RTC
 
PªsˇÀr
 
Dividî
 
Regi°î


7264 
Low
</
des¸ùti⁄
>

7265 <
addªssOff£t
>0x14</addressOffset>

7266 <
size
>0x20</size>

7267 <
ac˚ss
>
ªad
-
⁄ly
</access>

7268 <
ª£tVÆue
>0x8000</resetValue>

7269 <
fõlds
>

7270 <
fõld
>

7271 <
«me
>
DIVL
</name>

7272 <
des¸ùti⁄
>
RTC
 
¥esˇÀr
 
dividî
 

7273 
Low
</
des¸ùti⁄
>

7274 <
bôOff£t
>0</bitOffset>

7275 <
bôWidth
>16</bitWidth>

7276 </
fõld
>

7277 </
fõlds
>

7280 <
«me
>
CNTH
</name>

7281 <
di•œyName
>
CNTH
</displayName>

7282 <
des¸ùti⁄
>
RTC
 
Cou¡î
 
Regi°î
 
High
</description>

7283 <
addªssOff£t
>0x18</addressOffset>

7284 <
size
>0x20</size>

7285 <
ac˚ss
>
ªad
-
wrôe
</access>

7286 <
ª£tVÆue
>0x00000000</resetValue>

7287 <
fõlds
>

7288 <
fõld
>

7289 <
«me
>
CNTH
</name>

7290 <
des¸ùti⁄
>
RTC
 
cou¡î
 
high
</description>

7291 <
bôOff£t
>0</bitOffset>

7292 <
bôWidth
>16</bitWidth>

7293 </
fõld
>

7294 </
fõlds
>

7297 <
«me
>
CNTL
</name>

7298 <
di•œyName
>
CNTL
</displayName>

7299 <
des¸ùti⁄
>
RTC
 
Cou¡î
 
Regi°î
 
Low
</description>

7300 <
addªssOff£t
>0x1C</addressOffset>

7301 <
size
>0x20</size>

7302 <
ac˚ss
>
ªad
-
wrôe
</access>

7303 <
ª£tVÆue
>0x00000000</resetValue>

7304 <
fõlds
>

7305 <
fõld
>

7306 <
«me
>
CNTL
</name>

7307 <
des¸ùti⁄
>
RTC
 
cou¡î
 
Low
</description>

7308 <
bôOff£t
>0</bitOffset>

7309 <
bôWidth
>16</bitWidth>

7310 </
fõld
>

7311 </
fõlds
>

7314 <
«me
>
ALRH
</name>

7315 <
di•œyName
>
ALRH
</displayName>

7316 <
des¸ùti⁄
>
RTC
 
Aœrm
 
Regi°î
 
High
</description>

7317 <
addªssOff£t
>0x20</addressOffset>

7318 <
size
>0x20</size>

7319 <
ac˚ss
>
wrôe
-
⁄ly
</access>

7320 <
ª£tVÆue
>0xFFFF</resetValue>

7321 <
fõlds
>

7322 <
fõld
>

7323 <
«me
>
ALRH
</name>

7324 <
des¸ùti⁄
>
RTC
 
Æ¨m
 
high
</description>

7325 <
bôOff£t
>0</bitOffset>

7326 <
bôWidth
>16</bitWidth>

7327 </
fõld
>

7328 </
fõlds
>

7331 <
«me
>
ALRL
</name>

7332 <
di•œyName
>
ALRL
</displayName>

7333 <
des¸ùti⁄
>
RTC
 
Aœrm
 
Regi°î
 
Low
</description>

7334 <
addªssOff£t
>0x24</addressOffset>

7335 <
size
>0x20</size>

7336 <
ac˚ss
>
wrôe
-
⁄ly
</access>

7337 <
ª£tVÆue
>0xFFFF</resetValue>

7338 <
fõlds
>

7339 <
fõld
>

7340 <
«me
>
ALRL
</name>

7341 <
des¸ùti⁄
>
RTC
 
Æ¨m
 
low
</description>

7342 <
bôOff£t
>0</bitOffset>

7343 <
bôWidth
>16</bitWidth>

7344 </
fõld
>

7345 </
fõlds
>

7347 </
ªgi°îs
>

7348 </
≥rùhîÆ
>

7349 <
≥rùhîÆ
>

7350 <
«me
>
BKP
</name>

7351 <
des¸ùti⁄
>
Backup
 
ªgi°îs
</description>

7352 <
groupName
>
BKP
</groupName>

7353 <
ba£Addªss
>0x40006C04</baseAddress>

7354 <
addªssBlock
>

7355 <
off£t
>0x0</offset>

7356 <
size
>0x400</size>

7357 <
ußge
>
ªgi°îs
</usage>

7358 </
addªssBlock
>

7359 <
ªgi°îs
>

7361 <
«me
>
DR1
</name>

7362 <
di•œyName
>
DR1
</displayName>

7363 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7364 <
addªssOff£t
>0x0</addressOffset>

7365 <
size
>0x20</size>

7366 <
ac˚ss
>
ªad
-
wrôe
</access>

7367 <
ª£tVÆue
>0x00000000</resetValue>

7368 <
fõlds
>

7369 <
fõld
>

7370 <
«me
>
D1
</name>

7371 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7372 <
bôOff£t
>0</bitOffset>

7373 <
bôWidth
>16</bitWidth>

7374 </
fõld
>

7375 </
fõlds
>

7378 <
«me
>
DR2
</name>

7379 <
di•œyName
>
DR2
</displayName>

7380 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7381 <
addªssOff£t
>0x4</addressOffset>

7382 <
size
>0x20</size>

7383 <
ac˚ss
>
ªad
-
wrôe
</access>

7384 <
ª£tVÆue
>0x00000000</resetValue>

7385 <
fõlds
>

7386 <
fõld
>

7387 <
«me
>
D2
</name>

7388 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7389 <
bôOff£t
>0</bitOffset>

7390 <
bôWidth
>16</bitWidth>

7391 </
fõld
>

7392 </
fõlds
>

7395 <
«me
>
DR3
</name>

7396 <
di•œyName
>
DR3
</displayName>

7397 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7398 <
addªssOff£t
>0x8</addressOffset>

7399 <
size
>0x20</size>

7400 <
ac˚ss
>
ªad
-
wrôe
</access>

7401 <
ª£tVÆue
>0x00000000</resetValue>

7402 <
fõlds
>

7403 <
fõld
>

7404 <
«me
>
D3
</name>

7405 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7406 <
bôOff£t
>0</bitOffset>

7407 <
bôWidth
>16</bitWidth>

7408 </
fõld
>

7409 </
fõlds
>

7412 <
«me
>
DR4
</name>

7413 <
di•œyName
>
DR4
</displayName>

7414 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7415 <
addªssOff£t
>0xC</addressOffset>

7416 <
size
>0x20</size>

7417 <
ac˚ss
>
ªad
-
wrôe
</access>

7418 <
ª£tVÆue
>0x00000000</resetValue>

7419 <
fõlds
>

7420 <
fõld
>

7421 <
«me
>
D4
</name>

7422 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7423 <
bôOff£t
>0</bitOffset>

7424 <
bôWidth
>16</bitWidth>

7425 </
fõld
>

7426 </
fõlds
>

7429 <
«me
>
DR5
</name>

7430 <
di•œyName
>
DR5
</displayName>

7431 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7432 <
addªssOff£t
>0x10</addressOffset>

7433 <
size
>0x20</size>

7434 <
ac˚ss
>
ªad
-
wrôe
</access>

7435 <
ª£tVÆue
>0x00000000</resetValue>

7436 <
fõlds
>

7437 <
fõld
>

7438 <
«me
>
D5
</name>

7439 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7440 <
bôOff£t
>0</bitOffset>

7441 <
bôWidth
>16</bitWidth>

7442 </
fõld
>

7443 </
fõlds
>

7446 <
«me
>
DR6
</name>

7447 <
di•œyName
>
DR6
</displayName>

7448 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7449 <
addªssOff£t
>0x14</addressOffset>

7450 <
size
>0x20</size>

7451 <
ac˚ss
>
ªad
-
wrôe
</access>

7452 <
ª£tVÆue
>0x00000000</resetValue>

7453 <
fõlds
>

7454 <
fõld
>

7455 <
«me
>
D6
</name>

7456 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7457 <
bôOff£t
>0</bitOffset>

7458 <
bôWidth
>16</bitWidth>

7459 </
fõld
>

7460 </
fõlds
>

7463 <
«me
>
DR7
</name>

7464 <
di•œyName
>
DR7
</displayName>

7465 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7466 <
addªssOff£t
>0x18</addressOffset>

7467 <
size
>0x20</size>

7468 <
ac˚ss
>
ªad
-
wrôe
</access>

7469 <
ª£tVÆue
>0x00000000</resetValue>

7470 <
fõlds
>

7471 <
fõld
>

7472 <
«me
>
D7
</name>

7473 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7474 <
bôOff£t
>0</bitOffset>

7475 <
bôWidth
>16</bitWidth>

7476 </
fõld
>

7477 </
fõlds
>

7480 <
«me
>
DR8
</name>

7481 <
di•œyName
>
DR8
</displayName>

7482 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7483 <
addªssOff£t
>0x1C</addressOffset>

7484 <
size
>0x20</size>

7485 <
ac˚ss
>
ªad
-
wrôe
</access>

7486 <
ª£tVÆue
>0x00000000</resetValue>

7487 <
fõlds
>

7488 <
fõld
>

7489 <
«me
>
D8
</name>

7490 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7491 <
bôOff£t
>0</bitOffset>

7492 <
bôWidth
>16</bitWidth>

7493 </
fõld
>

7494 </
fõlds
>

7497 <
«me
>
DR9
</name>

7498 <
di•œyName
>
DR9
</displayName>

7499 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7500 <
addªssOff£t
>0x20</addressOffset>

7501 <
size
>0x20</size>

7502 <
ac˚ss
>
ªad
-
wrôe
</access>

7503 <
ª£tVÆue
>0x00000000</resetValue>

7504 <
fõlds
>

7505 <
fõld
>

7506 <
«me
>
D9
</name>

7507 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7508 <
bôOff£t
>0</bitOffset>

7509 <
bôWidth
>16</bitWidth>

7510 </
fõld
>

7511 </
fõlds
>

7514 <
«me
>
DR10
</name>

7515 <
di•œyName
>
DR10
</displayName>

7516 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7517 <
addªssOff£t
>0x24</addressOffset>

7518 <
size
>0x20</size>

7519 <
ac˚ss
>
ªad
-
wrôe
</access>

7520 <
ª£tVÆue
>0x00000000</resetValue>

7521 <
fõlds
>

7522 <
fõld
>

7523 <
«me
>
D10
</name>

7524 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7525 <
bôOff£t
>0</bitOffset>

7526 <
bôWidth
>16</bitWidth>

7527 </
fõld
>

7528 </
fõlds
>

7531 <
«me
>
DR11
</name>

7532 <
di•œyName
>
DR11
</displayName>

7533 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7534 <
addªssOff£t
>0x3C</addressOffset>

7535 <
size
>0x20</size>

7536 <
ac˚ss
>
ªad
-
wrôe
</access>

7537 <
ª£tVÆue
>0x00000000</resetValue>

7538 <
fõlds
>

7539 <
fõld
>

7540 <
«me
>
DR11
</name>

7541 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7542 <
bôOff£t
>0</bitOffset>

7543 <
bôWidth
>16</bitWidth>

7544 </
fõld
>

7545 </
fõlds
>

7548 <
«me
>
DR12
</name>

7549 <
di•œyName
>
DR12
</displayName>

7550 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7551 <
addªssOff£t
>0x40</addressOffset>

7552 <
size
>0x20</size>

7553 <
ac˚ss
>
ªad
-
wrôe
</access>

7554 <
ª£tVÆue
>0x00000000</resetValue>

7555 <
fõlds
>

7556 <
fõld
>

7557 <
«me
>
DR12
</name>

7558 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7559 <
bôOff£t
>0</bitOffset>

7560 <
bôWidth
>16</bitWidth>

7561 </
fõld
>

7562 </
fõlds
>

7565 <
«me
>
DR13
</name>

7566 <
di•œyName
>
DR13
</displayName>

7567 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7568 <
addªssOff£t
>0x44</addressOffset>

7569 <
size
>0x20</size>

7570 <
ac˚ss
>
ªad
-
wrôe
</access>

7571 <
ª£tVÆue
>0x00000000</resetValue>

7572 <
fõlds
>

7573 <
fõld
>

7574 <
«me
>
DR13
</name>

7575 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7576 <
bôOff£t
>0</bitOffset>

7577 <
bôWidth
>16</bitWidth>

7578 </
fõld
>

7579 </
fõlds
>

7582 <
«me
>
DR14
</name>

7583 <
di•œyName
>
DR14
</displayName>

7584 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7585 <
addªssOff£t
>0x48</addressOffset>

7586 <
size
>0x20</size>

7587 <
ac˚ss
>
ªad
-
wrôe
</access>

7588 <
ª£tVÆue
>0x00000000</resetValue>

7589 <
fõlds
>

7590 <
fõld
>

7591 <
«me
>
D14
</name>

7592 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7593 <
bôOff£t
>0</bitOffset>

7594 <
bôWidth
>16</bitWidth>

7595 </
fõld
>

7596 </
fõlds
>

7599 <
«me
>
DR15
</name>

7600 <
di•œyName
>
DR15
</displayName>

7601 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7602 <
addªssOff£t
>0x4C</addressOffset>

7603 <
size
>0x20</size>

7604 <
ac˚ss
>
ªad
-
wrôe
</access>

7605 <
ª£tVÆue
>0x00000000</resetValue>

7606 <
fõlds
>

7607 <
fõld
>

7608 <
«me
>
D15
</name>

7609 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7610 <
bôOff£t
>0</bitOffset>

7611 <
bôWidth
>16</bitWidth>

7612 </
fõld
>

7613 </
fõlds
>

7616 <
«me
>
DR16
</name>

7617 <
di•œyName
>
DR16
</displayName>

7618 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7619 <
addªssOff£t
>0x50</addressOffset>

7620 <
size
>0x20</size>

7621 <
ac˚ss
>
ªad
-
wrôe
</access>

7622 <
ª£tVÆue
>0x00000000</resetValue>

7623 <
fõlds
>

7624 <
fõld
>

7625 <
«me
>
D16
</name>

7626 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7627 <
bôOff£t
>0</bitOffset>

7628 <
bôWidth
>16</bitWidth>

7629 </
fõld
>

7630 </
fõlds
>

7633 <
«me
>
DR17
</name>

7634 <
di•œyName
>
DR17
</displayName>

7635 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7636 <
addªssOff£t
>0x54</addressOffset>

7637 <
size
>0x20</size>

7638 <
ac˚ss
>
ªad
-
wrôe
</access>

7639 <
ª£tVÆue
>0x00000000</resetValue>

7640 <
fõlds
>

7641 <
fõld
>

7642 <
«me
>
D17
</name>

7643 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7644 <
bôOff£t
>0</bitOffset>

7645 <
bôWidth
>16</bitWidth>

7646 </
fõld
>

7647 </
fõlds
>

7650 <
«me
>
DR18
</name>

7651 <
di•œyName
>
DR18
</displayName>

7652 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7653 <
addªssOff£t
>0x58</addressOffset>

7654 <
size
>0x20</size>

7655 <
ac˚ss
>
ªad
-
wrôe
</access>

7656 <
ª£tVÆue
>0x00000000</resetValue>

7657 <
fõlds
>

7658 <
fõld
>

7659 <
«me
>
D18
</name>

7660 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7661 <
bôOff£t
>0</bitOffset>

7662 <
bôWidth
>16</bitWidth>

7663 </
fõld
>

7664 </
fõlds
>

7667 <
«me
>
DR19
</name>

7668 <
di•œyName
>
DR19
</displayName>

7669 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7670 <
addªssOff£t
>0x5C</addressOffset>

7671 <
size
>0x20</size>

7672 <
ac˚ss
>
ªad
-
wrôe
</access>

7673 <
ª£tVÆue
>0x00000000</resetValue>

7674 <
fõlds
>

7675 <
fõld
>

7676 <
«me
>
D19
</name>

7677 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7678 <
bôOff£t
>0</bitOffset>

7679 <
bôWidth
>16</bitWidth>

7680 </
fõld
>

7681 </
fõlds
>

7684 <
«me
>
DR20
</name>

7685 <
di•œyName
>
DR20
</displayName>

7686 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7687 <
addªssOff£t
>0x60</addressOffset>

7688 <
size
>0x20</size>

7689 <
ac˚ss
>
ªad
-
wrôe
</access>

7690 <
ª£tVÆue
>0x00000000</resetValue>

7691 <
fõlds
>

7692 <
fõld
>

7693 <
«me
>
D20
</name>

7694 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7695 <
bôOff£t
>0</bitOffset>

7696 <
bôWidth
>16</bitWidth>

7697 </
fõld
>

7698 </
fõlds
>

7701 <
«me
>
DR21
</name>

7702 <
di•œyName
>
DR21
</displayName>

7703 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7704 <
addªssOff£t
>0x64</addressOffset>

7705 <
size
>0x20</size>

7706 <
ac˚ss
>
ªad
-
wrôe
</access>

7707 <
ª£tVÆue
>0x00000000</resetValue>

7708 <
fõlds
>

7709 <
fõld
>

7710 <
«me
>
D21
</name>

7711 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7712 <
bôOff£t
>0</bitOffset>

7713 <
bôWidth
>16</bitWidth>

7714 </
fõld
>

7715 </
fõlds
>

7718 <
«me
>
DR22
</name>

7719 <
di•œyName
>
DR22
</displayName>

7720 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7721 <
addªssOff£t
>0x68</addressOffset>

7722 <
size
>0x20</size>

7723 <
ac˚ss
>
ªad
-
wrôe
</access>

7724 <
ª£tVÆue
>0x00000000</resetValue>

7725 <
fõlds
>

7726 <
fõld
>

7727 <
«me
>
D22
</name>

7728 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7729 <
bôOff£t
>0</bitOffset>

7730 <
bôWidth
>16</bitWidth>

7731 </
fõld
>

7732 </
fõlds
>

7735 <
«me
>
DR23
</name>

7736 <
di•œyName
>
DR23
</displayName>

7737 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7738 <
addªssOff£t
>0x6C</addressOffset>

7739 <
size
>0x20</size>

7740 <
ac˚ss
>
ªad
-
wrôe
</access>

7741 <
ª£tVÆue
>0x00000000</resetValue>

7742 <
fõlds
>

7743 <
fõld
>

7744 <
«me
>
D23
</name>

7745 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7746 <
bôOff£t
>0</bitOffset>

7747 <
bôWidth
>16</bitWidth>

7748 </
fõld
>

7749 </
fõlds
>

7752 <
«me
>
DR24
</name>

7753 <
di•œyName
>
DR24
</displayName>

7754 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7755 <
addªssOff£t
>0x70</addressOffset>

7756 <
size
>0x20</size>

7757 <
ac˚ss
>
ªad
-
wrôe
</access>

7758 <
ª£tVÆue
>0x00000000</resetValue>

7759 <
fõlds
>

7760 <
fõld
>

7761 <
«me
>
D24
</name>

7762 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7763 <
bôOff£t
>0</bitOffset>

7764 <
bôWidth
>16</bitWidth>

7765 </
fõld
>

7766 </
fõlds
>

7769 <
«me
>
DR25
</name>

7770 <
di•œyName
>
DR25
</displayName>

7771 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7772 <
addªssOff£t
>0x74</addressOffset>

7773 <
size
>0x20</size>

7774 <
ac˚ss
>
ªad
-
wrôe
</access>

7775 <
ª£tVÆue
>0x00000000</resetValue>

7776 <
fõlds
>

7777 <
fõld
>

7778 <
«me
>
D25
</name>

7779 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7780 <
bôOff£t
>0</bitOffset>

7781 <
bôWidth
>16</bitWidth>

7782 </
fõld
>

7783 </
fõlds
>

7786 <
«me
>
DR26
</name>

7787 <
di•œyName
>
DR26
</displayName>

7788 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7789 <
addªssOff£t
>0x78</addressOffset>

7790 <
size
>0x20</size>

7791 <
ac˚ss
>
ªad
-
wrôe
</access>

7792 <
ª£tVÆue
>0x00000000</resetValue>

7793 <
fõlds
>

7794 <
fõld
>

7795 <
«me
>
D26
</name>

7796 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7797 <
bôOff£t
>0</bitOffset>

7798 <
bôWidth
>16</bitWidth>

7799 </
fõld
>

7800 </
fõlds
>

7803 <
«me
>
DR27
</name>

7804 <
di•œyName
>
DR27
</displayName>

7805 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7806 <
addªssOff£t
>0x7C</addressOffset>

7807 <
size
>0x20</size>

7808 <
ac˚ss
>
ªad
-
wrôe
</access>

7809 <
ª£tVÆue
>0x00000000</resetValue>

7810 <
fõlds
>

7811 <
fõld
>

7812 <
«me
>
D27
</name>

7813 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7814 <
bôOff£t
>0</bitOffset>

7815 <
bôWidth
>16</bitWidth>

7816 </
fõld
>

7817 </
fõlds
>

7820 <
«me
>
DR28
</name>

7821 <
di•œyName
>
DR28
</displayName>

7822 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7823 <
addªssOff£t
>0x80</addressOffset>

7824 <
size
>0x20</size>

7825 <
ac˚ss
>
ªad
-
wrôe
</access>

7826 <
ª£tVÆue
>0x00000000</resetValue>

7827 <
fõlds
>

7828 <
fõld
>

7829 <
«me
>
D28
</name>

7830 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7831 <
bôOff£t
>0</bitOffset>

7832 <
bôWidth
>16</bitWidth>

7833 </
fõld
>

7834 </
fõlds
>

7837 <
«me
>
DR29
</name>

7838 <
di•œyName
>
DR29
</displayName>

7839 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7840 <
addªssOff£t
>0x84</addressOffset>

7841 <
size
>0x20</size>

7842 <
ac˚ss
>
ªad
-
wrôe
</access>

7843 <
ª£tVÆue
>0x00000000</resetValue>

7844 <
fõlds
>

7845 <
fõld
>

7846 <
«me
>
D29
</name>

7847 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7848 <
bôOff£t
>0</bitOffset>

7849 <
bôWidth
>16</bitWidth>

7850 </
fõld
>

7851 </
fõlds
>

7854 <
«me
>
DR30
</name>

7855 <
di•œyName
>
DR30
</displayName>

7856 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7857 <
addªssOff£t
>0x88</addressOffset>

7858 <
size
>0x20</size>

7859 <
ac˚ss
>
ªad
-
wrôe
</access>

7860 <
ª£tVÆue
>0x00000000</resetValue>

7861 <
fõlds
>

7862 <
fõld
>

7863 <
«me
>
D30
</name>

7864 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7865 <
bôOff£t
>0</bitOffset>

7866 <
bôWidth
>16</bitWidth>

7867 </
fõld
>

7868 </
fõlds
>

7871 <
«me
>
DR31
</name>

7872 <
di•œyName
>
DR31
</displayName>

7873 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7874 <
addªssOff£t
>0x8C</addressOffset>

7875 <
size
>0x20</size>

7876 <
ac˚ss
>
ªad
-
wrôe
</access>

7877 <
ª£tVÆue
>0x00000000</resetValue>

7878 <
fõlds
>

7879 <
fõld
>

7880 <
«me
>
D31
</name>

7881 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7882 <
bôOff£t
>0</bitOffset>

7883 <
bôWidth
>16</bitWidth>

7884 </
fõld
>

7885 </
fõlds
>

7888 <
«me
>
DR32
</name>

7889 <
di•œyName
>
DR32
</displayName>

7890 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7891 <
addªssOff£t
>0x90</addressOffset>

7892 <
size
>0x20</size>

7893 <
ac˚ss
>
ªad
-
wrôe
</access>

7894 <
ª£tVÆue
>0x00000000</resetValue>

7895 <
fõlds
>

7896 <
fõld
>

7897 <
«me
>
D32
</name>

7898 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7899 <
bôOff£t
>0</bitOffset>

7900 <
bôWidth
>16</bitWidth>

7901 </
fõld
>

7902 </
fõlds
>

7905 <
«me
>
DR33
</name>

7906 <
di•œyName
>
DR33
</displayName>

7907 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7908 <
addªssOff£t
>0x94</addressOffset>

7909 <
size
>0x20</size>

7910 <
ac˚ss
>
ªad
-
wrôe
</access>

7911 <
ª£tVÆue
>0x00000000</resetValue>

7912 <
fõlds
>

7913 <
fõld
>

7914 <
«me
>
D33
</name>

7915 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7916 <
bôOff£t
>0</bitOffset>

7917 <
bôWidth
>16</bitWidth>

7918 </
fõld
>

7919 </
fõlds
>

7922 <
«me
>
DR34
</name>

7923 <
di•œyName
>
DR34
</displayName>

7924 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7925 <
addªssOff£t
>0x98</addressOffset>

7926 <
size
>0x20</size>

7927 <
ac˚ss
>
ªad
-
wrôe
</access>

7928 <
ª£tVÆue
>0x00000000</resetValue>

7929 <
fõlds
>

7930 <
fõld
>

7931 <
«me
>
D34
</name>

7932 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7933 <
bôOff£t
>0</bitOffset>

7934 <
bôWidth
>16</bitWidth>

7935 </
fõld
>

7936 </
fõlds
>

7939 <
«me
>
DR35
</name>

7940 <
di•œyName
>
DR35
</displayName>

7941 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7942 <
addªssOff£t
>0x9C</addressOffset>

7943 <
size
>0x20</size>

7944 <
ac˚ss
>
ªad
-
wrôe
</access>

7945 <
ª£tVÆue
>0x00000000</resetValue>

7946 <
fõlds
>

7947 <
fõld
>

7948 <
«me
>
D35
</name>

7949 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7950 <
bôOff£t
>0</bitOffset>

7951 <
bôWidth
>16</bitWidth>

7952 </
fõld
>

7953 </
fõlds
>

7956 <
«me
>
DR36
</name>

7957 <
di•œyName
>
DR36
</displayName>

7958 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7959 <
addªssOff£t
>0xA0</addressOffset>

7960 <
size
>0x20</size>

7961 <
ac˚ss
>
ªad
-
wrôe
</access>

7962 <
ª£tVÆue
>0x00000000</resetValue>

7963 <
fõlds
>

7964 <
fõld
>

7965 <
«me
>
D36
</name>

7966 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7967 <
bôOff£t
>0</bitOffset>

7968 <
bôWidth
>16</bitWidth>

7969 </
fõld
>

7970 </
fõlds
>

7973 <
«me
>
DR37
</name>

7974 <
di•œyName
>
DR37
</displayName>

7975 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7976 <
addªssOff£t
>0xA4</addressOffset>

7977 <
size
>0x20</size>

7978 <
ac˚ss
>
ªad
-
wrôe
</access>

7979 <
ª£tVÆue
>0x00000000</resetValue>

7980 <
fõlds
>

7981 <
fõld
>

7982 <
«me
>
D37
</name>

7983 <
des¸ùti⁄
>
Backup
 
d©a
</description>

7984 <
bôOff£t
>0</bitOffset>

7985 <
bôWidth
>16</bitWidth>

7986 </
fõld
>

7987 </
fõlds
>

7990 <
«me
>
DR38
</name>

7991 <
di•œyName
>
DR38
</displayName>

7992 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

7993 <
addªssOff£t
>0xA8</addressOffset>

7994 <
size
>0x20</size>

7995 <
ac˚ss
>
ªad
-
wrôe
</access>

7996 <
ª£tVÆue
>0x00000000</resetValue>

7997 <
fõlds
>

7998 <
fõld
>

7999 <
«me
>
D38
</name>

8000 <
des¸ùti⁄
>
Backup
 
d©a
</description>

8001 <
bôOff£t
>0</bitOffset>

8002 <
bôWidth
>16</bitWidth>

8003 </
fõld
>

8004 </
fõlds
>

8007 <
«me
>
DR39
</name>

8008 <
di•œyName
>
DR39
</displayName>

8009 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

8010 <
addªssOff£t
>0xAC</addressOffset>

8011 <
size
>0x20</size>

8012 <
ac˚ss
>
ªad
-
wrôe
</access>

8013 <
ª£tVÆue
>0x00000000</resetValue>

8014 <
fõlds
>

8015 <
fõld
>

8016 <
«me
>
D39
</name>

8017 <
des¸ùti⁄
>
Backup
 
d©a
</description>

8018 <
bôOff£t
>0</bitOffset>

8019 <
bôWidth
>16</bitWidth>

8020 </
fõld
>

8021 </
fõlds
>

8024 <
«me
>
DR40
</name>

8025 <
di•œyName
>
DR40
</displayName>

8026 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

8027 <
addªssOff£t
>0xB0</addressOffset>

8028 <
size
>0x20</size>

8029 <
ac˚ss
>
ªad
-
wrôe
</access>

8030 <
ª£tVÆue
>0x00000000</resetValue>

8031 <
fõlds
>

8032 <
fõld
>

8033 <
«me
>
D40
</name>

8034 <
des¸ùti⁄
>
Backup
 
d©a
</description>

8035 <
bôOff£t
>0</bitOffset>

8036 <
bôWidth
>16</bitWidth>

8037 </
fõld
>

8038 </
fõlds
>

8041 <
«me
>
DR41
</name>

8042 <
di•œyName
>
DR41
</displayName>

8043 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

8044 <
addªssOff£t
>0xB4</addressOffset>

8045 <
size
>0x20</size>

8046 <
ac˚ss
>
ªad
-
wrôe
</access>

8047 <
ª£tVÆue
>0x00000000</resetValue>

8048 <
fõlds
>

8049 <
fõld
>

8050 <
«me
>
D41
</name>

8051 <
des¸ùti⁄
>
Backup
 
d©a
</description>

8052 <
bôOff£t
>0</bitOffset>

8053 <
bôWidth
>16</bitWidth>

8054 </
fõld
>

8055 </
fõlds
>

8058 <
«me
>
DR42
</name>

8059 <
di•œyName
>
DR42
</displayName>

8060 <
des¸ùti⁄
>
Backup
 
d©a
 (
BKP_DR
)</description>

8061 <
addªssOff£t
>0xB8</addressOffset>

8062 <
size
>0x20</size>

8063 <
ac˚ss
>
ªad
-
wrôe
</access>

8064 <
ª£tVÆue
>0x00000000</resetValue>

8065 <
fõlds
>

8066 <
fõld
>

8067 <
«me
>
D42
</name>

8068 <
des¸ùti⁄
>
Backup
 
d©a
</description>

8069 <
bôOff£t
>0</bitOffset>

8070 <
bôWidth
>16</bitWidth>

8071 </
fõld
>

8072 </
fõlds
>

8075 <
«me
>
RTCCR
</name>

8076 <
di•œyName
>
RTCCR
</displayName>

8077 <
des¸ùti⁄
>
RTC
 
˛ock
 
ˇlibøti⁄
 

8078 (
BKP_RTCCR
)</
des¸ùti⁄
>

8079 <
addªssOff£t
>0x28</addressOffset>

8080 <
size
>0x20</size>

8081 <
ac˚ss
>
ªad
-
wrôe
</access>

8082 <
ª£tVÆue
>0x00000000</resetValue>

8083 <
fõlds
>

8084 <
fõld
>

8085 <
«me
>
CAL
</name>

8086 <
des¸ùti⁄
>
CÆibøti⁄
 
vÆue
</description>

8087 <
bôOff£t
>0</bitOffset>

8088 <
bôWidth
>7</bitWidth>

8089 </
fõld
>

8090 <
fõld
>

8091 <
«me
>
CCO
</name>

8092 <
des¸ùti⁄
>
CÆibøti⁄
 
Clock
 
Ouçut
</description>

8093 <
bôOff£t
>7</bitOffset>

8094 <
bôWidth
>1</bitWidth>

8095 </
fõld
>

8096 <
fõld
>

8097 <
«me
>
ASOE
</name>

8098 <
des¸ùti⁄
>
Aœrm
 
‹
 
£c⁄d
 
ouçut


8099 
íabÀ
</
des¸ùti⁄
>

8100 <
bôOff£t
>8</bitOffset>

8101 <
bôWidth
>1</bitWidth>

8102 </
fõld
>

8103 <
fõld
>

8104 <
«me
>
ASOS
</name>

8105 <
des¸ùti⁄
>
Aœrm
 
‹
 
£c⁄d
 
ouçut


8106 
£À˘i⁄
</
des¸ùti⁄
>

8107 <
bôOff£t
>9</bitOffset>

8108 <
bôWidth
>1</bitWidth>

8109 </
fõld
>

8110 </
fõlds
>

8113 <
«me
>
CR
</name>

8114 <
di•œyName
>
CR
</displayName>

8115 <
des¸ùti⁄
>
Backup
 
c⁄åﬁ
 

8116 (
BKP_CR
)</
des¸ùti⁄
>

8117 <
addªssOff£t
>0x2C</addressOffset>

8118 <
size
>0x20</size>

8119 <
ac˚ss
>
ªad
-
wrôe
</access>

8120 <
ª£tVÆue
>0x00000000</resetValue>

8121 <
fõlds
>

8122 <
fõld
>

8123 <
«me
>
TPE
</name>

8124 <
des¸ùti⁄
>
Tam≥r
 
pö
 
íabÀ
</description>

8125 <
bôOff£t
>0</bitOffset>

8126 <
bôWidth
>1</bitWidth>

8127 </
fõld
>

8128 <
fõld
>

8129 <
«me
>
TPAL
</name>

8130 <
des¸ùti⁄
>
Tam≥r
 
pö
 
a˘ive
 
Àvñ
</description>

8131 <
bôOff£t
>1</bitOffset>

8132 <
bôWidth
>1</bitWidth>

8133 </
fõld
>

8134 </
fõlds
>

8137 <
«me
>
CSR
</name>

8138 <
di•œyName
>
CSR
</displayName>

8139 <
des¸ùti⁄
>
BKP_CSR
 
c⁄åﬁ
/
°©us
 

8140 (
BKP_CSR
)</
des¸ùti⁄
>

8141 <
addªssOff£t
>0x30</addressOffset>

8142 <
size
>0x20</size>

8143 <
ª£tVÆue
>0x00000000</resetValue>

8144 <
fõlds
>

8145 <
fõld
>

8146 <
«me
>
CTE
</name>

8147 <
des¸ùti⁄
>
CÀ¨
 
Tam≥r
 
evít
</description>

8148 <
bôOff£t
>0</bitOffset>

8149 <
bôWidth
>1</bitWidth>

8150 <
ac˚ss
>
wrôe
-
⁄ly
</access>

8151 </
fõld
>

8152 <
fõld
>

8153 <
«me
>
CTI
</name>

8154 <
des¸ùti⁄
>
CÀ¨
 
Tam≥r
 
I¡îru±
</description>

8155 <
bôOff£t
>1</bitOffset>

8156 <
bôWidth
>1</bitWidth>

8157 <
ac˚ss
>
wrôe
-
⁄ly
</access>

8158 </
fõld
>

8159 <
fõld
>

8160 <
«me
>
TPIE
</name>

8161 <
des¸ùti⁄
>
Tam≥r
 
Pö
 
öãºu±


8162 
íabÀ
</
des¸ùti⁄
>

8163 <
bôOff£t
>2</bitOffset>

8164 <
bôWidth
>1</bitWidth>

8165 <
ac˚ss
>
ªad
-
wrôe
</access>

8166 </
fõld
>

8167 <
fõld
>

8168 <
«me
>
TEF
</name>

8169 <
des¸ùti⁄
>
Tam≥r
 
Evít
 
Fœg
</description>

8170 <
bôOff£t
>8</bitOffset>

8171 <
bôWidth
>1</bitWidth>

8172 <
ac˚ss
>
ªad
-
⁄ly
</access>

8173 </
fõld
>

8174 <
fõld
>

8175 <
«me
>
TIF
</name>

8176 <
des¸ùti⁄
>
Tam≥r
 
I¡îru±
 
Fœg
</description>

8177 <
bôOff£t
>9</bitOffset>

8178 <
bôWidth
>1</bitWidth>

8179 <
ac˚ss
>
ªad
-
⁄ly
</access>

8180 </
fõld
>

8181 </
fõlds
>

8183 </
ªgi°îs
>

8184 </
≥rùhîÆ
>

8185 <
≥rùhîÆ
>

8186 <
«me
>
IWDG
</name>

8187 <
des¸ùti⁄
>
Indïídít
 
w©chdog
</description>

8188 <
groupName
>
IWDG
</groupName>

8189 <
ba£Addªss
>0x40003000</baseAddress>

8190 <
addªssBlock
>

8191 <
off£t
>0x0</offset>

8192 <
size
>0x400</size>

8193 <
ußge
>
ªgi°îs
</usage>

8194 </
addªssBlock
>

8195 <
ªgi°îs
>

8197 <
«me
>
KR
</name>

8198 <
di•œyName
>
KR
</displayName>

8199 <
des¸ùti⁄
>
Key
 (
IWDG_KR
)</description>

8200 <
addªssOff£t
>0x0</addressOffset>

8201 <
size
>0x20</size>

8202 <
ac˚ss
>
wrôe
-
⁄ly
</access>

8203 <
ª£tVÆue
>0x00000000</resetValue>

8204 <
fõlds
>

8205 <
fõld
>

8206 <
«me
>
KEY
</name>

8207 <
des¸ùti⁄
>
Key
 
vÆue
</description>

8208 <
bôOff£t
>0</bitOffset>

8209 <
bôWidth
>16</bitWidth>

8210 </
fõld
>

8211 </
fõlds
>

8214 <
«me
>
PR
</name>

8215 <
di•œyName
>
PR
</displayName>

8216 <
des¸ùti⁄
>
PªsˇÀr
 (
IWDG_PR
)</description>

8217 <
addªssOff£t
>0x4</addressOffset>

8218 <
size
>0x20</size>

8219 <
ac˚ss
>
ªad
-
wrôe
</access>

8220 <
ª£tVÆue
>0x00000000</resetValue>

8221 <
fõlds
>

8222 <
fõld
>

8223 <
«me
>
PR
</name>

8224 <
des¸ùti⁄
>
PªsˇÀr
 
dividî
</description>

8225 <
bôOff£t
>0</bitOffset>

8226 <
bôWidth
>3</bitWidth>

8227 </
fõld
>

8228 </
fõlds
>

8231 <
«me
>
RLR
</name>

8232 <
di•œyName
>
RLR
</displayName>

8233 <
des¸ùti⁄
>
Rñﬂd
 (
IWDG_RLR
)</description>

8234 <
addªssOff£t
>0x8</addressOffset>

8235 <
size
>0x20</size>

8236 <
ac˚ss
>
ªad
-
wrôe
</access>

8237 <
ª£tVÆue
>0x00000FFF</resetValue>

8238 <
fõlds
>

8239 <
fõld
>

8240 <
«me
>
RL
</name>

8241 <
des¸ùti⁄
>
W©chdog
 
cou¡î
 
ªlﬂd


8242 
vÆue
</
des¸ùti⁄
>

8243 <
bôOff£t
>0</bitOffset>

8244 <
bôWidth
>12</bitWidth>

8245 </
fõld
>

8246 </
fõlds
>

8249 <
«me
>
SR
</name>

8250 <
di•œyName
>
SR
</displayName>

8251 <
des¸ùti⁄
>
Sètus
 (
IWDG_SR
)</description>

8252 <
addªssOff£t
>0xC</addressOffset>

8253 <
size
>0x20</size>

8254 <
ac˚ss
>
ªad
-
⁄ly
</access>

8255 <
ª£tVÆue
>0x00000000</resetValue>

8256 <
fõlds
>

8257 <
fõld
>

8258 <
«me
>
PVU
</name>

8259 <
des¸ùti⁄
>
W©chdog
 
¥esˇÀr
 
vÆue


8260 
upd©e
</
des¸ùti⁄
>

8261 <
bôOff£t
>0</bitOffset>

8262 <
bôWidth
>1</bitWidth>

8263 </
fõld
>

8264 <
fõld
>

8265 <
«me
>
RVU
</name>

8266 <
des¸ùti⁄
>
W©chdog
 
cou¡î
 
ªlﬂd
 
vÆue


8267 
upd©e
</
des¸ùti⁄
>

8268 <
bôOff£t
>1</bitOffset>

8269 <
bôWidth
>1</bitWidth>

8270 </
fõld
>

8271 </
fõlds
>

8273 </
ªgi°îs
>

8274 </
≥rùhîÆ
>

8275 <
≥rùhîÆ
>

8276 <
«me
>
WWDG
</name>

8277 <
des¸ùti⁄
>
Wödow
 
w©chdog
</description>

8278 <
groupName
>
WWDG
</groupName>

8279 <
ba£Addªss
>0x40002C00</baseAddress>

8280 <
addªssBlock
>

8281 <
off£t
>0x0</offset>

8282 <
size
>0x400</size>

8283 <
ußge
>
ªgi°îs
</usage>

8284 </
addªssBlock
>

8285 <
öãºu±
>

8286 <
«me
>
WWDG_IRQ
</name>

8287 <
des¸ùti⁄
>
Wödow
 
W©chdog
 
öãºu±
</description>

8288 <
vÆue
>0</value>

8289 </
öãºu±
>

8290 <
ªgi°îs
>

8292 <
«me
>
CR
</name>

8293 <
di•œyName
>
CR
</displayName>

8294 <
des¸ùti⁄
>
C⁄åﬁ
 (
WWDG_CR
)</description>

8295 <
addªssOff£t
>0x0</addressOffset>

8296 <
size
>0x20</size>

8297 <
ac˚ss
>
ªad
-
wrôe
</access>

8298 <
ª£tVÆue
>0x0000007F</resetValue>

8299 <
fõlds
>

8300 <
fõld
>

8301 <
«me
>
T
</name>

8302 <
des¸ùti⁄
>7-
bô
 
cou¡î
 (
MSB
 
to
 
LSB
)</description>

8303 <
bôOff£t
>0</bitOffset>

8304 <
bôWidth
>7</bitWidth>

8305 </
fõld
>

8306 <
fõld
>

8307 <
«me
>
WDGA
</name>

8308 <
des¸ùti⁄
>
A˘iv©i⁄
 
bô
</description>

8309 <
bôOff£t
>7</bitOffset>

8310 <
bôWidth
>1</bitWidth>

8311 </
fõld
>

8312 </
fõlds
>

8315 <
«me
>
CFR
</name>

8316 <
di•œyName
>
CFR
</displayName>

8317 <
des¸ùti⁄
>
C⁄figuøti⁄
 

8318 (
WWDG_CFR
)</
des¸ùti⁄
>

8319 <
addªssOff£t
>0x4</addressOffset>

8320 <
size
>0x20</size>

8321 <
ac˚ss
>
ªad
-
wrôe
</access>

8322 <
ª£tVÆue
>0x0000007F</resetValue>

8323 <
fõlds
>

8324 <
fõld
>

8325 <
«me
>
W
</name>

8326 <
des¸ùti⁄
>7-
bô
 
wödow
 
vÆue
</description>

8327 <
bôOff£t
>0</bitOffset>

8328 <
bôWidth
>7</bitWidth>

8329 </
fõld
>

8330 <
fõld
>

8331 <
«me
>
WDGTB
</name>

8332 <
des¸ùti⁄
>
Timî
 
Ba£
</description>

8333 <
bôOff£t
>7</bitOffset>

8334 <
bôWidth
>2</bitWidth>

8335 </
fõld
>

8336 <
fõld
>

8337 <
«me
>
EWI
</name>

8338 <
des¸ùti⁄
>
E¨ly
 
Wakeup
 
I¡îru±
</description>

8339 <
bôOff£t
>9</bitOffset>

8340 <
bôWidth
>1</bitWidth>

8341 </
fõld
>

8342 </
fõlds
>

8345 <
«me
>
SR
</name>

8346 <
di•œyName
>
SR
</displayName>

8347 <
des¸ùti⁄
>
Sètus
 (
WWDG_SR
)</description>

8348 <
addªssOff£t
>0x8</addressOffset>

8349 <
size
>0x20</size>

8350 <
ac˚ss
>
ªad
-
wrôe
</access>

8351 <
ª£tVÆue
>0x00000000</resetValue>

8352 <
fõlds
>

8353 <
fõld
>

8354 <
«me
>
EWI
</name>

8355 <
des¸ùti⁄
>
E¨ly
 
Wakeup
 
I¡îru±
</description>

8356 <
bôOff£t
>0</bitOffset>

8357 <
bôWidth
>1</bitWidth>

8358 </
fõld
>

8359 </
fõlds
>

8361 </
ªgi°îs
>

8362 </
≥rùhîÆ
>

8363 <
≥rùhîÆ
>

8364 <
«me
>
TIM1
</name>

8365 <
des¸ùti⁄
>
Adv™˚d
 
timî
</description>

8366 <
groupName
>
TIM
</groupName>

8367 <
ba£Addªss
>0x40012C00</baseAddress>

8368 <
addªssBlock
>

8369 <
off£t
>0x0</offset>

8370 <
size
>0x400</size>

8371 <
ußge
>
ªgi°îs
</usage>

8372 </
addªssBlock
>

8373 <
öãºu±
>

8374 <
«me
>
TIM1_BRK_TIM9_IRQ
</name>

8375 <
des¸ùti⁄
>
TIM1
 
Bªak
 
öãºu±
 
™d
 
TIM9
 
globÆ


8376 
öãºu±
</
des¸ùti⁄
>

8377 <
vÆue
>24</value>

8378 </
öãºu±
>

8379 <
öãºu±
>

8380 <
«me
>
TIM1_UP_TIM10_IRQ
</name>

8381 <
des¸ùti⁄
>
TIM1
 
Upd©e
 
öãºu±
 
™d
 
TIM10
 
globÆ


8382 
öãºu±
</
des¸ùti⁄
>

8383 <
vÆue
>25</value>

8384 </
öãºu±
>

8385 <
öãºu±
>

8386 <
«me
>
TIM1_TRG_COM_TIM11_IRQ
</name>

8387 <
des¸ùti⁄
>
TIM1
 
Triggî
 
™d
 
Commuèti⁄
 
öãºu±s
ánd

8388 
TIM11
 
globÆ
 
öãºu±
</
des¸ùti⁄
>

8389 <
vÆue
>26</value>

8390 </
öãºu±
>

8391 <
öãºu±
>

8392 <
«me
>
TIM1_CC_IRQ
</name>

8393 <
des¸ùti⁄
>
TIM1
 
C≠tuª
 
Com∑ª
 
öãºu±
</description>

8394 <
vÆue
>27</value>

8395 </
öãºu±
>

8396 <
ªgi°îs
>

8398 <
«me
>
CR1
</name>

8399 <
di•œyName
>
CR1
</displayName>

8400 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

8401 <
addªssOff£t
>0x0</addressOffset>

8402 <
size
>0x20</size>

8403 <
ac˚ss
>
ªad
-
wrôe
</access>

8404 <
ª£tVÆue
>0x0000</resetValue>

8405 <
fõlds
>

8406 <
fõld
>

8407 <
«me
>
CKD
</name>

8408 <
des¸ùti⁄
>
Clock
 
divisi⁄
</description>

8409 <
bôOff£t
>8</bitOffset>

8410 <
bôWidth
>2</bitWidth>

8411 </
fõld
>

8412 <
fõld
>

8413 <
«me
>
ARPE
</name>

8414 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

8415 <
bôOff£t
>7</bitOffset>

8416 <
bôWidth
>1</bitWidth>

8417 </
fõld
>

8418 <
fõld
>

8419 <
«me
>
CMS
</name>

8420 <
des¸ùti⁄
>
Cíãr
-
Æig√d
 
mode


8421 
£À˘i⁄
</
des¸ùti⁄
>

8422 <
bôOff£t
>5</bitOffset>

8423 <
bôWidth
>2</bitWidth>

8424 </
fõld
>

8425 <
fõld
>

8426 <
«me
>
DIR
</name>

8427 <
des¸ùti⁄
>
Dúe˘i⁄
</description>

8428 <
bôOff£t
>4</bitOffset>

8429 <
bôWidth
>1</bitWidth>

8430 </
fõld
>

8431 <
fõld
>

8432 <
«me
>
OPM
</name>

8433 <
des¸ùti⁄
>
O√
-
pul£
 
mode
</description>

8434 <
bôOff£t
>3</bitOffset>

8435 <
bôWidth
>1</bitWidth>

8436 </
fõld
>

8437 <
fõld
>

8438 <
«me
>
URS
</name>

8439 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

8440 <
bôOff£t
>2</bitOffset>

8441 <
bôWidth
>1</bitWidth>

8442 </
fõld
>

8443 <
fõld
>

8444 <
«me
>
UDIS
</name>

8445 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

8446 <
bôOff£t
>1</bitOffset>

8447 <
bôWidth
>1</bitWidth>

8448 </
fõld
>

8449 <
fõld
>

8450 <
«me
>
CEN
</name>

8451 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

8452 <
bôOff£t
>0</bitOffset>

8453 <
bôWidth
>1</bitWidth>

8454 </
fõld
>

8455 </
fõlds
>

8458 <
«me
>
CR2
</name>

8459 <
di•œyName
>
CR2
</displayName>

8460 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

8461 <
addªssOff£t
>0x4</addressOffset>

8462 <
size
>0x20</size>

8463 <
ac˚ss
>
ªad
-
wrôe
</access>

8464 <
ª£tVÆue
>0x0000</resetValue>

8465 <
fõlds
>

8466 <
fõld
>

8467 <
«me
>
OIS4
</name>

8468 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 4</description>

8469 <
bôOff£t
>14</bitOffset>

8470 <
bôWidth
>1</bitWidth>

8471 </
fõld
>

8472 <
fõld
>

8473 <
«me
>
OIS3N
</name>

8474 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 3</description>

8475 <
bôOff£t
>13</bitOffset>

8476 <
bôWidth
>1</bitWidth>

8477 </
fõld
>

8478 <
fõld
>

8479 <
«me
>
OIS3
</name>

8480 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 3</description>

8481 <
bôOff£t
>12</bitOffset>

8482 <
bôWidth
>1</bitWidth>

8483 </
fõld
>

8484 <
fõld
>

8485 <
«me
>
OIS2N
</name>

8486 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 2</description>

8487 <
bôOff£t
>11</bitOffset>

8488 <
bôWidth
>1</bitWidth>

8489 </
fõld
>

8490 <
fõld
>

8491 <
«me
>
OIS2
</name>

8492 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 2</description>

8493 <
bôOff£t
>10</bitOffset>

8494 <
bôWidth
>1</bitWidth>

8495 </
fõld
>

8496 <
fõld
>

8497 <
«me
>
OIS1N
</name>

8498 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 1</description>

8499 <
bôOff£t
>9</bitOffset>

8500 <
bôWidth
>1</bitWidth>

8501 </
fõld
>

8502 <
fõld
>

8503 <
«me
>
OIS1
</name>

8504 <
des¸ùti⁄
>
Ouçut
 
IdÀ
 
°©e
 1</description>

8505 <
bôOff£t
>8</bitOffset>

8506 <
bôWidth
>1</bitWidth>

8507 </
fõld
>

8508 <
fõld
>

8509 <
«me
>
TI1S
</name>

8510 <
des¸ùti⁄
>
TI1
 
£À˘i⁄
</description>

8511 <
bôOff£t
>7</bitOffset>

8512 <
bôWidth
>1</bitWidth>

8513 </
fõld
>

8514 <
fõld
>

8515 <
«me
>
MMS
</name>

8516 <
des¸ùti⁄
>
Ma°î
 
mode
 
£À˘i⁄
</description>

8517 <
bôOff£t
>4</bitOffset>

8518 <
bôWidth
>3</bitWidth>

8519 </
fõld
>

8520 <
fõld
>

8521 <
«me
>
CCDS
</name>

8522 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
DMA


8523 
£À˘i⁄
</
des¸ùti⁄
>

8524 <
bôOff£t
>3</bitOffset>

8525 <
bôWidth
>1</bitWidth>

8526 </
fõld
>

8527 <
fõld
>

8528 <
«me
>
CCUS
</name>

8529 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
c⁄åﬁ
 
upd©e


8530 
£À˘i⁄
</
des¸ùti⁄
>

8531 <
bôOff£t
>2</bitOffset>

8532 <
bôWidth
>1</bitWidth>

8533 </
fõld
>

8534 <
fõld
>

8535 <
«me
>
CCPC
</name>

8536 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
¥ñﬂded


8537 
c⁄åﬁ
</
des¸ùti⁄
>

8538 <
bôOff£t
>0</bitOffset>

8539 <
bôWidth
>1</bitWidth>

8540 </
fõld
>

8541 </
fõlds
>

8544 <
«me
>
SMCR
</name>

8545 <
di•œyName
>
SMCR
</displayName>

8546 <
des¸ùti⁄
>
¶ave
 
mode
 
c⁄åﬁ
 </description>

8547 <
addªssOff£t
>0x8</addressOffset>

8548 <
size
>0x20</size>

8549 <
ac˚ss
>
ªad
-
wrôe
</access>

8550 <
ª£tVÆue
>0x0000</resetValue>

8551 <
fõlds
>

8552 <
fõld
>

8553 <
«me
>
ETP
</name>

8554 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
pﬁ¨ôy
</description>

8555 <
bôOff£t
>15</bitOffset>

8556 <
bôWidth
>1</bitWidth>

8557 </
fõld
>

8558 <
fõld
>

8559 <
«me
>
ECE
</name>

8560 <
des¸ùti⁄
>
Exã∫Æ
 
˛ock
 
íabÀ
</description>

8561 <
bôOff£t
>14</bitOffset>

8562 <
bôWidth
>1</bitWidth>

8563 </
fõld
>

8564 <
fõld
>

8565 <
«me
>
ETPS
</name>

8566 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
¥esˇÀr
</description>

8567 <
bôOff£t
>12</bitOffset>

8568 <
bôWidth
>2</bitWidth>

8569 </
fõld
>

8570 <
fõld
>

8571 <
«me
>
ETF
</name>

8572 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
fûãr
</description>

8573 <
bôOff£t
>8</bitOffset>

8574 <
bôWidth
>4</bitWidth>

8575 </
fõld
>

8576 <
fõld
>

8577 <
«me
>
MSM
</name>

8578 <
des¸ùti⁄
>
Ma°î
/
Sœve
 
mode
</description>

8579 <
bôOff£t
>7</bitOffset>

8580 <
bôWidth
>1</bitWidth>

8581 </
fõld
>

8582 <
fõld
>

8583 <
«me
>
TS
</name>

8584 <
des¸ùti⁄
>
Triggî
 
£À˘i⁄
</description>

8585 <
bôOff£t
>4</bitOffset>

8586 <
bôWidth
>3</bitWidth>

8587 </
fõld
>

8588 <
fõld
>

8589 <
«me
>
SMS
</name>

8590 <
des¸ùti⁄
>
Sœve
 
mode
 
£À˘i⁄
</description>

8591 <
bôOff£t
>0</bitOffset>

8592 <
bôWidth
>3</bitWidth>

8593 </
fõld
>

8594 </
fõlds
>

8597 <
«me
>
DIER
</name>

8598 <
di•œyName
>
DIER
</displayName>

8599 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

8600 <
addªssOff£t
>0xC</addressOffset>

8601 <
size
>0x20</size>

8602 <
ac˚ss
>
ªad
-
wrôe
</access>

8603 <
ª£tVÆue
>0x0000</resetValue>

8604 <
fõlds
>

8605 <
fõld
>

8606 <
«me
>
TDE
</name>

8607 <
des¸ùti⁄
>
Triggî
 
DMA
 
ªque°
 
íabÀ
</description>

8608 <
bôOff£t
>14</bitOffset>

8609 <
bôWidth
>1</bitWidth>

8610 </
fõld
>

8611 <
fõld
>

8612 <
«me
>
COMDE
</name>

8613 <
des¸ùti⁄
>
COM
 
DMA
 
ªque°
 
íabÀ
</description>

8614 <
bôOff£t
>13</bitOffset>

8615 <
bôWidth
>1</bitWidth>

8616 </
fõld
>

8617 <
fõld
>

8618 <
«me
>
CC4DE
</name>

8619 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
DMA
 
ªque°


8620 
íabÀ
</
des¸ùti⁄
>

8621 <
bôOff£t
>12</bitOffset>

8622 <
bôWidth
>1</bitWidth>

8623 </
fõld
>

8624 <
fõld
>

8625 <
«me
>
CC3DE
</name>

8626 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
DMA
 
ªque°


8627 
íabÀ
</
des¸ùti⁄
>

8628 <
bôOff£t
>11</bitOffset>

8629 <
bôWidth
>1</bitWidth>

8630 </
fõld
>

8631 <
fõld
>

8632 <
«me
>
CC2DE
</name>

8633 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
DMA
 
ªque°


8634 
íabÀ
</
des¸ùti⁄
>

8635 <
bôOff£t
>10</bitOffset>

8636 <
bôWidth
>1</bitWidth>

8637 </
fõld
>

8638 <
fõld
>

8639 <
«me
>
CC1DE
</name>

8640 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
DMA
 
ªque°


8641 
íabÀ
</
des¸ùti⁄
>

8642 <
bôOff£t
>9</bitOffset>

8643 <
bôWidth
>1</bitWidth>

8644 </
fõld
>

8645 <
fõld
>

8646 <
«me
>
UDE
</name>

8647 <
des¸ùti⁄
>
Upd©e
 
DMA
 
ªque°
 
íabÀ
</description>

8648 <
bôOff£t
>8</bitOffset>

8649 <
bôWidth
>1</bitWidth>

8650 </
fõld
>

8651 <
fõld
>

8652 <
«me
>
TIE
</name>

8653 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
íabÀ
</description>

8654 <
bôOff£t
>6</bitOffset>

8655 <
bôWidth
>1</bitWidth>

8656 </
fõld
>

8657 <
fõld
>

8658 <
«me
>
CC4IE
</name>

8659 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
öãºu±


8660 
íabÀ
</
des¸ùti⁄
>

8661 <
bôOff£t
>4</bitOffset>

8662 <
bôWidth
>1</bitWidth>

8663 </
fõld
>

8664 <
fõld
>

8665 <
«me
>
CC3IE
</name>

8666 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
öãºu±


8667 
íabÀ
</
des¸ùti⁄
>

8668 <
bôOff£t
>3</bitOffset>

8669 <
bôWidth
>1</bitWidth>

8670 </
fõld
>

8671 <
fõld
>

8672 <
«me
>
CC2IE
</name>

8673 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
öãºu±


8674 
íabÀ
</
des¸ùti⁄
>

8675 <
bôOff£t
>2</bitOffset>

8676 <
bôWidth
>1</bitWidth>

8677 </
fõld
>

8678 <
fõld
>

8679 <
«me
>
CC1IE
</name>

8680 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
öãºu±


8681 
íabÀ
</
des¸ùti⁄
>

8682 <
bôOff£t
>1</bitOffset>

8683 <
bôWidth
>1</bitWidth>

8684 </
fõld
>

8685 <
fõld
>

8686 <
«me
>
UIE
</name>

8687 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

8688 <
bôOff£t
>0</bitOffset>

8689 <
bôWidth
>1</bitWidth>

8690 </
fõld
>

8691 <
fõld
>

8692 <
«me
>
BIE
</name>

8693 <
des¸ùti⁄
>
Bªak
 
öãºu±
 
íabÀ
</description>

8694 <
bôOff£t
>7</bitOffset>

8695 <
bôWidth
>1</bitWidth>

8696 </
fõld
>

8697 <
fõld
>

8698 <
«me
>
COMIE
</name>

8699 <
des¸ùti⁄
>
COM
 
öãºu±
 
íabÀ
</description>

8700 <
bôOff£t
>5</bitOffset>

8701 <
bôWidth
>1</bitWidth>

8702 </
fõld
>

8703 </
fõlds
>

8706 <
«me
>
SR
</name>

8707 <
di•œyName
>
SR
</displayName>

8708 <
des¸ùti⁄
>
°©us
 </description>

8709 <
addªssOff£t
>0x10</addressOffset>

8710 <
size
>0x20</size>

8711 <
ac˚ss
>
ªad
-
wrôe
</access>

8712 <
ª£tVÆue
>0x0000</resetValue>

8713 <
fõlds
>

8714 <
fõld
>

8715 <
«me
>
CC4OF
</name>

8716 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
ovîˇ±uª


8717 
Êag
</
des¸ùti⁄
>

8718 <
bôOff£t
>12</bitOffset>

8719 <
bôWidth
>1</bitWidth>

8720 </
fõld
>

8721 <
fõld
>

8722 <
«me
>
CC3OF
</name>

8723 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ovîˇ±uª


8724 
Êag
</
des¸ùti⁄
>

8725 <
bôOff£t
>11</bitOffset>

8726 <
bôWidth
>1</bitWidth>

8727 </
fõld
>

8728 <
fõld
>

8729 <
«me
>
CC2OF
</name>

8730 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2 
ovîˇ±uª


8731 
Êag
</
des¸ùti⁄
>

8732 <
bôOff£t
>10</bitOffset>

8733 <
bôWidth
>1</bitWidth>

8734 </
fõld
>

8735 <
fõld
>

8736 <
«me
>
CC1OF
</name>

8737 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ovîˇ±uª


8738 
Êag
</
des¸ùti⁄
>

8739 <
bôOff£t
>9</bitOffset>

8740 <
bôWidth
>1</bitWidth>

8741 </
fõld
>

8742 <
fõld
>

8743 <
«me
>
BIF
</name>

8744 <
des¸ùti⁄
>
Bªak
 
öãºu±
 
Êag
</description>

8745 <
bôOff£t
>7</bitOffset>

8746 <
bôWidth
>1</bitWidth>

8747 </
fõld
>

8748 <
fõld
>

8749 <
«me
>
TIF
</name>

8750 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
Êag
</description>

8751 <
bôOff£t
>6</bitOffset>

8752 <
bôWidth
>1</bitWidth>

8753 </
fõld
>

8754 <
fõld
>

8755 <
«me
>
COMIF
</name>

8756 <
des¸ùti⁄
>
COM
 
öãºu±
 
Êag
</description>

8757 <
bôOff£t
>5</bitOffset>

8758 <
bôWidth
>1</bitWidth>

8759 </
fõld
>

8760 <
fõld
>

8761 <
«me
>
CC4IF
</name>

8762 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
öãºu±


8763 
Êag
</
des¸ùti⁄
>

8764 <
bôOff£t
>4</bitOffset>

8765 <
bôWidth
>1</bitWidth>

8766 </
fõld
>

8767 <
fõld
>

8768 <
«me
>
CC3IF
</name>

8769 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
öãºu±


8770 
Êag
</
des¸ùti⁄
>

8771 <
bôOff£t
>3</bitOffset>

8772 <
bôWidth
>1</bitWidth>

8773 </
fõld
>

8774 <
fõld
>

8775 <
«me
>
CC2IF
</name>

8776 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
öãºu±


8777 
Êag
</
des¸ùti⁄
>

8778 <
bôOff£t
>2</bitOffset>

8779 <
bôWidth
>1</bitWidth>

8780 </
fõld
>

8781 <
fõld
>

8782 <
«me
>
CC1IF
</name>

8783 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1 
öãºu±


8784 
Êag
</
des¸ùti⁄
>

8785 <
bôOff£t
>1</bitOffset>

8786 <
bôWidth
>1</bitWidth>

8787 </
fõld
>

8788 <
fõld
>

8789 <
«me
>
UIF
</name>

8790 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

8791 <
bôOff£t
>0</bitOffset>

8792 <
bôWidth
>1</bitWidth>

8793 </
fõld
>

8794 </
fõlds
>

8797 <
«me
>
EGR
</name>

8798 <
di•œyName
>
EGR
</displayName>

8799 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

8800 <
addªssOff£t
>0x14</addressOffset>

8801 <
size
>0x20</size>

8802 <
ac˚ss
>
wrôe
-
⁄ly
</access>

8803 <
ª£tVÆue
>0x0000</resetValue>

8804 <
fõlds
>

8805 <
fõld
>

8806 <
«me
>
BG
</name>

8807 <
des¸ùti⁄
>
Bªak
 
gíî©i⁄
</description>

8808 <
bôOff£t
>7</bitOffset>

8809 <
bôWidth
>1</bitWidth>

8810 </
fõld
>

8811 <
fõld
>

8812 <
«me
>
TG
</name>

8813 <
des¸ùti⁄
>
Triggî
 
gíî©i⁄
</description>

8814 <
bôOff£t
>6</bitOffset>

8815 <
bôWidth
>1</bitWidth>

8816 </
fõld
>

8817 <
fõld
>

8818 <
«me
>
COMG
</name>

8819 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 
c⁄åﬁ
 
upd©e


8820 
gíî©i⁄
</
des¸ùti⁄
>

8821 <
bôOff£t
>5</bitOffset>

8822 <
bôWidth
>1</bitWidth>

8823 </
fõld
>

8824 <
fõld
>

8825 <
«me
>
CC4G
</name>

8826 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 4

8827 
gíî©i⁄
</
des¸ùti⁄
>

8828 <
bôOff£t
>4</bitOffset>

8829 <
bôWidth
>1</bitWidth>

8830 </
fõld
>

8831 <
fõld
>

8832 <
«me
>
CC3G
</name>

8833 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 3

8834 
gíî©i⁄
</
des¸ùti⁄
>

8835 <
bôOff£t
>3</bitOffset>

8836 <
bôWidth
>1</bitWidth>

8837 </
fõld
>

8838 <
fõld
>

8839 <
«me
>
CC2G
</name>

8840 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2

8841 
gíî©i⁄
</
des¸ùti⁄
>

8842 <
bôOff£t
>2</bitOffset>

8843 <
bôWidth
>1</bitWidth>

8844 </
fõld
>

8845 <
fõld
>

8846 <
«me
>
CC1G
</name>

8847 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1

8848 
gíî©i⁄
</
des¸ùti⁄
>

8849 <
bôOff£t
>1</bitOffset>

8850 <
bôWidth
>1</bitWidth>

8851 </
fõld
>

8852 <
fõld
>

8853 <
«me
>
UG
</name>

8854 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

8855 <
bôOff£t
>0</bitOffset>

8856 <
bôWidth
>1</bitWidth>

8857 </
fõld
>

8858 </
fõlds
>

8861 <
«me
>
CCMR1_Ouçut
</name>

8862 <
di•œyName
>
CCMR1_Ouçut
</displayName>

8863 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 (
ouçut


8864 
mode
)</
des¸ùti⁄
>

8865 <
addªssOff£t
>0x18</addressOffset>

8866 <
size
>0x20</size>

8867 <
ac˚ss
>
ªad
-
wrôe
</access>

8868 <
ª£tVÆue
>0x00000000</resetValue>

8869 <
fõlds
>

8870 <
fõld
>

8871 <
«me
>
OC2CE
</name>

8872 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
˛ór


8873 
íabÀ
</
des¸ùti⁄
>

8874 <
bôOff£t
>15</bitOffset>

8875 <
bôWidth
>1</bitWidth>

8876 </
fõld
>

8877 <
fõld
>

8878 <
«me
>
OC2M
</name>

8879 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
mode
</description>

8880 <
bôOff£t
>12</bitOffset>

8881 <
bôWidth
>3</bitWidth>

8882 </
fõld
>

8883 <
fõld
>

8884 <
«me
>
OC2PE
</name>

8885 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
¥ñﬂd


8886 
íabÀ
</
des¸ùti⁄
>

8887 <
bôOff£t
>11</bitOffset>

8888 <
bôWidth
>1</bitWidth>

8889 </
fõld
>

8890 <
fõld
>

8891 <
«me
>
OC2FE
</name>

8892 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
Á°


8893 
íabÀ
</
des¸ùti⁄
>

8894 <
bôOff£t
>10</bitOffset>

8895 <
bôWidth
>1</bitWidth>

8896 </
fõld
>

8897 <
fõld
>

8898 <
«me
>
CC2S
</name>

8899 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2

8900 
£À˘i⁄
</
des¸ùti⁄
>

8901 <
bôOff£t
>8</bitOffset>

8902 <
bôWidth
>2</bitWidth>

8903 </
fõld
>

8904 <
fõld
>

8905 <
«me
>
OC1CE
</name>

8906 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
˛ór


8907 
íabÀ
</
des¸ùti⁄
>

8908 <
bôOff£t
>7</bitOffset>

8909 <
bôWidth
>1</bitWidth>

8910 </
fõld
>

8911 <
fõld
>

8912 <
«me
>
OC1M
</name>

8913 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
mode
</description>

8914 <
bôOff£t
>4</bitOffset>

8915 <
bôWidth
>3</bitWidth>

8916 </
fõld
>

8917 <
fõld
>

8918 <
«me
>
OC1PE
</name>

8919 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
¥ñﬂd


8920 
íabÀ
</
des¸ùti⁄
>

8921 <
bôOff£t
>3</bitOffset>

8922 <
bôWidth
>1</bitWidth>

8923 </
fõld
>

8924 <
fõld
>

8925 <
«me
>
OC1FE
</name>

8926 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
Á°


8927 
íabÀ
</
des¸ùti⁄
>

8928 <
bôOff£t
>2</bitOffset>

8929 <
bôWidth
>1</bitWidth>

8930 </
fõld
>

8931 <
fõld
>

8932 <
«me
>
CC1S
</name>

8933 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

8934 
£À˘i⁄
</
des¸ùti⁄
>

8935 <
bôOff£t
>0</bitOffset>

8936 <
bôWidth
>2</bitWidth>

8937 </
fõld
>

8938 </
fõlds
>

8941 <
«me
>
CCMR1_I≈ut
</name>

8942 <
di•œyName
>
CCMR1_I≈ut
</displayName>

8943 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 1 (
öput


8944 
mode
)</
des¸ùti⁄
>

8945 <
Æã∫©eRegi°î
>
CCMR1_Ouçut
</alternateRegister>

8946 <
addªssOff£t
>0x18</addressOffset>

8947 <
size
>0x20</size>

8948 <
ac˚ss
>
ªad
-
wrôe
</access>

8949 <
ª£tVÆue
>0x00000000</resetValue>

8950 <
fõlds
>

8951 <
fõld
>

8952 <
«me
>
IC2F
</name>

8953 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 2 
fûãr
</description>

8954 <
bôOff£t
>12</bitOffset>

8955 <
bôWidth
>4</bitWidth>

8956 </
fõld
>

8957 <
fõld
>

8958 <
«me
>
IC2PCS
</name>

8959 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 2 
¥esˇÀr
</description>

8960 <
bôOff£t
>10</bitOffset>

8961 <
bôWidth
>2</bitWidth>

8962 </
fõld
>

8963 <
fõld
>

8964 <
«me
>
CC2S
</name>

8965 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2

8966 
£À˘i⁄
</
des¸ùti⁄
>

8967 <
bôOff£t
>8</bitOffset>

8968 <
bôWidth
>2</bitWidth>

8969 </
fõld
>

8970 <
fõld
>

8971 <
«me
>
IC1F
</name>

8972 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
fûãr
</description>

8973 <
bôOff£t
>4</bitOffset>

8974 <
bôWidth
>4</bitWidth>

8975 </
fõld
>

8976 <
fõld
>

8977 <
«me
>
ICPCS
</name>

8978 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
¥esˇÀr
</description>

8979 <
bôOff£t
>2</bitOffset>

8980 <
bôWidth
>2</bitWidth>

8981 </
fõld
>

8982 <
fõld
>

8983 <
«me
>
CC1S
</name>

8984 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

8985 
£À˘i⁄
</
des¸ùti⁄
>

8986 <
bôOff£t
>0</bitOffset>

8987 <
bôWidth
>2</bitWidth>

8988 </
fõld
>

8989 </
fõlds
>

8992 <
«me
>
CCMR2_Ouçut
</name>

8993 <
di•œyName
>
CCMR2_Ouçut
</displayName>

8994 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 (
ouçut


8995 
mode
)</
des¸ùti⁄
>

8996 <
addªssOff£t
>0x1C</addressOffset>

8997 <
size
>0x20</size>

8998 <
ac˚ss
>
ªad
-
wrôe
</access>

8999 <
ª£tVÆue
>0x00000000</resetValue>

9000 <
fõlds
>

9001 <
fõld
>

9002 <
«me
>
OC4CE
</name>

9003 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 4 
˛ór


9004 
íabÀ
</
des¸ùti⁄
>

9005 <
bôOff£t
>15</bitOffset>

9006 <
bôWidth
>1</bitWidth>

9007 </
fõld
>

9008 <
fõld
>

9009 <
«me
>
OC4M
</name>

9010 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 4 
mode
</description>

9011 <
bôOff£t
>12</bitOffset>

9012 <
bôWidth
>3</bitWidth>

9013 </
fõld
>

9014 <
fõld
>

9015 <
«me
>
OC4PE
</name>

9016 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 4 
¥ñﬂd


9017 
íabÀ
</
des¸ùti⁄
>

9018 <
bôOff£t
>11</bitOffset>

9019 <
bôWidth
>1</bitWidth>

9020 </
fõld
>

9021 <
fõld
>

9022 <
«me
>
OC4FE
</name>

9023 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 4 
Á°


9024 
íabÀ
</
des¸ùti⁄
>

9025 <
bôOff£t
>10</bitOffset>

9026 <
bôWidth
>1</bitWidth>

9027 </
fõld
>

9028 <
fõld
>

9029 <
«me
>
CC4S
</name>

9030 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4

9031 
£À˘i⁄
</
des¸ùti⁄
>

9032 <
bôOff£t
>8</bitOffset>

9033 <
bôWidth
>2</bitWidth>

9034 </
fõld
>

9035 <
fõld
>

9036 <
«me
>
OC3CE
</name>

9037 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 3 
˛ór


9038 
íabÀ
</
des¸ùti⁄
>

9039 <
bôOff£t
>7</bitOffset>

9040 <
bôWidth
>1</bitWidth>

9041 </
fõld
>

9042 <
fõld
>

9043 <
«me
>
OC3M
</name>

9044 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 3 
mode
</description>

9045 <
bôOff£t
>4</bitOffset>

9046 <
bôWidth
>3</bitWidth>

9047 </
fõld
>

9048 <
fõld
>

9049 <
«me
>
OC3PE
</name>

9050 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 3 
¥ñﬂd


9051 
íabÀ
</
des¸ùti⁄
>

9052 <
bôOff£t
>3</bitOffset>

9053 <
bôWidth
>1</bitWidth>

9054 </
fõld
>

9055 <
fõld
>

9056 <
«me
>
OC3FE
</name>

9057 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 3 
Á°


9058 
íabÀ
</
des¸ùti⁄
>

9059 <
bôOff£t
>2</bitOffset>

9060 <
bôWidth
>1</bitWidth>

9061 </
fõld
>

9062 <
fõld
>

9063 <
«me
>
CC3S
</name>

9064 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3

9065 
£À˘i⁄
</
des¸ùti⁄
>

9066 <
bôOff£t
>0</bitOffset>

9067 <
bôWidth
>2</bitWidth>

9068 </
fõld
>

9069 </
fõlds
>

9072 <
«me
>
CCMR2_I≈ut
</name>

9073 <
di•œyName
>
CCMR2_I≈ut
</displayName>

9074 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 2 (
öput


9075 
mode
)</
des¸ùti⁄
>

9076 <
Æã∫©eRegi°î
>
CCMR2_Ouçut
</alternateRegister>

9077 <
addªssOff£t
>0x1C</addressOffset>

9078 <
size
>0x20</size>

9079 <
ac˚ss
>
ªad
-
wrôe
</access>

9080 <
ª£tVÆue
>0x00000000</resetValue>

9081 <
fõlds
>

9082 <
fõld
>

9083 <
«me
>
IC4F
</name>

9084 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 4 
fûãr
</description>

9085 <
bôOff£t
>12</bitOffset>

9086 <
bôWidth
>4</bitWidth>

9087 </
fõld
>

9088 <
fõld
>

9089 <
«me
>
IC4PSC
</name>

9090 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 4 
¥esˇÀr
</description>

9091 <
bôOff£t
>10</bitOffset>

9092 <
bôWidth
>2</bitWidth>

9093 </
fõld
>

9094 <
fõld
>

9095 <
«me
>
CC4S
</name>

9096 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4

9097 
£À˘i⁄
</
des¸ùti⁄
>

9098 <
bôOff£t
>8</bitOffset>

9099 <
bôWidth
>2</bitWidth>

9100 </
fõld
>

9101 <
fõld
>

9102 <
«me
>
IC3F
</name>

9103 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 3 
fûãr
</description>

9104 <
bôOff£t
>4</bitOffset>

9105 <
bôWidth
>4</bitWidth>

9106 </
fõld
>

9107 <
fõld
>

9108 <
«me
>
IC3PSC
</name>

9109 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 3 
¥esˇÀr
</description>

9110 <
bôOff£t
>2</bitOffset>

9111 <
bôWidth
>2</bitWidth>

9112 </
fõld
>

9113 <
fõld
>

9114 <
«me
>
CC3S
</name>

9115 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 3

9116 
£À˘i⁄
</
des¸ùti⁄
>

9117 <
bôOff£t
>0</bitOffset>

9118 <
bôWidth
>2</bitWidth>

9119 </
fõld
>

9120 </
fõlds
>

9123 <
«me
>
CCER
</name>

9124 <
di•œyName
>
CCER
</displayName>

9125 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
íabÀ


9126 </
des¸ùti⁄
>

9127 <
addªssOff£t
>0x20</addressOffset>

9128 <
size
>0x20</size>

9129 <
ac˚ss
>
ªad
-
wrôe
</access>

9130 <
ª£tVÆue
>0x0000</resetValue>

9131 <
fõlds
>

9132 <
fõld
>

9133 <
«me
>
CC4P
</name>

9134 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ouçut


9135 
Pﬁ¨ôy
</
des¸ùti⁄
>

9136 <
bôOff£t
>13</bitOffset>

9137 <
bôWidth
>1</bitWidth>

9138 </
fõld
>

9139 <
fõld
>

9140 <
«me
>
CC4E
</name>

9141 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
ouçut


9142 
íabÀ
</
des¸ùti⁄
>

9143 <
bôOff£t
>12</bitOffset>

9144 <
bôWidth
>1</bitWidth>

9145 </
fõld
>

9146 <
fõld
>

9147 <
«me
>
CC3NP
</name>

9148 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ouçut


9149 
Pﬁ¨ôy
</
des¸ùti⁄
>

9150 <
bôOff£t
>11</bitOffset>

9151 <
bôWidth
>1</bitWidth>

9152 </
fõld
>

9153 <
fõld
>

9154 <
«me
>
CC3NE
</name>

9155 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
com∂emíèry
 
ouçut


9156 
íabÀ
</
des¸ùti⁄
>

9157 <
bôOff£t
>10</bitOffset>

9158 <
bôWidth
>1</bitWidth>

9159 </
fõld
>

9160 <
fõld
>

9161 <
«me
>
CC3P
</name>

9162 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ouçut


9163 
Pﬁ¨ôy
</
des¸ùti⁄
>

9164 <
bôOff£t
>9</bitOffset>

9165 <
bôWidth
>1</bitWidth>

9166 </
fõld
>

9167 <
fõld
>

9168 <
«me
>
CC3E
</name>

9169 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ouçut


9170 
íabÀ
</
des¸ùti⁄
>

9171 <
bôOff£t
>8</bitOffset>

9172 <
bôWidth
>1</bitWidth>

9173 </
fõld
>

9174 <
fõld
>

9175 <
«me
>
CC2NP
</name>

9176 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


9177 
Pﬁ¨ôy
</
des¸ùti⁄
>

9178 <
bôOff£t
>7</bitOffset>

9179 <
bôWidth
>1</bitWidth>

9180 </
fõld
>

9181 <
fõld
>

9182 <
«me
>
CC2NE
</name>

9183 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
com∂emíèry
 
ouçut


9184 
íabÀ
</
des¸ùti⁄
>

9185 <
bôOff£t
>6</bitOffset>

9186 <
bôWidth
>1</bitWidth>

9187 </
fõld
>

9188 <
fõld
>

9189 <
«me
>
CC2P
</name>

9190 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


9191 
Pﬁ¨ôy
</
des¸ùti⁄
>

9192 <
bôOff£t
>5</bitOffset>

9193 <
bôWidth
>1</bitWidth>

9194 </
fõld
>

9195 <
fõld
>

9196 <
«me
>
CC2E
</name>

9197 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


9198 
íabÀ
</
des¸ùti⁄
>

9199 <
bôOff£t
>4</bitOffset>

9200 <
bôWidth
>1</bitWidth>

9201 </
fõld
>

9202 <
fõld
>

9203 <
«me
>
CC1NP
</name>

9204 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


9205 
Pﬁ¨ôy
</
des¸ùti⁄
>

9206 <
bôOff£t
>3</bitOffset>

9207 <
bôWidth
>1</bitWidth>

9208 </
fõld
>

9209 <
fõld
>

9210 <
«me
>
CC1NE
</name>

9211 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
com∂emíèry
 
ouçut


9212 
íabÀ
</
des¸ùti⁄
>

9213 <
bôOff£t
>2</bitOffset>

9214 <
bôWidth
>1</bitWidth>

9215 </
fõld
>

9216 <
fõld
>

9217 <
«me
>
CC1P
</name>

9218 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


9219 
Pﬁ¨ôy
</
des¸ùti⁄
>

9220 <
bôOff£t
>1</bitOffset>

9221 <
bôWidth
>1</bitWidth>

9222 </
fõld
>

9223 <
fõld
>

9224 <
«me
>
CC1E
</name>

9225 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


9226 
íabÀ
</
des¸ùti⁄
>

9227 <
bôOff£t
>0</bitOffset>

9228 <
bôWidth
>1</bitWidth>

9229 </
fõld
>

9230 </
fõlds
>

9233 <
«me
>
CNT
</name>

9234 <
di•œyName
>
CNT
</displayName>

9235 <
des¸ùti⁄
>
cou¡î
</description>

9236 <
addªssOff£t
>0x24</addressOffset>

9237 <
size
>0x20</size>

9238 <
ac˚ss
>
ªad
-
wrôe
</access>

9239 <
ª£tVÆue
>0x00000000</resetValue>

9240 <
fõlds
>

9241 <
fõld
>

9242 <
«me
>
CNT
</name>

9243 <
des¸ùti⁄
>
cou¡î
 
vÆue
</description>

9244 <
bôOff£t
>0</bitOffset>

9245 <
bôWidth
>16</bitWidth>

9246 </
fõld
>

9247 </
fõlds
>

9250 <
«me
>
PSC
</name>

9251 <
di•œyName
>
PSC
</displayName>

9252 <
des¸ùti⁄
>
¥esˇÀr
</description>

9253 <
addªssOff£t
>0x28</addressOffset>

9254 <
size
>0x20</size>

9255 <
ac˚ss
>
ªad
-
wrôe
</access>

9256 <
ª£tVÆue
>0x0000</resetValue>

9257 <
fõlds
>

9258 <
fõld
>

9259 <
«me
>
PSC
</name>

9260 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

9261 <
bôOff£t
>0</bitOffset>

9262 <
bôWidth
>16</bitWidth>

9263 </
fõld
>

9264 </
fõlds
>

9267 <
«me
>
ARR
</name>

9268 <
di•œyName
>
ARR
</displayName>

9269 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

9270 <
addªssOff£t
>0x2C</addressOffset>

9271 <
size
>0x20</size>

9272 <
ac˚ss
>
ªad
-
wrôe
</access>

9273 <
ª£tVÆue
>0x00000000</resetValue>

9274 <
fõlds
>

9275 <
fõld
>

9276 <
«me
>
ARR
</name>

9277 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
vÆue
</description>

9278 <
bôOff£t
>0</bitOffset>

9279 <
bôWidth
>16</bitWidth>

9280 </
fõld
>

9281 </
fõlds
>

9284 <
«me
>
CCR1
</name>

9285 <
di•œyName
>
CCR1
</displayName>

9286 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 1</description>

9287 <
addªssOff£t
>0x34</addressOffset>

9288 <
size
>0x20</size>

9289 <
ac˚ss
>
ªad
-
wrôe
</access>

9290 <
ª£tVÆue
>0x00000000</resetValue>

9291 <
fõlds
>

9292 <
fõld
>

9293 <
«me
>
CCR1
</name>

9294 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
vÆue
</description>

9295 <
bôOff£t
>0</bitOffset>

9296 <
bôWidth
>16</bitWidth>

9297 </
fõld
>

9298 </
fõlds
>

9301 <
«me
>
CCR2
</name>

9302 <
di•œyName
>
CCR2
</displayName>

9303 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 2</description>

9304 <
addªssOff£t
>0x38</addressOffset>

9305 <
size
>0x20</size>

9306 <
ac˚ss
>
ªad
-
wrôe
</access>

9307 <
ª£tVÆue
>0x00000000</resetValue>

9308 <
fõlds
>

9309 <
fõld
>

9310 <
«me
>
CCR2
</name>

9311 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
vÆue
</description>

9312 <
bôOff£t
>0</bitOffset>

9313 <
bôWidth
>16</bitWidth>

9314 </
fõld
>

9315 </
fõlds
>

9318 <
«me
>
CCR3
</name>

9319 <
di•œyName
>
CCR3
</displayName>

9320 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 3</description>

9321 <
addªssOff£t
>0x3C</addressOffset>

9322 <
size
>0x20</size>

9323 <
ac˚ss
>
ªad
-
wrôe
</access>

9324 <
ª£tVÆue
>0x00000000</resetValue>

9325 <
fõlds
>

9326 <
fõld
>

9327 <
«me
>
CCR3
</name>

9328 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 
vÆue
</description>

9329 <
bôOff£t
>0</bitOffset>

9330 <
bôWidth
>16</bitWidth>

9331 </
fõld
>

9332 </
fõlds
>

9335 <
«me
>
CCR4
</name>

9336 <
di•œyName
>
CCR4
</displayName>

9337 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 4</description>

9338 <
addªssOff£t
>0x40</addressOffset>

9339 <
size
>0x20</size>

9340 <
ac˚ss
>
ªad
-
wrôe
</access>

9341 <
ª£tVÆue
>0x00000000</resetValue>

9342 <
fõlds
>

9343 <
fõld
>

9344 <
«me
>
CCR4
</name>

9345 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 
vÆue
</description>

9346 <
bôOff£t
>0</bitOffset>

9347 <
bôWidth
>16</bitWidth>

9348 </
fõld
>

9349 </
fõlds
>

9352 <
«me
>
DCR
</name>

9353 <
di•œyName
>
DCR
</displayName>

9354 <
des¸ùti⁄
>
DMA
 
c⁄åﬁ
 </description>

9355 <
addªssOff£t
>0x48</addressOffset>

9356 <
size
>0x20</size>

9357 <
ac˚ss
>
ªad
-
wrôe
</access>

9358 <
ª£tVÆue
>0x0000</resetValue>

9359 <
fõlds
>

9360 <
fõld
>

9361 <
«me
>
DBL
</name>

9362 <
des¸ùti⁄
>
DMA
 
bur°
 
Àngth
</description>

9363 <
bôOff£t
>8</bitOffset>

9364 <
bôWidth
>5</bitWidth>

9365 </
fõld
>

9366 <
fõld
>

9367 <
«me
>
DBA
</name>

9368 <
des¸ùti⁄
>
DMA
 
ba£
 
addªss
</description>

9369 <
bôOff£t
>0</bitOffset>

9370 <
bôWidth
>5</bitWidth>

9371 </
fõld
>

9372 </
fõlds
>

9375 <
«me
>
DMAR
</name>

9376 <
di•œyName
>
DMAR
</displayName>

9377 <
des¸ùti⁄
>
DMA
 
addªss
 
fuŒ
 
å™s„r
</description>

9378 <
addªssOff£t
>0x4C</addressOffset>

9379 <
size
>0x20</size>

9380 <
ac˚ss
>
ªad
-
wrôe
</access>

9381 <
ª£tVÆue
>0x0000</resetValue>

9382 <
fõlds
>

9383 <
fõld
>

9384 <
«me
>
DMAB
</name>

9385 <
des¸ùti⁄
>
DMA
 
bur°


9386 
ac˚s£s
</
des¸ùti⁄
>

9387 <
bôOff£t
>0</bitOffset>

9388 <
bôWidth
>16</bitWidth>

9389 </
fõld
>

9390 </
fõlds
>

9393 <
«me
>
RCR
</name>

9394 <
di•œyName
>
RCR
</displayName>

9395 <
des¸ùti⁄
>
ª≥tôi⁄
 
cou¡î
 </description>

9396 <
addªssOff£t
>0x30</addressOffset>

9397 <
size
>0x20</size>

9398 <
ac˚ss
>
ªad
-
wrôe
</access>

9399 <
ª£tVÆue
>0x0000</resetValue>

9400 <
fõlds
>

9401 <
fõld
>

9402 <
«me
>
REP
</name>

9403 <
des¸ùti⁄
>
Rïëôi⁄
 
cou¡î
 
vÆue
</description>

9404 <
bôOff£t
>0</bitOffset>

9405 <
bôWidth
>8</bitWidth>

9406 </
fõld
>

9407 </
fõlds
>

9410 <
«me
>
BDTR
</name>

9411 <
di•œyName
>
BDTR
</displayName>

9412 <
des¸ùti⁄
> 
™d
 
dód
-
time
 </description>

9413 <
addªssOff£t
>0x44</addressOffset>

9414 <
size
>0x20</size>

9415 <
ac˚ss
>
ªad
-
wrôe
</access>

9416 <
ª£tVÆue
>0x0000</resetValue>

9417 <
fõlds
>

9418 <
fõld
>

9419 <
«me
>
MOE
</name>

9420 <
des¸ùti⁄
>
Maö
 
ouçut
 
íabÀ
</description>

9421 <
bôOff£t
>15</bitOffset>

9422 <
bôWidth
>1</bitWidth>

9423 </
fõld
>

9424 <
fõld
>

9425 <
«me
>
AOE
</name>

9426 <
des¸ùti⁄
>
Autom©ic
 
ouçut
 
íabÀ
</description>

9427 <
bôOff£t
>14</bitOffset>

9428 <
bôWidth
>1</bitWidth>

9429 </
fõld
>

9430 <
fõld
>

9431 <
«me
>
BKP
</name>

9432 <
des¸ùti⁄
>
Bªak
 
pﬁ¨ôy
</description>

9433 <
bôOff£t
>13</bitOffset>

9434 <
bôWidth
>1</bitWidth>

9435 </
fõld
>

9436 <
fõld
>

9437 <
«me
>
BKE
</name>

9438 <
des¸ùti⁄
>
Bªak
 
íabÀ
</description>

9439 <
bôOff£t
>12</bitOffset>

9440 <
bôWidth
>1</bitWidth>

9441 </
fõld
>

9442 <
fõld
>

9443 <
«me
>
OSSR
</name>

9444 <
des¸ùti⁄
>
Off
-
°©e
 
£À˘i⁄
 
Run


9445 
mode
</
des¸ùti⁄
>

9446 <
bôOff£t
>11</bitOffset>

9447 <
bôWidth
>1</bitWidth>

9448 </
fõld
>

9449 <
fõld
>

9450 <
«me
>
OSSI
</name>

9451 <
des¸ùti⁄
>
Off
-
°©e
 
£À˘i⁄
 
IdÀ


9452 
mode
</
des¸ùti⁄
>

9453 <
bôOff£t
>10</bitOffset>

9454 <
bôWidth
>1</bitWidth>

9455 </
fõld
>

9456 <
fõld
>

9457 <
«me
>
LOCK
</name>

9458 <
des¸ùti⁄
>
Lock
 
c⁄figuøti⁄
</description>

9459 <
bôOff£t
>8</bitOffset>

9460 <
bôWidth
>2</bitWidth>

9461 </
fõld
>

9462 <
fõld
>

9463 <
«me
>
DTG
</name>

9464 <
des¸ùti⁄
>
Dód
-
time
 
gíî©‹
 
£tup
</description>

9465 <
bôOff£t
>0</bitOffset>

9466 <
bôWidth
>8</bitWidth>

9467 </
fõld
>

9468 </
fõlds
>

9470 </
ªgi°îs
>

9471 </
≥rùhîÆ
>

9472 <
≥rùhîÆ
 
dîivedFrom
="TIM1">

9473 <
«me
>
TIM8
</name>

9474 <
ba£Addªss
>0x40013400</baseAddress>

9475 <
öãºu±
>

9476 <
«me
>
TIM8_BRK_TIM12_IRQ
</name>

9477 <
des¸ùti⁄
>
TIM8
 
Bªak
 
öãºu±
 
™d
 
TIM12
 
globÆ


9478 
öãºu±
</
des¸ùti⁄
>

9479 <
vÆue
>43</value>

9480 </
öãºu±
>

9481 <
öãºu±
>

9482 <
«me
>
TIM8_UP_TIM13_IRQ
</name>

9483 <
des¸ùti⁄
>
TIM8
 
Upd©e
 
öãºu±
 
™d
 
TIM13
 
globÆ


9484 
öãºu±
</
des¸ùti⁄
>

9485 <
vÆue
>44</value>

9486 </
öãºu±
>

9487 <
öãºu±
>

9488 <
«me
>
TIM8_TRG_COM_TIM14_IRQ
</name>

9489 <
des¸ùti⁄
>
TIM8
 
Triggî
 
™d
 
Commuèti⁄
 
öãºu±s
ánd

9490 
TIM14
 
globÆ
 
öãºu±
</
des¸ùti⁄
>

9491 <
vÆue
>45</value>

9492 </
öãºu±
>

9493 <
öãºu±
>

9494 <
«me
>
TIM8_CC_IRQ
</name>

9495 <
des¸ùti⁄
>
TIM8
 
C≠tuª
 
Com∑ª
 
öãºu±
</description>

9496 <
vÆue
>46</value>

9497 </
öãºu±
>

9498 </
≥rùhîÆ
>

9499 <
≥rùhîÆ
>

9500 <
«me
>
TIM2
</name>

9501 <
des¸ùti⁄
>
GíîÆ
 
puΩo£
 
timî
</description>

9502 <
groupName
>
TIM
</groupName>

9503 <
ba£Addªss
>0x40000000</baseAddress>

9504 <
addªssBlock
>

9505 <
off£t
>0x0</offset>

9506 <
size
>0x400</size>

9507 <
ußge
>
ªgi°îs
</usage>

9508 </
addªssBlock
>

9509 <
öãºu±
>

9510 <
«me
>
TIM2_IRQ
</name>

9511 <
des¸ùti⁄
>
TIM2
 
globÆ
 
öãºu±
</description>

9512 <
vÆue
>28</value>

9513 </
öãºu±
>

9514 <
ªgi°îs
>

9516 <
«me
>
CR1
</name>

9517 <
di•œyName
>
CR1
</displayName>

9518 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

9519 <
addªssOff£t
>0x0</addressOffset>

9520 <
size
>0x20</size>

9521 <
ac˚ss
>
ªad
-
wrôe
</access>

9522 <
ª£tVÆue
>0x0000</resetValue>

9523 <
fõlds
>

9524 <
fõld
>

9525 <
«me
>
CKD
</name>

9526 <
des¸ùti⁄
>
Clock
 
divisi⁄
</description>

9527 <
bôOff£t
>8</bitOffset>

9528 <
bôWidth
>2</bitWidth>

9529 </
fõld
>

9530 <
fõld
>

9531 <
«me
>
ARPE
</name>

9532 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

9533 <
bôOff£t
>7</bitOffset>

9534 <
bôWidth
>1</bitWidth>

9535 </
fõld
>

9536 <
fõld
>

9537 <
«me
>
CMS
</name>

9538 <
des¸ùti⁄
>
Cíãr
-
Æig√d
 
mode


9539 
£À˘i⁄
</
des¸ùti⁄
>

9540 <
bôOff£t
>5</bitOffset>

9541 <
bôWidth
>2</bitWidth>

9542 </
fõld
>

9543 <
fõld
>

9544 <
«me
>
DIR
</name>

9545 <
des¸ùti⁄
>
Dúe˘i⁄
</description>

9546 <
bôOff£t
>4</bitOffset>

9547 <
bôWidth
>1</bitWidth>

9548 </
fõld
>

9549 <
fõld
>

9550 <
«me
>
OPM
</name>

9551 <
des¸ùti⁄
>
O√
-
pul£
 
mode
</description>

9552 <
bôOff£t
>3</bitOffset>

9553 <
bôWidth
>1</bitWidth>

9554 </
fõld
>

9555 <
fõld
>

9556 <
«me
>
URS
</name>

9557 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

9558 <
bôOff£t
>2</bitOffset>

9559 <
bôWidth
>1</bitWidth>

9560 </
fõld
>

9561 <
fõld
>

9562 <
«me
>
UDIS
</name>

9563 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

9564 <
bôOff£t
>1</bitOffset>

9565 <
bôWidth
>1</bitWidth>

9566 </
fõld
>

9567 <
fõld
>

9568 <
«me
>
CEN
</name>

9569 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

9570 <
bôOff£t
>0</bitOffset>

9571 <
bôWidth
>1</bitWidth>

9572 </
fõld
>

9573 </
fõlds
>

9576 <
«me
>
CR2
</name>

9577 <
di•œyName
>
CR2
</displayName>

9578 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

9579 <
addªssOff£t
>0x4</addressOffset>

9580 <
size
>0x20</size>

9581 <
ac˚ss
>
ªad
-
wrôe
</access>

9582 <
ª£tVÆue
>0x0000</resetValue>

9583 <
fõlds
>

9584 <
fõld
>

9585 <
«me
>
TI1S
</name>

9586 <
des¸ùti⁄
>
TI1
 
£À˘i⁄
</description>

9587 <
bôOff£t
>7</bitOffset>

9588 <
bôWidth
>1</bitWidth>

9589 </
fõld
>

9590 <
fõld
>

9591 <
«me
>
MMS
</name>

9592 <
des¸ùti⁄
>
Ma°î
 
mode
 
£À˘i⁄
</description>

9593 <
bôOff£t
>4</bitOffset>

9594 <
bôWidth
>3</bitWidth>

9595 </
fõld
>

9596 <
fõld
>

9597 <
«me
>
CCDS
</name>

9598 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 
DMA


9599 
£À˘i⁄
</
des¸ùti⁄
>

9600 <
bôOff£t
>3</bitOffset>

9601 <
bôWidth
>1</bitWidth>

9602 </
fõld
>

9603 </
fõlds
>

9606 <
«me
>
SMCR
</name>

9607 <
di•œyName
>
SMCR
</displayName>

9608 <
des¸ùti⁄
>
¶ave
 
mode
 
c⁄åﬁ
 </description>

9609 <
addªssOff£t
>0x8</addressOffset>

9610 <
size
>0x20</size>

9611 <
ac˚ss
>
ªad
-
wrôe
</access>

9612 <
ª£tVÆue
>0x0000</resetValue>

9613 <
fõlds
>

9614 <
fõld
>

9615 <
«me
>
ETP
</name>

9616 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
pﬁ¨ôy
</description>

9617 <
bôOff£t
>15</bitOffset>

9618 <
bôWidth
>1</bitWidth>

9619 </
fõld
>

9620 <
fõld
>

9621 <
«me
>
ECE
</name>

9622 <
des¸ùti⁄
>
Exã∫Æ
 
˛ock
 
íabÀ
</description>

9623 <
bôOff£t
>14</bitOffset>

9624 <
bôWidth
>1</bitWidth>

9625 </
fõld
>

9626 <
fõld
>

9627 <
«me
>
ETPS
</name>

9628 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
¥esˇÀr
</description>

9629 <
bôOff£t
>12</bitOffset>

9630 <
bôWidth
>2</bitWidth>

9631 </
fõld
>

9632 <
fõld
>

9633 <
«me
>
ETF
</name>

9634 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
fûãr
</description>

9635 <
bôOff£t
>8</bitOffset>

9636 <
bôWidth
>4</bitWidth>

9637 </
fõld
>

9638 <
fõld
>

9639 <
«me
>
MSM
</name>

9640 <
des¸ùti⁄
>
Ma°î
/
Sœve
 
mode
</description>

9641 <
bôOff£t
>7</bitOffset>

9642 <
bôWidth
>1</bitWidth>

9643 </
fõld
>

9644 <
fõld
>

9645 <
«me
>
TS
</name>

9646 <
des¸ùti⁄
>
Triggî
 
£À˘i⁄
</description>

9647 <
bôOff£t
>4</bitOffset>

9648 <
bôWidth
>3</bitWidth>

9649 </
fõld
>

9650 <
fõld
>

9651 <
«me
>
SMS
</name>

9652 <
des¸ùti⁄
>
Sœve
 
mode
 
£À˘i⁄
</description>

9653 <
bôOff£t
>0</bitOffset>

9654 <
bôWidth
>3</bitWidth>

9655 </
fõld
>

9656 </
fõlds
>

9659 <
«me
>
DIER
</name>

9660 <
di•œyName
>
DIER
</displayName>

9661 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

9662 <
addªssOff£t
>0xC</addressOffset>

9663 <
size
>0x20</size>

9664 <
ac˚ss
>
ªad
-
wrôe
</access>

9665 <
ª£tVÆue
>0x0000</resetValue>

9666 <
fõlds
>

9667 <
fõld
>

9668 <
«me
>
TDE
</name>

9669 <
des¸ùti⁄
>
Triggî
 
DMA
 
ªque°
 
íabÀ
</description>

9670 <
bôOff£t
>14</bitOffset>

9671 <
bôWidth
>1</bitWidth>

9672 </
fõld
>

9673 <
fõld
>

9674 <
«me
>
CC4DE
</name>

9675 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
DMA
 
ªque°


9676 
íabÀ
</
des¸ùti⁄
>

9677 <
bôOff£t
>12</bitOffset>

9678 <
bôWidth
>1</bitWidth>

9679 </
fõld
>

9680 <
fõld
>

9681 <
«me
>
CC3DE
</name>

9682 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
DMA
 
ªque°


9683 
íabÀ
</
des¸ùti⁄
>

9684 <
bôOff£t
>11</bitOffset>

9685 <
bôWidth
>1</bitWidth>

9686 </
fõld
>

9687 <
fõld
>

9688 <
«me
>
CC2DE
</name>

9689 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
DMA
 
ªque°


9690 
íabÀ
</
des¸ùti⁄
>

9691 <
bôOff£t
>10</bitOffset>

9692 <
bôWidth
>1</bitWidth>

9693 </
fõld
>

9694 <
fõld
>

9695 <
«me
>
CC1DE
</name>

9696 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
DMA
 
ªque°


9697 
íabÀ
</
des¸ùti⁄
>

9698 <
bôOff£t
>9</bitOffset>

9699 <
bôWidth
>1</bitWidth>

9700 </
fõld
>

9701 <
fõld
>

9702 <
«me
>
UDE
</name>

9703 <
des¸ùti⁄
>
Upd©e
 
DMA
 
ªque°
 
íabÀ
</description>

9704 <
bôOff£t
>8</bitOffset>

9705 <
bôWidth
>1</bitWidth>

9706 </
fõld
>

9707 <
fõld
>

9708 <
«me
>
TIE
</name>

9709 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
íabÀ
</description>

9710 <
bôOff£t
>6</bitOffset>

9711 <
bôWidth
>1</bitWidth>

9712 </
fõld
>

9713 <
fõld
>

9714 <
«me
>
CC4IE
</name>

9715 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
öãºu±


9716 
íabÀ
</
des¸ùti⁄
>

9717 <
bôOff£t
>4</bitOffset>

9718 <
bôWidth
>1</bitWidth>

9719 </
fõld
>

9720 <
fõld
>

9721 <
«me
>
CC3IE
</name>

9722 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
öãºu±


9723 
íabÀ
</
des¸ùti⁄
>

9724 <
bôOff£t
>3</bitOffset>

9725 <
bôWidth
>1</bitWidth>

9726 </
fõld
>

9727 <
fõld
>

9728 <
«me
>
CC2IE
</name>

9729 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
öãºu±


9730 
íabÀ
</
des¸ùti⁄
>

9731 <
bôOff£t
>2</bitOffset>

9732 <
bôWidth
>1</bitWidth>

9733 </
fõld
>

9734 <
fõld
>

9735 <
«me
>
CC1IE
</name>

9736 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
öãºu±


9737 
íabÀ
</
des¸ùti⁄
>

9738 <
bôOff£t
>1</bitOffset>

9739 <
bôWidth
>1</bitWidth>

9740 </
fõld
>

9741 <
fõld
>

9742 <
«me
>
UIE
</name>

9743 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

9744 <
bôOff£t
>0</bitOffset>

9745 <
bôWidth
>1</bitWidth>

9746 </
fõld
>

9747 </
fõlds
>

9750 <
«me
>
SR
</name>

9751 <
di•œyName
>
SR
</displayName>

9752 <
des¸ùti⁄
>
°©us
 </description>

9753 <
addªssOff£t
>0x10</addressOffset>

9754 <
size
>0x20</size>

9755 <
ac˚ss
>
ªad
-
wrôe
</access>

9756 <
ª£tVÆue
>0x0000</resetValue>

9757 <
fõlds
>

9758 <
fõld
>

9759 <
«me
>
CC4OF
</name>

9760 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
ovîˇ±uª


9761 
Êag
</
des¸ùti⁄
>

9762 <
bôOff£t
>12</bitOffset>

9763 <
bôWidth
>1</bitWidth>

9764 </
fõld
>

9765 <
fõld
>

9766 <
«me
>
CC3OF
</name>

9767 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ovîˇ±uª


9768 
Êag
</
des¸ùti⁄
>

9769 <
bôOff£t
>11</bitOffset>

9770 <
bôWidth
>1</bitWidth>

9771 </
fõld
>

9772 <
fõld
>

9773 <
«me
>
CC2OF
</name>

9774 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2 
ovîˇ±uª


9775 
Êag
</
des¸ùti⁄
>

9776 <
bôOff£t
>10</bitOffset>

9777 <
bôWidth
>1</bitWidth>

9778 </
fõld
>

9779 <
fõld
>

9780 <
«me
>
CC1OF
</name>

9781 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ovîˇ±uª


9782 
Êag
</
des¸ùti⁄
>

9783 <
bôOff£t
>9</bitOffset>

9784 <
bôWidth
>1</bitWidth>

9785 </
fõld
>

9786 <
fõld
>

9787 <
«me
>
TIF
</name>

9788 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
Êag
</description>

9789 <
bôOff£t
>6</bitOffset>

9790 <
bôWidth
>1</bitWidth>

9791 </
fõld
>

9792 <
fõld
>

9793 <
«me
>
CC4IF
</name>

9794 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
öãºu±


9795 
Êag
</
des¸ùti⁄
>

9796 <
bôOff£t
>4</bitOffset>

9797 <
bôWidth
>1</bitWidth>

9798 </
fõld
>

9799 <
fõld
>

9800 <
«me
>
CC3IF
</name>

9801 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
öãºu±


9802 
Êag
</
des¸ùti⁄
>

9803 <
bôOff£t
>3</bitOffset>

9804 <
bôWidth
>1</bitWidth>

9805 </
fõld
>

9806 <
fõld
>

9807 <
«me
>
CC2IF
</name>

9808 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
öãºu±


9809 
Êag
</
des¸ùti⁄
>

9810 <
bôOff£t
>2</bitOffset>

9811 <
bôWidth
>1</bitWidth>

9812 </
fõld
>

9813 <
fõld
>

9814 <
«me
>
CC1IF
</name>

9815 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1 
öãºu±


9816 
Êag
</
des¸ùti⁄
>

9817 <
bôOff£t
>1</bitOffset>

9818 <
bôWidth
>1</bitWidth>

9819 </
fõld
>

9820 <
fõld
>

9821 <
«me
>
UIF
</name>

9822 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

9823 <
bôOff£t
>0</bitOffset>

9824 <
bôWidth
>1</bitWidth>

9825 </
fõld
>

9826 </
fõlds
>

9829 <
«me
>
EGR
</name>

9830 <
di•œyName
>
EGR
</displayName>

9831 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

9832 <
addªssOff£t
>0x14</addressOffset>

9833 <
size
>0x20</size>

9834 <
ac˚ss
>
wrôe
-
⁄ly
</access>

9835 <
ª£tVÆue
>0x0000</resetValue>

9836 <
fõlds
>

9837 <
fõld
>

9838 <
«me
>
TG
</name>

9839 <
des¸ùti⁄
>
Triggî
 
gíî©i⁄
</description>

9840 <
bôOff£t
>6</bitOffset>

9841 <
bôWidth
>1</bitWidth>

9842 </
fõld
>

9843 <
fõld
>

9844 <
«me
>
CC4G
</name>

9845 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 4

9846 
gíî©i⁄
</
des¸ùti⁄
>

9847 <
bôOff£t
>4</bitOffset>

9848 <
bôWidth
>1</bitWidth>

9849 </
fõld
>

9850 <
fõld
>

9851 <
«me
>
CC3G
</name>

9852 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 3

9853 
gíî©i⁄
</
des¸ùti⁄
>

9854 <
bôOff£t
>3</bitOffset>

9855 <
bôWidth
>1</bitWidth>

9856 </
fõld
>

9857 <
fõld
>

9858 <
«me
>
CC2G
</name>

9859 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2

9860 
gíî©i⁄
</
des¸ùti⁄
>

9861 <
bôOff£t
>2</bitOffset>

9862 <
bôWidth
>1</bitWidth>

9863 </
fõld
>

9864 <
fõld
>

9865 <
«me
>
CC1G
</name>

9866 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1

9867 
gíî©i⁄
</
des¸ùti⁄
>

9868 <
bôOff£t
>1</bitOffset>

9869 <
bôWidth
>1</bitWidth>

9870 </
fõld
>

9871 <
fõld
>

9872 <
«me
>
UG
</name>

9873 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

9874 <
bôOff£t
>0</bitOffset>

9875 <
bôWidth
>1</bitWidth>

9876 </
fõld
>

9877 </
fõlds
>

9880 <
«me
>
CCMR1_Ouçut
</name>

9881 <
di•œyName
>
CCMR1_Ouçut
</displayName>

9882 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 1 (
ouçut


9883 
mode
)</
des¸ùti⁄
>

9884 <
addªssOff£t
>0x18</addressOffset>

9885 <
size
>0x20</size>

9886 <
ac˚ss
>
ªad
-
wrôe
</access>

9887 <
ª£tVÆue
>0x00000000</resetValue>

9888 <
fõlds
>

9889 <
fõld
>

9890 <
«me
>
OC2CE
</name>

9891 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 2 
˛ór


9892 
íabÀ
</
des¸ùti⁄
>

9893 <
bôOff£t
>15</bitOffset>

9894 <
bôWidth
>1</bitWidth>

9895 </
fõld
>

9896 <
fõld
>

9897 <
«me
>
OC2M
</name>

9898 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 2 
mode
</description>

9899 <
bôOff£t
>12</bitOffset>

9900 <
bôWidth
>3</bitWidth>

9901 </
fõld
>

9902 <
fõld
>

9903 <
«me
>
OC2PE
</name>

9904 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 2 
¥ñﬂd


9905 
íabÀ
</
des¸ùti⁄
>

9906 <
bôOff£t
>11</bitOffset>

9907 <
bôWidth
>1</bitWidth>

9908 </
fõld
>

9909 <
fõld
>

9910 <
«me
>
OC2FE
</name>

9911 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 2 
Á°


9912 
íabÀ
</
des¸ùti⁄
>

9913 <
bôOff£t
>10</bitOffset>

9914 <
bôWidth
>1</bitWidth>

9915 </
fõld
>

9916 <
fõld
>

9917 <
«me
>
CC2S
</name>

9918 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2

9919 
£À˘i⁄
</
des¸ùti⁄
>

9920 <
bôOff£t
>8</bitOffset>

9921 <
bôWidth
>2</bitWidth>

9922 </
fõld
>

9923 <
fõld
>

9924 <
«me
>
OC1CE
</name>

9925 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 1 
˛ór


9926 
íabÀ
</
des¸ùti⁄
>

9927 <
bôOff£t
>7</bitOffset>

9928 <
bôWidth
>1</bitWidth>

9929 </
fõld
>

9930 <
fõld
>

9931 <
«me
>
OC1M
</name>

9932 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 1 
mode
</description>

9933 <
bôOff£t
>4</bitOffset>

9934 <
bôWidth
>3</bitWidth>

9935 </
fõld
>

9936 <
fõld
>

9937 <
«me
>
OC1PE
</name>

9938 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 1 
¥ñﬂd


9939 
íabÀ
</
des¸ùti⁄
>

9940 <
bôOff£t
>3</bitOffset>

9941 <
bôWidth
>1</bitWidth>

9942 </
fõld
>

9943 <
fõld
>

9944 <
«me
>
OC1FE
</name>

9945 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 1 
Á°


9946 
íabÀ
</
des¸ùti⁄
>

9947 <
bôOff£t
>2</bitOffset>

9948 <
bôWidth
>1</bitWidth>

9949 </
fõld
>

9950 <
fõld
>

9951 <
«me
>
CC1S
</name>

9952 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

9953 
£À˘i⁄
</
des¸ùti⁄
>

9954 <
bôOff£t
>0</bitOffset>

9955 <
bôWidth
>2</bitWidth>

9956 </
fõld
>

9957 </
fõlds
>

9960 <
«me
>
CCMR1_I≈ut
</name>

9961 <
di•œyName
>
CCMR1_I≈ut
</displayName>

9962 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 1 (
öput


9963 
mode
)</
des¸ùti⁄
>

9964 <
Æã∫©eRegi°î
>
CCMR1_Ouçut
</alternateRegister>

9965 <
addªssOff£t
>0x18</addressOffset>

9966 <
size
>0x20</size>

9967 <
ac˚ss
>
ªad
-
wrôe
</access>

9968 <
ª£tVÆue
>0x00000000</resetValue>

9969 <
fõlds
>

9970 <
fõld
>

9971 <
«me
>
IC2F
</name>

9972 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 2 
fûãr
</description>

9973 <
bôOff£t
>12</bitOffset>

9974 <
bôWidth
>4</bitWidth>

9975 </
fõld
>

9976 <
fõld
>

9977 <
«me
>
IC2PSC
</name>

9978 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 2 
¥esˇÀr
</description>

9979 <
bôOff£t
>10</bitOffset>

9980 <
bôWidth
>2</bitWidth>

9981 </
fõld
>

9982 <
fõld
>

9983 <
«me
>
CC2S
</name>

9984 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2

9985 
£À˘i⁄
</
des¸ùti⁄
>

9986 <
bôOff£t
>8</bitOffset>

9987 <
bôWidth
>2</bitWidth>

9988 </
fõld
>

9989 <
fõld
>

9990 <
«me
>
IC1F
</name>

9991 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
fûãr
</description>

9992 <
bôOff£t
>4</bitOffset>

9993 <
bôWidth
>4</bitWidth>

9994 </
fõld
>

9995 <
fõld
>

9996 <
«me
>
IC1PSC
</name>

9997 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
¥esˇÀr
</description>

9998 <
bôOff£t
>2</bitOffset>

9999 <
bôWidth
>2</bitWidth>

10000 </
fõld
>

10001 <
fõld
>

10002 <
«me
>
CC1S
</name>

10003 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

10004 
£À˘i⁄
</
des¸ùti⁄
>

10005 <
bôOff£t
>0</bitOffset>

10006 <
bôWidth
>2</bitWidth>

10007 </
fõld
>

10008 </
fõlds
>

10011 <
«me
>
CCMR2_Ouçut
</name>

10012 <
di•œyName
>
CCMR2_Ouçut
</displayName>

10013 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 2 (
ouçut


10014 
mode
)</
des¸ùti⁄
>

10015 <
addªssOff£t
>0x1C</addressOffset>

10016 <
size
>0x20</size>

10017 <
ac˚ss
>
ªad
-
wrôe
</access>

10018 <
ª£tVÆue
>0x00000000</resetValue>

10019 <
fõlds
>

10020 <
fõld
>

10021 <
«me
>
O24CE
</name>

10022 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 4 
˛ór


10023 
íabÀ
</
des¸ùti⁄
>

10024 <
bôOff£t
>15</bitOffset>

10025 <
bôWidth
>1</bitWidth>

10026 </
fõld
>

10027 <
fõld
>

10028 <
«me
>
OC4M
</name>

10029 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 4 
mode
</description>

10030 <
bôOff£t
>12</bitOffset>

10031 <
bôWidth
>3</bitWidth>

10032 </
fõld
>

10033 <
fõld
>

10034 <
«me
>
OC4PE
</name>

10035 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 4 
¥ñﬂd


10036 
íabÀ
</
des¸ùti⁄
>

10037 <
bôOff£t
>11</bitOffset>

10038 <
bôWidth
>1</bitWidth>

10039 </
fõld
>

10040 <
fõld
>

10041 <
«me
>
OC4FE
</name>

10042 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 4 
Á°


10043 
íabÀ
</
des¸ùti⁄
>

10044 <
bôOff£t
>10</bitOffset>

10045 <
bôWidth
>1</bitWidth>

10046 </
fõld
>

10047 <
fõld
>

10048 <
«me
>
CC4S
</name>

10049 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4

10050 
£À˘i⁄
</
des¸ùti⁄
>

10051 <
bôOff£t
>8</bitOffset>

10052 <
bôWidth
>2</bitWidth>

10053 </
fõld
>

10054 <
fõld
>

10055 <
«me
>
OC3CE
</name>

10056 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 3 
˛ór


10057 
íabÀ
</
des¸ùti⁄
>

10058 <
bôOff£t
>7</bitOffset>

10059 <
bôWidth
>1</bitWidth>

10060 </
fõld
>

10061 <
fõld
>

10062 <
«me
>
OC3M
</name>

10063 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 3 
mode
</description>

10064 <
bôOff£t
>4</bitOffset>

10065 <
bôWidth
>3</bitWidth>

10066 </
fõld
>

10067 <
fõld
>

10068 <
«me
>
OC3PE
</name>

10069 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 3 
¥ñﬂd


10070 
íabÀ
</
des¸ùti⁄
>

10071 <
bôOff£t
>3</bitOffset>

10072 <
bôWidth
>1</bitWidth>

10073 </
fõld
>

10074 <
fõld
>

10075 <
«me
>
OC3FE
</name>

10076 <
des¸ùti⁄
>
Ouçut
 
com∑ª
 3 
Á°


10077 
íabÀ
</
des¸ùti⁄
>

10078 <
bôOff£t
>2</bitOffset>

10079 <
bôWidth
>1</bitWidth>

10080 </
fõld
>

10081 <
fõld
>

10082 <
«me
>
CC3S
</name>

10083 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3

10084 
£À˘i⁄
</
des¸ùti⁄
>

10085 <
bôOff£t
>0</bitOffset>

10086 <
bôWidth
>2</bitWidth>

10087 </
fõld
>

10088 </
fõlds
>

10091 <
«me
>
CCMR2_I≈ut
</name>

10092 <
di•œyName
>
CCMR2_I≈ut
</displayName>

10093 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 2 (
öput


10094 
mode
)</
des¸ùti⁄
>

10095 <
Æã∫©eRegi°î
>
CCMR2_Ouçut
</alternateRegister>

10096 <
addªssOff£t
>0x1C</addressOffset>

10097 <
size
>0x20</size>

10098 <
ac˚ss
>
ªad
-
wrôe
</access>

10099 <
ª£tVÆue
>0x00000000</resetValue>

10100 <
fõlds
>

10101 <
fõld
>

10102 <
«me
>
IC4F
</name>

10103 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 4 
fûãr
</description>

10104 <
bôOff£t
>12</bitOffset>

10105 <
bôWidth
>4</bitWidth>

10106 </
fõld
>

10107 <
fõld
>

10108 <
«me
>
IC4PSC
</name>

10109 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 4 
¥esˇÀr
</description>

10110 <
bôOff£t
>10</bitOffset>

10111 <
bôWidth
>2</bitWidth>

10112 </
fõld
>

10113 <
fõld
>

10114 <
«me
>
CC4S
</name>

10115 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4

10116 
£À˘i⁄
</
des¸ùti⁄
>

10117 <
bôOff£t
>8</bitOffset>

10118 <
bôWidth
>2</bitWidth>

10119 </
fõld
>

10120 <
fõld
>

10121 <
«me
>
IC3F
</name>

10122 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 3 
fûãr
</description>

10123 <
bôOff£t
>4</bitOffset>

10124 <
bôWidth
>4</bitWidth>

10125 </
fõld
>

10126 <
fõld
>

10127 <
«me
>
IC3PSC
</name>

10128 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 3 
¥esˇÀr
</description>

10129 <
bôOff£t
>2</bitOffset>

10130 <
bôWidth
>2</bitWidth>

10131 </
fõld
>

10132 <
fõld
>

10133 <
«me
>
CC3S
</name>

10134 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3

10135 
£À˘i⁄
</
des¸ùti⁄
>

10136 <
bôOff£t
>0</bitOffset>

10137 <
bôWidth
>2</bitWidth>

10138 </
fõld
>

10139 </
fõlds
>

10142 <
«me
>
CCER
</name>

10143 <
di•œyName
>
CCER
</displayName>

10144 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
íabÀ


10145 </
des¸ùti⁄
>

10146 <
addªssOff£t
>0x20</addressOffset>

10147 <
size
>0x20</size>

10148 <
ac˚ss
>
ªad
-
wrôe
</access>

10149 <
ª£tVÆue
>0x0000</resetValue>

10150 <
fõlds
>

10151 <
fõld
>

10152 <
«me
>
CC4P
</name>

10153 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ouçut


10154 
Pﬁ¨ôy
</
des¸ùti⁄
>

10155 <
bôOff£t
>13</bitOffset>

10156 <
bôWidth
>1</bitWidth>

10157 </
fõld
>

10158 <
fõld
>

10159 <
«me
>
CC4E
</name>

10160 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 4 
ouçut


10161 
íabÀ
</
des¸ùti⁄
>

10162 <
bôOff£t
>12</bitOffset>

10163 <
bôWidth
>1</bitWidth>

10164 </
fõld
>

10165 <
fõld
>

10166 <
«me
>
CC3P
</name>

10167 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ouçut


10168 
Pﬁ¨ôy
</
des¸ùti⁄
>

10169 <
bôOff£t
>9</bitOffset>

10170 <
bôWidth
>1</bitWidth>

10171 </
fõld
>

10172 <
fõld
>

10173 <
«me
>
CC3E
</name>

10174 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 3 
ouçut


10175 
íabÀ
</
des¸ùti⁄
>

10176 <
bôOff£t
>8</bitOffset>

10177 <
bôWidth
>1</bitWidth>

10178 </
fõld
>

10179 <
fõld
>

10180 <
«me
>
CC2P
</name>

10181 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


10182 
Pﬁ¨ôy
</
des¸ùti⁄
>

10183 <
bôOff£t
>5</bitOffset>

10184 <
bôWidth
>1</bitWidth>

10185 </
fõld
>

10186 <
fõld
>

10187 <
«me
>
CC2E
</name>

10188 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


10189 
íabÀ
</
des¸ùti⁄
>

10190 <
bôOff£t
>4</bitOffset>

10191 <
bôWidth
>1</bitWidth>

10192 </
fõld
>

10193 <
fõld
>

10194 <
«me
>
CC1P
</name>

10195 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


10196 
Pﬁ¨ôy
</
des¸ùti⁄
>

10197 <
bôOff£t
>1</bitOffset>

10198 <
bôWidth
>1</bitWidth>

10199 </
fõld
>

10200 <
fõld
>

10201 <
«me
>
CC1E
</name>

10202 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


10203 
íabÀ
</
des¸ùti⁄
>

10204 <
bôOff£t
>0</bitOffset>

10205 <
bôWidth
>1</bitWidth>

10206 </
fõld
>

10207 </
fõlds
>

10210 <
«me
>
CNT
</name>

10211 <
di•œyName
>
CNT
</displayName>

10212 <
des¸ùti⁄
>
cou¡î
</description>

10213 <
addªssOff£t
>0x24</addressOffset>

10214 <
size
>0x20</size>

10215 <
ac˚ss
>
ªad
-
wrôe
</access>

10216 <
ª£tVÆue
>0x00000000</resetValue>

10217 <
fõlds
>

10218 <
fõld
>

10219 <
«me
>
CNT
</name>

10220 <
des¸ùti⁄
>
cou¡î
 
vÆue
</description>

10221 <
bôOff£t
>0</bitOffset>

10222 <
bôWidth
>16</bitWidth>

10223 </
fõld
>

10224 </
fõlds
>

10227 <
«me
>
PSC
</name>

10228 <
di•œyName
>
PSC
</displayName>

10229 <
des¸ùti⁄
>
¥esˇÀr
</description>

10230 <
addªssOff£t
>0x28</addressOffset>

10231 <
size
>0x20</size>

10232 <
ac˚ss
>
ªad
-
wrôe
</access>

10233 <
ª£tVÆue
>0x0000</resetValue>

10234 <
fõlds
>

10235 <
fõld
>

10236 <
«me
>
PSC
</name>

10237 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

10238 <
bôOff£t
>0</bitOffset>

10239 <
bôWidth
>16</bitWidth>

10240 </
fõld
>

10241 </
fõlds
>

10244 <
«me
>
ARR
</name>

10245 <
di•œyName
>
ARR
</displayName>

10246 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

10247 <
addªssOff£t
>0x2C</addressOffset>

10248 <
size
>0x20</size>

10249 <
ac˚ss
>
ªad
-
wrôe
</access>

10250 <
ª£tVÆue
>0x00000000</resetValue>

10251 <
fõlds
>

10252 <
fõld
>

10253 <
«me
>
ARR
</name>

10254 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
vÆue
</description>

10255 <
bôOff£t
>0</bitOffset>

10256 <
bôWidth
>16</bitWidth>

10257 </
fõld
>

10258 </
fõlds
>

10261 <
«me
>
CCR1
</name>

10262 <
di•œyName
>
CCR1
</displayName>

10263 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 1</description>

10264 <
addªssOff£t
>0x34</addressOffset>

10265 <
size
>0x20</size>

10266 <
ac˚ss
>
ªad
-
wrôe
</access>

10267 <
ª£tVÆue
>0x00000000</resetValue>

10268 <
fõlds
>

10269 <
fõld
>

10270 <
«me
>
CCR1
</name>

10271 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
vÆue
</description>

10272 <
bôOff£t
>0</bitOffset>

10273 <
bôWidth
>16</bitWidth>

10274 </
fõld
>

10275 </
fõlds
>

10278 <
«me
>
CCR2
</name>

10279 <
di•œyName
>
CCR2
</displayName>

10280 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 2</description>

10281 <
addªssOff£t
>0x38</addressOffset>

10282 <
size
>0x20</size>

10283 <
ac˚ss
>
ªad
-
wrôe
</access>

10284 <
ª£tVÆue
>0x00000000</resetValue>

10285 <
fõlds
>

10286 <
fõld
>

10287 <
«me
>
CCR2
</name>

10288 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
vÆue
</description>

10289 <
bôOff£t
>0</bitOffset>

10290 <
bôWidth
>16</bitWidth>

10291 </
fõld
>

10292 </
fõlds
>

10295 <
«me
>
CCR3
</name>

10296 <
di•œyName
>
CCR3
</displayName>

10297 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 3</description>

10298 <
addªssOff£t
>0x3C</addressOffset>

10299 <
size
>0x20</size>

10300 <
ac˚ss
>
ªad
-
wrôe
</access>

10301 <
ª£tVÆue
>0x00000000</resetValue>

10302 <
fõlds
>

10303 <
fõld
>

10304 <
«me
>
CCR3
</name>

10305 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 
vÆue
</description>

10306 <
bôOff£t
>0</bitOffset>

10307 <
bôWidth
>16</bitWidth>

10308 </
fõld
>

10309 </
fõlds
>

10312 <
«me
>
CCR4
</name>

10313 <
di•œyName
>
CCR4
</displayName>

10314 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 4</description>

10315 <
addªssOff£t
>0x40</addressOffset>

10316 <
size
>0x20</size>

10317 <
ac˚ss
>
ªad
-
wrôe
</access>

10318 <
ª£tVÆue
>0x00000000</resetValue>

10319 <
fõlds
>

10320 <
fõld
>

10321 <
«me
>
CCR4
</name>

10322 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 
vÆue
</description>

10323 <
bôOff£t
>0</bitOffset>

10324 <
bôWidth
>16</bitWidth>

10325 </
fõld
>

10326 </
fõlds
>

10329 <
«me
>
DCR
</name>

10330 <
di•œyName
>
DCR
</displayName>

10331 <
des¸ùti⁄
>
DMA
 
c⁄åﬁ
 </description>

10332 <
addªssOff£t
>0x48</addressOffset>

10333 <
size
>0x20</size>

10334 <
ac˚ss
>
ªad
-
wrôe
</access>

10335 <
ª£tVÆue
>0x0000</resetValue>

10336 <
fõlds
>

10337 <
fõld
>

10338 <
«me
>
DBL
</name>

10339 <
des¸ùti⁄
>
DMA
 
bur°
 
Àngth
</description>

10340 <
bôOff£t
>8</bitOffset>

10341 <
bôWidth
>5</bitWidth>

10342 </
fõld
>

10343 <
fõld
>

10344 <
«me
>
DBA
</name>

10345 <
des¸ùti⁄
>
DMA
 
ba£
 
addªss
</description>

10346 <
bôOff£t
>0</bitOffset>

10347 <
bôWidth
>5</bitWidth>

10348 </
fõld
>

10349 </
fõlds
>

10352 <
«me
>
DMAR
</name>

10353 <
di•œyName
>
DMAR
</displayName>

10354 <
des¸ùti⁄
>
DMA
 
addªss
 
fuŒ
 
å™s„r
</description>

10355 <
addªssOff£t
>0x4C</addressOffset>

10356 <
size
>0x20</size>

10357 <
ac˚ss
>
ªad
-
wrôe
</access>

10358 <
ª£tVÆue
>0x0000</resetValue>

10359 <
fõlds
>

10360 <
fõld
>

10361 <
«me
>
DMAB
</name>

10362 <
des¸ùti⁄
>
DMA
 
bur°


10363 
ac˚s£s
</
des¸ùti⁄
>

10364 <
bôOff£t
>0</bitOffset>

10365 <
bôWidth
>16</bitWidth>

10366 </
fõld
>

10367 </
fõlds
>

10369 </
ªgi°îs
>

10370 </
≥rùhîÆ
>

10371 <
≥rùhîÆ
 
dîivedFrom
="TIM2">

10372 <
«me
>
TIM3
</name>

10373 <
ba£Addªss
>0x40000400</baseAddress>

10374 <
öãºu±
>

10375 <
«me
>
TIM3_IRQ
</name>

10376 <
des¸ùti⁄
>
TIM3
 
globÆ
 
öãºu±
</description>

10377 <
vÆue
>29</value>

10378 </
öãºu±
>

10379 </
≥rùhîÆ
>

10380 <
≥rùhîÆ
 
dîivedFrom
="TIM2">

10381 <
«me
>
TIM4
</name>

10382 <
ba£Addªss
>0x40000800</baseAddress>

10383 <
öãºu±
>

10384 <
«me
>
TIM4_IRQ
</name>

10385 <
des¸ùti⁄
>
TIM4
 
globÆ
 
öãºu±
</description>

10386 <
vÆue
>30</value>

10387 </
öãºu±
>

10388 </
≥rùhîÆ
>

10389 <
≥rùhîÆ
 
dîivedFrom
="TIM2">

10390 <
«me
>
TIM5
</name>

10391 <
ba£Addªss
>0x40000C00</baseAddress>

10392 <
öãºu±
>

10393 <
«me
>
TIM5_IRQ
</name>

10394 <
des¸ùti⁄
>
TIM5
 
globÆ
 
öãºu±
</description>

10395 <
vÆue
>50</value>

10396 </
öãºu±
>

10397 </
≥rùhîÆ
>

10398 <
≥rùhîÆ
>

10399 <
«me
>
TIM9
</name>

10400 <
des¸ùti⁄
>
GíîÆ
 
puΩo£
 
timî
</description>

10401 <
groupName
>
TIM
</groupName>

10402 <
ba£Addªss
>0x40014C00</baseAddress>

10403 <
addªssBlock
>

10404 <
off£t
>0x0</offset>

10405 <
size
>0x400</size>

10406 <
ußge
>
ªgi°îs
</usage>

10407 </
addªssBlock
>

10408 <
öãºu±
>

10409 <
«me
>
TIM1_BRK_TIM9_IRQ
</name>

10410 <
des¸ùti⁄
>
TIM1
 
Bªak
 
öãºu±
 
™d
 
TIM9
 
globÆ


10411 
öãºu±
</
des¸ùti⁄
>

10412 <
vÆue
>24</value>

10413 </
öãºu±
>

10414 <
ªgi°îs
>

10416 <
«me
>
CR1
</name>

10417 <
di•œyName
>
CR1
</displayName>

10418 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

10419 <
addªssOff£t
>0x0</addressOffset>

10420 <
size
>0x20</size>

10421 <
ac˚ss
>
ªad
-
wrôe
</access>

10422 <
ª£tVÆue
>0x0000</resetValue>

10423 <
fõlds
>

10424 <
fõld
>

10425 <
«me
>
CKD
</name>

10426 <
des¸ùti⁄
>
Clock
 
divisi⁄
</description>

10427 <
bôOff£t
>8</bitOffset>

10428 <
bôWidth
>2</bitWidth>

10429 </
fõld
>

10430 <
fõld
>

10431 <
«me
>
ARPE
</name>

10432 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

10433 <
bôOff£t
>7</bitOffset>

10434 <
bôWidth
>1</bitWidth>

10435 </
fõld
>

10436 <
fõld
>

10437 <
«me
>
OPM
</name>

10438 <
des¸ùti⁄
>
O√
-
pul£
 
mode
</description>

10439 <
bôOff£t
>3</bitOffset>

10440 <
bôWidth
>1</bitWidth>

10441 </
fõld
>

10442 <
fõld
>

10443 <
«me
>
URS
</name>

10444 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

10445 <
bôOff£t
>2</bitOffset>

10446 <
bôWidth
>1</bitWidth>

10447 </
fõld
>

10448 <
fõld
>

10449 <
«me
>
UDIS
</name>

10450 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

10451 <
bôOff£t
>1</bitOffset>

10452 <
bôWidth
>1</bitWidth>

10453 </
fõld
>

10454 <
fõld
>

10455 <
«me
>
CEN
</name>

10456 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

10457 <
bôOff£t
>0</bitOffset>

10458 <
bôWidth
>1</bitWidth>

10459 </
fõld
>

10460 </
fõlds
>

10463 <
«me
>
CR2
</name>

10464 <
di•œyName
>
CR2
</displayName>

10465 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

10466 <
addªssOff£t
>0x4</addressOffset>

10467 <
size
>0x20</size>

10468 <
ac˚ss
>
ªad
-
wrôe
</access>

10469 <
ª£tVÆue
>0x0000</resetValue>

10470 <
fõlds
>

10471 <
fõld
>

10472 <
«me
>
MMS
</name>

10473 <
des¸ùti⁄
>
Ma°î
 
mode
 
£À˘i⁄
</description>

10474 <
bôOff£t
>4</bitOffset>

10475 <
bôWidth
>3</bitWidth>

10476 </
fõld
>

10477 </
fõlds
>

10480 <
«me
>
SMCR
</name>

10481 <
di•œyName
>
SMCR
</displayName>

10482 <
des¸ùti⁄
>
¶ave
 
mode
 
c⁄åﬁ
 </description>

10483 <
addªssOff£t
>0x8</addressOffset>

10484 <
size
>0x20</size>

10485 <
ac˚ss
>
ªad
-
wrôe
</access>

10486 <
ª£tVÆue
>0x0000</resetValue>

10487 <
fõlds
>

10488 <
fõld
>

10489 <
«me
>
MSM
</name>

10490 <
des¸ùti⁄
>
Ma°î
/
Sœve
 
mode
</description>

10491 <
bôOff£t
>7</bitOffset>

10492 <
bôWidth
>1</bitWidth>

10493 </
fõld
>

10494 <
fõld
>

10495 <
«me
>
TS
</name>

10496 <
des¸ùti⁄
>
Triggî
 
£À˘i⁄
</description>

10497 <
bôOff£t
>4</bitOffset>

10498 <
bôWidth
>3</bitWidth>

10499 </
fõld
>

10500 <
fõld
>

10501 <
«me
>
SMS
</name>

10502 <
des¸ùti⁄
>
Sœve
 
mode
 
£À˘i⁄
</description>

10503 <
bôOff£t
>0</bitOffset>

10504 <
bôWidth
>3</bitWidth>

10505 </
fõld
>

10506 </
fõlds
>

10509 <
«me
>
DIER
</name>

10510 <
di•œyName
>
DIER
</displayName>

10511 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

10512 <
addªssOff£t
>0xC</addressOffset>

10513 <
size
>0x20</size>

10514 <
ac˚ss
>
ªad
-
wrôe
</access>

10515 <
ª£tVÆue
>0x0000</resetValue>

10516 <
fõlds
>

10517 <
fõld
>

10518 <
«me
>
TIE
</name>

10519 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
íabÀ
</description>

10520 <
bôOff£t
>6</bitOffset>

10521 <
bôWidth
>1</bitWidth>

10522 </
fõld
>

10523 <
fõld
>

10524 <
«me
>
CC2IE
</name>

10525 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
öãºu±


10526 
íabÀ
</
des¸ùti⁄
>

10527 <
bôOff£t
>2</bitOffset>

10528 <
bôWidth
>1</bitWidth>

10529 </
fõld
>

10530 <
fõld
>

10531 <
«me
>
CC1IE
</name>

10532 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
öãºu±


10533 
íabÀ
</
des¸ùti⁄
>

10534 <
bôOff£t
>1</bitOffset>

10535 <
bôWidth
>1</bitWidth>

10536 </
fõld
>

10537 <
fõld
>

10538 <
«me
>
UIE
</name>

10539 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

10540 <
bôOff£t
>0</bitOffset>

10541 <
bôWidth
>1</bitWidth>

10542 </
fõld
>

10543 </
fõlds
>

10546 <
«me
>
SR
</name>

10547 <
di•œyName
>
SR
</displayName>

10548 <
des¸ùti⁄
>
°©us
 </description>

10549 <
addªssOff£t
>0x10</addressOffset>

10550 <
size
>0x20</size>

10551 <
ac˚ss
>
ªad
-
wrôe
</access>

10552 <
ª£tVÆue
>0x0000</resetValue>

10553 <
fõlds
>

10554 <
fõld
>

10555 <
«me
>
CC2OF
</name>

10556 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2 
ovîˇ±uª


10557 
Êag
</
des¸ùti⁄
>

10558 <
bôOff£t
>10</bitOffset>

10559 <
bôWidth
>1</bitWidth>

10560 </
fõld
>

10561 <
fõld
>

10562 <
«me
>
CC1OF
</name>

10563 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ovîˇ±uª


10564 
Êag
</
des¸ùti⁄
>

10565 <
bôOff£t
>9</bitOffset>

10566 <
bôWidth
>1</bitWidth>

10567 </
fõld
>

10568 <
fõld
>

10569 <
«me
>
TIF
</name>

10570 <
des¸ùti⁄
>
Triggî
 
öãºu±
 
Êag
</description>

10571 <
bôOff£t
>6</bitOffset>

10572 <
bôWidth
>1</bitWidth>

10573 </
fõld
>

10574 <
fõld
>

10575 <
«me
>
CC2IF
</name>

10576 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
öãºu±


10577 
Êag
</
des¸ùti⁄
>

10578 <
bôOff£t
>2</bitOffset>

10579 <
bôWidth
>1</bitWidth>

10580 </
fõld
>

10581 <
fõld
>

10582 <
«me
>
CC1IF
</name>

10583 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1 
öãºu±


10584 
Êag
</
des¸ùti⁄
>

10585 <
bôOff£t
>1</bitOffset>

10586 <
bôWidth
>1</bitWidth>

10587 </
fõld
>

10588 <
fõld
>

10589 <
«me
>
UIF
</name>

10590 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

10591 <
bôOff£t
>0</bitOffset>

10592 <
bôWidth
>1</bitWidth>

10593 </
fõld
>

10594 </
fõlds
>

10597 <
«me
>
EGR
</name>

10598 <
di•œyName
>
EGR
</displayName>

10599 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

10600 <
addªssOff£t
>0x14</addressOffset>

10601 <
size
>0x20</size>

10602 <
ac˚ss
>
wrôe
-
⁄ly
</access>

10603 <
ª£tVÆue
>0x0000</resetValue>

10604 <
fõlds
>

10605 <
fõld
>

10606 <
«me
>
TG
</name>

10607 <
des¸ùti⁄
>
Triggî
 
gíî©i⁄
</description>

10608 <
bôOff£t
>6</bitOffset>

10609 <
bôWidth
>1</bitWidth>

10610 </
fõld
>

10611 <
fõld
>

10612 <
«me
>
CC2G
</name>

10613 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 2

10614 
gíî©i⁄
</
des¸ùti⁄
>

10615 <
bôOff£t
>2</bitOffset>

10616 <
bôWidth
>1</bitWidth>

10617 </
fõld
>

10618 <
fõld
>

10619 <
«me
>
CC1G
</name>

10620 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1

10621 
gíî©i⁄
</
des¸ùti⁄
>

10622 <
bôOff£t
>1</bitOffset>

10623 <
bôWidth
>1</bitWidth>

10624 </
fõld
>

10625 <
fõld
>

10626 <
«me
>
UG
</name>

10627 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

10628 <
bôOff£t
>0</bitOffset>

10629 <
bôWidth
>1</bitWidth>

10630 </
fõld
>

10631 </
fõlds
>

10634 <
«me
>
CCMR1_Ouçut
</name>

10635 <
di•œyName
>
CCMR1_Ouçut
</displayName>

10636 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 1 (
ouçut


10637 
mode
)</
des¸ùti⁄
>

10638 <
addªssOff£t
>0x18</addressOffset>

10639 <
size
>0x20</size>

10640 <
ac˚ss
>
ªad
-
wrôe
</access>

10641 <
ª£tVÆue
>0x00000000</resetValue>

10642 <
fõlds
>

10643 <
fõld
>

10644 <
«me
>
OC2M
</name>

10645 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
mode
</description>

10646 <
bôOff£t
>12</bitOffset>

10647 <
bôWidth
>3</bitWidth>

10648 </
fõld
>

10649 <
fõld
>

10650 <
«me
>
OC2PE
</name>

10651 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
¥ñﬂd


10652 
íabÀ
</
des¸ùti⁄
>

10653 <
bôOff£t
>11</bitOffset>

10654 <
bôWidth
>1</bitWidth>

10655 </
fõld
>

10656 <
fõld
>

10657 <
«me
>
OC2FE
</name>

10658 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 2 
Á°


10659 
íabÀ
</
des¸ùti⁄
>

10660 <
bôOff£t
>10</bitOffset>

10661 <
bôWidth
>1</bitWidth>

10662 </
fõld
>

10663 <
fõld
>

10664 <
«me
>
CC2S
</name>

10665 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2

10666 
£À˘i⁄
</
des¸ùti⁄
>

10667 <
bôOff£t
>8</bitOffset>

10668 <
bôWidth
>2</bitWidth>

10669 </
fõld
>

10670 <
fõld
>

10671 <
«me
>
OC1M
</name>

10672 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
mode
</description>

10673 <
bôOff£t
>4</bitOffset>

10674 <
bôWidth
>3</bitWidth>

10675 </
fõld
>

10676 <
fõld
>

10677 <
«me
>
OC1PE
</name>

10678 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
¥ñﬂd


10679 
íabÀ
</
des¸ùti⁄
>

10680 <
bôOff£t
>3</bitOffset>

10681 <
bôWidth
>1</bitWidth>

10682 </
fõld
>

10683 <
fõld
>

10684 <
«me
>
OC1FE
</name>

10685 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
Á°


10686 
íabÀ
</
des¸ùti⁄
>

10687 <
bôOff£t
>2</bitOffset>

10688 <
bôWidth
>1</bitWidth>

10689 </
fõld
>

10690 <
fõld
>

10691 <
«me
>
CC1S
</name>

10692 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

10693 
£À˘i⁄
</
des¸ùti⁄
>

10694 <
bôOff£t
>0</bitOffset>

10695 <
bôWidth
>2</bitWidth>

10696 </
fõld
>

10697 </
fõlds
>

10700 <
«me
>
CCMR1_I≈ut
</name>

10701 <
di•œyName
>
CCMR1_I≈ut
</displayName>

10702 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 1 (
öput


10703 
mode
)</
des¸ùti⁄
>

10704 <
Æã∫©eRegi°î
>
CCMR1_Ouçut
</alternateRegister>

10705 <
addªssOff£t
>0x18</addressOffset>

10706 <
size
>0x20</size>

10707 <
ac˚ss
>
ªad
-
wrôe
</access>

10708 <
ª£tVÆue
>0x00000000</resetValue>

10709 <
fõlds
>

10710 <
fõld
>

10711 <
«me
>
IC2F
</name>

10712 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 2 
fûãr
</description>

10713 <
bôOff£t
>12</bitOffset>

10714 <
bôWidth
>4</bitWidth>

10715 </
fõld
>

10716 <
fõld
>

10717 <
«me
>
IC2PSC
</name>

10718 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 2 
¥esˇÀr
</description>

10719 <
bôOff£t
>10</bitOffset>

10720 <
bôWidth
>2</bitWidth>

10721 </
fõld
>

10722 <
fõld
>

10723 <
«me
>
CC2S
</name>

10724 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2

10725 
£À˘i⁄
</
des¸ùti⁄
>

10726 <
bôOff£t
>8</bitOffset>

10727 <
bôWidth
>2</bitWidth>

10728 </
fõld
>

10729 <
fõld
>

10730 <
«me
>
IC1F
</name>

10731 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
fûãr
</description>

10732 <
bôOff£t
>4</bitOffset>

10733 <
bôWidth
>4</bitWidth>

10734 </
fõld
>

10735 <
fõld
>

10736 <
«me
>
IC1PSC
</name>

10737 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
¥esˇÀr
</description>

10738 <
bôOff£t
>2</bitOffset>

10739 <
bôWidth
>2</bitWidth>

10740 </
fõld
>

10741 <
fõld
>

10742 <
«me
>
CC1S
</name>

10743 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

10744 
£À˘i⁄
</
des¸ùti⁄
>

10745 <
bôOff£t
>0</bitOffset>

10746 <
bôWidth
>2</bitWidth>

10747 </
fõld
>

10748 </
fõlds
>

10751 <
«me
>
CCER
</name>

10752 <
di•œyName
>
CCER
</displayName>

10753 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
íabÀ


10754 </
des¸ùti⁄
>

10755 <
addªssOff£t
>0x20</addressOffset>

10756 <
size
>0x20</size>

10757 <
ac˚ss
>
ªad
-
wrôe
</access>

10758 <
ª£tVÆue
>0x0000</resetValue>

10759 <
fõlds
>

10760 <
fõld
>

10761 <
«me
>
CC2NP
</name>

10762 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


10763 
Pﬁ¨ôy
</
des¸ùti⁄
>

10764 <
bôOff£t
>7</bitOffset>

10765 <
bôWidth
>1</bitWidth>

10766 </
fõld
>

10767 <
fõld
>

10768 <
«me
>
CC2P
</name>

10769 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


10770 
Pﬁ¨ôy
</
des¸ùti⁄
>

10771 <
bôOff£t
>5</bitOffset>

10772 <
bôWidth
>1</bitWidth>

10773 </
fõld
>

10774 <
fõld
>

10775 <
«me
>
CC2E
</name>

10776 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
ouçut


10777 
íabÀ
</
des¸ùti⁄
>

10778 <
bôOff£t
>4</bitOffset>

10779 <
bôWidth
>1</bitWidth>

10780 </
fõld
>

10781 <
fõld
>

10782 <
«me
>
CC1NP
</name>

10783 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


10784 
Pﬁ¨ôy
</
des¸ùti⁄
>

10785 <
bôOff£t
>3</bitOffset>

10786 <
bôWidth
>1</bitWidth>

10787 </
fõld
>

10788 <
fõld
>

10789 <
«me
>
CC1P
</name>

10790 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


10791 
Pﬁ¨ôy
</
des¸ùti⁄
>

10792 <
bôOff£t
>1</bitOffset>

10793 <
bôWidth
>1</bitWidth>

10794 </
fõld
>

10795 <
fõld
>

10796 <
«me
>
CC1E
</name>

10797 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


10798 
íabÀ
</
des¸ùti⁄
>

10799 <
bôOff£t
>0</bitOffset>

10800 <
bôWidth
>1</bitWidth>

10801 </
fõld
>

10802 </
fõlds
>

10805 <
«me
>
CNT
</name>

10806 <
di•œyName
>
CNT
</displayName>

10807 <
des¸ùti⁄
>
cou¡î
</description>

10808 <
addªssOff£t
>0x24</addressOffset>

10809 <
size
>0x20</size>

10810 <
ac˚ss
>
ªad
-
wrôe
</access>

10811 <
ª£tVÆue
>0x00000000</resetValue>

10812 <
fõlds
>

10813 <
fõld
>

10814 <
«me
>
CNT
</name>

10815 <
des¸ùti⁄
>
cou¡î
 
vÆue
</description>

10816 <
bôOff£t
>0</bitOffset>

10817 <
bôWidth
>16</bitWidth>

10818 </
fõld
>

10819 </
fõlds
>

10822 <
«me
>
PSC
</name>

10823 <
di•œyName
>
PSC
</displayName>

10824 <
des¸ùti⁄
>
¥esˇÀr
</description>

10825 <
addªssOff£t
>0x28</addressOffset>

10826 <
size
>0x20</size>

10827 <
ac˚ss
>
ªad
-
wrôe
</access>

10828 <
ª£tVÆue
>0x0000</resetValue>

10829 <
fõlds
>

10830 <
fõld
>

10831 <
«me
>
PSC
</name>

10832 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

10833 <
bôOff£t
>0</bitOffset>

10834 <
bôWidth
>16</bitWidth>

10835 </
fõld
>

10836 </
fõlds
>

10839 <
«me
>
ARR
</name>

10840 <
di•œyName
>
ARR
</displayName>

10841 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

10842 <
addªssOff£t
>0x2C</addressOffset>

10843 <
size
>0x20</size>

10844 <
ac˚ss
>
ªad
-
wrôe
</access>

10845 <
ª£tVÆue
>0x00000000</resetValue>

10846 <
fõlds
>

10847 <
fõld
>

10848 <
«me
>
ARR
</name>

10849 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
vÆue
</description>

10850 <
bôOff£t
>0</bitOffset>

10851 <
bôWidth
>16</bitWidth>

10852 </
fõld
>

10853 </
fõlds
>

10856 <
«me
>
CCR1
</name>

10857 <
di•œyName
>
CCR1
</displayName>

10858 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 1</description>

10859 <
addªssOff£t
>0x34</addressOffset>

10860 <
size
>0x20</size>

10861 <
ac˚ss
>
ªad
-
wrôe
</access>

10862 <
ª£tVÆue
>0x00000000</resetValue>

10863 <
fõlds
>

10864 <
fõld
>

10865 <
«me
>
CCR1
</name>

10866 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
vÆue
</description>

10867 <
bôOff£t
>0</bitOffset>

10868 <
bôWidth
>16</bitWidth>

10869 </
fõld
>

10870 </
fõlds
>

10873 <
«me
>
CCR2
</name>

10874 <
di•œyName
>
CCR2
</displayName>

10875 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 2</description>

10876 <
addªssOff£t
>0x38</addressOffset>

10877 <
size
>0x20</size>

10878 <
ac˚ss
>
ªad
-
wrôe
</access>

10879 <
ª£tVÆue
>0x00000000</resetValue>

10880 <
fõlds
>

10881 <
fõld
>

10882 <
«me
>
CCR2
</name>

10883 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 2 
vÆue
</description>

10884 <
bôOff£t
>0</bitOffset>

10885 <
bôWidth
>16</bitWidth>

10886 </
fõld
>

10887 </
fõlds
>

10889 </
ªgi°îs
>

10890 </
≥rùhîÆ
>

10891 <
≥rùhîÆ
 
dîivedFrom
="TIM9">

10892 <
«me
>
TIM12
</name>

10893 <
ba£Addªss
>0x40001800</baseAddress>

10894 <
öãºu±
>

10895 <
«me
>
TIM8_BRK_TIM12_IRQ
</name>

10896 <
des¸ùti⁄
>
TIM8
 
Bªak
 
öãºu±
 
™d
 
TIM12
 
globÆ


10897 
öãºu±
</
des¸ùti⁄
>

10898 <
vÆue
>43</value>

10899 </
öãºu±
>

10900 </
≥rùhîÆ
>

10901 <
≥rùhîÆ
>

10902 <
«me
>
TIM10
</name>

10903 <
des¸ùti⁄
>
GíîÆ
 
puΩo£
 
timî
</description>

10904 <
groupName
>
TIM
</groupName>

10905 <
ba£Addªss
>0x40015000</baseAddress>

10906 <
addªssBlock
>

10907 <
off£t
>0x0</offset>

10908 <
size
>0x400</size>

10909 <
ußge
>
ªgi°îs
</usage>

10910 </
addªssBlock
>

10911 <
öãºu±
>

10912 <
«me
>
TIM1_UP_TIM10_IRQ
</name>

10913 <
des¸ùti⁄
>
TIM1
 
Upd©e
 
öãºu±
 
™d
 
TIM10
 
globÆ


10914 
öãºu±
</
des¸ùti⁄
>

10915 <
vÆue
>25</value>

10916 </
öãºu±
>

10917 <
ªgi°îs
>

10919 <
«me
>
CR1
</name>

10920 <
di•œyName
>
CR1
</displayName>

10921 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

10922 <
addªssOff£t
>0x0</addressOffset>

10923 <
size
>0x20</size>

10924 <
ac˚ss
>
ªad
-
wrôe
</access>

10925 <
ª£tVÆue
>0x0000</resetValue>

10926 <
fõlds
>

10927 <
fõld
>

10928 <
«me
>
CKD
</name>

10929 <
des¸ùti⁄
>
Clock
 
divisi⁄
</description>

10930 <
bôOff£t
>8</bitOffset>

10931 <
bôWidth
>2</bitWidth>

10932 </
fõld
>

10933 <
fõld
>

10934 <
«me
>
ARPE
</name>

10935 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

10936 <
bôOff£t
>7</bitOffset>

10937 <
bôWidth
>1</bitWidth>

10938 </
fõld
>

10939 <
fõld
>

10940 <
«me
>
URS
</name>

10941 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

10942 <
bôOff£t
>2</bitOffset>

10943 <
bôWidth
>1</bitWidth>

10944 </
fõld
>

10945 <
fõld
>

10946 <
«me
>
UDIS
</name>

10947 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

10948 <
bôOff£t
>1</bitOffset>

10949 <
bôWidth
>1</bitWidth>

10950 </
fõld
>

10951 <
fõld
>

10952 <
«me
>
CEN
</name>

10953 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

10954 <
bôOff£t
>0</bitOffset>

10955 <
bôWidth
>1</bitWidth>

10956 </
fõld
>

10957 </
fõlds
>

10960 <
«me
>
CR2
</name>

10961 <
di•œyName
>
CR2
</displayName>

10962 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

10963 <
addªssOff£t
>0x4</addressOffset>

10964 <
size
>0x20</size>

10965 <
ac˚ss
>
ªad
-
wrôe
</access>

10966 <
ª£tVÆue
>0x0000</resetValue>

10967 <
fõlds
>

10968 <
fõld
>

10969 <
«me
>
MMS
</name>

10970 <
des¸ùti⁄
>
Ma°î
 
mode
 
£À˘i⁄
</description>

10971 <
bôOff£t
>4</bitOffset>

10972 <
bôWidth
>3</bitWidth>

10973 </
fõld
>

10974 </
fõlds
>

10977 <
«me
>
DIER
</name>

10978 <
di•œyName
>
DIER
</displayName>

10979 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

10980 <
addªssOff£t
>0xC</addressOffset>

10981 <
size
>0x20</size>

10982 <
ac˚ss
>
ªad
-
wrôe
</access>

10983 <
ª£tVÆue
>0x0000</resetValue>

10984 <
fõlds
>

10985 <
fõld
>

10986 <
«me
>
CC1IE
</name>

10987 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
öãºu±


10988 
íabÀ
</
des¸ùti⁄
>

10989 <
bôOff£t
>1</bitOffset>

10990 <
bôWidth
>1</bitWidth>

10991 </
fõld
>

10992 <
fõld
>

10993 <
«me
>
UIE
</name>

10994 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

10995 <
bôOff£t
>0</bitOffset>

10996 <
bôWidth
>1</bitWidth>

10997 </
fõld
>

10998 </
fõlds
>

11001 <
«me
>
SR
</name>

11002 <
di•œyName
>
SR
</displayName>

11003 <
des¸ùti⁄
>
°©us
 </description>

11004 <
addªssOff£t
>0x10</addressOffset>

11005 <
size
>0x20</size>

11006 <
ac˚ss
>
ªad
-
wrôe
</access>

11007 <
ª£tVÆue
>0x0000</resetValue>

11008 <
fõlds
>

11009 <
fõld
>

11010 <
«me
>
CC1OF
</name>

11011 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ovîˇ±uª


11012 
Êag
</
des¸ùti⁄
>

11013 <
bôOff£t
>9</bitOffset>

11014 <
bôWidth
>1</bitWidth>

11015 </
fõld
>

11016 <
fõld
>

11017 <
«me
>
CC1IF
</name>

11018 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1 
öãºu±


11019 
Êag
</
des¸ùti⁄
>

11020 <
bôOff£t
>1</bitOffset>

11021 <
bôWidth
>1</bitWidth>

11022 </
fõld
>

11023 <
fõld
>

11024 <
«me
>
UIF
</name>

11025 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

11026 <
bôOff£t
>0</bitOffset>

11027 <
bôWidth
>1</bitWidth>

11028 </
fõld
>

11029 </
fõlds
>

11032 <
«me
>
EGR
</name>

11033 <
di•œyName
>
EGR
</displayName>

11034 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

11035 <
addªssOff£t
>0x14</addressOffset>

11036 <
size
>0x20</size>

11037 <
ac˚ss
>
wrôe
-
⁄ly
</access>

11038 <
ª£tVÆue
>0x0000</resetValue>

11039 <
fõlds
>

11040 <
fõld
>

11041 <
«me
>
CC1G
</name>

11042 <
des¸ùti⁄
>
C≠tuª
/
com∑ª
 1

11043 
gíî©i⁄
</
des¸ùti⁄
>

11044 <
bôOff£t
>1</bitOffset>

11045 <
bôWidth
>1</bitWidth>

11046 </
fõld
>

11047 <
fõld
>

11048 <
«me
>
UG
</name>

11049 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

11050 <
bôOff£t
>0</bitOffset>

11051 <
bôWidth
>1</bitWidth>

11052 </
fõld
>

11053 </
fõlds
>

11056 <
«me
>
CCMR1_Ouçut
</name>

11057 <
di•œyName
>
CCMR1_Ouçut
</displayName>

11058 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 (
ouçut


11059 
mode
)</
des¸ùti⁄
>

11060 <
addªssOff£t
>0x18</addressOffset>

11061 <
size
>0x20</size>

11062 <
ac˚ss
>
ªad
-
wrôe
</access>

11063 <
ª£tVÆue
>0x00000000</resetValue>

11064 <
fõlds
>

11065 <
fõld
>

11066 <
«me
>
OC1M
</name>

11067 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
mode
</description>

11068 <
bôOff£t
>4</bitOffset>

11069 <
bôWidth
>3</bitWidth>

11070 </
fõld
>

11071 <
fõld
>

11072 <
«me
>
OC1PE
</name>

11073 <
des¸ùti⁄
>
Ouçut
 
Com∑ª
 1 
¥ñﬂd


11074 
íabÀ
</
des¸ùti⁄
>

11075 <
bôOff£t
>3</bitOffset>

11076 <
bôWidth
>1</bitWidth>

11077 </
fõld
>

11078 <
fõld
>

11079 <
«me
>
CC1S
</name>

11080 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

11081 
£À˘i⁄
</
des¸ùti⁄
>

11082 <
bôOff£t
>0</bitOffset>

11083 <
bôWidth
>2</bitWidth>

11084 </
fõld
>

11085 </
fõlds
>

11088 <
«me
>
CCMR1_I≈ut
</name>

11089 <
di•œyName
>
CCMR1_I≈ut
</displayName>

11090 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
mode
 (
öput


11091 
mode
)</
des¸ùti⁄
>

11092 <
Æã∫©eRegi°î
>
CCMR1_Ouçut
</alternateRegister>

11093 <
addªssOff£t
>0x18</addressOffset>

11094 <
size
>0x20</size>

11095 <
ac˚ss
>
ªad
-
wrôe
</access>

11096 <
ª£tVÆue
>0x00000000</resetValue>

11097 <
fõlds
>

11098 <
fõld
>

11099 <
«me
>
IC1F
</name>

11100 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
fûãr
</description>

11101 <
bôOff£t
>4</bitOffset>

11102 <
bôWidth
>4</bitWidth>

11103 </
fõld
>

11104 <
fõld
>

11105 <
«me
>
IC1PSC
</name>

11106 <
des¸ùti⁄
>
I≈ut
 
ˇ±uª
 1 
¥esˇÀr
</description>

11107 <
bôOff£t
>2</bitOffset>

11108 <
bôWidth
>2</bitWidth>

11109 </
fõld
>

11110 <
fõld
>

11111 <
«me
>
CC1S
</name>

11112 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1

11113 
£À˘i⁄
</
des¸ùti⁄
>

11114 <
bôOff£t
>0</bitOffset>

11115 <
bôWidth
>2</bitWidth>

11116 </
fõld
>

11117 </
fõlds
>

11120 <
«me
>
CCER
</name>

11121 <
di•œyName
>
CCER
</displayName>

11122 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 
íabÀ


11123 </
des¸ùti⁄
>

11124 <
addªssOff£t
>0x20</addressOffset>

11125 <
size
>0x20</size>

11126 <
ac˚ss
>
ªad
-
wrôe
</access>

11127 <
ª£tVÆue
>0x0000</resetValue>

11128 <
fõlds
>

11129 <
fõld
>

11130 <
«me
>
CC1NP
</name>

11131 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


11132 
Pﬁ¨ôy
</
des¸ùti⁄
>

11133 <
bôOff£t
>3</bitOffset>

11134 <
bôWidth
>1</bitWidth>

11135 </
fõld
>

11136 <
fõld
>

11137 <
«me
>
CC1P
</name>

11138 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


11139 
Pﬁ¨ôy
</
des¸ùti⁄
>

11140 <
bôOff£t
>1</bitOffset>

11141 <
bôWidth
>1</bitWidth>

11142 </
fõld
>

11143 <
fõld
>

11144 <
«me
>
CC1E
</name>

11145 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
ouçut


11146 
íabÀ
</
des¸ùti⁄
>

11147 <
bôOff£t
>0</bitOffset>

11148 <
bôWidth
>1</bitWidth>

11149 </
fõld
>

11150 </
fõlds
>

11153 <
«me
>
CNT
</name>

11154 <
di•œyName
>
CNT
</displayName>

11155 <
des¸ùti⁄
>
cou¡î
</description>

11156 <
addªssOff£t
>0x24</addressOffset>

11157 <
size
>0x20</size>

11158 <
ac˚ss
>
ªad
-
wrôe
</access>

11159 <
ª£tVÆue
>0x00000000</resetValue>

11160 <
fõlds
>

11161 <
fõld
>

11162 <
«me
>
CNT
</name>

11163 <
des¸ùti⁄
>
cou¡î
 
vÆue
</description>

11164 <
bôOff£t
>0</bitOffset>

11165 <
bôWidth
>16</bitWidth>

11166 </
fõld
>

11167 </
fõlds
>

11170 <
«me
>
PSC
</name>

11171 <
di•œyName
>
PSC
</displayName>

11172 <
des¸ùti⁄
>
¥esˇÀr
</description>

11173 <
addªssOff£t
>0x28</addressOffset>

11174 <
size
>0x20</size>

11175 <
ac˚ss
>
ªad
-
wrôe
</access>

11176 <
ª£tVÆue
>0x0000</resetValue>

11177 <
fõlds
>

11178 <
fõld
>

11179 <
«me
>
PSC
</name>

11180 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

11181 <
bôOff£t
>0</bitOffset>

11182 <
bôWidth
>16</bitWidth>

11183 </
fõld
>

11184 </
fõlds
>

11187 <
«me
>
ARR
</name>

11188 <
di•œyName
>
ARR
</displayName>

11189 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

11190 <
addªssOff£t
>0x2C</addressOffset>

11191 <
size
>0x20</size>

11192 <
ac˚ss
>
ªad
-
wrôe
</access>

11193 <
ª£tVÆue
>0x00000000</resetValue>

11194 <
fõlds
>

11195 <
fõld
>

11196 <
«me
>
ARR
</name>

11197 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
vÆue
</description>

11198 <
bôOff£t
>0</bitOffset>

11199 <
bôWidth
>16</bitWidth>

11200 </
fõld
>

11201 </
fõlds
>

11204 <
«me
>
CCR1
</name>

11205 <
di•œyName
>
CCR1
</displayName>

11206 <
des¸ùti⁄
>
ˇ±uª
/
com∑ª
 1</description>

11207 <
addªssOff£t
>0x34</addressOffset>

11208 <
size
>0x20</size>

11209 <
ac˚ss
>
ªad
-
wrôe
</access>

11210 <
ª£tVÆue
>0x00000000</resetValue>

11211 <
fõlds
>

11212 <
fõld
>

11213 <
«me
>
CCR1
</name>

11214 <
des¸ùti⁄
>
C≠tuª
/
Com∑ª
 1 
vÆue
</description>

11215 <
bôOff£t
>0</bitOffset>

11216 <
bôWidth
>16</bitWidth>

11217 </
fõld
>

11218 </
fõlds
>

11220 </
ªgi°îs
>

11221 </
≥rùhîÆ
>

11222 <
≥rùhîÆ
 
dîivedFrom
="TIM10">

11223 <
«me
>
TIM11
</name>

11224 <
ba£Addªss
>0x40015400</baseAddress>

11225 <
öãºu±
>

11226 <
«me
>
TIM1_TRG_COM_TIM11_IRQ
</name>

11227 <
des¸ùti⁄
>
TIM1
 
Triggî
 
™d
 
Commuèti⁄
 
öãºu±s
ánd

11228 
TIM11
 
globÆ
 
öãºu±
</
des¸ùti⁄
>

11229 <
vÆue
>26</value>

11230 </
öãºu±
>

11231 </
≥rùhîÆ
>

11232 <
≥rùhîÆ
 
dîivedFrom
="TIM10">

11233 <
«me
>
TIM13
</name>

11234 <
ba£Addªss
>0x40001C00</baseAddress>

11235 <
öãºu±
>

11236 <
«me
>
TIM8_UP_TIM13_IRQ
</name>

11237 <
des¸ùti⁄
>
TIM8
 
Upd©e
 
öãºu±
 
™d
 
TIM13
 
globÆ


11238 
öãºu±
</
des¸ùti⁄
>

11239 <
vÆue
>44</value>

11240 </
öãºu±
>

11241 </
≥rùhîÆ
>

11242 <
≥rùhîÆ
 
dîivedFrom
="TIM10">

11243 <
«me
>
TIM14
</name>

11244 <
ba£Addªss
>0x40002000</baseAddress>

11245 <
öãºu±
>

11246 <
«me
>
TIM8_TRG_COM_TIM14_IRQ
</name>

11247 <
des¸ùti⁄
>
TIM8
 
Triggî
 
™d
 
Commuèti⁄
 
öãºu±s
ánd

11248 
TIM14
 
globÆ
 
öãºu±
</
des¸ùti⁄
>

11249 <
vÆue
>45</value>

11250 </
öãºu±
>

11251 </
≥rùhîÆ
>

11252 <
≥rùhîÆ
>

11253 <
«me
>
TIM6
</name>

11254 <
des¸ùti⁄
>
Basic
 
timî
</description>

11255 <
groupName
>
TIM
</groupName>

11256 <
ba£Addªss
>0x40001000</baseAddress>

11257 <
addªssBlock
>

11258 <
off£t
>0x0</offset>

11259 <
size
>0x400</size>

11260 <
ußge
>
ªgi°îs
</usage>

11261 </
addªssBlock
>

11262 <
öãºu±
>

11263 <
«me
>
TIM6_IRQ
</name>

11264 <
des¸ùti⁄
>
TIM6
 
globÆ
 
öãºu±
</description>

11265 <
vÆue
>54</value>

11266 </
öãºu±
>

11267 <
ªgi°îs
>

11269 <
«me
>
CR1
</name>

11270 <
di•œyName
>
CR1
</displayName>

11271 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

11272 <
addªssOff£t
>0x0</addressOffset>

11273 <
size
>0x20</size>

11274 <
ac˚ss
>
ªad
-
wrôe
</access>

11275 <
ª£tVÆue
>0x0000</resetValue>

11276 <
fõlds
>

11277 <
fõld
>

11278 <
«me
>
ARPE
</name>

11279 <
des¸ùti⁄
>
Auto
-
ªlﬂd
 
¥ñﬂd
 
íabÀ
</description>

11280 <
bôOff£t
>7</bitOffset>

11281 <
bôWidth
>1</bitWidth>

11282 </
fõld
>

11283 <
fõld
>

11284 <
«me
>
OPM
</name>

11285 <
des¸ùti⁄
>
O√
-
pul£
 
mode
</description>

11286 <
bôOff£t
>3</bitOffset>

11287 <
bôWidth
>1</bitWidth>

11288 </
fõld
>

11289 <
fõld
>

11290 <
«me
>
URS
</name>

11291 <
des¸ùti⁄
>
Upd©e
 
ªque°
 
sour˚
</description>

11292 <
bôOff£t
>2</bitOffset>

11293 <
bôWidth
>1</bitWidth>

11294 </
fõld
>

11295 <
fõld
>

11296 <
«me
>
UDIS
</name>

11297 <
des¸ùti⁄
>
Upd©e
 
dißbÀ
</description>

11298 <
bôOff£t
>1</bitOffset>

11299 <
bôWidth
>1</bitWidth>

11300 </
fõld
>

11301 <
fõld
>

11302 <
«me
>
CEN
</name>

11303 <
des¸ùti⁄
>
Cou¡î
 
íabÀ
</description>

11304 <
bôOff£t
>0</bitOffset>

11305 <
bôWidth
>1</bitWidth>

11306 </
fõld
>

11307 </
fõlds
>

11310 <
«me
>
CR2
</name>

11311 <
di•œyName
>
CR2
</displayName>

11312 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

11313 <
addªssOff£t
>0x4</addressOffset>

11314 <
size
>0x20</size>

11315 <
ac˚ss
>
ªad
-
wrôe
</access>

11316 <
ª£tVÆue
>0x0000</resetValue>

11317 <
fõlds
>

11318 <
fõld
>

11319 <
«me
>
MMS
</name>

11320 <
des¸ùti⁄
>
Ma°î
 
mode
 
£À˘i⁄
</description>

11321 <
bôOff£t
>4</bitOffset>

11322 <
bôWidth
>3</bitWidth>

11323 </
fõld
>

11324 </
fõlds
>

11327 <
«me
>
DIER
</name>

11328 <
di•œyName
>
DIER
</displayName>

11329 <
des¸ùti⁄
>
DMA
/
I¡îru±
 
íabÀ
 </description>

11330 <
addªssOff£t
>0xC</addressOffset>

11331 <
size
>0x20</size>

11332 <
ac˚ss
>
ªad
-
wrôe
</access>

11333 <
ª£tVÆue
>0x0000</resetValue>

11334 <
fõlds
>

11335 <
fõld
>

11336 <
«me
>
UDE
</name>

11337 <
des¸ùti⁄
>
Upd©e
 
DMA
 
ªque°
 
íabÀ
</description>

11338 <
bôOff£t
>8</bitOffset>

11339 <
bôWidth
>1</bitWidth>

11340 </
fõld
>

11341 <
fõld
>

11342 <
«me
>
UIE
</name>

11343 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
íabÀ
</description>

11344 <
bôOff£t
>0</bitOffset>

11345 <
bôWidth
>1</bitWidth>

11346 </
fõld
>

11347 </
fõlds
>

11350 <
«me
>
SR
</name>

11351 <
di•œyName
>
SR
</displayName>

11352 <
des¸ùti⁄
>
°©us
 </description>

11353 <
addªssOff£t
>0x10</addressOffset>

11354 <
size
>0x20</size>

11355 <
ac˚ss
>
ªad
-
wrôe
</access>

11356 <
ª£tVÆue
>0x0000</resetValue>

11357 <
fõlds
>

11358 <
fõld
>

11359 <
«me
>
UIF
</name>

11360 <
des¸ùti⁄
>
Upd©e
 
öãºu±
 
Êag
</description>

11361 <
bôOff£t
>0</bitOffset>

11362 <
bôWidth
>1</bitWidth>

11363 </
fõld
>

11364 </
fõlds
>

11367 <
«me
>
EGR
</name>

11368 <
di•œyName
>
EGR
</displayName>

11369 <
des¸ùti⁄
>
evít
 
gíî©i⁄
 </description>

11370 <
addªssOff£t
>0x14</addressOffset>

11371 <
size
>0x20</size>

11372 <
ac˚ss
>
wrôe
-
⁄ly
</access>

11373 <
ª£tVÆue
>0x0000</resetValue>

11374 <
fõlds
>

11375 <
fõld
>

11376 <
«me
>
UG
</name>

11377 <
des¸ùti⁄
>
Upd©e
 
gíî©i⁄
</description>

11378 <
bôOff£t
>0</bitOffset>

11379 <
bôWidth
>1</bitWidth>

11380 </
fõld
>

11381 </
fõlds
>

11384 <
«me
>
CNT
</name>

11385 <
di•œyName
>
CNT
</displayName>

11386 <
des¸ùti⁄
>
cou¡î
</description>

11387 <
addªssOff£t
>0x24</addressOffset>

11388 <
size
>0x20</size>

11389 <
ac˚ss
>
ªad
-
wrôe
</access>

11390 <
ª£tVÆue
>0x00000000</resetValue>

11391 <
fõlds
>

11392 <
fõld
>

11393 <
«me
>
CNT
</name>

11394 <
des¸ùti⁄
>
Low
 
cou¡î
 
vÆue
</description>

11395 <
bôOff£t
>0</bitOffset>

11396 <
bôWidth
>16</bitWidth>

11397 </
fõld
>

11398 </
fõlds
>

11401 <
«me
>
PSC
</name>

11402 <
di•œyName
>
PSC
</displayName>

11403 <
des¸ùti⁄
>
¥esˇÀr
</description>

11404 <
addªssOff£t
>0x28</addressOffset>

11405 <
size
>0x20</size>

11406 <
ac˚ss
>
ªad
-
wrôe
</access>

11407 <
ª£tVÆue
>0x0000</resetValue>

11408 <
fõlds
>

11409 <
fõld
>

11410 <
«me
>
PSC
</name>

11411 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

11412 <
bôOff£t
>0</bitOffset>

11413 <
bôWidth
>16</bitWidth>

11414 </
fõld
>

11415 </
fõlds
>

11418 <
«me
>
ARR
</name>

11419 <
di•œyName
>
ARR
</displayName>

11420 <
des¸ùti⁄
>auto-
ªlﬂd
 </description>

11421 <
addªssOff£t
>0x2C</addressOffset>

11422 <
size
>0x20</size>

11423 <
ac˚ss
>
ªad
-
wrôe
</access>

11424 <
ª£tVÆue
>0x00000000</resetValue>

11425 <
fõlds
>

11426 <
fõld
>

11427 <
«me
>
ARR
</name>

11428 <
des¸ùti⁄
>
Low
 
Auto
-
ªlﬂd
 
vÆue
</description>

11429 <
bôOff£t
>0</bitOffset>

11430 <
bôWidth
>16</bitWidth>

11431 </
fõld
>

11432 </
fõlds
>

11434 </
ªgi°îs
>

11435 </
≥rùhîÆ
>

11436 <
≥rùhîÆ
 
dîivedFrom
="TIM6">

11437 <
«me
>
TIM7
</name>

11438 <
ba£Addªss
>0x40001400</baseAddress>

11439 <
öãºu±
>

11440 <
«me
>
TIM7_IRQ
</name>

11441 <
des¸ùti⁄
>
TIM7
 
globÆ
 
öãºu±
</description>

11442 <
vÆue
>55</value>

11443 </
öãºu±
>

11444 </
≥rùhîÆ
>

11445 <
≥rùhîÆ
>

11446 <
«me
>
I2C1
</name>

11447 <
des¸ùti⁄
>
I¡î
 
öãgøãd
 
cúcuô
</description>

11448 <
groupName
>
I2C
</groupName>

11449 <
ba£Addªss
>0x40005400</baseAddress>

11450 <
addªssBlock
>

11451 <
off£t
>0x0</offset>

11452 <
size
>0x400</size>

11453 <
ußge
>
ªgi°îs
</usage>

11454 </
addªssBlock
>

11455 <
öãºu±
>

11456 <
«me
>
I2C1_EV_IRQ
</name>

11457 <
des¸ùti⁄
>
I2C1
 
evít
 
öãºu±
</description>

11458 <
vÆue
>31</value>

11459 </
öãºu±
>

11460 <
öãºu±
>

11461 <
«me
>
I2C1_ER_IRQ
</name>

11462 <
des¸ùti⁄
>
I2C1
 
îr‹
 
öãºu±
</description>

11463 <
vÆue
>32</value>

11464 </
öãºu±
>

11465 <
ªgi°îs
>

11467 <
«me
>
CR1
</name>

11468 <
di•œyName
>
CR1
</displayName>

11469 <
des¸ùti⁄
>
C⁄åﬁ
 1</description>

11470 <
addªssOff£t
>0x0</addressOffset>

11471 <
size
>0x20</size>

11472 <
ac˚ss
>
ªad
-
wrôe
</access>

11473 <
ª£tVÆue
>0x0000</resetValue>

11474 <
fõlds
>

11475 <
fõld
>

11476 <
«me
>
SWRST
</name>

11477 <
des¸ùti⁄
>
So·w¨e
 
ª£t
</description>

11478 <
bôOff£t
>15</bitOffset>

11479 <
bôWidth
>1</bitWidth>

11480 </
fõld
>

11481 <
fõld
>

11482 <
«me
>
ALERT
</name>

11483 <
des¸ùti⁄
>
SMBus
 
Æît
</description>

11484 <
bôOff£t
>13</bitOffset>

11485 <
bôWidth
>1</bitWidth>

11486 </
fõld
>

11487 <
fõld
>

11488 <
«me
>
PEC
</name>

11489 <
des¸ùti⁄
>
Packë
 
îr‹
 
checkög
</description>

11490 <
bôOff£t
>12</bitOffset>

11491 <
bôWidth
>1</bitWidth>

11492 </
fõld
>

11493 <
fõld
>

11494 <
«me
>
POS
</name>

11495 <
des¸ùti⁄
>
AcknowÀdge
/
PEC
 
Posôi⁄
 (
d©a


11496 
ª˚±i⁄
)</
des¸ùti⁄
>

11497 <
bôOff£t
>11</bitOffset>

11498 <
bôWidth
>1</bitWidth>

11499 </
fõld
>

11500 <
fõld
>

11501 <
«me
>
ACK
</name>

11502 <
des¸ùti⁄
>
AcknowÀdge
 
íabÀ
</description>

11503 <
bôOff£t
>10</bitOffset>

11504 <
bôWidth
>1</bitWidth>

11505 </
fõld
>

11506 <
fõld
>

11507 <
«me
>
STOP
</name>

11508 <
des¸ùti⁄
>
St›
 
gíî©i⁄
</description>

11509 <
bôOff£t
>9</bitOffset>

11510 <
bôWidth
>1</bitWidth>

11511 </
fõld
>

11512 <
fõld
>

11513 <
«me
>
START
</name>

11514 <
des¸ùti⁄
>
Sèπ
 
gíî©i⁄
</description>

11515 <
bôOff£t
>8</bitOffset>

11516 <
bôWidth
>1</bitWidth>

11517 </
fõld
>

11518 <
fõld
>

11519 <
«me
>
NOSTRETCH
</name>

11520 <
des¸ùti⁄
>
Clock
 
°ªtchög
 
dißbÀ
 (
Sœve


11521 
mode
)</
des¸ùti⁄
>

11522 <
bôOff£t
>7</bitOffset>

11523 <
bôWidth
>1</bitWidth>

11524 </
fõld
>

11525 <
fõld
>

11526 <
«me
>
ENGC
</name>

11527 <
des¸ùti⁄
>
GíîÆ
 
ˇŒ
 
íabÀ
</description>

11528 <
bôOff£t
>6</bitOffset>

11529 <
bôWidth
>1</bitWidth>

11530 </
fõld
>

11531 <
fõld
>

11532 <
«me
>
ENPEC
</name>

11533 <
des¸ùti⁄
>
PEC
 
íabÀ
</description>

11534 <
bôOff£t
>5</bitOffset>

11535 <
bôWidth
>1</bitWidth>

11536 </
fõld
>

11537 <
fõld
>

11538 <
«me
>
ENARP
</name>

11539 <
des¸ùti⁄
>
ARP
 
íabÀ
</description>

11540 <
bôOff£t
>4</bitOffset>

11541 <
bôWidth
>1</bitWidth>

11542 </
fõld
>

11543 <
fõld
>

11544 <
«me
>
SMBTYPE
</name>

11545 <
des¸ùti⁄
>
SMBus
 
ty≥
</description>

11546 <
bôOff£t
>3</bitOffset>

11547 <
bôWidth
>1</bitWidth>

11548 </
fõld
>

11549 <
fõld
>

11550 <
«me
>
SMBUS
</name>

11551 <
des¸ùti⁄
>
SMBus
 
mode
</description>

11552 <
bôOff£t
>1</bitOffset>

11553 <
bôWidth
>1</bitWidth>

11554 </
fõld
>

11555 <
fõld
>

11556 <
«me
>
PE
</name>

11557 <
des¸ùti⁄
>
PîùhîÆ
 
íabÀ
</description>

11558 <
bôOff£t
>0</bitOffset>

11559 <
bôWidth
>1</bitWidth>

11560 </
fõld
>

11561 </
fõlds
>

11564 <
«me
>
CR2
</name>

11565 <
di•œyName
>
CR2
</displayName>

11566 <
des¸ùti⁄
>
C⁄åﬁ
 2</description>

11567 <
addªssOff£t
>0x4</addressOffset>

11568 <
size
>0x20</size>

11569 <
ac˚ss
>
ªad
-
wrôe
</access>

11570 <
ª£tVÆue
>0x0000</resetValue>

11571 <
fõlds
>

11572 <
fõld
>

11573 <
«me
>
LAST
</name>

11574 <
des¸ùti⁄
>
DMA
 
œ°
 
å™s„r
</description>

11575 <
bôOff£t
>12</bitOffset>

11576 <
bôWidth
>1</bitWidth>

11577 </
fõld
>

11578 <
fõld
>

11579 <
«me
>
DMAEN
</name>

11580 <
des¸ùti⁄
>
DMA
 
ªque°s
 
íabÀ
</description>

11581 <
bôOff£t
>11</bitOffset>

11582 <
bôWidth
>1</bitWidth>

11583 </
fõld
>

11584 <
fõld
>

11585 <
«me
>
ITBUFEN
</name>

11586 <
des¸ùti⁄
>
Buf„r
 
öãºu±
 
íabÀ
</description>

11587 <
bôOff£t
>10</bitOffset>

11588 <
bôWidth
>1</bitWidth>

11589 </
fõld
>

11590 <
fõld
>

11591 <
«me
>
ITEVTEN
</name>

11592 <
des¸ùti⁄
>
Evít
 
öãºu±
 
íabÀ
</description>

11593 <
bôOff£t
>9</bitOffset>

11594 <
bôWidth
>1</bitWidth>

11595 </
fõld
>

11596 <
fõld
>

11597 <
«me
>
ITERREN
</name>

11598 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

11599 <
bôOff£t
>8</bitOffset>

11600 <
bôWidth
>1</bitWidth>

11601 </
fõld
>

11602 <
fõld
>

11603 <
«me
>
FREQ
</name>

11604 <
des¸ùti⁄
>
PîùhîÆ
 
˛ock
 
‰equícy
</description>

11605 <
bôOff£t
>0</bitOffset>

11606 <
bôWidth
>6</bitWidth>

11607 </
fõld
>

11608 </
fõlds
>

11611 <
«me
>
OAR1
</name>

11612 <
di•œyName
>
OAR1
</displayName>

11613 <
des¸ùti⁄
>
Own
 
addªss
 1</description>

11614 <
addªssOff£t
>0x8</addressOffset>

11615 <
size
>0x20</size>

11616 <
ac˚ss
>
ªad
-
wrôe
</access>

11617 <
ª£tVÆue
>0x0000</resetValue>

11618 <
fõlds
>

11619 <
fõld
>

11620 <
«me
>
ADDMODE
</name>

11621 <
des¸ùti⁄
>
Addªssög
 
mode
 (
¶ave


11622 
mode
)</
des¸ùti⁄
>

11623 <
bôOff£t
>15</bitOffset>

11624 <
bôWidth
>1</bitWidth>

11625 </
fõld
>

11626 <
fõld
>

11627 <
«me
>
ADD10
</name>

11628 <
des¸ùti⁄
>
I¡îÁ˚
 
addªss
</description>

11629 <
bôOff£t
>8</bitOffset>

11630 <
bôWidth
>2</bitWidth>

11631 </
fõld
>

11632 <
fõld
>

11633 <
«me
>
ADD7
</name>

11634 <
des¸ùti⁄
>
I¡îÁ˚
 
addªss
</description>

11635 <
bôOff£t
>1</bitOffset>

11636 <
bôWidth
>7</bitWidth>

11637 </
fõld
>

11638 <
fõld
>

11639 <
«me
>
ADD0
</name>

11640 <
des¸ùti⁄
>
I¡îÁ˚
 
addªss
</description>

11641 <
bôOff£t
>0</bitOffset>

11642 <
bôWidth
>1</bitWidth>

11643 </
fõld
>

11644 </
fõlds
>

11647 <
«me
>
OAR2
</name>

11648 <
di•œyName
>
OAR2
</displayName>

11649 <
des¸ùti⁄
>
Own
 
addªss
 2</description>

11650 <
addªssOff£t
>0xC</addressOffset>

11651 <
size
>0x20</size>

11652 <
ac˚ss
>
ªad
-
wrôe
</access>

11653 <
ª£tVÆue
>0x0000</resetValue>

11654 <
fõlds
>

11655 <
fõld
>

11656 <
«me
>
ADD2
</name>

11657 <
des¸ùti⁄
>
I¡îÁ˚
 
addªss
</description>

11658 <
bôOff£t
>1</bitOffset>

11659 <
bôWidth
>7</bitWidth>

11660 </
fõld
>

11661 <
fõld
>

11662 <
«me
>
ENDUAL
</name>

11663 <
des¸ùti⁄
>
DuÆ
 
addªssög
 
mode


11664 
íabÀ
</
des¸ùti⁄
>

11665 <
bôOff£t
>0</bitOffset>

11666 <
bôWidth
>1</bitWidth>

11667 </
fõld
>

11668 </
fõlds
>

11671 <
«me
>
DR
</name>

11672 <
di•œyName
>
DR
</displayName>

11673 <
des¸ùti⁄
>
D©a
 </description>

11674 <
addªssOff£t
>0x10</addressOffset>

11675 <
size
>0x20</size>

11676 <
ac˚ss
>
ªad
-
wrôe
</access>

11677 <
ª£tVÆue
>0x0000</resetValue>

11678 <
fõlds
>

11679 <
fõld
>

11680 <
«me
>
DR
</name>

11681 <
des¸ùti⁄
>8-
bô
 
d©a
 </description>

11682 <
bôOff£t
>0</bitOffset>

11683 <
bôWidth
>8</bitWidth>

11684 </
fõld
>

11685 </
fõlds
>

11688 <
«me
>
SR1
</name>

11689 <
di•œyName
>
SR1
</displayName>

11690 <
des¸ùti⁄
>
Sètus
 1</description>

11691 <
addªssOff£t
>0x14</addressOffset>

11692 <
size
>0x20</size>

11693 <
ª£tVÆue
>0x0000</resetValue>

11694 <
fõlds
>

11695 <
fõld
>

11696 <
«me
>
SMBALERT
</name>

11697 <
des¸ùti⁄
>
SMBus
 
Æît
</description>

11698 <
bôOff£t
>15</bitOffset>

11699 <
bôWidth
>1</bitWidth>

11700 <
ac˚ss
>
ªad
-
wrôe
</access>

11701 </
fõld
>

11702 <
fõld
>

11703 <
«me
>
TIMEOUT
</name>

11704 <
des¸ùti⁄
>
Timeout
 
‹
 
Tlow
 
îr‹
</description>

11705 <
bôOff£t
>14</bitOffset>

11706 <
bôWidth
>1</bitWidth>

11707 <
ac˚ss
>
ªad
-
wrôe
</access>

11708 </
fõld
>

11709 <
fõld
>

11710 <
«me
>
PECERR
</name>

11711 <
des¸ùti⁄
>
PEC
 
Eº‹
 
ö
 
ª˚±i⁄
</description>

11712 <
bôOff£t
>12</bitOffset>

11713 <
bôWidth
>1</bitWidth>

11714 <
ac˚ss
>
ªad
-
wrôe
</access>

11715 </
fõld
>

11716 <
fõld
>

11717 <
«me
>
OVR
</name>

11718 <
des¸ùti⁄
>
Ovîrun
/
Undîrun
</description>

11719 <
bôOff£t
>11</bitOffset>

11720 <
bôWidth
>1</bitWidth>

11721 <
ac˚ss
>
ªad
-
wrôe
</access>

11722 </
fõld
>

11723 <
fõld
>

11724 <
«me
>
AF
</name>

11725 <
des¸ùti⁄
>
AcknowÀdge
 
Áûuª
</description>

11726 <
bôOff£t
>10</bitOffset>

11727 <
bôWidth
>1</bitWidth>

11728 <
ac˚ss
>
ªad
-
wrôe
</access>

11729 </
fõld
>

11730 <
fõld
>

11731 <
«me
>
ARLO
</name>

11732 <
des¸ùti⁄
>
Arbôøti⁄
 
lo°
 (
ma°î


11733 
mode
)</
des¸ùti⁄
>

11734 <
bôOff£t
>9</bitOffset>

11735 <
bôWidth
>1</bitWidth>

11736 <
ac˚ss
>
ªad
-
wrôe
</access>

11737 </
fõld
>

11738 <
fõld
>

11739 <
«me
>
BERR
</name>

11740 <
des¸ùti⁄
>
Bus
 
îr‹
</description>

11741 <
bôOff£t
>8</bitOffset>

11742 <
bôWidth
>1</bitWidth>

11743 <
ac˚ss
>
ªad
-
wrôe
</access>

11744 </
fõld
>

11745 <
fõld
>

11746 <
«me
>
TxE
</name>

11747 <
des¸ùti⁄
>
D©a
 
em±y


11748 (
å™smôãrs
)</
des¸ùti⁄
>

11749 <
bôOff£t
>7</bitOffset>

11750 <
bôWidth
>1</bitWidth>

11751 <
ac˚ss
>
ªad
-
⁄ly
</access>

11752 </
fõld
>

11753 <
fõld
>

11754 <
«me
>
RxNE
</name>

11755 <
des¸ùti⁄
>
D©a
 
nŸ
 
em±y


11756 (
ª˚ivîs
)</
des¸ùti⁄
>

11757 <
bôOff£t
>6</bitOffset>

11758 <
bôWidth
>1</bitWidth>

11759 <
ac˚ss
>
ªad
-
⁄ly
</access>

11760 </
fõld
>

11761 <
fõld
>

11762 <
«me
>
STOPF
</name>

11763 <
des¸ùti⁄
>
St›
 
dëe˘i⁄
 (
¶ave


11764 
mode
)</
des¸ùti⁄
>

11765 <
bôOff£t
>4</bitOffset>

11766 <
bôWidth
>1</bitWidth>

11767 <
ac˚ss
>
ªad
-
⁄ly
</access>

11768 </
fõld
>

11769 <
fõld
>

11770 <
«me
>
ADD10
</name>

11771 <
des¸ùti⁄
>10-
bô
 
hódî
 
£¡
 (
Ma°î


11772 
mode
)</
des¸ùti⁄
>

11773 <
bôOff£t
>3</bitOffset>

11774 <
bôWidth
>1</bitWidth>

11775 <
ac˚ss
>
ªad
-
⁄ly
</access>

11776 </
fõld
>

11777 <
fõld
>

11778 <
«me
>
BTF
</name>

11779 <
des¸ùti⁄
>
Byã
 
å™s„r
 
föished
</description>

11780 <
bôOff£t
>2</bitOffset>

11781 <
bôWidth
>1</bitWidth>

11782 <
ac˚ss
>
ªad
-
⁄ly
</access>

11783 </
fõld
>

11784 <
fõld
>

11785 <
«me
>
ADDR
</name>

11786 <
des¸ùti⁄
>
Addªss
 
£¡
 (
ma°î
 
mode
)/
m©ched


11787 (
¶ave
 
mode
)</
des¸ùti⁄
>

11788 <
bôOff£t
>1</bitOffset>

11789 <
bôWidth
>1</bitWidth>

11790 <
ac˚ss
>
ªad
-
⁄ly
</access>

11791 </
fõld
>

11792 <
fõld
>

11793 <
«me
>
SB
</name>

11794 <
des¸ùti⁄
>
Sèπ
 
bô
 (
Ma°î
 
mode
)</description>

11795 <
bôOff£t
>0</bitOffset>

11796 <
bôWidth
>1</bitWidth>

11797 <
ac˚ss
>
ªad
-
⁄ly
</access>

11798 </
fõld
>

11799 </
fõlds
>

11802 <
«me
>
SR2
</name>

11803 <
di•œyName
>
SR2
</displayName>

11804 <
des¸ùti⁄
>
Sètus
 2</description>

11805 <
addªssOff£t
>0x18</addressOffset>

11806 <
size
>0x20</size>

11807 <
ac˚ss
>
ªad
-
⁄ly
</access>

11808 <
ª£tVÆue
>0x0000</resetValue>

11809 <
fõlds
>

11810 <
fõld
>

11811 <
«me
>
PEC
</name>

11812 <
des¸ùti⁄
>
ackë
 
îr‹
 
checkög


11813 </
des¸ùti⁄
>

11814 <
bôOff£t
>8</bitOffset>

11815 <
bôWidth
>8</bitWidth>

11816 </
fõld
>

11817 <
fõld
>

11818 <
«me
>
DUALF
</name>

11819 <
des¸ùti⁄
>
DuÆ
 
Êag
 (
Sœve
 
mode
)</description>

11820 <
bôOff£t
>7</bitOffset>

11821 <
bôWidth
>1</bitWidth>

11822 </
fõld
>

11823 <
fõld
>

11824 <
«me
>
SMBHOST
</name>

11825 <
des¸ùti⁄
>
SMBus
 
ho°
 
hódî
 (
Sœve


11826 
mode
)</
des¸ùti⁄
>

11827 <
bôOff£t
>6</bitOffset>

11828 <
bôWidth
>1</bitWidth>

11829 </
fõld
>

11830 <
fõld
>

11831 <
«me
>
SMBDEFAULT
</name>

11832 <
des¸ùti⁄
>
SMBus
 
devi˚
  
addªss
 (
Sœve


11833 
mode
)</
des¸ùti⁄
>

11834 <
bôOff£t
>5</bitOffset>

11835 <
bôWidth
>1</bitWidth>

11836 </
fõld
>

11837 <
fõld
>

11838 <
«me
>
GENCALL
</name>

11839 <
des¸ùti⁄
>
GíîÆ
 
ˇŒ
 
addªss
 (
Sœve


11840 
mode
)</
des¸ùti⁄
>

11841 <
bôOff£t
>4</bitOffset>

11842 <
bôWidth
>1</bitWidth>

11843 </
fõld
>

11844 <
fõld
>

11845 <
«me
>
TRA
</name>

11846 <
des¸ùti⁄
>
Tønsmôãr
/
ª˚ivî
</description>

11847 <
bôOff£t
>2</bitOffset>

11848 <
bôWidth
>1</bitWidth>

11849 </
fõld
>

11850 <
fõld
>

11851 <
«me
>
BUSY
</name>

11852 <
des¸ùti⁄
>
Bus
 
busy
</description>

11853 <
bôOff£t
>1</bitOffset>

11854 <
bôWidth
>1</bitWidth>

11855 </
fõld
>

11856 <
fõld
>

11857 <
«me
>
MSL
</name>

11858 <
des¸ùti⁄
>
Ma°î
/
¶ave
</description>

11859 <
bôOff£t
>0</bitOffset>

11860 <
bôWidth
>1</bitWidth>

11861 </
fõld
>

11862 </
fõlds
>

11865 <
«me
>
CCR
</name>

11866 <
di•œyName
>
CCR
</displayName>

11867 <
des¸ùti⁄
>
Clock
 
c⁄åﬁ
 </description>

11868 <
addªssOff£t
>0x1C</addressOffset>

11869 <
size
>0x20</size>

11870 <
ac˚ss
>
ªad
-
wrôe
</access>

11871 <
ª£tVÆue
>0x0000</resetValue>

11872 <
fõlds
>

11873 <
fõld
>

11874 <
«me
>
F_S
</name>

11875 <
des¸ùti⁄
>
I2C
 
ma°î
 
mode
 
£À˘i⁄
</description>

11876 <
bôOff£t
>15</bitOffset>

11877 <
bôWidth
>1</bitWidth>

11878 </
fõld
>

11879 <
fõld
>

11880 <
«me
>
DUTY
</name>

11881 <
des¸ùti⁄
>
Fa°
 
mode
 
duty
 
cy˛e
</description>

11882 <
bôOff£t
>14</bitOffset>

11883 <
bôWidth
>1</bitWidth>

11884 </
fõld
>

11885 <
fõld
>

11886 <
«me
>
CCR
</name>

11887 <
des¸ùti⁄
>
Clock
 
c⁄åﬁ
 
ö
 
Fa°
/
Sènd¨d


11888 
mode
 (
Ma°î
 mode)</
des¸ùti⁄
>

11889 <
bôOff£t
>0</bitOffset>

11890 <
bôWidth
>12</bitWidth>

11891 </
fõld
>

11892 </
fõlds
>

11895 <
«me
>
TRISE
</name>

11896 <
di•œyName
>
TRISE
</displayName>

11897 <
des¸ùti⁄
>
TRISE
 </description>

11898 <
addªssOff£t
>0x20</addressOffset>

11899 <
size
>0x20</size>

11900 <
ac˚ss
>
ªad
-
wrôe
</access>

11901 <
ª£tVÆue
>0x0002</resetValue>

11902 <
fõlds
>

11903 <
fõld
>

11904 <
«me
>
TRISE
</name>

11905 <
des¸ùti⁄
>
Maximum
 
ri£
 
time
 
ö
 
Fa°
/
Sènd¨d
 
mode


11906 (
Ma°î
 
mode
)</
des¸ùti⁄
>

11907 <
bôOff£t
>0</bitOffset>

11908 <
bôWidth
>6</bitWidth>

11909 </
fõld
>

11910 </
fõlds
>

11912 </
ªgi°îs
>

11913 </
≥rùhîÆ
>

11914 <
≥rùhîÆ
 
dîivedFrom
="I2C1">

11915 <
«me
>
I2C2
</name>

11916 <
ba£Addªss
>0x40005800</baseAddress>

11917 <
öãºu±
>

11918 <
«me
>
I2C2_EV_IRQ
</name>

11919 <
des¸ùti⁄
>
I2C2
 
evít
 
öãºu±
</description>

11920 <
vÆue
>33</value>

11921 </
öãºu±
>

11922 <
öãºu±
>

11923 <
«me
>
I2C2_ER_IRQ
</name>

11924 <
des¸ùti⁄
>
I2C2
 
îr‹
 
öãºu±
</description>

11925 <
vÆue
>34</value>

11926 </
öãºu±
>

11927 </
≥rùhîÆ
>

11928 <
≥rùhîÆ
>

11929 <
«me
>
SPI1
</name>

11930 <
des¸ùti⁄
>
Sîül
 
≥rùhîÆ
 
öãrÁ˚
</description>

11931 <
groupName
>
SPI
</groupName>

11932 <
ba£Addªss
>0x40013000</baseAddress>

11933 <
addªssBlock
>

11934 <
off£t
>0x0</offset>

11935 <
size
>0x400</size>

11936 <
ußge
>
ªgi°îs
</usage>

11937 </
addªssBlock
>

11938 <
öãºu±
>

11939 <
«me
>
SPI1_IRQ
</name>

11940 <
des¸ùti⁄
>
SPI1
 
globÆ
 
öãºu±
</description>

11941 <
vÆue
>35</value>

11942 </
öãºu±
>

11943 <
ªgi°îs
>

11945 <
«me
>
CR1
</name>

11946 <
di•œyName
>
CR1
</displayName>

11947 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

11948 <
addªssOff£t
>0x0</addressOffset>

11949 <
size
>0x20</size>

11950 <
ac˚ss
>
ªad
-
wrôe
</access>

11951 <
ª£tVÆue
>0x0000</resetValue>

11952 <
fõlds
>

11953 <
fõld
>

11954 <
«me
>
BIDIMODE
</name>

11955 <
des¸ùti⁄
>
Bidúe˘i⁄Æ
 
d©a
 
mode


11956 
íabÀ
</
des¸ùti⁄
>

11957 <
bôOff£t
>15</bitOffset>

11958 <
bôWidth
>1</bitWidth>

11959 </
fõld
>

11960 <
fõld
>

11961 <
«me
>
BIDIOE
</name>

11962 <
des¸ùti⁄
>
Ouçut
 
íabÀ
 
ö
 
bidúe˘i⁄Æ


11963 
mode
</
des¸ùti⁄
>

11964 <
bôOff£t
>14</bitOffset>

11965 <
bôWidth
>1</bitWidth>

11966 </
fõld
>

11967 <
fõld
>

11968 <
«me
>
CRCEN
</name>

11969 <
des¸ùti⁄
>
H¨dw¨e
 
CRC
 
ˇlcuœti⁄


11970 
íabÀ
</
des¸ùti⁄
>

11971 <
bôOff£t
>13</bitOffset>

11972 <
bôWidth
>1</bitWidth>

11973 </
fõld
>

11974 <
fõld
>

11975 <
«me
>
CRCNEXT
</name>

11976 <
des¸ùti⁄
>
CRC
 
å™s„r
 
√xt
</description>

11977 <
bôOff£t
>12</bitOffset>

11978 <
bôWidth
>1</bitWidth>

11979 </
fõld
>

11980 <
fõld
>

11981 <
«me
>
DFF
</name>

11982 <
des¸ùti⁄
>
D©a
 
‰ame
 
f‹m©
</description>

11983 <
bôOff£t
>11</bitOffset>

11984 <
bôWidth
>1</bitWidth>

11985 </
fõld
>

11986 <
fõld
>

11987 <
«me
>
RXONLY
</name>

11988 <
des¸ùti⁄
>
Re˚ive
 
⁄ly
</description>

11989 <
bôOff£t
>10</bitOffset>

11990 <
bôWidth
>1</bitWidth>

11991 </
fõld
>

11992 <
fõld
>

11993 <
«me
>
SSM
</name>

11994 <
des¸ùti⁄
>
So·w¨e
 
¶ave
 
m™agemít
</description>

11995 <
bôOff£t
>9</bitOffset>

11996 <
bôWidth
>1</bitWidth>

11997 </
fõld
>

11998 <
fõld
>

11999 <
«me
>
SSI
</name>

12000 <
des¸ùti⁄
>
I¡î«l
 
¶ave
 
£À˘
</description>

12001 <
bôOff£t
>8</bitOffset>

12002 <
bôWidth
>1</bitWidth>

12003 </
fõld
>

12004 <
fõld
>

12005 <
«me
>
LSBFIRST
</name>

12006 <
des¸ùti⁄
>
Føme
 
f‹m©
</description>

12007 <
bôOff£t
>7</bitOffset>

12008 <
bôWidth
>1</bitWidth>

12009 </
fõld
>

12010 <
fõld
>

12011 <
«me
>
SPE
</name>

12012 <
des¸ùti⁄
>
SPI
 
íabÀ
</description>

12013 <
bôOff£t
>6</bitOffset>

12014 <
bôWidth
>1</bitWidth>

12015 </
fõld
>

12016 <
fõld
>

12017 <
«me
>
BR
</name>

12018 <
des¸ùti⁄
>
Baud
 
øã
 
c⁄åﬁ
</description>

12019 <
bôOff£t
>3</bitOffset>

12020 <
bôWidth
>3</bitWidth>

12021 </
fõld
>

12022 <
fõld
>

12023 <
«me
>
MSTR
</name>

12024 <
des¸ùti⁄
>
Ma°î
 
£À˘i⁄
</description>

12025 <
bôOff£t
>2</bitOffset>

12026 <
bôWidth
>1</bitWidth>

12027 </
fõld
>

12028 <
fõld
>

12029 <
«me
>
CPOL
</name>

12030 <
des¸ùti⁄
>
Clock
 
pﬁ¨ôy
</description>

12031 <
bôOff£t
>1</bitOffset>

12032 <
bôWidth
>1</bitWidth>

12033 </
fõld
>

12034 <
fõld
>

12035 <
«me
>
CPHA
</name>

12036 <
des¸ùti⁄
>
Clock
 
pha£
</description>

12037 <
bôOff£t
>0</bitOffset>

12038 <
bôWidth
>1</bitWidth>

12039 </
fõld
>

12040 </
fõlds
>

12043 <
«me
>
CR2
</name>

12044 <
di•œyName
>
CR2
</displayName>

12045 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

12046 <
addªssOff£t
>0x4</addressOffset>

12047 <
size
>0x20</size>

12048 <
ac˚ss
>
ªad
-
wrôe
</access>

12049 <
ª£tVÆue
>0x0000</resetValue>

12050 <
fõlds
>

12051 <
fõld
>

12052 <
«me
>
TXEIE
</name>

12053 <
des¸ùti⁄
>
Tx
 
buf„r
 
em±y
 
öãºu±


12054 
íabÀ
</
des¸ùti⁄
>

12055 <
bôOff£t
>7</bitOffset>

12056 <
bôWidth
>1</bitWidth>

12057 </
fõld
>

12058 <
fõld
>

12059 <
«me
>
RXNEIE
</name>

12060 <
des¸ùti⁄
>
RX
 
buf„r
 
nŸ
 
em±y
 
öãºu±


12061 
íabÀ
</
des¸ùti⁄
>

12062 <
bôOff£t
>6</bitOffset>

12063 <
bôWidth
>1</bitWidth>

12064 </
fõld
>

12065 <
fõld
>

12066 <
«me
>
ERRIE
</name>

12067 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

12068 <
bôOff£t
>5</bitOffset>

12069 <
bôWidth
>1</bitWidth>

12070 </
fõld
>

12071 <
fõld
>

12072 <
«me
>
SSOE
</name>

12073 <
des¸ùti⁄
>
SS
 
ouçut
 
íabÀ
</description>

12074 <
bôOff£t
>2</bitOffset>

12075 <
bôWidth
>1</bitWidth>

12076 </
fõld
>

12077 <
fõld
>

12078 <
«me
>
TXDMAEN
</name>

12079 <
des¸ùti⁄
>
Tx
 
buf„r
 
DMA
 
íabÀ
</description>

12080 <
bôOff£t
>1</bitOffset>

12081 <
bôWidth
>1</bitWidth>

12082 </
fõld
>

12083 <
fõld
>

12084 <
«me
>
RXDMAEN
</name>

12085 <
des¸ùti⁄
>
Rx
 
buf„r
 
DMA
 
íabÀ
</description>

12086 <
bôOff£t
>0</bitOffset>

12087 <
bôWidth
>1</bitWidth>

12088 </
fõld
>

12089 </
fõlds
>

12092 <
«me
>
SR
</name>

12093 <
di•œyName
>
SR
</displayName>

12094 <
des¸ùti⁄
>
°©us
 </description>

12095 <
addªssOff£t
>0x8</addressOffset>

12096 <
size
>0x20</size>

12097 <
ª£tVÆue
>0x0002</resetValue>

12098 <
fõlds
>

12099 <
fõld
>

12100 <
«me
>
BSY
</name>

12101 <
des¸ùti⁄
>
Busy
 
Êag
</description>

12102 <
bôOff£t
>7</bitOffset>

12103 <
bôWidth
>1</bitWidth>

12104 <
ac˚ss
>
ªad
-
⁄ly
</access>

12105 </
fõld
>

12106 <
fõld
>

12107 <
«me
>
OVR
</name>

12108 <
des¸ùti⁄
>
Ovîrun
 
Êag
</description>

12109 <
bôOff£t
>6</bitOffset>

12110 <
bôWidth
>1</bitWidth>

12111 <
ac˚ss
>
ªad
-
⁄ly
</access>

12112 </
fõld
>

12113 <
fõld
>

12114 <
«me
>
MODF
</name>

12115 <
des¸ùti⁄
>
Mode
 
Áu…
</description>

12116 <
bôOff£t
>5</bitOffset>

12117 <
bôWidth
>1</bitWidth>

12118 <
ac˚ss
>
ªad
-
⁄ly
</access>

12119 </
fõld
>

12120 <
fõld
>

12121 <
«me
>
CRCERR
</name>

12122 <
des¸ùti⁄
>
CRC
 
îr‹
 
Êag
</description>

12123 <
bôOff£t
>4</bitOffset>

12124 <
bôWidth
>1</bitWidth>

12125 <
ac˚ss
>
ªad
-
wrôe
</access>

12126 </
fõld
>

12127 <
fõld
>

12128 <
«me
>
UDR
</name>

12129 <
des¸ùti⁄
>
Undîrun
 
Êag
</description>

12130 <
bôOff£t
>3</bitOffset>

12131 <
bôWidth
>1</bitWidth>

12132 <
ac˚ss
>
ªad
-
⁄ly
</access>

12133 </
fõld
>

12134 <
fõld
>

12135 <
«me
>
CHSIDE
</name>

12136 <
des¸ùti⁄
>
Ch™√l
 
side
</description>

12137 <
bôOff£t
>2</bitOffset>

12138 <
bôWidth
>1</bitWidth>

12139 <
ac˚ss
>
ªad
-
⁄ly
</access>

12140 </
fõld
>

12141 <
fõld
>

12142 <
«me
>
TXE
</name>

12143 <
des¸ùti⁄
>
Tønsmô
 
buf„r
 
em±y
</description>

12144 <
bôOff£t
>1</bitOffset>

12145 <
bôWidth
>1</bitWidth>

12146 <
ac˚ss
>
ªad
-
⁄ly
</access>

12147 </
fõld
>

12148 <
fõld
>

12149 <
«me
>
RXNE
</name>

12150 <
des¸ùti⁄
>
Re˚ive
 
buf„r
 
nŸ
 
em±y
</description>

12151 <
bôOff£t
>0</bitOffset>

12152 <
bôWidth
>1</bitWidth>

12153 <
ac˚ss
>
ªad
-
⁄ly
</access>

12154 </
fõld
>

12155 </
fõlds
>

12158 <
«me
>
DR
</name>

12159 <
di•œyName
>
DR
</displayName>

12160 <
des¸ùti⁄
>
d©a
 </description>

12161 <
addªssOff£t
>0xC</addressOffset>

12162 <
size
>0x20</size>

12163 <
ac˚ss
>
ªad
-
wrôe
</access>

12164 <
ª£tVÆue
>0x0000</resetValue>

12165 <
fõlds
>

12166 <
fõld
>

12167 <
«me
>
DR
</name>

12168 <
des¸ùti⁄
>
D©a
 </description>

12169 <
bôOff£t
>0</bitOffset>

12170 <
bôWidth
>16</bitWidth>

12171 </
fõld
>

12172 </
fõlds
>

12175 <
«me
>
CRCPR
</name>

12176 <
di•œyName
>
CRCPR
</displayName>

12177 <
des¸ùti⁄
>
CRC
 
pﬁynomül
 </description>

12178 <
addªssOff£t
>0x10</addressOffset>

12179 <
size
>0x20</size>

12180 <
ac˚ss
>
ªad
-
wrôe
</access>

12181 <
ª£tVÆue
>0x0007</resetValue>

12182 <
fõlds
>

12183 <
fõld
>

12184 <
«me
>
CRCPOLY
</name>

12185 <
des¸ùti⁄
>
CRC
 
pﬁynomül
 </description>

12186 <
bôOff£t
>0</bitOffset>

12187 <
bôWidth
>16</bitWidth>

12188 </
fõld
>

12189 </
fõlds
>

12192 <
«me
>
RXCRCR
</name>

12193 <
di•œyName
>
RXCRCR
</displayName>

12194 <
des¸ùti⁄
>
RX
 
CRC
 </description>

12195 <
addªssOff£t
>0x14</addressOffset>

12196 <
size
>0x20</size>

12197 <
ac˚ss
>
ªad
-
⁄ly
</access>

12198 <
ª£tVÆue
>0x0000</resetValue>

12199 <
fõlds
>

12200 <
fõld
>

12201 <
«me
>
RxCRC
</name>

12202 <
des¸ùti⁄
>
Rx
 
CRC
 </description>

12203 <
bôOff£t
>0</bitOffset>

12204 <
bôWidth
>16</bitWidth>

12205 </
fõld
>

12206 </
fõlds
>

12209 <
«me
>
TXCRCR
</name>

12210 <
di•œyName
>
TXCRCR
</displayName>

12211 <
des¸ùti⁄
>
TX
 
CRC
 </description>

12212 <
addªssOff£t
>0x18</addressOffset>

12213 <
size
>0x20</size>

12214 <
ac˚ss
>
ªad
-
⁄ly
</access>

12215 <
ª£tVÆue
>0x0000</resetValue>

12216 <
fõlds
>

12217 <
fõld
>

12218 <
«me
>
TxCRC
</name>

12219 <
des¸ùti⁄
>
Tx
 
CRC
 </description>

12220 <
bôOff£t
>0</bitOffset>

12221 <
bôWidth
>16</bitWidth>

12222 </
fõld
>

12223 </
fõlds
>

12226 <
«me
>
I2SCFGR
</name>

12227 <
di•œyName
>
I2SCFGR
</displayName>

12228 <
des¸ùti⁄
>
I2S
 
c⁄figuøti⁄
 </description>

12229 <
addªssOff£t
>0x1C</addressOffset>

12230 <
size
>0x20</size>

12231 <
ac˚ss
>
ªad
-
wrôe
</access>

12232 <
ª£tVÆue
>0x0000</resetValue>

12233 <
fõlds
>

12234 <
fõld
>

12235 <
«me
>
I2SMOD
</name>

12236 <
des¸ùti⁄
>
I2S
 
mode
 
£À˘i⁄
</description>

12237 <
bôOff£t
>11</bitOffset>

12238 <
bôWidth
>1</bitWidth>

12239 </
fõld
>

12240 <
fõld
>

12241 <
«me
>
I2SE
</name>

12242 <
des¸ùti⁄
>
I2S
 
E«bÀ
</description>

12243 <
bôOff£t
>10</bitOffset>

12244 <
bôWidth
>1</bitWidth>

12245 </
fõld
>

12246 <
fõld
>

12247 <
«me
>
I2SCFG
</name>

12248 <
des¸ùti⁄
>
I2S
 
c⁄figuøti⁄
 
mode
</description>

12249 <
bôOff£t
>8</bitOffset>

12250 <
bôWidth
>2</bitWidth>

12251 </
fõld
>

12252 <
fõld
>

12253 <
«me
>
PCMSYNC
</name>

12254 <
des¸ùti⁄
>
PCM
 
‰ame
 
synchr⁄iz©i⁄
</description>

12255 <
bôOff£t
>7</bitOffset>

12256 <
bôWidth
>1</bitWidth>

12257 </
fõld
>

12258 <
fõld
>

12259 <
«me
>
I2SSTD
</name>

12260 <
des¸ùti⁄
>
I2S
 
°™d¨d
 
£À˘i⁄
</description>

12261 <
bôOff£t
>4</bitOffset>

12262 <
bôWidth
>2</bitWidth>

12263 </
fõld
>

12264 <
fõld
>

12265 <
«me
>
CKPOL
</name>

12266 <
des¸ùti⁄
>
Sãady
 
°©e
 
˛ock


12267 
pﬁ¨ôy
</
des¸ùti⁄
>

12268 <
bôOff£t
>3</bitOffset>

12269 <
bôWidth
>1</bitWidth>

12270 </
fõld
>

12271 <
fõld
>

12272 <
«me
>
DATLEN
</name>

12273 <
des¸ùti⁄
>
D©a
 
Àngth
 
to
 
be


12274 
å™s„ºed
</
des¸ùti⁄
>

12275 <
bôOff£t
>1</bitOffset>

12276 <
bôWidth
>2</bitWidth>

12277 </
fõld
>

12278 <
fõld
>

12279 <
«me
>
CHLEN
</name>

12280 <
des¸ùti⁄
>
Ch™√l
 
Àngth
 (
numbî
 
of
 
bôs
 
≥r
 
audio


12281 
ch™√l
)</
des¸ùti⁄
>

12282 <
bôOff£t
>0</bitOffset>

12283 <
bôWidth
>1</bitWidth>

12284 </
fõld
>

12285 </
fõlds
>

12288 <
«me
>
I2SPR
</name>

12289 <
di•œyName
>
I2SPR
</displayName>

12290 <
des¸ùti⁄
>
I2S
 
¥esˇÀr
 </description>

12291 <
addªssOff£t
>0x20</addressOffset>

12292 <
size
>0x20</size>

12293 <
ac˚ss
>
ªad
-
wrôe
</access>

12294 <
ª£tVÆue
>00000010</resetValue>

12295 <
fõlds
>

12296 <
fõld
>

12297 <
«me
>
MCKOE
</name>

12298 <
des¸ùti⁄
>
Ma°î
 
˛ock
 
ouçut
 
íabÀ
</description>

12299 <
bôOff£t
>9</bitOffset>

12300 <
bôWidth
>1</bitWidth>

12301 </
fõld
>

12302 <
fõld
>

12303 <
«me
>
ODD
</name>

12304 <
des¸ùti⁄
>
Odd
 
Á˘‹
 
the


12305 
¥esˇÀr
</
des¸ùti⁄
>

12306 <
bôOff£t
>8</bitOffset>

12307 <
bôWidth
>1</bitWidth>

12308 </
fõld
>

12309 <
fõld
>

12310 <
«me
>
I2SDIV
</name>

12311 <
des¸ùti⁄
>
I2S
 
Löór
 
¥esˇÀr
</description>

12312 <
bôOff£t
>0</bitOffset>

12313 <
bôWidth
>8</bitWidth>

12314 </
fõld
>

12315 </
fõlds
>

12317 </
ªgi°îs
>

12318 </
≥rùhîÆ
>

12319 <
≥rùhîÆ
 
dîivedFrom
="SPI1">

12320 <
«me
>
SPI2
</name>

12321 <
ba£Addªss
>0x40003800</baseAddress>

12322 <
öãºu±
>

12323 <
«me
>
SPI2_IRQ
</name>

12324 <
des¸ùti⁄
>
SPI2
 
globÆ
 
öãºu±
</description>

12325 <
vÆue
>36</value>

12326 </
öãºu±
>

12327 </
≥rùhîÆ
>

12328 <
≥rùhîÆ
 
dîivedFrom
="SPI1">

12329 <
«me
>
SPI3
</name>

12330 <
ba£Addªss
>0x40003C00</baseAddress>

12331 <
öãºu±
>

12332 <
«me
>
SPI3_IRQ
</name>

12333 <
des¸ùti⁄
>
SPI3
 
globÆ
 
öãºu±
</description>

12334 <
vÆue
>51</value>

12335 </
öãºu±
>

12336 </
≥rùhîÆ
>

12337 <
≥rùhîÆ
>

12338 <
«me
>
USART1
</name>

12339 <
des¸ùti⁄
>
Univîßl
 
synchr⁄ous
 
asynchr⁄ous
 
ª˚ivî


12340 
å™smôãr
</
des¸ùti⁄
>

12341 <
groupName
>
USART
</groupName>

12342 <
ba£Addªss
>0x40013800</baseAddress>

12343 <
addªssBlock
>

12344 <
off£t
>0x0</offset>

12345 <
size
>0x400</size>

12346 <
ußge
>
ªgi°îs
</usage>

12347 </
addªssBlock
>

12348 <
öãºu±
>

12349 <
«me
>
USART1_IRQ
</name>

12350 <
des¸ùti⁄
>
USART1
 
globÆ
 
öãºu±
</description>

12351 <
vÆue
>37</value>

12352 </
öãºu±
>

12353 <
ªgi°îs
>

12355 <
«me
>
SR
</name>

12356 <
di•œyName
>
SR
</displayName>

12357 <
des¸ùti⁄
>
Sètus
 </description>

12358 <
addªssOff£t
>0x0</addressOffset>

12359 <
size
>0x20</size>

12360 <
ª£tVÆue
>0x00C0</resetValue>

12361 <
fõlds
>

12362 <
fõld
>

12363 <
«me
>
CTS
</name>

12364 <
des¸ùti⁄
>
CTS
 
Êag
</description>

12365 <
bôOff£t
>9</bitOffset>

12366 <
bôWidth
>1</bitWidth>

12367 <
ac˚ss
>
ªad
-
wrôe
</access>

12368 </
fõld
>

12369 <
fõld
>

12370 <
«me
>
LBD
</name>

12371 <
des¸ùti⁄
>
LIN
  
dëe˘i⁄
 
Êag
</description>

12372 <
bôOff£t
>8</bitOffset>

12373 <
bôWidth
>1</bitWidth>

12374 <
ac˚ss
>
ªad
-
wrôe
</access>

12375 </
fõld
>

12376 <
fõld
>

12377 <
«me
>
TXE
</name>

12378 <
des¸ùti⁄
>
Tønsmô
 
d©a
 

12379 
em±y
</
des¸ùti⁄
>

12380 <
bôOff£t
>7</bitOffset>

12381 <
bôWidth
>1</bitWidth>

12382 <
ac˚ss
>
ªad
-
⁄ly
</access>

12383 </
fõld
>

12384 <
fõld
>

12385 <
«me
>
TC
</name>

12386 <
des¸ùti⁄
>
Tønsmissi⁄
 
com∂ëe
</description>

12387 <
bôOff£t
>6</bitOffset>

12388 <
bôWidth
>1</bitWidth>

12389 <
ac˚ss
>
ªad
-
wrôe
</access>

12390 </
fõld
>

12391 <
fõld
>

12392 <
«me
>
RXNE
</name>

12393 <
des¸ùti⁄
>
Ród
 
d©a
 
nŸ


12394 
em±y
</
des¸ùti⁄
>

12395 <
bôOff£t
>5</bitOffset>

12396 <
bôWidth
>1</bitWidth>

12397 <
ac˚ss
>
ªad
-
wrôe
</access>

12398 </
fõld
>

12399 <
fõld
>

12400 <
«me
>
IDLE
</name>

12401 <
des¸ùti⁄
>
IDLE
 
löe
 
dëe˘ed
</description>

12402 <
bôOff£t
>4</bitOffset>

12403 <
bôWidth
>1</bitWidth>

12404 <
ac˚ss
>
ªad
-
⁄ly
</access>

12405 </
fõld
>

12406 <
fõld
>

12407 <
«me
>
ORE
</name>

12408 <
des¸ùti⁄
>
Ovîrun
 
îr‹
</description>

12409 <
bôOff£t
>3</bitOffset>

12410 <
bôWidth
>1</bitWidth>

12411 <
ac˚ss
>
ªad
-
⁄ly
</access>

12412 </
fõld
>

12413 <
fõld
>

12414 <
«me
>
NE
</name>

12415 <
des¸ùti⁄
>
Noi£
 
îr‹
 
Êag
</description>

12416 <
bôOff£t
>2</bitOffset>

12417 <
bôWidth
>1</bitWidth>

12418 <
ac˚ss
>
ªad
-
⁄ly
</access>

12419 </
fõld
>

12420 <
fõld
>

12421 <
«me
>
FE
</name>

12422 <
des¸ùti⁄
>
Fømög
 
îr‹
</description>

12423 <
bôOff£t
>1</bitOffset>

12424 <
bôWidth
>1</bitWidth>

12425 <
ac˚ss
>
ªad
-
⁄ly
</access>

12426 </
fõld
>

12427 <
fõld
>

12428 <
«me
>
PE
</name>

12429 <
des¸ùti⁄
>
P¨ôy
 
îr‹
</description>

12430 <
bôOff£t
>0</bitOffset>

12431 <
bôWidth
>1</bitWidth>

12432 <
ac˚ss
>
ªad
-
⁄ly
</access>

12433 </
fõld
>

12434 </
fõlds
>

12437 <
«me
>
DR
</name>

12438 <
di•œyName
>
DR
</displayName>

12439 <
des¸ùti⁄
>
D©a
 </description>

12440 <
addªssOff£t
>0x4</addressOffset>

12441 <
size
>0x20</size>

12442 <
ac˚ss
>
ªad
-
wrôe
</access>

12443 <
ª£tVÆue
>0x00000000</resetValue>

12444 <
fõlds
>

12445 <
fõld
>

12446 <
«me
>
DR
</name>

12447 <
des¸ùti⁄
>
D©a
 
vÆue
</description>

12448 <
bôOff£t
>0</bitOffset>

12449 <
bôWidth
>9</bitWidth>

12450 </
fõld
>

12451 </
fõlds
>

12454 <
«me
>
BRR
</name>

12455 <
di•œyName
>
BRR
</displayName>

12456 <
des¸ùti⁄
>
Baud
 
øã
 </description>

12457 <
addªssOff£t
>0x8</addressOffset>

12458 <
size
>0x20</size>

12459 <
ac˚ss
>
ªad
-
wrôe
</access>

12460 <
ª£tVÆue
>0x0000</resetValue>

12461 <
fõlds
>

12462 <
fõld
>

12463 <
«me
>
DIV_M™tisß
</name>

12464 <
des¸ùti⁄
>
m™tisß
 
of
 
USARTDIV
</description>

12465 <
bôOff£t
>4</bitOffset>

12466 <
bôWidth
>12</bitWidth>

12467 </
fõld
>

12468 <
fõld
>

12469 <
«me
>
DIV_Fø˘i⁄
</name>

12470 <
des¸ùti⁄
>
‰a˘i⁄
 
of
 
USARTDIV
</description>

12471 <
bôOff£t
>0</bitOffset>

12472 <
bôWidth
>4</bitWidth>

12473 </
fõld
>

12474 </
fõlds
>

12477 <
«me
>
CR1
</name>

12478 <
di•œyName
>
CR1
</displayName>

12479 <
des¸ùti⁄
>
C⁄åﬁ
 1</description>

12480 <
addªssOff£t
>0xC</addressOffset>

12481 <
size
>0x20</size>

12482 <
ac˚ss
>
ªad
-
wrôe
</access>

12483 <
ª£tVÆue
>0x0000</resetValue>

12484 <
fõlds
>

12485 <
fõld
>

12486 <
«me
>
UE
</name>

12487 <
des¸ùti⁄
>
USART
 
íabÀ
</description>

12488 <
bôOff£t
>13</bitOffset>

12489 <
bôWidth
>1</bitWidth>

12490 </
fõld
>

12491 <
fõld
>

12492 <
«me
>
M
</name>

12493 <
des¸ùti⁄
>
W‹d
 
Àngth
</description>

12494 <
bôOff£t
>12</bitOffset>

12495 <
bôWidth
>1</bitWidth>

12496 </
fõld
>

12497 <
fõld
>

12498 <
«me
>
WAKE
</name>

12499 <
des¸ùti⁄
>
Wakeup
 
mëhod
</description>

12500 <
bôOff£t
>11</bitOffset>

12501 <
bôWidth
>1</bitWidth>

12502 </
fõld
>

12503 <
fõld
>

12504 <
«me
>
PCE
</name>

12505 <
des¸ùti⁄
>
P¨ôy
 
c⁄åﬁ
 
íabÀ
</description>

12506 <
bôOff£t
>10</bitOffset>

12507 <
bôWidth
>1</bitWidth>

12508 </
fõld
>

12509 <
fõld
>

12510 <
«me
>
PS
</name>

12511 <
des¸ùti⁄
>
P¨ôy
 
£À˘i⁄
</description>

12512 <
bôOff£t
>9</bitOffset>

12513 <
bôWidth
>1</bitWidth>

12514 </
fõld
>

12515 <
fõld
>

12516 <
«me
>
PEIE
</name>

12517 <
des¸ùti⁄
>
PE
 
öãºu±
 
íabÀ
</description>

12518 <
bôOff£t
>8</bitOffset>

12519 <
bôWidth
>1</bitWidth>

12520 </
fõld
>

12521 <
fõld
>

12522 <
«me
>
TXEIE
</name>

12523 <
des¸ùti⁄
>
TXE
 
öãºu±
 
íabÀ
</description>

12524 <
bôOff£t
>7</bitOffset>

12525 <
bôWidth
>1</bitWidth>

12526 </
fõld
>

12527 <
fõld
>

12528 <
«me
>
TCIE
</name>

12529 <
des¸ùti⁄
>
Tønsmissi⁄
 
com∂ëe
 
öãºu±


12530 
íabÀ
</
des¸ùti⁄
>

12531 <
bôOff£t
>6</bitOffset>

12532 <
bôWidth
>1</bitWidth>

12533 </
fõld
>

12534 <
fõld
>

12535 <
«me
>
RXNEIE
</name>

12536 <
des¸ùti⁄
>
RXNE
 
öãºu±
 
íabÀ
</description>

12537 <
bôOff£t
>5</bitOffset>

12538 <
bôWidth
>1</bitWidth>

12539 </
fõld
>

12540 <
fõld
>

12541 <
«me
>
IDLEIE
</name>

12542 <
des¸ùti⁄
>
IDLE
 
öãºu±
 
íabÀ
</description>

12543 <
bôOff£t
>4</bitOffset>

12544 <
bôWidth
>1</bitWidth>

12545 </
fõld
>

12546 <
fõld
>

12547 <
«me
>
TE
</name>

12548 <
des¸ùti⁄
>
Tønsmôãr
 
íabÀ
</description>

12549 <
bôOff£t
>3</bitOffset>

12550 <
bôWidth
>1</bitWidth>

12551 </
fõld
>

12552 <
fõld
>

12553 <
«me
>
RE
</name>

12554 <
des¸ùti⁄
>
Re˚ivî
 
íabÀ
</description>

12555 <
bôOff£t
>2</bitOffset>

12556 <
bôWidth
>1</bitWidth>

12557 </
fõld
>

12558 <
fõld
>

12559 <
«me
>
RWU
</name>

12560 <
des¸ùti⁄
>
Re˚ivî
 
wakeup
</description>

12561 <
bôOff£t
>1</bitOffset>

12562 <
bôWidth
>1</bitWidth>

12563 </
fõld
>

12564 <
fõld
>

12565 <
«me
>
SBK
</name>

12566 <
des¸ùti⁄
>
Síd
 </description>

12567 <
bôOff£t
>0</bitOffset>

12568 <
bôWidth
>1</bitWidth>

12569 </
fõld
>

12570 </
fõlds
>

12573 <
«me
>
CR2
</name>

12574 <
di•œyName
>
CR2
</displayName>

12575 <
des¸ùti⁄
>
C⁄åﬁ
 2</description>

12576 <
addªssOff£t
>0x10</addressOffset>

12577 <
size
>0x20</size>

12578 <
ac˚ss
>
ªad
-
wrôe
</access>

12579 <
ª£tVÆue
>0x0000</resetValue>

12580 <
fõlds
>

12581 <
fõld
>

12582 <
«me
>
LINEN
</name>

12583 <
des¸ùti⁄
>
LIN
 
mode
 
íabÀ
</description>

12584 <
bôOff£t
>14</bitOffset>

12585 <
bôWidth
>1</bitWidth>

12586 </
fõld
>

12587 <
fõld
>

12588 <
«me
>
STOP
</name>

12589 <
des¸ùti⁄
>
STOP
 
bôs
</description>

12590 <
bôOff£t
>12</bitOffset>

12591 <
bôWidth
>2</bitWidth>

12592 </
fõld
>

12593 <
fõld
>

12594 <
«me
>
CLKEN
</name>

12595 <
des¸ùti⁄
>
Clock
 
íabÀ
</description>

12596 <
bôOff£t
>11</bitOffset>

12597 <
bôWidth
>1</bitWidth>

12598 </
fõld
>

12599 <
fõld
>

12600 <
«me
>
CPOL
</name>

12601 <
des¸ùti⁄
>
Clock
 
pﬁ¨ôy
</description>

12602 <
bôOff£t
>10</bitOffset>

12603 <
bôWidth
>1</bitWidth>

12604 </
fõld
>

12605 <
fõld
>

12606 <
«me
>
CPHA
</name>

12607 <
des¸ùti⁄
>
Clock
 
pha£
</description>

12608 <
bôOff£t
>9</bitOffset>

12609 <
bôWidth
>1</bitWidth>

12610 </
fõld
>

12611 <
fõld
>

12612 <
«me
>
LBCL
</name>

12613 <
des¸ùti⁄
>
La°
 
bô
 
˛ock
 
pul£
</description>

12614 <
bôOff£t
>8</bitOffset>

12615 <
bôWidth
>1</bitWidth>

12616 </
fõld
>

12617 <
fõld
>

12618 <
«me
>
LBDIE
</name>

12619 <
des¸ùti⁄
>
LIN
  
dëe˘i⁄
 
öãºu±


12620 
íabÀ
</
des¸ùti⁄
>

12621 <
bôOff£t
>6</bitOffset>

12622 <
bôWidth
>1</bitWidth>

12623 </
fõld
>

12624 <
fõld
>

12625 <
«me
>
LBDL
</name>

12626 <
des¸ùti⁄
>
lö
  
dëe˘i⁄
 
Àngth
</description>

12627 <
bôOff£t
>5</bitOffset>

12628 <
bôWidth
>1</bitWidth>

12629 </
fõld
>

12630 <
fõld
>

12631 <
«me
>
ADD
</name>

12632 <
des¸ùti⁄
>
Addªss
 
of
 
the
 
USART
 
node
</description>

12633 <
bôOff£t
>0</bitOffset>

12634 <
bôWidth
>4</bitWidth>

12635 </
fõld
>

12636 </
fõlds
>

12639 <
«me
>
CR3
</name>

12640 <
di•œyName
>
CR3
</displayName>

12641 <
des¸ùti⁄
>
C⁄åﬁ
 3</description>

12642 <
addªssOff£t
>0x14</addressOffset>

12643 <
size
>0x20</size>

12644 <
ac˚ss
>
ªad
-
wrôe
</access>

12645 <
ª£tVÆue
>0x0000</resetValue>

12646 <
fõlds
>

12647 <
fõld
>

12648 <
«me
>
CTSIE
</name>

12649 <
des¸ùti⁄
>
CTS
 
öãºu±
 
íabÀ
</description>

12650 <
bôOff£t
>10</bitOffset>

12651 <
bôWidth
>1</bitWidth>

12652 </
fõld
>

12653 <
fõld
>

12654 <
«me
>
CTSE
</name>

12655 <
des¸ùti⁄
>
CTS
 
íabÀ
</description>

12656 <
bôOff£t
>9</bitOffset>

12657 <
bôWidth
>1</bitWidth>

12658 </
fõld
>

12659 <
fõld
>

12660 <
«me
>
RTSE
</name>

12661 <
des¸ùti⁄
>
RTS
 
íabÀ
</description>

12662 <
bôOff£t
>8</bitOffset>

12663 <
bôWidth
>1</bitWidth>

12664 </
fõld
>

12665 <
fõld
>

12666 <
«me
>
DMAT
</name>

12667 <
des¸ùti⁄
>
DMA
 
íabÀ
 
å™smôãr
</description>

12668 <
bôOff£t
>7</bitOffset>

12669 <
bôWidth
>1</bitWidth>

12670 </
fõld
>

12671 <
fõld
>

12672 <
«me
>
DMAR
</name>

12673 <
des¸ùti⁄
>
DMA
 
íabÀ
 
ª˚ivî
</description>

12674 <
bôOff£t
>6</bitOffset>

12675 <
bôWidth
>1</bitWidth>

12676 </
fõld
>

12677 <
fõld
>

12678 <
«me
>
SCEN
</name>

12679 <
des¸ùti⁄
>
Sm¨tˇrd
 
mode
 
íabÀ
</description>

12680 <
bôOff£t
>5</bitOffset>

12681 <
bôWidth
>1</bitWidth>

12682 </
fõld
>

12683 <
fõld
>

12684 <
«me
>
NACK
</name>

12685 <
des¸ùti⁄
>
Sm¨tˇrd
 
NACK
 
íabÀ
</description>

12686 <
bôOff£t
>4</bitOffset>

12687 <
bôWidth
>1</bitWidth>

12688 </
fõld
>

12689 <
fõld
>

12690 <
«me
>
HDSEL
</name>

12691 <
des¸ùti⁄
>
HÆf
-
du∂ex
 
£À˘i⁄
</description>

12692 <
bôOff£t
>3</bitOffset>

12693 <
bôWidth
>1</bitWidth>

12694 </
fõld
>

12695 <
fõld
>

12696 <
«me
>
IRLP
</name>

12697 <
des¸ùti⁄
>
IrDA
 
low
-
powî
</description>

12698 <
bôOff£t
>2</bitOffset>

12699 <
bôWidth
>1</bitWidth>

12700 </
fõld
>

12701 <
fõld
>

12702 <
«me
>
IREN
</name>

12703 <
des¸ùti⁄
>
IrDA
 
mode
 
íabÀ
</description>

12704 <
bôOff£t
>1</bitOffset>

12705 <
bôWidth
>1</bitWidth>

12706 </
fõld
>

12707 <
fõld
>

12708 <
«me
>
EIE
</name>

12709 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

12710 <
bôOff£t
>0</bitOffset>

12711 <
bôWidth
>1</bitWidth>

12712 </
fõld
>

12713 </
fõlds
>

12716 <
«me
>
GTPR
</name>

12717 <
di•œyName
>
GTPR
</displayName>

12718 <
des¸ùti⁄
>
Gu¨d
 
time
 
™d
 
¥esˇÀr


12719 </
des¸ùti⁄
>

12720 <
addªssOff£t
>0x18</addressOffset>

12721 <
size
>0x20</size>

12722 <
ac˚ss
>
ªad
-
wrôe
</access>

12723 <
ª£tVÆue
>0x0000</resetValue>

12724 <
fõlds
>

12725 <
fõld
>

12726 <
«me
>
GT
</name>

12727 <
des¸ùti⁄
>
Gu¨d
 
time
 
vÆue
</description>

12728 <
bôOff£t
>8</bitOffset>

12729 <
bôWidth
>8</bitWidth>

12730 </
fõld
>

12731 <
fõld
>

12732 <
«me
>
PSC
</name>

12733 <
des¸ùti⁄
>
PªsˇÀr
 
vÆue
</description>

12734 <
bôOff£t
>0</bitOffset>

12735 <
bôWidth
>8</bitWidth>

12736 </
fõld
>

12737 </
fõlds
>

12739 </
ªgi°îs
>

12740 </
≥rùhîÆ
>

12741 <
≥rùhîÆ
 
dîivedFrom
="USART1">

12742 <
«me
>
USART2
</name>

12743 <
ba£Addªss
>0x40004400</baseAddress>

12744 <
öãºu±
>

12745 <
«me
>
USART2_IRQ
</name>

12746 <
des¸ùti⁄
>
USART2
 
globÆ
 
öãºu±
</description>

12747 <
vÆue
>38</value>

12748 </
öãºu±
>

12749 </
≥rùhîÆ
>

12750 <
≥rùhîÆ
 
dîivedFrom
="USART1">

12751 <
«me
>
USART3
</name>

12752 <
ba£Addªss
>0x40004800</baseAddress>

12753 <
öãºu±
>

12754 <
«me
>
USART3_IRQ
</name>

12755 <
des¸ùti⁄
>
USART3
 
globÆ
 
öãºu±
</description>

12756 <
vÆue
>39</value>

12757 </
öãºu±
>

12758 </
≥rùhîÆ
>

12759 <
≥rùhîÆ
>

12760 <
«me
>
ADC1
</name>

12761 <
des¸ùti⁄
>
A«log
 
to
 
digôÆ
 
c⁄vîãr
</description>

12762 <
groupName
>
ADC
</groupName>

12763 <
ba£Addªss
>0x40012400</baseAddress>

12764 <
addªssBlock
>

12765 <
off£t
>0x0</offset>

12766 <
size
>0x400</size>

12767 <
ußge
>
ªgi°îs
</usage>

12768 </
addªssBlock
>

12769 <
öãºu±
>

12770 <
«me
>
ADC_IRQ
</name>

12771 <
des¸ùti⁄
>
ADC1
 
globÆ
 
öãºu±
</description>

12772 <
vÆue
>18</value>

12773 </
öãºu±
>

12774 <
ªgi°îs
>

12776 <
«me
>
SR
</name>

12777 <
di•œyName
>
SR
</displayName>

12778 <
des¸ùti⁄
>
°©us
 </description>

12779 <
addªssOff£t
>0x0</addressOffset>

12780 <
size
>0x20</size>

12781 <
ac˚ss
>
ªad
-
wrôe
</access>

12782 <
ª£tVÆue
>0x00000000</resetValue>

12783 <
fõlds
>

12784 <
fõld
>

12785 <
«me
>
STRT
</name>

12786 <
des¸ùti⁄
>
Reguœr
 
ch™√l
 
°¨t
 
Êag
</description>

12787 <
bôOff£t
>4</bitOffset>

12788 <
bôWidth
>1</bitWidth>

12789 </
fõld
>

12790 <
fõld
>

12791 <
«me
>
JSTRT
</name>

12792 <
des¸ùti⁄
>
Inje˘ed
 
ch™√l
 
°¨t


12793 
Êag
</
des¸ùti⁄
>

12794 <
bôOff£t
>3</bitOffset>

12795 <
bôWidth
>1</bitWidth>

12796 </
fõld
>

12797 <
fõld
>

12798 <
«me
>
JEOC
</name>

12799 <
des¸ùti⁄
>
Inje˘ed
 
ch™√l
 
íd
 
of


12800 
c⁄vîsi⁄
</
des¸ùti⁄
>

12801 <
bôOff£t
>2</bitOffset>

12802 <
bôWidth
>1</bitWidth>

12803 </
fõld
>

12804 <
fõld
>

12805 <
«me
>
EOC
</name>

12806 <
des¸ùti⁄
>
Reguœr
 
ch™√l
 
íd
 
of


12807 
c⁄vîsi⁄
</
des¸ùti⁄
>

12808 <
bôOff£t
>1</bitOffset>

12809 <
bôWidth
>1</bitWidth>

12810 </
fõld
>

12811 <
fõld
>

12812 <
«me
>
AWD
</name>

12813 <
des¸ùti⁄
>
A«log
 
w©chdog
 
Êag
</description>

12814 <
bôOff£t
>0</bitOffset>

12815 <
bôWidth
>1</bitWidth>

12816 </
fõld
>

12817 </
fõlds
>

12820 <
«me
>
CR1
</name>

12821 <
di•œyName
>
CR1
</displayName>

12822 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

12823 <
addªssOff£t
>0x4</addressOffset>

12824 <
size
>0x20</size>

12825 <
ac˚ss
>
ªad
-
wrôe
</access>

12826 <
ª£tVÆue
>0x00000000</resetValue>

12827 <
fõlds
>

12828 <
fõld
>

12829 <
«me
>
AWDEN
</name>

12830 <
des¸ùti⁄
>
A«log
 
w©chdog
 
íabÀ
 
⁄
 
ªguœr


12831 
ch™√ls
</
des¸ùti⁄
>

12832 <
bôOff£t
>23</bitOffset>

12833 <
bôWidth
>1</bitWidth>

12834 </
fõld
>

12835 <
fõld
>

12836 <
«me
>
JAWDEN
</name>

12837 <
des¸ùti⁄
>
A«log
 
w©chdog
 
íabÀ
 
⁄
 
öje˘ed


12838 
ch™√ls
</
des¸ùti⁄
>

12839 <
bôOff£t
>22</bitOffset>

12840 <
bôWidth
>1</bitWidth>

12841 </
fõld
>

12842 <
fõld
>

12843 <
«me
>
DUALMOD
</name>

12844 <
des¸ùti⁄
>
DuÆ
 
mode
 
£À˘i⁄
</description>

12845 <
bôOff£t
>16</bitOffset>

12846 <
bôWidth
>4</bitWidth>

12847 </
fõld
>

12848 <
fõld
>

12849 <
«me
>
DISCNUM
</name>

12850 <
des¸ùti⁄
>
Disc⁄töuous
 
mode
 
ch™√l


12851 
cou¡
</
des¸ùti⁄
>

12852 <
bôOff£t
>13</bitOffset>

12853 <
bôWidth
>3</bitWidth>

12854 </
fõld
>

12855 <
fõld
>

12856 <
«me
>
JDISCEN
</name>

12857 <
des¸ùti⁄
>
Disc⁄töuous
 
mode
 
⁄
 
öje˘ed


12858 
ch™√ls
</
des¸ùti⁄
>

12859 <
bôOff£t
>12</bitOffset>

12860 <
bôWidth
>1</bitWidth>

12861 </
fõld
>

12862 <
fõld
>

12863 <
«me
>
DISCEN
</name>

12864 <
des¸ùti⁄
>
Disc⁄töuous
 
mode
 
⁄
 
ªguœr


12865 
ch™√ls
</
des¸ùti⁄
>

12866 <
bôOff£t
>11</bitOffset>

12867 <
bôWidth
>1</bitWidth>

12868 </
fõld
>

12869 <
fõld
>

12870 <
«me
>
JAUTO
</name>

12871 <
des¸ùti⁄
>
Autom©ic
 
öje˘ed
 
group


12872 
c⁄vîsi⁄
</
des¸ùti⁄
>

12873 <
bôOff£t
>10</bitOffset>

12874 <
bôWidth
>1</bitWidth>

12875 </
fõld
>

12876 <
fõld
>

12877 <
«me
>
AWDSGL
</name>

12878 <
des¸ùti⁄
>
E«bÀ
 
the
 
w©chdog
 
⁄
 
a
 
sögÀ
 
ch™√l


12879 
ö
 
sˇn
 
mode
</
des¸ùti⁄
>

12880 <
bôOff£t
>9</bitOffset>

12881 <
bôWidth
>1</bitWidth>

12882 </
fõld
>

12883 <
fõld
>

12884 <
«me
>
SCAN
</name>

12885 <
des¸ùti⁄
>
Sˇn
 
mode
</description>

12886 <
bôOff£t
>8</bitOffset>

12887 <
bôWidth
>1</bitWidth>

12888 </
fõld
>

12889 <
fõld
>

12890 <
«me
>
JEOCIE
</name>

12891 <
des¸ùti⁄
>
I¡îru±
 
íabÀ
 
öje˘ed


12892 
ch™√ls
</
des¸ùti⁄
>

12893 <
bôOff£t
>7</bitOffset>

12894 <
bôWidth
>1</bitWidth>

12895 </
fõld
>

12896 <
fõld
>

12897 <
«me
>
AWDIE
</name>

12898 <
des¸ùti⁄
>
A«log
 
w©chdog
 
öãºu±


12899 
íabÀ
</
des¸ùti⁄
>

12900 <
bôOff£t
>6</bitOffset>

12901 <
bôWidth
>1</bitWidth>

12902 </
fõld
>

12903 <
fõld
>

12904 <
«me
>
EOCIE
</name>

12905 <
des¸ùti⁄
>
I¡îru±
 
íabÀ
 
EOC
</description>

12906 <
bôOff£t
>5</bitOffset>

12907 <
bôWidth
>1</bitWidth>

12908 </
fõld
>

12909 <
fõld
>

12910 <
«me
>
AWDCH
</name>

12911 <
des¸ùti⁄
>
A«log
 
w©chdog
 
ch™√l
 
£À˘


12912 
bôs
</
des¸ùti⁄
>

12913 <
bôOff£t
>0</bitOffset>

12914 <
bôWidth
>5</bitWidth>

12915 </
fõld
>

12916 </
fõlds
>

12919 <
«me
>
CR2
</name>

12920 <
di•œyName
>
CR2
</displayName>

12921 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

12922 <
addªssOff£t
>0x8</addressOffset>

12923 <
size
>0x20</size>

12924 <
ac˚ss
>
ªad
-
wrôe
</access>

12925 <
ª£tVÆue
>0x00000000</resetValue>

12926 <
fõlds
>

12927 <
fõld
>

12928 <
«me
>
TSVREFE
</name>

12929 <
des¸ùti⁄
>
Tem≥øtuª
 
£ns‹
 
™d
 
VREFINT


12930 
íabÀ
</
des¸ùti⁄
>

12931 <
bôOff£t
>23</bitOffset>

12932 <
bôWidth
>1</bitWidth>

12933 </
fõld
>

12934 <
fõld
>

12935 <
«me
>
SWSTART
</name>

12936 <
des¸ùti⁄
>
Sèπ
 
c⁄vîsi⁄
 
of
 
ªguœr


12937 
ch™√ls
</
des¸ùti⁄
>

12938 <
bôOff£t
>22</bitOffset>

12939 <
bôWidth
>1</bitWidth>

12940 </
fõld
>

12941 <
fõld
>

12942 <
«me
>
JSWSTART
</name>

12943 <
des¸ùti⁄
>
Sèπ
 
c⁄vîsi⁄
 
of
 
öje˘ed


12944 
ch™√ls
</
des¸ùti⁄
>

12945 <
bôOff£t
>21</bitOffset>

12946 <
bôWidth
>1</bitWidth>

12947 </
fõld
>

12948 <
fõld
>

12949 <
«me
>
EXTTRIG
</name>

12950 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
c⁄vîsi⁄
 
mode
 

12951 
ªguœr
 
ch™√ls
</
des¸ùti⁄
>

12952 <
bôOff£t
>20</bitOffset>

12953 <
bôWidth
>1</bitWidth>

12954 </
fõld
>

12955 <
fõld
>

12956 <
«me
>
EXTSEL
</name>

12957 <
des¸ùti⁄
>
Exã∫Æ
 
evít
 
£À˘
 
ªguœr


12958 
group
</
des¸ùti⁄
>

12959 <
bôOff£t
>17</bitOffset>

12960 <
bôWidth
>3</bitWidth>

12961 </
fõld
>

12962 <
fõld
>

12963 <
«me
>
JEXTTRIG
</name>

12964 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
c⁄vîsi⁄
 
mode
 

12965 
öje˘ed
 
ch™√ls
</
des¸ùti⁄
>

12966 <
bôOff£t
>15</bitOffset>

12967 <
bôWidth
>1</bitWidth>

12968 </
fõld
>

12969 <
fõld
>

12970 <
«me
>
JEXTSEL
</name>

12971 <
des¸ùti⁄
>
Exã∫Æ
 
evít
 
£À˘
 
öje˘ed


12972 
group
</
des¸ùti⁄
>

12973 <
bôOff£t
>12</bitOffset>

12974 <
bôWidth
>3</bitWidth>

12975 </
fõld
>

12976 <
fõld
>

12977 <
«me
>
ALIGN
</name>

12978 <
des¸ùti⁄
>
D©a
 
Æignmít
</description>

12979 <
bôOff£t
>11</bitOffset>

12980 <
bôWidth
>1</bitWidth>

12981 </
fõld
>

12982 <
fõld
>

12983 <
«me
>
DMA
</name>

12984 <
des¸ùti⁄
>
Dúe˘
 
mem‹y
 
ac˚ss
 
mode
</description>

12985 <
bôOff£t
>8</bitOffset>

12986 <
bôWidth
>1</bitWidth>

12987 </
fõld
>

12988 <
fõld
>

12989 <
«me
>
RSTCAL
</name>

12990 <
des¸ùti⁄
>
Re£t
 
ˇlibøti⁄
</description>

12991 <
bôOff£t
>3</bitOffset>

12992 <
bôWidth
>1</bitWidth>

12993 </
fõld
>

12994 <
fõld
>

12995 <
«me
>
CAL
</name>

12996 <
des¸ùti⁄
>
A
/
D
 
ˇlibøti⁄
</description>

12997 <
bôOff£t
>2</bitOffset>

12998 <
bôWidth
>1</bitWidth>

12999 </
fõld
>

13000 <
fõld
>

13001 <
«me
>
CONT
</name>

13002 <
des¸ùti⁄
>
C⁄töuous
 
c⁄vîsi⁄
</description>

13003 <
bôOff£t
>1</bitOffset>

13004 <
bôWidth
>1</bitWidth>

13005 </
fõld
>

13006 <
fõld
>

13007 <
«me
>
ADON
</name>

13008 <
des¸ùti⁄
>
A
/
D
 
c⁄vîãr
 
ON
 / 
OFF
</description>

13009 <
bôOff£t
>0</bitOffset>

13010 <
bôWidth
>1</bitWidth>

13011 </
fõld
>

13012 </
fõlds
>

13015 <
«me
>
SMPR1
</name>

13016 <
di•œyName
>
SMPR1
</displayName>

13017 <
des¸ùti⁄
>
ßm∂e
 
time
 1</description>

13018 <
addªssOff£t
>0xC</addressOffset>

13019 <
size
>0x20</size>

13020 <
ac˚ss
>
ªad
-
wrôe
</access>

13021 <
ª£tVÆue
>0x00000000</resetValue>

13022 <
fõlds
>

13023 <
fõld
>

13024 <
«me
>
SMP10
</name>

13025 <
des¸ùti⁄
>
Ch™√l
 10 
ßm∂e
 
time


13026 
£À˘i⁄
</
des¸ùti⁄
>

13027 <
bôOff£t
>0</bitOffset>

13028 <
bôWidth
>3</bitWidth>

13029 </
fõld
>

13030 <
fõld
>

13031 <
«me
>
SMP11
</name>

13032 <
des¸ùti⁄
>
Ch™√l
 11 
ßm∂e
 
time


13033 
£À˘i⁄
</
des¸ùti⁄
>

13034 <
bôOff£t
>3</bitOffset>

13035 <
bôWidth
>3</bitWidth>

13036 </
fõld
>

13037 <
fõld
>

13038 <
«me
>
SMP12
</name>

13039 <
des¸ùti⁄
>
Ch™√l
 12 
ßm∂e
 
time


13040 
£À˘i⁄
</
des¸ùti⁄
>

13041 <
bôOff£t
>6</bitOffset>

13042 <
bôWidth
>3</bitWidth>

13043 </
fõld
>

13044 <
fõld
>

13045 <
«me
>
SMP13
</name>

13046 <
des¸ùti⁄
>
Ch™√l
 13 
ßm∂e
 
time


13047 
£À˘i⁄
</
des¸ùti⁄
>

13048 <
bôOff£t
>9</bitOffset>

13049 <
bôWidth
>3</bitWidth>

13050 </
fõld
>

13051 <
fõld
>

13052 <
«me
>
SMP14
</name>

13053 <
des¸ùti⁄
>
Ch™√l
 14 
ßm∂e
 
time


13054 
£À˘i⁄
</
des¸ùti⁄
>

13055 <
bôOff£t
>12</bitOffset>

13056 <
bôWidth
>3</bitWidth>

13057 </
fõld
>

13058 <
fõld
>

13059 <
«me
>
SMP15
</name>

13060 <
des¸ùti⁄
>
Ch™√l
 15 
ßm∂e
 
time


13061 
£À˘i⁄
</
des¸ùti⁄
>

13062 <
bôOff£t
>15</bitOffset>

13063 <
bôWidth
>3</bitWidth>

13064 </
fõld
>

13065 <
fõld
>

13066 <
«me
>
SMP16
</name>

13067 <
des¸ùti⁄
>
Ch™√l
 16 
ßm∂e
 
time


13068 
£À˘i⁄
</
des¸ùti⁄
>

13069 <
bôOff£t
>18</bitOffset>

13070 <
bôWidth
>3</bitWidth>

13071 </
fõld
>

13072 <
fõld
>

13073 <
«me
>
SMP17
</name>

13074 <
des¸ùti⁄
>
Ch™√l
 17 
ßm∂e
 
time


13075 
£À˘i⁄
</
des¸ùti⁄
>

13076 <
bôOff£t
>21</bitOffset>

13077 <
bôWidth
>3</bitWidth>

13078 </
fõld
>

13079 </
fõlds
>

13082 <
«me
>
SMPR2
</name>

13083 <
di•œyName
>
SMPR2
</displayName>

13084 <
des¸ùti⁄
>
ßm∂e
 
time
 2</description>

13085 <
addªssOff£t
>0x10</addressOffset>

13086 <
size
>0x20</size>

13087 <
ac˚ss
>
ªad
-
wrôe
</access>

13088 <
ª£tVÆue
>0x00000000</resetValue>

13089 <
fõlds
>

13090 <
fõld
>

13091 <
«me
>
SMP0
</name>

13092 <
des¸ùti⁄
>
Ch™√l
 0 
ßm∂e
 
time


13093 
£À˘i⁄
</
des¸ùti⁄
>

13094 <
bôOff£t
>0</bitOffset>

13095 <
bôWidth
>3</bitWidth>

13096 </
fõld
>

13097 <
fõld
>

13098 <
«me
>
SMP1
</name>

13099 <
des¸ùti⁄
>
Ch™√l
 1 
ßm∂e
 
time


13100 
£À˘i⁄
</
des¸ùti⁄
>

13101 <
bôOff£t
>3</bitOffset>

13102 <
bôWidth
>3</bitWidth>

13103 </
fõld
>

13104 <
fõld
>

13105 <
«me
>
SMP2
</name>

13106 <
des¸ùti⁄
>
Ch™√l
 2 
ßm∂e
 
time


13107 
£À˘i⁄
</
des¸ùti⁄
>

13108 <
bôOff£t
>6</bitOffset>

13109 <
bôWidth
>3</bitWidth>

13110 </
fõld
>

13111 <
fõld
>

13112 <
«me
>
SMP3
</name>

13113 <
des¸ùti⁄
>
Ch™√l
 3 
ßm∂e
 
time


13114 
£À˘i⁄
</
des¸ùti⁄
>

13115 <
bôOff£t
>9</bitOffset>

13116 <
bôWidth
>3</bitWidth>

13117 </
fõld
>

13118 <
fõld
>

13119 <
«me
>
SMP4
</name>

13120 <
des¸ùti⁄
>
Ch™√l
 4 
ßm∂e
 
time


13121 
£À˘i⁄
</
des¸ùti⁄
>

13122 <
bôOff£t
>12</bitOffset>

13123 <
bôWidth
>3</bitWidth>

13124 </
fõld
>

13125 <
fõld
>

13126 <
«me
>
SMP5
</name>

13127 <
des¸ùti⁄
>
Ch™√l
 5 
ßm∂e
 
time


13128 
£À˘i⁄
</
des¸ùti⁄
>

13129 <
bôOff£t
>15</bitOffset>

13130 <
bôWidth
>3</bitWidth>

13131 </
fõld
>

13132 <
fõld
>

13133 <
«me
>
SMP6
</name>

13134 <
des¸ùti⁄
>
Ch™√l
 6 
ßm∂e
 
time


13135 
£À˘i⁄
</
des¸ùti⁄
>

13136 <
bôOff£t
>18</bitOffset>

13137 <
bôWidth
>3</bitWidth>

13138 </
fõld
>

13139 <
fõld
>

13140 <
«me
>
SMP7
</name>

13141 <
des¸ùti⁄
>
Ch™√l
 7 
ßm∂e
 
time


13142 
£À˘i⁄
</
des¸ùti⁄
>

13143 <
bôOff£t
>21</bitOffset>

13144 <
bôWidth
>3</bitWidth>

13145 </
fõld
>

13146 <
fõld
>

13147 <
«me
>
SMP8
</name>

13148 <
des¸ùti⁄
>
Ch™√l
 8 
ßm∂e
 
time


13149 
£À˘i⁄
</
des¸ùti⁄
>

13150 <
bôOff£t
>24</bitOffset>

13151 <
bôWidth
>3</bitWidth>

13152 </
fõld
>

13153 <
fõld
>

13154 <
«me
>
SMP9
</name>

13155 <
des¸ùti⁄
>
Ch™√l
 9 
ßm∂e
 
time


13156 
£À˘i⁄
</
des¸ùti⁄
>

13157 <
bôOff£t
>27</bitOffset>

13158 <
bôWidth
>3</bitWidth>

13159 </
fõld
>

13160 </
fõlds
>

13163 <
«me
>
JOFR1
</name>

13164 <
di•œyName
>
JOFR1
</displayName>

13165 <
des¸ùti⁄
>
öje˘ed
 
ch™√l
 
d©a
 
off£t
 

13166 
x
</
des¸ùti⁄
>

13167 <
addªssOff£t
>0x14</addressOffset>

13168 <
size
>0x20</size>

13169 <
ac˚ss
>
ªad
-
wrôe
</access>

13170 <
ª£tVÆue
>0x00000000</resetValue>

13171 <
fõlds
>

13172 <
fõld
>

13173 <
«me
>
JOFFSET1
</name>

13174 <
des¸ùti⁄
>
D©a
 
off£t
 
öje˘ed
 
ch™√l


13175 
x
</
des¸ùti⁄
>

13176 <
bôOff£t
>0</bitOffset>

13177 <
bôWidth
>12</bitWidth>

13178 </
fõld
>

13179 </
fõlds
>

13182 <
«me
>
JOFR2
</name>

13183 <
di•œyName
>
JOFR2
</displayName>

13184 <
des¸ùti⁄
>
öje˘ed
 
ch™√l
 
d©a
 
off£t
 

13185 
x
</
des¸ùti⁄
>

13186 <
addªssOff£t
>0x18</addressOffset>

13187 <
size
>0x20</size>

13188 <
ac˚ss
>
ªad
-
wrôe
</access>

13189 <
ª£tVÆue
>0x00000000</resetValue>

13190 <
fõlds
>

13191 <
fõld
>

13192 <
«me
>
JOFFSET2
</name>

13193 <
des¸ùti⁄
>
D©a
 
off£t
 
öje˘ed
 
ch™√l


13194 
x
</
des¸ùti⁄
>

13195 <
bôOff£t
>0</bitOffset>

13196 <
bôWidth
>12</bitWidth>

13197 </
fõld
>

13198 </
fõlds
>

13201 <
«me
>
JOFR3
</name>

13202 <
di•œyName
>
JOFR3
</displayName>

13203 <
des¸ùti⁄
>
öje˘ed
 
ch™√l
 
d©a
 
off£t
 

13204 
x
</
des¸ùti⁄
>

13205 <
addªssOff£t
>0x1C</addressOffset>

13206 <
size
>0x20</size>

13207 <
ac˚ss
>
ªad
-
wrôe
</access>

13208 <
ª£tVÆue
>0x00000000</resetValue>

13209 <
fõlds
>

13210 <
fõld
>

13211 <
«me
>
JOFFSET3
</name>

13212 <
des¸ùti⁄
>
D©a
 
off£t
 
öje˘ed
 
ch™√l


13213 
x
</
des¸ùti⁄
>

13214 <
bôOff£t
>0</bitOffset>

13215 <
bôWidth
>12</bitWidth>

13216 </
fõld
>

13217 </
fõlds
>

13220 <
«me
>
JOFR4
</name>

13221 <
di•œyName
>
JOFR4
</displayName>

13222 <
des¸ùti⁄
>
öje˘ed
 
ch™√l
 
d©a
 
off£t
 

13223 
x
</
des¸ùti⁄
>

13224 <
addªssOff£t
>0x20</addressOffset>

13225 <
size
>0x20</size>

13226 <
ac˚ss
>
ªad
-
wrôe
</access>

13227 <
ª£tVÆue
>0x00000000</resetValue>

13228 <
fõlds
>

13229 <
fõld
>

13230 <
«me
>
JOFFSET4
</name>

13231 <
des¸ùti⁄
>
D©a
 
off£t
 
öje˘ed
 
ch™√l


13232 
x
</
des¸ùti⁄
>

13233 <
bôOff£t
>0</bitOffset>

13234 <
bôWidth
>12</bitWidth>

13235 </
fõld
>

13236 </
fõlds
>

13239 <
«me
>
HTR
</name>

13240 <
di•œyName
>
HTR
</displayName>

13241 <
des¸ùti⁄
>
w©chdog
 
highî
 
thªshﬁd


13242 </
des¸ùti⁄
>

13243 <
addªssOff£t
>0x24</addressOffset>

13244 <
size
>0x20</size>

13245 <
ac˚ss
>
ªad
-
wrôe
</access>

13246 <
ª£tVÆue
>0x00000FFF</resetValue>

13247 <
fõlds
>

13248 <
fõld
>

13249 <
«me
>
HT
</name>

13250 <
des¸ùti⁄
>
A«log
 
w©chdog
 
highî


13251 
thªshﬁd
</
des¸ùti⁄
>

13252 <
bôOff£t
>0</bitOffset>

13253 <
bôWidth
>12</bitWidth>

13254 </
fõld
>

13255 </
fõlds
>

13258 <
«me
>
LTR
</name>

13259 <
di•œyName
>
LTR
</displayName>

13260 <
des¸ùti⁄
>
w©chdog
 
lowî
 
thªshﬁd


13261 </
des¸ùti⁄
>

13262 <
addªssOff£t
>0x28</addressOffset>

13263 <
size
>0x20</size>

13264 <
ac˚ss
>
ªad
-
wrôe
</access>

13265 <
ª£tVÆue
>0x00000000</resetValue>

13266 <
fõlds
>

13267 <
fõld
>

13268 <
«me
>
LT
</name>

13269 <
des¸ùti⁄
>
A«log
 
w©chdog
 
lowî


13270 
thªshﬁd
</
des¸ùti⁄
>

13271 <
bôOff£t
>0</bitOffset>

13272 <
bôWidth
>12</bitWidth>

13273 </
fõld
>

13274 </
fõlds
>

13277 <
«me
>
SQR1
</name>

13278 <
di•œyName
>
SQR1
</displayName>

13279 <
des¸ùti⁄
>
ªguœr
 
£quí˚
 1</description>

13280 <
addªssOff£t
>0x2C</addressOffset>

13281 <
size
>0x20</size>

13282 <
ac˚ss
>
ªad
-
wrôe
</access>

13283 <
ª£tVÆue
>0x00000000</resetValue>

13284 <
fõlds
>

13285 <
fõld
>

13286 <
«me
>
L
</name>

13287 <
des¸ùti⁄
>
Reguœr
 
ch™√l
 
£quí˚


13288 
Àngth
</
des¸ùti⁄
>

13289 <
bôOff£t
>20</bitOffset>

13290 <
bôWidth
>4</bitWidth>

13291 </
fõld
>

13292 <
fõld
>

13293 <
«me
>
SQ16
</name>

13294 <
des¸ùti⁄
>16
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13295 
£quí˚
</
des¸ùti⁄
>

13296 <
bôOff£t
>15</bitOffset>

13297 <
bôWidth
>5</bitWidth>

13298 </
fõld
>

13299 <
fõld
>

13300 <
«me
>
SQ15
</name>

13301 <
des¸ùti⁄
>15
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13302 
£quí˚
</
des¸ùti⁄
>

13303 <
bôOff£t
>10</bitOffset>

13304 <
bôWidth
>5</bitWidth>

13305 </
fõld
>

13306 <
fõld
>

13307 <
«me
>
SQ14
</name>

13308 <
des¸ùti⁄
>14
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13309 
£quí˚
</
des¸ùti⁄
>

13310 <
bôOff£t
>5</bitOffset>

13311 <
bôWidth
>5</bitWidth>

13312 </
fõld
>

13313 <
fõld
>

13314 <
«me
>
SQ13
</name>

13315 <
des¸ùti⁄
>13
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13316 
£quí˚
</
des¸ùti⁄
>

13317 <
bôOff£t
>0</bitOffset>

13318 <
bôWidth
>5</bitWidth>

13319 </
fõld
>

13320 </
fõlds
>

13323 <
«me
>
SQR2
</name>

13324 <
di•œyName
>
SQR2
</displayName>

13325 <
des¸ùti⁄
>
ªguœr
 
£quí˚
 2</description>

13326 <
addªssOff£t
>0x30</addressOffset>

13327 <
size
>0x20</size>

13328 <
ac˚ss
>
ªad
-
wrôe
</access>

13329 <
ª£tVÆue
>0x00000000</resetValue>

13330 <
fõlds
>

13331 <
fõld
>

13332 <
«me
>
SQ12
</name>

13333 <
des¸ùti⁄
>12
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13334 
£quí˚
</
des¸ùti⁄
>

13335 <
bôOff£t
>25</bitOffset>

13336 <
bôWidth
>5</bitWidth>

13337 </
fõld
>

13338 <
fõld
>

13339 <
«me
>
SQ11
</name>

13340 <
des¸ùti⁄
>11
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13341 
£quí˚
</
des¸ùti⁄
>

13342 <
bôOff£t
>20</bitOffset>

13343 <
bôWidth
>5</bitWidth>

13344 </
fõld
>

13345 <
fõld
>

13346 <
«me
>
SQ10
</name>

13347 <
des¸ùti⁄
>10
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13348 
£quí˚
</
des¸ùti⁄
>

13349 <
bôOff£t
>15</bitOffset>

13350 <
bôWidth
>5</bitWidth>

13351 </
fõld
>

13352 <
fõld
>

13353 <
«me
>
SQ9
</name>

13354 <
des¸ùti⁄
>9
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13355 
£quí˚
</
des¸ùti⁄
>

13356 <
bôOff£t
>10</bitOffset>

13357 <
bôWidth
>5</bitWidth>

13358 </
fõld
>

13359 <
fõld
>

13360 <
«me
>
SQ8
</name>

13361 <
des¸ùti⁄
>8
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13362 
£quí˚
</
des¸ùti⁄
>

13363 <
bôOff£t
>5</bitOffset>

13364 <
bôWidth
>5</bitWidth>

13365 </
fõld
>

13366 <
fõld
>

13367 <
«me
>
SQ7
</name>

13368 <
des¸ùti⁄
>7
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13369 
£quí˚
</
des¸ùti⁄
>

13370 <
bôOff£t
>0</bitOffset>

13371 <
bôWidth
>5</bitWidth>

13372 </
fõld
>

13373 </
fõlds
>

13376 <
«me
>
SQR3
</name>

13377 <
di•œyName
>
SQR3
</displayName>

13378 <
des¸ùti⁄
>
ªguœr
 
£quí˚
 3</description>

13379 <
addªssOff£t
>0x34</addressOffset>

13380 <
size
>0x20</size>

13381 <
ac˚ss
>
ªad
-
wrôe
</access>

13382 <
ª£tVÆue
>0x00000000</resetValue>

13383 <
fõlds
>

13384 <
fõld
>

13385 <
«me
>
SQ6
</name>

13386 <
des¸ùti⁄
>6
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13387 
£quí˚
</
des¸ùti⁄
>

13388 <
bôOff£t
>25</bitOffset>

13389 <
bôWidth
>5</bitWidth>

13390 </
fõld
>

13391 <
fõld
>

13392 <
«me
>
SQ5
</name>

13393 <
des¸ùti⁄
>5
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13394 
£quí˚
</
des¸ùti⁄
>

13395 <
bôOff£t
>20</bitOffset>

13396 <
bôWidth
>5</bitWidth>

13397 </
fõld
>

13398 <
fõld
>

13399 <
«me
>
SQ4
</name>

13400 <
des¸ùti⁄
>4
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


13401 
£quí˚
</
des¸ùti⁄
>

13402 <
bôOff£t
>15</bitOffset>

13403 <
bôWidth
>5</bitWidth>

13404 </
fõld
>

13405 <
fõld
>

13406 <
«me
>
SQ3
</name>

13407 <
des¸ùti⁄
>3
rd
 
c⁄vîsi⁄
 
ö
 
ªguœr


13408 
£quí˚
</
des¸ùti⁄
>

13409 <
bôOff£t
>10</bitOffset>

13410 <
bôWidth
>5</bitWidth>

13411 </
fõld
>

13412 <
fõld
>

13413 <
«me
>
SQ2
</name>

13414 <
des¸ùti⁄
>2
nd
 
c⁄vîsi⁄
 
ö
 
ªguœr


13415 
£quí˚
</
des¸ùti⁄
>

13416 <
bôOff£t
>5</bitOffset>

13417 <
bôWidth
>5</bitWidth>

13418 </
fõld
>

13419 <
fõld
>

13420 <
«me
>
SQ1
</name>

13421 <
des¸ùti⁄
>1
°
 
c⁄vîsi⁄
 
ö
 
ªguœr


13422 
£quí˚
</
des¸ùti⁄
>

13423 <
bôOff£t
>0</bitOffset>

13424 <
bôWidth
>5</bitWidth>

13425 </
fõld
>

13426 </
fõlds
>

13429 <
«me
>
JSQR
</name>

13430 <
di•œyName
>
JSQR
</displayName>

13431 <
des¸ùti⁄
>
öje˘ed
 
£quí˚
 </description>

13432 <
addªssOff£t
>0x38</addressOffset>

13433 <
size
>0x20</size>

13434 <
ac˚ss
>
ªad
-
wrôe
</access>

13435 <
ª£tVÆue
>0x00000000</resetValue>

13436 <
fõlds
>

13437 <
fõld
>

13438 <
«me
>
JL
</name>

13439 <
des¸ùti⁄
>
Inje˘ed
 
£quí˚
 
Àngth
</description>

13440 <
bôOff£t
>20</bitOffset>

13441 <
bôWidth
>2</bitWidth>

13442 </
fõld
>

13443 <
fõld
>

13444 <
«me
>
JSQ4
</name>

13445 <
des¸ùti⁄
>4
th
 
c⁄vîsi⁄
 
ö
 
öje˘ed


13446 
£quí˚
</
des¸ùti⁄
>

13447 <
bôOff£t
>15</bitOffset>

13448 <
bôWidth
>5</bitWidth>

13449 </
fõld
>

13450 <
fõld
>

13451 <
«me
>
JSQ3
</name>

13452 <
des¸ùti⁄
>3
rd
 
c⁄vîsi⁄
 
ö
 
öje˘ed


13453 
£quí˚
</
des¸ùti⁄
>

13454 <
bôOff£t
>10</bitOffset>

13455 <
bôWidth
>5</bitWidth>

13456 </
fõld
>

13457 <
fõld
>

13458 <
«me
>
JSQ2
</name>

13459 <
des¸ùti⁄
>2
nd
 
c⁄vîsi⁄
 
ö
 
öje˘ed


13460 
£quí˚
</
des¸ùti⁄
>

13461 <
bôOff£t
>5</bitOffset>

13462 <
bôWidth
>5</bitWidth>

13463 </
fõld
>

13464 <
fõld
>

13465 <
«me
>
JSQ1
</name>

13466 <
des¸ùti⁄
>1
°
 
c⁄vîsi⁄
 
ö
 
öje˘ed


13467 
£quí˚
</
des¸ùti⁄
>

13468 <
bôOff£t
>0</bitOffset>

13469 <
bôWidth
>5</bitWidth>

13470 </
fõld
>

13471 </
fõlds
>

13474 <
«me
>
JDR1
</name>

13475 <
di•œyName
>
JDR1
</displayName>

13476 <
des¸ùti⁄
>
öje˘ed
 
d©a
 
x
</description>

13477 <
addªssOff£t
>0x3C</addressOffset>

13478 <
size
>0x20</size>

13479 <
ac˚ss
>
ªad
-
⁄ly
</access>

13480 <
ª£tVÆue
>0x00000000</resetValue>

13481 <
fõlds
>

13482 <
fõld
>

13483 <
«me
>
JDATA
</name>

13484 <
des¸ùti⁄
>
Inje˘ed
 
d©a
</description>

13485 <
bôOff£t
>0</bitOffset>

13486 <
bôWidth
>16</bitWidth>

13487 </
fõld
>

13488 </
fõlds
>

13491 <
«me
>
JDR2
</name>

13492 <
di•œyName
>
JDR2
</displayName>

13493 <
des¸ùti⁄
>
öje˘ed
 
d©a
 
x
</description>

13494 <
addªssOff£t
>0x40</addressOffset>

13495 <
size
>0x20</size>

13496 <
ac˚ss
>
ªad
-
⁄ly
</access>

13497 <
ª£tVÆue
>0x00000000</resetValue>

13498 <
fõlds
>

13499 <
fõld
>

13500 <
«me
>
JDATA
</name>

13501 <
des¸ùti⁄
>
Inje˘ed
 
d©a
</description>

13502 <
bôOff£t
>0</bitOffset>

13503 <
bôWidth
>16</bitWidth>

13504 </
fõld
>

13505 </
fõlds
>

13508 <
«me
>
JDR3
</name>

13509 <
di•œyName
>
JDR3
</displayName>

13510 <
des¸ùti⁄
>
öje˘ed
 
d©a
 
x
</description>

13511 <
addªssOff£t
>0x44</addressOffset>

13512 <
size
>0x20</size>

13513 <
ac˚ss
>
ªad
-
⁄ly
</access>

13514 <
ª£tVÆue
>0x00000000</resetValue>

13515 <
fõlds
>

13516 <
fõld
>

13517 <
«me
>
JDATA
</name>

13518 <
des¸ùti⁄
>
Inje˘ed
 
d©a
</description>

13519 <
bôOff£t
>0</bitOffset>

13520 <
bôWidth
>16</bitWidth>

13521 </
fõld
>

13522 </
fõlds
>

13525 <
«me
>
JDR4
</name>

13526 <
di•œyName
>
JDR4
</displayName>

13527 <
des¸ùti⁄
>
öje˘ed
 
d©a
 
x
</description>

13528 <
addªssOff£t
>0x48</addressOffset>

13529 <
size
>0x20</size>

13530 <
ac˚ss
>
ªad
-
⁄ly
</access>

13531 <
ª£tVÆue
>0x00000000</resetValue>

13532 <
fõlds
>

13533 <
fõld
>

13534 <
«me
>
JDATA
</name>

13535 <
des¸ùti⁄
>
Inje˘ed
 
d©a
</description>

13536 <
bôOff£t
>0</bitOffset>

13537 <
bôWidth
>16</bitWidth>

13538 </
fõld
>

13539 </
fõlds
>

13542 <
«me
>
DR
</name>

13543 <
di•œyName
>
DR
</displayName>

13544 <
des¸ùti⁄
>
ªguœr
 
d©a
 </description>

13545 <
addªssOff£t
>0x4C</addressOffset>

13546 <
size
>0x20</size>

13547 <
ac˚ss
>
ªad
-
⁄ly
</access>

13548 <
ª£tVÆue
>0x00000000</resetValue>

13549 <
fõlds
>

13550 <
fõld
>

13551 <
«me
>
DATA
</name>

13552 <
des¸ùti⁄
>
Reguœr
 
d©a
</description>

13553 <
bôOff£t
>0</bitOffset>

13554 <
bôWidth
>16</bitWidth>

13555 </
fõld
>

13556 <
fõld
>

13557 <
«me
>
ADC2DATA
</name>

13558 <
des¸ùti⁄
>
ADC2
 
d©a
</description>

13559 <
bôOff£t
>16</bitOffset>

13560 <
bôWidth
>16</bitWidth>

13561 </
fõld
>

13562 </
fõlds
>

13564 </
ªgi°îs
>

13565 </
≥rùhîÆ
>

13566 <
≥rùhîÆ
>

13567 <
«me
>
ADC2
</name>

13568 <
des¸ùti⁄
>
A«log
 
to
 
digôÆ
 
c⁄vîãr
</description>

13569 <
groupName
>
ADC
</groupName>

13570 <
ba£Addªss
>0x40012800</baseAddress>

13571 <
addªssBlock
>

13572 <
off£t
>0x0</offset>

13573 <
size
>0x400</size>

13574 <
ußge
>
ªgi°îs
</usage>

13575 </
addªssBlock
>

13576 <
öãºu±
>

13577 <
«me
>
ADC_IRQ
</name>

13578 <
des¸ùti⁄
>
ADC2
 
globÆ
 
öãºu±
</description>

13579 <
vÆue
>18</value>

13580 </
öãºu±
>

13581 <
ªgi°îs
>

13583 <
«me
>
SR
</name>

13584 <
di•œyName
>
SR
</displayName>

13585 <
des¸ùti⁄
>
°©us
 </description>

13586 <
addªssOff£t
>0x0</addressOffset>

13587 <
size
>0x20</size>

13588 <
ac˚ss
>
ªad
-
wrôe
</access>

13589 <
ª£tVÆue
>0x00000000</resetValue>

13590 <
fõlds
>

13591 <
fõld
>

13592 <
«me
>
STRT
</name>

13593 <
des¸ùti⁄
>
Reguœr
 
ch™√l
 
°¨t
 
Êag
</description>

13594 <
bôOff£t
>4</bitOffset>

13595 <
bôWidth
>1</bitWidth>

13596 </
fõld
>

13597 <
fõld
>

13598 <
«me
>
JSTRT
</name>

13599 <
des¸ùti⁄
>
Inje˘ed
 
ch™√l
 
°¨t


13600 
Êag
</
des¸ùti⁄
>

13601 <
bôOff£t
>3</bitOffset>

13602 <
bôWidth
>1</bitWidth>

13603 </
fõld
>

13604 <
fõld
>

13605 <
«me
>
JEOC
</name>

13606 <
des¸ùti⁄
>
Inje˘ed
 
ch™√l
 
íd
 
of


13607 
c⁄vîsi⁄
</
des¸ùti⁄
>

13608 <
bôOff£t
>2</bitOffset>

13609 <
bôWidth
>1</bitWidth>

13610 </
fõld
>

13611 <
fõld
>

13612 <
«me
>
EOC
</name>

13613 <
des¸ùti⁄
>
Reguœr
 
ch™√l
 
íd
 
of


13614 
c⁄vîsi⁄
</
des¸ùti⁄
>

13615 <
bôOff£t
>1</bitOffset>

13616 <
bôWidth
>1</bitWidth>

13617 </
fõld
>

13618 <
fõld
>

13619 <
«me
>
AWD
</name>

13620 <
des¸ùti⁄
>
A«log
 
w©chdog
 
Êag
</description>

13621 <
bôOff£t
>0</bitOffset>

13622 <
bôWidth
>1</bitWidth>

13623 </
fõld
>

13624 </
fõlds
>

13627 <
«me
>
CR1
</name>

13628 <
di•œyName
>
CR1
</displayName>

13629 <
des¸ùti⁄
>
c⁄åﬁ
 1</description>

13630 <
addªssOff£t
>0x4</addressOffset>

13631 <
size
>0x20</size>

13632 <
ac˚ss
>
ªad
-
wrôe
</access>

13633 <
ª£tVÆue
>0x00000000</resetValue>

13634 <
fõlds
>

13635 <
fõld
>

13636 <
«me
>
AWDEN
</name>

13637 <
des¸ùti⁄
>
A«log
 
w©chdog
 
íabÀ
 
⁄
 
ªguœr


13638 
ch™√ls
</
des¸ùti⁄
>

13639 <
bôOff£t
>23</bitOffset>

13640 <
bôWidth
>1</bitWidth>

13641 </
fõld
>

13642 <
fõld
>

13643 <
«me
>
JAWDEN
</name>

13644 <
des¸ùti⁄
>
A«log
 
w©chdog
 
íabÀ
 
⁄
 
öje˘ed


13645 
ch™√ls
</
des¸ùti⁄
>

13646 <
bôOff£t
>22</bitOffset>

13647 <
bôWidth
>1</bitWidth>

13648 </
fõld
>

13649 <
fõld
>

13650 <
«me
>
DISCNUM
</name>

13651 <
des¸ùti⁄
>
Disc⁄töuous
 
mode
 
ch™√l


13652 
cou¡
</
des¸ùti⁄
>

13653 <
bôOff£t
>13</bitOffset>

13654 <
bôWidth
>3</bitWidth>

13655 </
fõld
>

13656 <
fõld
>

13657 <
«me
>
JDISCEN
</name>

13658 <
des¸ùti⁄
>
Disc⁄töuous
 
mode
 
⁄
 
öje˘ed


13659 
ch™√ls
</
des¸ùti⁄
>

13660 <
bôOff£t
>12</bitOffset>

13661 <
bôWidth
>1</bitWidth>

13662 </
fõld
>

13663 <
fõld
>

13664 <
«me
>
DISCEN
</name>

13665 <
des¸ùti⁄
>
Disc⁄töuous
 
mode
 
⁄
 
ªguœr


13666 
ch™√ls
</
des¸ùti⁄
>

13667 <
bôOff£t
>11</bitOffset>

13668 <
bôWidth
>1</bitWidth>

13669 </
fõld
>

13670 <
fõld
>

13671 <
«me
>
JAUTO
</name>

13672 <
des¸ùti⁄
>
Autom©ic
 
öje˘ed
 
group


13673 
c⁄vîsi⁄
</
des¸ùti⁄
>

13674 <
bôOff£t
>10</bitOffset>

13675 <
bôWidth
>1</bitWidth>

13676 </
fõld
>

13677 <
fõld
>

13678 <
«me
>
AWDSGL
</name>

13679 <
des¸ùti⁄
>
E«bÀ
 
the
 
w©chdog
 
⁄
 
a
 
sögÀ
 
ch™√l


13680 
ö
 
sˇn
 
mode
</
des¸ùti⁄
>

13681 <
bôOff£t
>9</bitOffset>

13682 <
bôWidth
>1</bitWidth>

13683 </
fõld
>

13684 <
fõld
>

13685 <
«me
>
SCAN
</name>

13686 <
des¸ùti⁄
>
Sˇn
 
mode
</description>

13687 <
bôOff£t
>8</bitOffset>

13688 <
bôWidth
>1</bitWidth>

13689 </
fõld
>

13690 <
fõld
>

13691 <
«me
>
JEOCIE
</name>

13692 <
des¸ùti⁄
>
I¡îru±
 
íabÀ
 
öje˘ed


13693 
ch™√ls
</
des¸ùti⁄
>

13694 <
bôOff£t
>7</bitOffset>

13695 <
bôWidth
>1</bitWidth>

13696 </
fõld
>

13697 <
fõld
>

13698 <
«me
>
AWDIE
</name>

13699 <
des¸ùti⁄
>
A«log
 
w©chdog
 
öãºu±


13700 
íabÀ
</
des¸ùti⁄
>

13701 <
bôOff£t
>6</bitOffset>

13702 <
bôWidth
>1</bitWidth>

13703 </
fõld
>

13704 <
fõld
>

13705 <
«me
>
EOCIE
</name>

13706 <
des¸ùti⁄
>
I¡îru±
 
íabÀ
 
EOC
</description>

13707 <
bôOff£t
>5</bitOffset>

13708 <
bôWidth
>1</bitWidth>

13709 </
fõld
>

13710 <
fõld
>

13711 <
«me
>
AWDCH
</name>

13712 <
des¸ùti⁄
>
A«log
 
w©chdog
 
ch™√l
 
£À˘


13713 
bôs
</
des¸ùti⁄
>

13714 <
bôOff£t
>0</bitOffset>

13715 <
bôWidth
>5</bitWidth>

13716 </
fõld
>

13717 </
fõlds
>

13720 <
«me
>
CR2
</name>

13721 <
di•œyName
>
CR2
</displayName>

13722 <
des¸ùti⁄
>
c⁄åﬁ
 2</description>

13723 <
addªssOff£t
>0x8</addressOffset>

13724 <
size
>0x20</size>

13725 <
ac˚ss
>
ªad
-
wrôe
</access>

13726 <
ª£tVÆue
>0x00000000</resetValue>

13727 <
fõlds
>

13728 <
fõld
>

13729 <
«me
>
TSVREFE
</name>

13730 <
des¸ùti⁄
>
Tem≥øtuª
 
£ns‹
 
™d
 
VREFINT


13731 
íabÀ
</
des¸ùti⁄
>

13732 <
bôOff£t
>23</bitOffset>

13733 <
bôWidth
>1</bitWidth>

13734 </
fõld
>

13735 <
fõld
>

13736 <
«me
>
SWSTART
</name>

13737 <
des¸ùti⁄
>
Sèπ
 
c⁄vîsi⁄
 
of
 
ªguœr


13738 
ch™√ls
</
des¸ùti⁄
>

13739 <
bôOff£t
>22</bitOffset>

13740 <
bôWidth
>1</bitWidth>

13741 </
fõld
>

13742 <
fõld
>

13743 <
«me
>
JSWSTART
</name>

13744 <
des¸ùti⁄
>
Sèπ
 
c⁄vîsi⁄
 
of
 
öje˘ed


13745 
ch™√ls
</
des¸ùti⁄
>

13746 <
bôOff£t
>21</bitOffset>

13747 <
bôWidth
>1</bitWidth>

13748 </
fõld
>

13749 <
fõld
>

13750 <
«me
>
EXTTRIG
</name>

13751 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
c⁄vîsi⁄
 
mode
 

13752 
ªguœr
 
ch™√ls
</
des¸ùti⁄
>

13753 <
bôOff£t
>20</bitOffset>

13754 <
bôWidth
>1</bitWidth>

13755 </
fõld
>

13756 <
fõld
>

13757 <
«me
>
EXTSEL
</name>

13758 <
des¸ùti⁄
>
Exã∫Æ
 
evít
 
£À˘
 
ªguœr


13759 
group
</
des¸ùti⁄
>

13760 <
bôOff£t
>17</bitOffset>

13761 <
bôWidth
>3</bitWidth>

13762 </
fõld
>

13763 <
fõld
>

13764 <
«me
>
JEXTTRIG
</name>

13765 <
des¸ùti⁄
>
Exã∫Æ
 
åiggî
 
c⁄vîsi⁄
 
mode
 

13766 
öje˘ed
 
ch™√ls
</
des¸ùti⁄
>

13767 <
bôOff£t
>15</bitOffset>

13768 <
bôWidth
>1</bitWidth>

13769 </
fõld
>

13770 <
fõld
>

13771 <
«me
>
JEXTSEL
</name>

13772 <
des¸ùti⁄
>
Exã∫Æ
 
evít
 
£À˘
 
öje˘ed


13773 
group
</
des¸ùti⁄
>

13774 <
bôOff£t
>12</bitOffset>

13775 <
bôWidth
>3</bitWidth>

13776 </
fõld
>

13777 <
fõld
>

13778 <
«me
>
ALIGN
</name>

13779 <
des¸ùti⁄
>
D©a
 
Æignmít
</description>

13780 <
bôOff£t
>11</bitOffset>

13781 <
bôWidth
>1</bitWidth>

13782 </
fõld
>

13783 <
fõld
>

13784 <
«me
>
DMA
</name>

13785 <
des¸ùti⁄
>
Dúe˘
 
mem‹y
 
ac˚ss
 
mode
</description>

13786 <
bôOff£t
>8</bitOffset>

13787 <
bôWidth
>1</bitWidth>

13788 </
fõld
>

13789 <
fõld
>

13790 <
«me
>
RSTCAL
</name>

13791 <
des¸ùti⁄
>
Re£t
 
ˇlibøti⁄
</description>

13792 <
bôOff£t
>3</bitOffset>

13793 <
bôWidth
>1</bitWidth>

13794 </
fõld
>

13795 <
fõld
>

13796 <
«me
>
CAL
</name>

13797 <
des¸ùti⁄
>
A
/
D
 
ˇlibøti⁄
</description>

13798 <
bôOff£t
>2</bitOffset>

13799 <
bôWidth
>1</bitWidth>

13800 </
fõld
>

13801 <
fõld
>

13802 <
«me
>
CONT
</name>

13803 <
des¸ùti⁄
>
C⁄töuous
 
c⁄vîsi⁄
</description>

13804 <
bôOff£t
>1</bitOffset>

13805 <
bôWidth
>1</bitWidth>

13806 </
fõld
>

13807 <
fõld
>

13808 <
«me
>
ADON
</name>

13809 <
des¸ùti⁄
>
A
/
D
 
c⁄vîãr
 
ON
 / 
OFF
</description>

13810 <
bôOff£t
>0</bitOffset>

13811 <
bôWidth
>1</bitWidth>

13812 </
fõld
>

13813 </
fõlds
>

13816 <
«me
>
SMPR1
</name>

13817 <
di•œyName
>
SMPR1
</displayName>

13818 <
des¸ùti⁄
>
ßm∂e
 
time
 1</description>

13819 <
addªssOff£t
>0xC</addressOffset>

13820 <
size
>0x20</size>

13821 <
ac˚ss
>
ªad
-
wrôe
</access>

13822 <
ª£tVÆue
>0x00000000</resetValue>

13823 <
fõlds
>

13824 <
fõld
>

13825 <
«me
>
SMP10
</name>

13826 <
des¸ùti⁄
>
Ch™√l
 10 
ßm∂e
 
time


13827 
£À˘i⁄
</
des¸ùti⁄
>

13828 <
bôOff£t
>0</bitOffset>

13829 <
bôWidth
>3</bitWidth>

13830 </
fõld
>

13831 <
fõld
>

13832 <
«me
>
SMP11
</name>

13833 <
des¸ùti⁄
>
Ch™√l
 11 
ßm∂e
 
time


13834 
£À˘i⁄
</
des¸ùti⁄
>

13835 <
bôOff£t
>3</bitOffset>

13836 <
bôWidth
>3</bitWidth>

13837 </
fõld
>

13838 <
fõld
>

13839 <
«me
>
SMP12
</name>

13840 <
des¸ùti⁄
>
Ch™√l
 12 
ßm∂e
 
time


13841 
£À˘i⁄
</
des¸ùti⁄
>

13842 <
bôOff£t
>6</bitOffset>

13843 <
bôWidth
>3</bitWidth>

13844 </
fõld
>

13845 <
fõld
>

13846 <
«me
>
SMP13
</name>

13847 <
des¸ùti⁄
>
Ch™√l
 13 
ßm∂e
 
time


13848 
£À˘i⁄
</
des¸ùti⁄
>

13849 <
bôOff£t
>9</bitOffset>

13850 <
bôWidth
>3</bitWidth>

13851 </
fõld
>

13852 <
fõld
>

13853 <
«me
>
SMP14
</name>

13854 <
des¸ùti⁄
>
Ch™√l
 14 
ßm∂e
 
time


13855 
£À˘i⁄
</
des¸ùti⁄
>

13856 <
bôOff£t
>12</bitOffset>

13857 <
bôWidth
>3</bitWidth>

13858 </
fõld
>

13859 <
fõld
>

13860 <
«me
>
SMP15
</name>

13861 <
des¸ùti⁄
>
Ch™√l
 15 
ßm∂e
 
time


13862 
£À˘i⁄
</
des¸ùti⁄
>

13863 <
bôOff£t
>15</bitOffset>

13864 <
bôWidth
>3</bitWidth>

13865 </
fõld
>

13866 <
fõld
>

13867 <
«me
>
SMP16
</name>

13868 <
des¸ùti⁄
>
Ch™√l
 16 
ßm∂e
 
time


13869 
£À˘i⁄
</
des¸ùti⁄
>

13870 <
bôOff£t
>18</bitOffset>

13871 <
bôWidth
>3</bitWidth>

13872 </
fõld
>

13873 <
fõld
>

13874 <
«me
>
SMP17
</name>

13875 <
des¸ùti⁄
>
Ch™√l
 17 
ßm∂e
 
time


13876 
£À˘i⁄
</
des¸ùti⁄
>

13877 <
bôOff£t
>21</bitOffset>

13878 <
bôWidth
>3</bitWidth>

13879 </
fõld
>

13880 </
fõlds
>

13883 <
«me
>
SMPR2
</name>

13884 <
di•œyName
>
SMPR2
</displayName>

13885 <
des¸ùti⁄
>
ßm∂e
 
time
 2</description>

13886 <
addªssOff£t
>0x10</addressOffset>

13887 <
size
>0x20</size>

13888 <
ac˚ss
>
ªad
-
wrôe
</access>

13889 <
ª£tVÆue
>0x00000000</resetValue>

13890 <
fõlds
>

13891 <
fõld
>

13892 <
«me
>
SMP0
</name>

13893 <
des¸ùti⁄
>
Ch™√l
 0 
ßm∂e
 
time


13894 
£À˘i⁄
</
des¸ùti⁄
>

13895 <
bôOff£t
>0</bitOffset>

13896 <
bôWidth
>3</bitWidth>

13897 </
fõld
>

13898 <
fõld
>

13899 <
«me
>
SMP1
</name>

13900 <
des¸ùti⁄
>
Ch™√l
 1 
ßm∂e
 
time


13901 
£À˘i⁄
</
des¸ùti⁄
>

13902 <
bôOff£t
>3</bitOffset>

13903 <
bôWidth
>3</bitWidth>

13904 </
fõld
>

13905 <
fõld
>

13906 <
«me
>
SMP2
</name>

13907 <
des¸ùti⁄
>
Ch™√l
 2 
ßm∂e
 
time


13908 
£À˘i⁄
</
des¸ùti⁄
>

13909 <
bôOff£t
>6</bitOffset>

13910 <
bôWidth
>3</bitWidth>

13911 </
fõld
>

13912 <
fõld
>

13913 <
«me
>
SMP3
</name>

13914 <
des¸ùti⁄
>
Ch™√l
 3 
ßm∂e
 
time


13915 
£À˘i⁄
</
des¸ùti⁄
>

13916 <
bôOff£t
>9</bitOffset>

13917 <
bôWidth
>3</bitWidth>

13918 </
fõld
>

13919 <
fõld
>

13920 <
«me
>
SMP4
</name>

13921 <
des¸ùti⁄
>
Ch™√l
 4 
ßm∂e
 
time


13922 
£À˘i⁄
</
des¸ùti⁄
>

13923 <
bôOff£t
>12</bitOffset>

13924 <
bôWidth
>3</bitWidth>

13925 </
fõld
>

13926 <
fõld
>

13927 <
«me
>
SMP5
</name>

13928 <
des¸ùti⁄
>
Ch™√l
 5 
ßm∂e
 
time


13929 
£À˘i⁄
</
des¸ùti⁄
>

13930 <
bôOff£t
>15</bitOffset>

13931 <
bôWidth
>3</bitWidth>

13932 </
fõld
>

13933 <
fõld
>

13934 <
«me
>
SMP6
</name>

13935 <
des¸ùti⁄
>
Ch™√l
 6 
ßm∂e
 
time


13936 
£À˘i⁄
</
des¸ùti⁄
>

13937 <
bôOff£t
>18</bitOffset>

13938 <
bôWidth
>3</bitWidth>

13939 </
fõld
>

13940 <
fõld
>

13941 <
«me
>
SMP7
</name>

13942 <
des¸ùti⁄
>
Ch™√l
 7 
ßm∂e
 
time


13943 
£À˘i⁄
</
des¸ùti⁄
>

13944 <
bôOff£t
>21</bitOffset>

13945 <
bôWidth
>3</bitWidth>

13946 </
fõld
>

13947 <
fõld
>

13948 <
«me
>
SMP8
</name>

13949 <
des¸ùti⁄
>
Ch™√l
 8 
ßm∂e
 
time


13950 
£À˘i⁄
</
des¸ùti⁄
>

13951 <
bôOff£t
>24</bitOffset>

13952 <
bôWidth
>3</bitWidth>

13953 </
fõld
>

13954 <
fõld
>

13955 <
«me
>
SMP9
</name>

13956 <
des¸ùti⁄
>
Ch™√l
 9 
ßm∂e
 
time


13957 
£À˘i⁄
</
des¸ùti⁄
>

13958 <
bôOff£t
>27</bitOffset>

13959 <
bôWidth
>3</bitWidth>

13960 </
fõld
>

13961 </
fõlds
>

13964 <
«me
>
JOFR1
</name>

13965 <
di•œyName
>
JOFR1
</displayName>

13966 <
des¸ùti⁄
>
öje˘ed
 
ch™√l
 
d©a
 
off£t
 

13967 
x
</
des¸ùti⁄
>

13968 <
addªssOff£t
>0x14</addressOffset>

13969 <
size
>0x20</size>

13970 <
ac˚ss
>
ªad
-
wrôe
</access>

13971 <
ª£tVÆue
>0x00000000</resetValue>

13972 <
fõlds
>

13973 <
fõld
>

13974 <
«me
>
JOFFSET1
</name>

13975 <
des¸ùti⁄
>
D©a
 
off£t
 
öje˘ed
 
ch™√l


13976 
x
</
des¸ùti⁄
>

13977 <
bôOff£t
>0</bitOffset>

13978 <
bôWidth
>12</bitWidth>

13979 </
fõld
>

13980 </
fõlds
>

13983 <
«me
>
JOFR2
</name>

13984 <
di•œyName
>
JOFR2
</displayName>

13985 <
des¸ùti⁄
>
öje˘ed
 
ch™√l
 
d©a
 
off£t
 

13986 
x
</
des¸ùti⁄
>

13987 <
addªssOff£t
>0x18</addressOffset>

13988 <
size
>0x20</size>

13989 <
ac˚ss
>
ªad
-
wrôe
</access>

13990 <
ª£tVÆue
>0x00000000</resetValue>

13991 <
fõlds
>

13992 <
fõld
>

13993 <
«me
>
JOFFSET2
</name>

13994 <
des¸ùti⁄
>
D©a
 
off£t
 
öje˘ed
 
ch™√l


13995 
x
</
des¸ùti⁄
>

13996 <
bôOff£t
>0</bitOffset>

13997 <
bôWidth
>12</bitWidth>

13998 </
fõld
>

13999 </
fõlds
>

14002 <
«me
>
JOFR3
</name>

14003 <
di•œyName
>
JOFR3
</displayName>

14004 <
des¸ùti⁄
>
öje˘ed
 
ch™√l
 
d©a
 
off£t
 

14005 
x
</
des¸ùti⁄
>

14006 <
addªssOff£t
>0x1C</addressOffset>

14007 <
size
>0x20</size>

14008 <
ac˚ss
>
ªad
-
wrôe
</access>

14009 <
ª£tVÆue
>0x00000000</resetValue>

14010 <
fõlds
>

14011 <
fõld
>

14012 <
«me
>
JOFFSET3
</name>

14013 <
des¸ùti⁄
>
D©a
 
off£t
 
öje˘ed
 
ch™√l


14014 
x
</
des¸ùti⁄
>

14015 <
bôOff£t
>0</bitOffset>

14016 <
bôWidth
>12</bitWidth>

14017 </
fõld
>

14018 </
fõlds
>

14021 <
«me
>
JOFR4
</name>

14022 <
di•œyName
>
JOFR4
</displayName>

14023 <
des¸ùti⁄
>
öje˘ed
 
ch™√l
 
d©a
 
off£t
 

14024 
x
</
des¸ùti⁄
>

14025 <
addªssOff£t
>0x20</addressOffset>

14026 <
size
>0x20</size>

14027 <
ac˚ss
>
ªad
-
wrôe
</access>

14028 <
ª£tVÆue
>0x00000000</resetValue>

14029 <
fõlds
>

14030 <
fõld
>

14031 <
«me
>
JOFFSET4
</name>

14032 <
des¸ùti⁄
>
D©a
 
off£t
 
öje˘ed
 
ch™√l


14033 
x
</
des¸ùti⁄
>

14034 <
bôOff£t
>0</bitOffset>

14035 <
bôWidth
>12</bitWidth>

14036 </
fõld
>

14037 </
fõlds
>

14040 <
«me
>
HTR
</name>

14041 <
di•œyName
>
HTR
</displayName>

14042 <
des¸ùti⁄
>
w©chdog
 
highî
 
thªshﬁd


14043 </
des¸ùti⁄
>

14044 <
addªssOff£t
>0x24</addressOffset>

14045 <
size
>0x20</size>

14046 <
ac˚ss
>
ªad
-
wrôe
</access>

14047 <
ª£tVÆue
>0x00000FFF</resetValue>

14048 <
fõlds
>

14049 <
fõld
>

14050 <
«me
>
HT
</name>

14051 <
des¸ùti⁄
>
A«log
 
w©chdog
 
highî


14052 
thªshﬁd
</
des¸ùti⁄
>

14053 <
bôOff£t
>0</bitOffset>

14054 <
bôWidth
>12</bitWidth>

14055 </
fõld
>

14056 </
fõlds
>

14059 <
«me
>
LTR
</name>

14060 <
di•œyName
>
LTR
</displayName>

14061 <
des¸ùti⁄
>
w©chdog
 
lowî
 
thªshﬁd


14062 </
des¸ùti⁄
>

14063 <
addªssOff£t
>0x28</addressOffset>

14064 <
size
>0x20</size>

14065 <
ac˚ss
>
ªad
-
wrôe
</access>

14066 <
ª£tVÆue
>0x00000000</resetValue>

14067 <
fõlds
>

14068 <
fõld
>

14069 <
«me
>
LT
</name>

14070 <
des¸ùti⁄
>
A«log
 
w©chdog
 
lowî


14071 
thªshﬁd
</
des¸ùti⁄
>

14072 <
bôOff£t
>0</bitOffset>

14073 <
bôWidth
>12</bitWidth>

14074 </
fõld
>

14075 </
fõlds
>

14078 <
«me
>
SQR1
</name>

14079 <
di•œyName
>
SQR1
</displayName>

14080 <
des¸ùti⁄
>
ªguœr
 
£quí˚
 1</description>

14081 <
addªssOff£t
>0x2C</addressOffset>

14082 <
size
>0x20</size>

14083 <
ac˚ss
>
ªad
-
wrôe
</access>

14084 <
ª£tVÆue
>0x00000000</resetValue>

14085 <
fõlds
>

14086 <
fõld
>

14087 <
«me
>
L
</name>

14088 <
des¸ùti⁄
>
Reguœr
 
ch™√l
 
£quí˚


14089 
Àngth
</
des¸ùti⁄
>

14090 <
bôOff£t
>20</bitOffset>

14091 <
bôWidth
>4</bitWidth>

14092 </
fõld
>

14093 <
fõld
>

14094 <
«me
>
SQ16
</name>

14095 <
des¸ùti⁄
>16
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14096 
£quí˚
</
des¸ùti⁄
>

14097 <
bôOff£t
>15</bitOffset>

14098 <
bôWidth
>5</bitWidth>

14099 </
fõld
>

14100 <
fõld
>

14101 <
«me
>
SQ15
</name>

14102 <
des¸ùti⁄
>15
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14103 
£quí˚
</
des¸ùti⁄
>

14104 <
bôOff£t
>10</bitOffset>

14105 <
bôWidth
>5</bitWidth>

14106 </
fõld
>

14107 <
fõld
>

14108 <
«me
>
SQ14
</name>

14109 <
des¸ùti⁄
>14
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14110 
£quí˚
</
des¸ùti⁄
>

14111 <
bôOff£t
>5</bitOffset>

14112 <
bôWidth
>5</bitWidth>

14113 </
fõld
>

14114 <
fõld
>

14115 <
«me
>
SQ13
</name>

14116 <
des¸ùti⁄
>13
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14117 
£quí˚
</
des¸ùti⁄
>

14118 <
bôOff£t
>0</bitOffset>

14119 <
bôWidth
>5</bitWidth>

14120 </
fõld
>

14121 </
fõlds
>

14124 <
«me
>
SQR2
</name>

14125 <
di•œyName
>
SQR2
</displayName>

14126 <
des¸ùti⁄
>
ªguœr
 
£quí˚
 2</description>

14127 <
addªssOff£t
>0x30</addressOffset>

14128 <
size
>0x20</size>

14129 <
ac˚ss
>
ªad
-
wrôe
</access>

14130 <
ª£tVÆue
>0x00000000</resetValue>

14131 <
fõlds
>

14132 <
fõld
>

14133 <
«me
>
SQ12
</name>

14134 <
des¸ùti⁄
>12
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14135 
£quí˚
</
des¸ùti⁄
>

14136 <
bôOff£t
>25</bitOffset>

14137 <
bôWidth
>5</bitWidth>

14138 </
fõld
>

14139 <
fõld
>

14140 <
«me
>
SQ11
</name>

14141 <
des¸ùti⁄
>11
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14142 
£quí˚
</
des¸ùti⁄
>

14143 <
bôOff£t
>20</bitOffset>

14144 <
bôWidth
>5</bitWidth>

14145 </
fõld
>

14146 <
fõld
>

14147 <
«me
>
SQ10
</name>

14148 <
des¸ùti⁄
>10
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14149 
£quí˚
</
des¸ùti⁄
>

14150 <
bôOff£t
>15</bitOffset>

14151 <
bôWidth
>5</bitWidth>

14152 </
fõld
>

14153 <
fõld
>

14154 <
«me
>
SQ9
</name>

14155 <
des¸ùti⁄
>9
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14156 
£quí˚
</
des¸ùti⁄
>

14157 <
bôOff£t
>10</bitOffset>

14158 <
bôWidth
>5</bitWidth>

14159 </
fõld
>

14160 <
fõld
>

14161 <
«me
>
SQ8
</name>

14162 <
des¸ùti⁄
>8
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14163 
£quí˚
</
des¸ùti⁄
>

14164 <
bôOff£t
>5</bitOffset>

14165 <
bôWidth
>5</bitWidth>

14166 </
fõld
>

14167 <
fõld
>

14168 <
«me
>
SQ7
</name>

14169 <
des¸ùti⁄
>7
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14170 
£quí˚
</
des¸ùti⁄
>

14171 <
bôOff£t
>0</bitOffset>

14172 <
bôWidth
>5</bitWidth>

14173 </
fõld
>

14174 </
fõlds
>

14177 <
«me
>
SQR3
</name>

14178 <
di•œyName
>
SQR3
</displayName>

14179 <
des¸ùti⁄
>
ªguœr
 
£quí˚
 3</description>

14180 <
addªssOff£t
>0x34</addressOffset>

14181 <
size
>0x20</size>

14182 <
ac˚ss
>
ªad
-
wrôe
</access>

14183 <
ª£tVÆue
>0x00000000</resetValue>

14184 <
fõlds
>

14185 <
fõld
>

14186 <
«me
>
SQ6
</name>

14187 <
des¸ùti⁄
>6
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14188 
£quí˚
</
des¸ùti⁄
>

14189 <
bôOff£t
>25</bitOffset>

14190 <
bôWidth
>5</bitWidth>

14191 </
fõld
>

14192 <
fõld
>

14193 <
«me
>
SQ5
</name>

14194 <
des¸ùti⁄
>5
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14195 
£quí˚
</
des¸ùti⁄
>

14196 <
bôOff£t
>20</bitOffset>

14197 <
bôWidth
>5</bitWidth>

14198 </
fõld
>

14199 <
fõld
>

14200 <
«me
>
SQ4
</name>

14201 <
des¸ùti⁄
>4
th
 
c⁄vîsi⁄
 
ö
 
ªguœr


14202 
£quí˚
</
des¸ùti⁄
>

14203 <
bôOff£t
>15</bitOffset>

14204 <
bôWidth
>5</bitWidth>

14205 </
fõld
>

14206 <
fõld
>

14207 <
«me
>
SQ3
</name>

14208 <
des¸ùti⁄
>3
rd
 
c⁄vîsi⁄
 
ö
 
ªguœr


14209 
£quí˚
</
des¸ùti⁄
>

14210 <
bôOff£t
>10</bitOffset>

14211 <
bôWidth
>5</bitWidth>

14212 </
fõld
>

14213 <
fõld
>

14214 <
«me
>
SQ2
</name>

14215 <
des¸ùti⁄
>2
nd
 
c⁄vîsi⁄
 
ö
 
ªguœr


14216 
£quí˚
</
des¸ùti⁄
>

14217 <
bôOff£t
>5</bitOffset>

14218 <
bôWidth
>5</bitWidth>

14219 </
fõld
>

14220 <
fõld
>

14221 <
«me
>
SQ1
</name>

14222 <
des¸ùti⁄
>1
°
 
c⁄vîsi⁄
 
ö
 
ªguœr


14223 
£quí˚
</
des¸ùti⁄
>

14224 <
bôOff£t
>0</bitOffset>

14225 <
bôWidth
>5</bitWidth>

14226 </
fõld
>

14227 </
fõlds
>

14230 <
«me
>
JSQR
</name>

14231 <
di•œyName
>
JSQR
</displayName>

14232 <
des¸ùti⁄
>
öje˘ed
 
£quí˚
 </description>

14233 <
addªssOff£t
>0x38</addressOffset>

14234 <
size
>0x20</size>

14235 <
ac˚ss
>
ªad
-
wrôe
</access>

14236 <
ª£tVÆue
>0x00000000</resetValue>

14237 <
fõlds
>

14238 <
fõld
>

14239 <
«me
>
JL
</name>

14240 <
des¸ùti⁄
>
Inje˘ed
 
£quí˚
 
Àngth
</description>

14241 <
bôOff£t
>20</bitOffset>

14242 <
bôWidth
>2</bitWidth>

14243 </
fõld
>

14244 <
fõld
>

14245 <
«me
>
JSQ4
</name>

14246 <
des¸ùti⁄
>4
th
 
c⁄vîsi⁄
 
ö
 
öje˘ed


14247 
£quí˚
</
des¸ùti⁄
>

14248 <
bôOff£t
>15</bitOffset>

14249 <
bôWidth
>5</bitWidth>

14250 </
fõld
>

14251 <
fõld
>

14252 <
«me
>
JSQ3
</name>

14253 <
des¸ùti⁄
>3
rd
 
c⁄vîsi⁄
 
ö
 
öje˘ed


14254 
£quí˚
</
des¸ùti⁄
>

14255 <
bôOff£t
>10</bitOffset>

14256 <
bôWidth
>5</bitWidth>

14257 </
fõld
>

14258 <
fõld
>

14259 <
«me
>
JSQ2
</name>

14260 <
des¸ùti⁄
>2
nd
 
c⁄vîsi⁄
 
ö
 
öje˘ed


14261 
£quí˚
</
des¸ùti⁄
>

14262 <
bôOff£t
>5</bitOffset>

14263 <
bôWidth
>5</bitWidth>

14264 </
fõld
>

14265 <
fõld
>

14266 <
«me
>
JSQ1
</name>

14267 <
des¸ùti⁄
>1
°
 
c⁄vîsi⁄
 
ö
 
öje˘ed


14268 
£quí˚
</
des¸ùti⁄
>

14269 <
bôOff£t
>0</bitOffset>

14270 <
bôWidth
>5</bitWidth>

14271 </
fõld
>

14272 </
fõlds
>

14275 <
«me
>
JDR1
</name>

14276 <
di•œyName
>
JDR1
</displayName>

14277 <
des¸ùti⁄
>
öje˘ed
 
d©a
 
x
</description>

14278 <
addªssOff£t
>0x3C</addressOffset>

14279 <
size
>0x20</size>

14280 <
ac˚ss
>
ªad
-
⁄ly
</access>

14281 <
ª£tVÆue
>0x00000000</resetValue>

14282 <
fõlds
>

14283 <
fõld
>

14284 <
«me
>
JDATA
</name>

14285 <
des¸ùti⁄
>
Inje˘ed
 
d©a
</description>

14286 <
bôOff£t
>0</bitOffset>

14287 <
bôWidth
>16</bitWidth>

14288 </
fõld
>

14289 </
fõlds
>

14292 <
«me
>
JDR2
</name>

14293 <
di•œyName
>
JDR2
</displayName>

14294 <
des¸ùti⁄
>
öje˘ed
 
d©a
 
x
</description>

14295 <
addªssOff£t
>0x40</addressOffset>

14296 <
size
>0x20</size>

14297 <
ac˚ss
>
ªad
-
⁄ly
</access>

14298 <
ª£tVÆue
>0x00000000</resetValue>

14299 <
fõlds
>

14300 <
fõld
>

14301 <
«me
>
JDATA
</name>

14302 <
des¸ùti⁄
>
Inje˘ed
 
d©a
</description>

14303 <
bôOff£t
>0</bitOffset>

14304 <
bôWidth
>16</bitWidth>

14305 </
fõld
>

14306 </
fõlds
>

14309 <
«me
>
JDR3
</name>

14310 <
di•œyName
>
JDR3
</displayName>

14311 <
des¸ùti⁄
>
öje˘ed
 
d©a
 
x
</description>

14312 <
addªssOff£t
>0x44</addressOffset>

14313 <
size
>0x20</size>

14314 <
ac˚ss
>
ªad
-
⁄ly
</access>

14315 <
ª£tVÆue
>0x00000000</resetValue>

14316 <
fõlds
>

14317 <
fõld
>

14318 <
«me
>
JDATA
</name>

14319 <
des¸ùti⁄
>
Inje˘ed
 
d©a
</description>

14320 <
bôOff£t
>0</bitOffset>

14321 <
bôWidth
>16</bitWidth>

14322 </
fõld
>

14323 </
fõlds
>

14326 <
«me
>
JDR4
</name>

14327 <
di•œyName
>
JDR4
</displayName>

14328 <
des¸ùti⁄
>
öje˘ed
 
d©a
 
x
</description>

14329 <
addªssOff£t
>0x48</addressOffset>

14330 <
size
>0x20</size>

14331 <
ac˚ss
>
ªad
-
⁄ly
</access>

14332 <
ª£tVÆue
>0x00000000</resetValue>

14333 <
fõlds
>

14334 <
fõld
>

14335 <
«me
>
JDATA
</name>

14336 <
des¸ùti⁄
>
Inje˘ed
 
d©a
</description>

14337 <
bôOff£t
>0</bitOffset>

14338 <
bôWidth
>16</bitWidth>

14339 </
fõld
>

14340 </
fõlds
>

14343 <
«me
>
DR
</name>

14344 <
di•œyName
>
DR
</displayName>

14345 <
des¸ùti⁄
>
ªguœr
 
d©a
 </description>

14346 <
addªssOff£t
>0x4C</addressOffset>

14347 <
size
>0x20</size>

14348 <
ac˚ss
>
ªad
-
⁄ly
</access>

14349 <
ª£tVÆue
>0x00000000</resetValue>

14350 <
fõlds
>

14351 <
fõld
>

14352 <
«me
>
DATA
</name>

14353 <
des¸ùti⁄
>
Reguœr
 
d©a
</description>

14354 <
bôOff£t
>0</bitOffset>

14355 <
bôWidth
>16</bitWidth>

14356 </
fõld
>

14357 </
fõlds
>

14359 </
ªgi°îs
>

14360 </
≥rùhîÆ
>

14361 <
≥rùhîÆ
 
dîivedFrom
="ADC2">

14362 <
«me
>
ADC3
</name>

14363 <
ba£Addªss
>0x40013C00</baseAddress>

14364 <
öãºu±
>

14365 <
«me
>
ADC3_IRQ
</name>

14366 <
des¸ùti⁄
>
ADC3
 
globÆ
 
öãºu±
</description>

14367 <
vÆue
>47</value>

14368 </
öãºu±
>

14369 </
≥rùhîÆ
>

14370 <
≥rùhîÆ
>

14371 <
«me
>
CAN
</name>

14372 <
des¸ùti⁄
>
C⁄åﬁÀr
 
¨ó
 
√tw‹k
</description>

14373 <
groupName
>
CAN
</groupName>

14374 <
ba£Addªss
>0x40006400</baseAddress>

14375 <
addªssBlock
>

14376 <
off£t
>0x0</offset>

14377 <
size
>0x400</size>

14378 <
ußge
>
ªgi°îs
</usage>

14379 </
addªssBlock
>

14380 <
öãºu±
>

14381 <
«me
>
CAN1_TX_IRQ
</name>

14382 <
des¸ùti⁄
>
CAN1
 
TX
 
öãºu±s
</description>

14383 <
vÆue
>19</value>

14384 </
öãºu±
>

14385 <
öãºu±
>

14386 <
«me
>
CAN1_RX0_IRQ
</name>

14387 <
des¸ùti⁄
>
CAN1
 
RX0
 
öãºu±s
</description>

14388 <
vÆue
>20</value>

14389 </
öãºu±
>

14390 <
öãºu±
>

14391 <
«me
>
CAN1_RX1_IRQ
</name>

14392 <
des¸ùti⁄
>
CAN1
 
RX1
 
öãºu±
</description>

14393 <
vÆue
>21</value>

14394 </
öãºu±
>

14395 <
öãºu±
>

14396 <
«me
>
CAN1_SCE_IRQ
</name>

14397 <
des¸ùti⁄
>
CAN1
 
SCE
 
öãºu±
</description>

14398 <
vÆue
>22</value>

14399 </
öãºu±
>

14400 <
ªgi°îs
>

14402 <
«me
>
CAN_MCR
</name>

14403 <
di•œyName
>
CAN_MCR
</displayName>

14404 <
des¸ùti⁄
>
CAN_MCR
</description>

14405 <
addªssOff£t
>0x0</addressOffset>

14406 <
size
>0x20</size>

14407 <
ac˚ss
>
ªad
-
wrôe
</access>

14408 <
ª£tVÆue
>0x00000000</resetValue>

14409 <
fõlds
>

14410 <
fõld
>

14411 <
«me
>
DBF
</name>

14412 <
des¸ùti⁄
>
DBF
</description>

14413 <
bôOff£t
>16</bitOffset>

14414 <
bôWidth
>1</bitWidth>

14415 </
fõld
>

14416 <
fõld
>

14417 <
«me
>
RESET
</name>

14418 <
des¸ùti⁄
>
RESET
</description>

14419 <
bôOff£t
>15</bitOffset>

14420 <
bôWidth
>1</bitWidth>

14421 </
fõld
>

14422 <
fõld
>

14423 <
«me
>
TTCM
</name>

14424 <
des¸ùti⁄
>
TTCM
</description>

14425 <
bôOff£t
>7</bitOffset>

14426 <
bôWidth
>1</bitWidth>

14427 </
fõld
>

14428 <
fõld
>

14429 <
«me
>
ABOM
</name>

14430 <
des¸ùti⁄
>
ABOM
</description>

14431 <
bôOff£t
>6</bitOffset>

14432 <
bôWidth
>1</bitWidth>

14433 </
fõld
>

14434 <
fõld
>

14435 <
«me
>
AWUM
</name>

14436 <
des¸ùti⁄
>
AWUM
</description>

14437 <
bôOff£t
>5</bitOffset>

14438 <
bôWidth
>1</bitWidth>

14439 </
fõld
>

14440 <
fõld
>

14441 <
«me
>
NART
</name>

14442 <
des¸ùti⁄
>
NART
</description>

14443 <
bôOff£t
>4</bitOffset>

14444 <
bôWidth
>1</bitWidth>

14445 </
fõld
>

14446 <
fõld
>

14447 <
«me
>
RFLM
</name>

14448 <
des¸ùti⁄
>
RFLM
</description>

14449 <
bôOff£t
>3</bitOffset>

14450 <
bôWidth
>1</bitWidth>

14451 </
fõld
>

14452 <
fõld
>

14453 <
«me
>
TXFP
</name>

14454 <
des¸ùti⁄
>
TXFP
</description>

14455 <
bôOff£t
>2</bitOffset>

14456 <
bôWidth
>1</bitWidth>

14457 </
fõld
>

14458 <
fõld
>

14459 <
«me
>
SLEEP
</name>

14460 <
des¸ùti⁄
>
SLEEP
</description>

14461 <
bôOff£t
>1</bitOffset>

14462 <
bôWidth
>1</bitWidth>

14463 </
fõld
>

14464 <
fõld
>

14465 <
«me
>
INRQ
</name>

14466 <
des¸ùti⁄
>
INRQ
</description>

14467 <
bôOff£t
>0</bitOffset>

14468 <
bôWidth
>1</bitWidth>

14469 </
fõld
>

14470 </
fõlds
>

14473 <
«me
>
CAN_MSR
</name>

14474 <
di•œyName
>
CAN_MSR
</displayName>

14475 <
des¸ùti⁄
>
CAN_MSR
</description>

14476 <
addªssOff£t
>0x4</addressOffset>

14477 <
size
>0x20</size>

14478 <
ª£tVÆue
>0x00000000</resetValue>

14479 <
fõlds
>

14480 <
fõld
>

14481 <
«me
>
RX
</name>

14482 <
des¸ùti⁄
>
RX
</description>

14483 <
bôOff£t
>11</bitOffset>

14484 <
bôWidth
>1</bitWidth>

14485 <
ac˚ss
>
ªad
-
⁄ly
</access>

14486 </
fõld
>

14487 <
fõld
>

14488 <
«me
>
SAMP
</name>

14489 <
des¸ùti⁄
>
SAMP
</description>

14490 <
bôOff£t
>10</bitOffset>

14491 <
bôWidth
>1</bitWidth>

14492 <
ac˚ss
>
ªad
-
⁄ly
</access>

14493 </
fõld
>

14494 <
fõld
>

14495 <
«me
>
RXM
</name>

14496 <
des¸ùti⁄
>
RXM
</description>

14497 <
bôOff£t
>9</bitOffset>

14498 <
bôWidth
>1</bitWidth>

14499 <
ac˚ss
>
ªad
-
⁄ly
</access>

14500 </
fõld
>

14501 <
fõld
>

14502 <
«me
>
TXM
</name>

14503 <
des¸ùti⁄
>
TXM
</description>

14504 <
bôOff£t
>8</bitOffset>

14505 <
bôWidth
>1</bitWidth>

14506 <
ac˚ss
>
ªad
-
⁄ly
</access>

14507 </
fõld
>

14508 <
fõld
>

14509 <
«me
>
SLAKI
</name>

14510 <
des¸ùti⁄
>
SLAKI
</description>

14511 <
bôOff£t
>4</bitOffset>

14512 <
bôWidth
>1</bitWidth>

14513 <
ac˚ss
>
ªad
-
wrôe
</access>

14514 </
fõld
>

14515 <
fõld
>

14516 <
«me
>
WKUI
</name>

14517 <
des¸ùti⁄
>
WKUI
</description>

14518 <
bôOff£t
>3</bitOffset>

14519 <
bôWidth
>1</bitWidth>

14520 <
ac˚ss
>
ªad
-
wrôe
</access>

14521 </
fõld
>

14522 <
fõld
>

14523 <
«me
>
ERRI
</name>

14524 <
des¸ùti⁄
>
ERRI
</description>

14525 <
bôOff£t
>2</bitOffset>

14526 <
bôWidth
>1</bitWidth>

14527 <
ac˚ss
>
ªad
-
wrôe
</access>

14528 </
fõld
>

14529 <
fõld
>

14530 <
«me
>
SLAK
</name>

14531 <
des¸ùti⁄
>
SLAK
</description>

14532 <
bôOff£t
>1</bitOffset>

14533 <
bôWidth
>1</bitWidth>

14534 <
ac˚ss
>
ªad
-
⁄ly
</access>

14535 </
fõld
>

14536 <
fõld
>

14537 <
«me
>
INAK
</name>

14538 <
des¸ùti⁄
>
INAK
</description>

14539 <
bôOff£t
>0</bitOffset>

14540 <
bôWidth
>1</bitWidth>

14541 <
ac˚ss
>
ªad
-
⁄ly
</access>

14542 </
fõld
>

14543 </
fõlds
>

14546 <
«me
>
CAN_TSR
</name>

14547 <
di•œyName
>
CAN_TSR
</displayName>

14548 <
des¸ùti⁄
>
CAN_TSR
</description>

14549 <
addªssOff£t
>0x8</addressOffset>

14550 <
size
>0x20</size>

14551 <
ª£tVÆue
>0x00000000</resetValue>

14552 <
fõlds
>

14553 <
fõld
>

14554 <
«me
>
LOW2
</name>

14555 <
des¸ùti⁄
>
Lowe°
 
¥i‹ôy
 
Êag
 
maûbox


14556 2</
des¸ùti⁄
>

14557 <
bôOff£t
>31</bitOffset>

14558 <
bôWidth
>1</bitWidth>

14559 <
ac˚ss
>
ªad
-
⁄ly
</access>

14560 </
fõld
>

14561 <
fõld
>

14562 <
«me
>
LOW1
</name>

14563 <
des¸ùti⁄
>
Lowe°
 
¥i‹ôy
 
Êag
 
maûbox


14564 1</
des¸ùti⁄
>

14565 <
bôOff£t
>30</bitOffset>

14566 <
bôWidth
>1</bitWidth>

14567 <
ac˚ss
>
ªad
-
⁄ly
</access>

14568 </
fõld
>

14569 <
fõld
>

14570 <
«me
>
LOW0
</name>

14571 <
des¸ùti⁄
>
Lowe°
 
¥i‹ôy
 
Êag
 
maûbox


14572 0</
des¸ùti⁄
>

14573 <
bôOff£t
>29</bitOffset>

14574 <
bôWidth
>1</bitWidth>

14575 <
ac˚ss
>
ªad
-
⁄ly
</access>

14576 </
fõld
>

14577 <
fõld
>

14578 <
«me
>
TME2
</name>

14579 <
des¸ùti⁄
>
Lowe°
 
¥i‹ôy
 
Êag
 
maûbox


14580 2</
des¸ùti⁄
>

14581 <
bôOff£t
>28</bitOffset>

14582 <
bôWidth
>1</bitWidth>

14583 <
ac˚ss
>
ªad
-
⁄ly
</access>

14584 </
fõld
>

14585 <
fõld
>

14586 <
«me
>
TME1
</name>

14587 <
des¸ùti⁄
>
Lowe°
 
¥i‹ôy
 
Êag
 
maûbox


14588 1</
des¸ùti⁄
>

14589 <
bôOff£t
>27</bitOffset>

14590 <
bôWidth
>1</bitWidth>

14591 <
ac˚ss
>
ªad
-
⁄ly
</access>

14592 </
fõld
>

14593 <
fõld
>

14594 <
«me
>
TME0
</name>

14595 <
des¸ùti⁄
>
Lowe°
 
¥i‹ôy
 
Êag
 
maûbox


14596 0</
des¸ùti⁄
>

14597 <
bôOff£t
>26</bitOffset>

14598 <
bôWidth
>1</bitWidth>

14599 <
ac˚ss
>
ªad
-
⁄ly
</access>

14600 </
fõld
>

14601 <
fõld
>

14602 <
«me
>
CODE
</name>

14603 <
des¸ùti⁄
>
CODE
</description>

14604 <
bôOff£t
>24</bitOffset>

14605 <
bôWidth
>2</bitWidth>

14606 <
ac˚ss
>
ªad
-
⁄ly
</access>

14607 </
fõld
>

14608 <
fõld
>

14609 <
«me
>
ABRQ2
</name>

14610 <
des¸ùti⁄
>
ABRQ2
</description>

14611 <
bôOff£t
>23</bitOffset>

14612 <
bôWidth
>1</bitWidth>

14613 <
ac˚ss
>
ªad
-
wrôe
</access>

14614 </
fõld
>

14615 <
fõld
>

14616 <
«me
>
TERR2
</name>

14617 <
des¸ùti⁄
>
TERR2
</description>

14618 <
bôOff£t
>19</bitOffset>

14619 <
bôWidth
>1</bitWidth>

14620 <
ac˚ss
>
ªad
-
wrôe
</access>

14621 </
fõld
>

14622 <
fõld
>

14623 <
«me
>
ALST2
</name>

14624 <
des¸ùti⁄
>
ALST2
</description>

14625 <
bôOff£t
>18</bitOffset>

14626 <
bôWidth
>1</bitWidth>

14627 <
ac˚ss
>
ªad
-
wrôe
</access>

14628 </
fõld
>

14629 <
fõld
>

14630 <
«me
>
TXOK2
</name>

14631 <
des¸ùti⁄
>
TXOK2
</description>

14632 <
bôOff£t
>17</bitOffset>

14633 <
bôWidth
>1</bitWidth>

14634 <
ac˚ss
>
ªad
-
wrôe
</access>

14635 </
fõld
>

14636 <
fõld
>

14637 <
«me
>
RQCP2
</name>

14638 <
des¸ùti⁄
>
RQCP2
</description>

14639 <
bôOff£t
>16</bitOffset>

14640 <
bôWidth
>1</bitWidth>

14641 <
ac˚ss
>
ªad
-
wrôe
</access>

14642 </
fõld
>

14643 <
fõld
>

14644 <
«me
>
ABRQ1
</name>

14645 <
des¸ùti⁄
>
ABRQ1
</description>

14646 <
bôOff£t
>15</bitOffset>

14647 <
bôWidth
>1</bitWidth>

14648 <
ac˚ss
>
ªad
-
wrôe
</access>

14649 </
fõld
>

14650 <
fõld
>

14651 <
«me
>
TERR1
</name>

14652 <
des¸ùti⁄
>
TERR1
</description>

14653 <
bôOff£t
>11</bitOffset>

14654 <
bôWidth
>1</bitWidth>

14655 <
ac˚ss
>
ªad
-
wrôe
</access>

14656 </
fõld
>

14657 <
fõld
>

14658 <
«me
>
ALST1
</name>

14659 <
des¸ùti⁄
>
ALST1
</description>

14660 <
bôOff£t
>10</bitOffset>

14661 <
bôWidth
>1</bitWidth>

14662 <
ac˚ss
>
ªad
-
wrôe
</access>

14663 </
fõld
>

14664 <
fõld
>

14665 <
«me
>
TXOK1
</name>

14666 <
des¸ùti⁄
>
TXOK1
</description>

14667 <
bôOff£t
>9</bitOffset>

14668 <
bôWidth
>1</bitWidth>

14669 <
ac˚ss
>
ªad
-
wrôe
</access>

14670 </
fõld
>

14671 <
fõld
>

14672 <
«me
>
RQCP1
</name>

14673 <
des¸ùti⁄
>
RQCP1
</description>

14674 <
bôOff£t
>8</bitOffset>

14675 <
bôWidth
>1</bitWidth>

14676 <
ac˚ss
>
ªad
-
wrôe
</access>

14677 </
fõld
>

14678 <
fõld
>

14679 <
«me
>
ABRQ0
</name>

14680 <
des¸ùti⁄
>
ABRQ0
</description>

14681 <
bôOff£t
>7</bitOffset>

14682 <
bôWidth
>1</bitWidth>

14683 <
ac˚ss
>
ªad
-
wrôe
</access>

14684 </
fõld
>

14685 <
fõld
>

14686 <
«me
>
TERR0
</name>

14687 <
des¸ùti⁄
>
TERR0
</description>

14688 <
bôOff£t
>3</bitOffset>

14689 <
bôWidth
>1</bitWidth>

14690 <
ac˚ss
>
ªad
-
wrôe
</access>

14691 </
fõld
>

14692 <
fõld
>

14693 <
«me
>
ALST0
</name>

14694 <
des¸ùti⁄
>
ALST0
</description>

14695 <
bôOff£t
>2</bitOffset>

14696 <
bôWidth
>1</bitWidth>

14697 <
ac˚ss
>
ªad
-
wrôe
</access>

14698 </
fõld
>

14699 <
fõld
>

14700 <
«me
>
TXOK0
</name>

14701 <
des¸ùti⁄
>
TXOK0
</description>

14702 <
bôOff£t
>1</bitOffset>

14703 <
bôWidth
>1</bitWidth>

14704 <
ac˚ss
>
ªad
-
wrôe
</access>

14705 </
fõld
>

14706 <
fõld
>

14707 <
«me
>
RQCP0
</name>

14708 <
des¸ùti⁄
>
RQCP0
</description>

14709 <
bôOff£t
>0</bitOffset>

14710 <
bôWidth
>1</bitWidth>

14711 <
ac˚ss
>
ªad
-
wrôe
</access>

14712 </
fõld
>

14713 </
fõlds
>

14716 <
«me
>
CAN_RF0R
</name>

14717 <
di•œyName
>
CAN_RF0R
</displayName>

14718 <
des¸ùti⁄
>
CAN_RF0R
</description>

14719 <
addªssOff£t
>0xC</addressOffset>

14720 <
size
>0x20</size>

14721 <
ª£tVÆue
>0x00000000</resetValue>

14722 <
fõlds
>

14723 <
fõld
>

14724 <
«me
>
RFOM0
</name>

14725 <
des¸ùti⁄
>
RFOM0
</description>

14726 <
bôOff£t
>5</bitOffset>

14727 <
bôWidth
>1</bitWidth>

14728 <
ac˚ss
>
ªad
-
wrôe
</access>

14729 </
fõld
>

14730 <
fõld
>

14731 <
«me
>
FOVR0
</name>

14732 <
des¸ùti⁄
>
FOVR0
</description>

14733 <
bôOff£t
>4</bitOffset>

14734 <
bôWidth
>1</bitWidth>

14735 <
ac˚ss
>
ªad
-
wrôe
</access>

14736 </
fõld
>

14737 <
fõld
>

14738 <
«me
>
FULL0
</name>

14739 <
des¸ùti⁄
>
FULL0
</description>

14740 <
bôOff£t
>3</bitOffset>

14741 <
bôWidth
>1</bitWidth>

14742 <
ac˚ss
>
ªad
-
wrôe
</access>

14743 </
fõld
>

14744 <
fõld
>

14745 <
«me
>
FMP0
</name>

14746 <
des¸ùti⁄
>
FMP0
</description>

14747 <
bôOff£t
>0</bitOffset>

14748 <
bôWidth
>2</bitWidth>

14749 <
ac˚ss
>
ªad
-
⁄ly
</access>

14750 </
fõld
>

14751 </
fõlds
>

14754 <
«me
>
CAN_RF1R
</name>

14755 <
di•œyName
>
CAN_RF1R
</displayName>

14756 <
des¸ùti⁄
>
CAN_RF1R
</description>

14757 <
addªssOff£t
>0x10</addressOffset>

14758 <
size
>0x20</size>

14759 <
ª£tVÆue
>0x00000000</resetValue>

14760 <
fõlds
>

14761 <
fõld
>

14762 <
«me
>
RFOM1
</name>

14763 <
des¸ùti⁄
>
RFOM1
</description>

14764 <
bôOff£t
>5</bitOffset>

14765 <
bôWidth
>1</bitWidth>

14766 <
ac˚ss
>
ªad
-
wrôe
</access>

14767 </
fõld
>

14768 <
fõld
>

14769 <
«me
>
FOVR1
</name>

14770 <
des¸ùti⁄
>
FOVR1
</description>

14771 <
bôOff£t
>4</bitOffset>

14772 <
bôWidth
>1</bitWidth>

14773 <
ac˚ss
>
ªad
-
wrôe
</access>

14774 </
fõld
>

14775 <
fõld
>

14776 <
«me
>
FULL1
</name>

14777 <
des¸ùti⁄
>
FULL1
</description>

14778 <
bôOff£t
>3</bitOffset>

14779 <
bôWidth
>1</bitWidth>

14780 <
ac˚ss
>
ªad
-
wrôe
</access>

14781 </
fõld
>

14782 <
fõld
>

14783 <
«me
>
FMP1
</name>

14784 <
des¸ùti⁄
>
FMP1
</description>

14785 <
bôOff£t
>0</bitOffset>

14786 <
bôWidth
>2</bitWidth>

14787 <
ac˚ss
>
ªad
-
⁄ly
</access>

14788 </
fõld
>

14789 </
fõlds
>

14792 <
«me
>
CAN_IER
</name>

14793 <
di•œyName
>
CAN_IER
</displayName>

14794 <
des¸ùti⁄
>
CAN_IER
</description>

14795 <
addªssOff£t
>0x14</addressOffset>

14796 <
size
>0x20</size>

14797 <
ac˚ss
>
ªad
-
wrôe
</access>

14798 <
ª£tVÆue
>0x00000000</resetValue>

14799 <
fõlds
>

14800 <
fõld
>

14801 <
«me
>
SLKIE
</name>

14802 <
des¸ùti⁄
>
SLKIE
</description>

14803 <
bôOff£t
>17</bitOffset>

14804 <
bôWidth
>1</bitWidth>

14805 </
fõld
>

14806 <
fõld
>

14807 <
«me
>
WKUIE
</name>

14808 <
des¸ùti⁄
>
WKUIE
</description>

14809 <
bôOff£t
>16</bitOffset>

14810 <
bôWidth
>1</bitWidth>

14811 </
fõld
>

14812 <
fõld
>

14813 <
«me
>
ERRIE
</name>

14814 <
des¸ùti⁄
>
ERRIE
</description>

14815 <
bôOff£t
>15</bitOffset>

14816 <
bôWidth
>1</bitWidth>

14817 </
fõld
>

14818 <
fõld
>

14819 <
«me
>
LECIE
</name>

14820 <
des¸ùti⁄
>
LECIE
</description>

14821 <
bôOff£t
>11</bitOffset>

14822 <
bôWidth
>1</bitWidth>

14823 </
fõld
>

14824 <
fõld
>

14825 <
«me
>
BOFIE
</name>

14826 <
des¸ùti⁄
>
BOFIE
</description>

14827 <
bôOff£t
>10</bitOffset>

14828 <
bôWidth
>1</bitWidth>

14829 </
fõld
>

14830 <
fõld
>

14831 <
«me
>
EPVIE
</name>

14832 <
des¸ùti⁄
>
EPVIE
</description>

14833 <
bôOff£t
>9</bitOffset>

14834 <
bôWidth
>1</bitWidth>

14835 </
fõld
>

14836 <
fõld
>

14837 <
«me
>
EWGIE
</name>

14838 <
des¸ùti⁄
>
EWGIE
</description>

14839 <
bôOff£t
>8</bitOffset>

14840 <
bôWidth
>1</bitWidth>

14841 </
fõld
>

14842 <
fõld
>

14843 <
«me
>
FOVIE1
</name>

14844 <
des¸ùti⁄
>
FOVIE1
</description>

14845 <
bôOff£t
>6</bitOffset>

14846 <
bôWidth
>1</bitWidth>

14847 </
fõld
>

14848 <
fõld
>

14849 <
«me
>
FFIE1
</name>

14850 <
des¸ùti⁄
>
FFIE1
</description>

14851 <
bôOff£t
>5</bitOffset>

14852 <
bôWidth
>1</bitWidth>

14853 </
fõld
>

14854 <
fõld
>

14855 <
«me
>
FMPIE1
</name>

14856 <
des¸ùti⁄
>
FMPIE1
</description>

14857 <
bôOff£t
>4</bitOffset>

14858 <
bôWidth
>1</bitWidth>

14859 </
fõld
>

14860 <
fõld
>

14861 <
«me
>
FOVIE0
</name>

14862 <
des¸ùti⁄
>
FOVIE0
</description>

14863 <
bôOff£t
>3</bitOffset>

14864 <
bôWidth
>1</bitWidth>

14865 </
fõld
>

14866 <
fõld
>

14867 <
«me
>
FFIE0
</name>

14868 <
des¸ùti⁄
>
FFIE0
</description>

14869 <
bôOff£t
>2</bitOffset>

14870 <
bôWidth
>1</bitWidth>

14871 </
fõld
>

14872 <
fõld
>

14873 <
«me
>
FMPIE0
</name>

14874 <
des¸ùti⁄
>
FMPIE0
</description>

14875 <
bôOff£t
>1</bitOffset>

14876 <
bôWidth
>1</bitWidth>

14877 </
fõld
>

14878 <
fõld
>

14879 <
«me
>
TMEIE
</name>

14880 <
des¸ùti⁄
>
TMEIE
</description>

14881 <
bôOff£t
>0</bitOffset>

14882 <
bôWidth
>1</bitWidth>

14883 </
fõld
>

14884 </
fõlds
>

14887 <
«me
>
CAN_ESR
</name>

14888 <
di•œyName
>
CAN_ESR
</displayName>

14889 <
des¸ùti⁄
>
CAN_ESR
</description>

14890 <
addªssOff£t
>0x18</addressOffset>

14891 <
size
>0x20</size>

14892 <
ª£tVÆue
>0x00000000</resetValue>

14893 <
fõlds
>

14894 <
fõld
>

14895 <
«me
>
REC
</name>

14896 <
des¸ùti⁄
>
REC
</description>

14897 <
bôOff£t
>24</bitOffset>

14898 <
bôWidth
>8</bitWidth>

14899 <
ac˚ss
>
ªad
-
⁄ly
</access>

14900 </
fõld
>

14901 <
fõld
>

14902 <
«me
>
TEC
</name>

14903 <
des¸ùti⁄
>
TEC
</description>

14904 <
bôOff£t
>16</bitOffset>

14905 <
bôWidth
>8</bitWidth>

14906 <
ac˚ss
>
ªad
-
⁄ly
</access>

14907 </
fõld
>

14908 <
fõld
>

14909 <
«me
>
LEC
</name>

14910 <
des¸ùti⁄
>
LEC
</description>

14911 <
bôOff£t
>4</bitOffset>

14912 <
bôWidth
>3</bitWidth>

14913 <
ac˚ss
>
ªad
-
wrôe
</access>

14914 </
fõld
>

14915 <
fõld
>

14916 <
«me
>
BOFF
</name>

14917 <
des¸ùti⁄
>
BOFF
</description>

14918 <
bôOff£t
>2</bitOffset>

14919 <
bôWidth
>1</bitWidth>

14920 <
ac˚ss
>
ªad
-
⁄ly
</access>

14921 </
fõld
>

14922 <
fõld
>

14923 <
«me
>
EPVF
</name>

14924 <
des¸ùti⁄
>
EPVF
</description>

14925 <
bôOff£t
>1</bitOffset>

14926 <
bôWidth
>1</bitWidth>

14927 <
ac˚ss
>
ªad
-
⁄ly
</access>

14928 </
fõld
>

14929 <
fõld
>

14930 <
«me
>
EWGF
</name>

14931 <
des¸ùti⁄
>
EWGF
</description>

14932 <
bôOff£t
>0</bitOffset>

14933 <
bôWidth
>1</bitWidth>

14934 <
ac˚ss
>
ªad
-
⁄ly
</access>

14935 </
fõld
>

14936 </
fõlds
>

14939 <
«me
>
CAN_BTR
</name>

14940 <
di•œyName
>
CAN_BTR
</displayName>

14941 <
des¸ùti⁄
>
CAN_BTR
</description>

14942 <
addªssOff£t
>0x1C</addressOffset>

14943 <
size
>0x20</size>

14944 <
ac˚ss
>
ªad
-
wrôe
</access>

14945 <
ª£tVÆue
>0x00000000</resetValue>

14946 <
fõlds
>

14947 <
fõld
>

14948 <
«me
>
SILM
</name>

14949 <
des¸ùti⁄
>
SILM
</description>

14950 <
bôOff£t
>31</bitOffset>

14951 <
bôWidth
>1</bitWidth>

14952 </
fõld
>

14953 <
fõld
>

14954 <
«me
>
LBKM
</name>

14955 <
des¸ùti⁄
>
LBKM
</description>

14956 <
bôOff£t
>30</bitOffset>

14957 <
bôWidth
>1</bitWidth>

14958 </
fõld
>

14959 <
fõld
>

14960 <
«me
>
SJW
</name>

14961 <
des¸ùti⁄
>
SJW
</description>

14962 <
bôOff£t
>24</bitOffset>

14963 <
bôWidth
>2</bitWidth>

14964 </
fõld
>

14965 <
fõld
>

14966 <
«me
>
TS2
</name>

14967 <
des¸ùti⁄
>
TS2
</description>

14968 <
bôOff£t
>20</bitOffset>

14969 <
bôWidth
>3</bitWidth>

14970 </
fõld
>

14971 <
fõld
>

14972 <
«me
>
TS1
</name>

14973 <
des¸ùti⁄
>
TS1
</description>

14974 <
bôOff£t
>16</bitOffset>

14975 <
bôWidth
>4</bitWidth>

14976 </
fõld
>

14977 <
fõld
>

14978 <
«me
>
BRP
</name>

14979 <
des¸ùti⁄
>
BRP
</description>

14980 <
bôOff£t
>0</bitOffset>

14981 <
bôWidth
>10</bitWidth>

14982 </
fõld
>

14983 </
fõlds
>

14986 <
«me
>
CAN_TI0R
</name>

14987 <
di•œyName
>
CAN_TI0R
</displayName>

14988 <
des¸ùti⁄
>
CAN_TI0R
</description>

14989 <
addªssOff£t
>0x180</addressOffset>

14990 <
size
>0x20</size>

14991 <
ac˚ss
>
ªad
-
wrôe
</access>

14992 <
ª£tVÆue
>0x00000000</resetValue>

14993 <
fõlds
>

14994 <
fõld
>

14995 <
«me
>
STID
</name>

14996 <
des¸ùti⁄
>
STID
</description>

14997 <
bôOff£t
>21</bitOffset>

14998 <
bôWidth
>11</bitWidth>

14999 </
fõld
>

15000 <
fõld
>

15001 <
«me
>
EXID
</name>

15002 <
des¸ùti⁄
>
EXID
</description>

15003 <
bôOff£t
>3</bitOffset>

15004 <
bôWidth
>18</bitWidth>

15005 </
fõld
>

15006 <
fõld
>

15007 <
«me
>
IDE
</name>

15008 <
des¸ùti⁄
>
IDE
</description>

15009 <
bôOff£t
>2</bitOffset>

15010 <
bôWidth
>1</bitWidth>

15011 </
fõld
>

15012 <
fõld
>

15013 <
«me
>
RTR
</name>

15014 <
des¸ùti⁄
>
RTR
</description>

15015 <
bôOff£t
>1</bitOffset>

15016 <
bôWidth
>1</bitWidth>

15017 </
fõld
>

15018 <
fõld
>

15019 <
«me
>
TXRQ
</name>

15020 <
des¸ùti⁄
>
TXRQ
</description>

15021 <
bôOff£t
>0</bitOffset>

15022 <
bôWidth
>1</bitWidth>

15023 </
fõld
>

15024 </
fõlds
>

15027 <
«me
>
CAN_TDT0R
</name>

15028 <
di•œyName
>
CAN_TDT0R
</displayName>

15029 <
des¸ùti⁄
>
CAN_TDT0R
</description>

15030 <
addªssOff£t
>0x184</addressOffset>

15031 <
size
>0x20</size>

15032 <
ac˚ss
>
ªad
-
wrôe
</access>

15033 <
ª£tVÆue
>0x00000000</resetValue>

15034 <
fõlds
>

15035 <
fõld
>

15036 <
«me
>
TIME
</name>

15037 <
des¸ùti⁄
>
TIME
</description>

15038 <
bôOff£t
>16</bitOffset>

15039 <
bôWidth
>16</bitWidth>

15040 </
fõld
>

15041 <
fõld
>

15042 <
«me
>
TGT
</name>

15043 <
des¸ùti⁄
>
TGT
</description>

15044 <
bôOff£t
>8</bitOffset>

15045 <
bôWidth
>1</bitWidth>

15046 </
fõld
>

15047 <
fõld
>

15048 <
«me
>
DLC
</name>

15049 <
des¸ùti⁄
>
DLC
</description>

15050 <
bôOff£t
>0</bitOffset>

15051 <
bôWidth
>4</bitWidth>

15052 </
fõld
>

15053 </
fõlds
>

15056 <
«me
>
CAN_TDL0R
</name>

15057 <
di•œyName
>
CAN_TDL0R
</displayName>

15058 <
des¸ùti⁄
>
CAN_TDL0R
</description>

15059 <
addªssOff£t
>0x188</addressOffset>

15060 <
size
>0x20</size>

15061 <
ac˚ss
>
ªad
-
wrôe
</access>

15062 <
ª£tVÆue
>0x00000000</resetValue>

15063 <
fõlds
>

15064 <
fõld
>

15065 <
«me
>
DATA3
</name>

15066 <
des¸ùti⁄
>
DATA3
</description>

15067 <
bôOff£t
>24</bitOffset>

15068 <
bôWidth
>8</bitWidth>

15069 </
fõld
>

15070 <
fõld
>

15071 <
«me
>
DATA2
</name>

15072 <
des¸ùti⁄
>
DATA2
</description>

15073 <
bôOff£t
>16</bitOffset>

15074 <
bôWidth
>8</bitWidth>

15075 </
fõld
>

15076 <
fõld
>

15077 <
«me
>
DATA1
</name>

15078 <
des¸ùti⁄
>
DATA1
</description>

15079 <
bôOff£t
>8</bitOffset>

15080 <
bôWidth
>8</bitWidth>

15081 </
fõld
>

15082 <
fõld
>

15083 <
«me
>
DATA0
</name>

15084 <
des¸ùti⁄
>
DATA0
</description>

15085 <
bôOff£t
>0</bitOffset>

15086 <
bôWidth
>8</bitWidth>

15087 </
fõld
>

15088 </
fõlds
>

15091 <
«me
>
CAN_TDH0R
</name>

15092 <
di•œyName
>
CAN_TDH0R
</displayName>

15093 <
des¸ùti⁄
>
CAN_TDH0R
</description>

15094 <
addªssOff£t
>0x18C</addressOffset>

15095 <
size
>0x20</size>

15096 <
ac˚ss
>
ªad
-
wrôe
</access>

15097 <
ª£tVÆue
>0x00000000</resetValue>

15098 <
fõlds
>

15099 <
fõld
>

15100 <
«me
>
DATA7
</name>

15101 <
des¸ùti⁄
>
DATA7
</description>

15102 <
bôOff£t
>24</bitOffset>

15103 <
bôWidth
>8</bitWidth>

15104 </
fõld
>

15105 <
fõld
>

15106 <
«me
>
DATA6
</name>

15107 <
des¸ùti⁄
>
DATA6
</description>

15108 <
bôOff£t
>16</bitOffset>

15109 <
bôWidth
>8</bitWidth>

15110 </
fõld
>

15111 <
fõld
>

15112 <
«me
>
DATA5
</name>

15113 <
des¸ùti⁄
>
DATA5
</description>

15114 <
bôOff£t
>8</bitOffset>

15115 <
bôWidth
>8</bitWidth>

15116 </
fõld
>

15117 <
fõld
>

15118 <
«me
>
DATA4
</name>

15119 <
des¸ùti⁄
>
DATA4
</description>

15120 <
bôOff£t
>0</bitOffset>

15121 <
bôWidth
>8</bitWidth>

15122 </
fõld
>

15123 </
fõlds
>

15126 <
«me
>
CAN_TI1R
</name>

15127 <
di•œyName
>
CAN_TI1R
</displayName>

15128 <
des¸ùti⁄
>
CAN_TI1R
</description>

15129 <
addªssOff£t
>0x190</addressOffset>

15130 <
size
>0x20</size>

15131 <
ac˚ss
>
ªad
-
wrôe
</access>

15132 <
ª£tVÆue
>0x00000000</resetValue>

15133 <
fõlds
>

15134 <
fõld
>

15135 <
«me
>
STID
</name>

15136 <
des¸ùti⁄
>
STID
</description>

15137 <
bôOff£t
>21</bitOffset>

15138 <
bôWidth
>11</bitWidth>

15139 </
fõld
>

15140 <
fõld
>

15141 <
«me
>
EXID
</name>

15142 <
des¸ùti⁄
>
EXID
</description>

15143 <
bôOff£t
>3</bitOffset>

15144 <
bôWidth
>18</bitWidth>

15145 </
fõld
>

15146 <
fõld
>

15147 <
«me
>
IDE
</name>

15148 <
des¸ùti⁄
>
IDE
</description>

15149 <
bôOff£t
>2</bitOffset>

15150 <
bôWidth
>1</bitWidth>

15151 </
fõld
>

15152 <
fõld
>

15153 <
«me
>
RTR
</name>

15154 <
des¸ùti⁄
>
RTR
</description>

15155 <
bôOff£t
>1</bitOffset>

15156 <
bôWidth
>1</bitWidth>

15157 </
fõld
>

15158 <
fõld
>

15159 <
«me
>
TXRQ
</name>

15160 <
des¸ùti⁄
>
TXRQ
</description>

15161 <
bôOff£t
>0</bitOffset>

15162 <
bôWidth
>1</bitWidth>

15163 </
fõld
>

15164 </
fõlds
>

15167 <
«me
>
CAN_TDT1R
</name>

15168 <
di•œyName
>
CAN_TDT1R
</displayName>

15169 <
des¸ùti⁄
>
CAN_TDT1R
</description>

15170 <
addªssOff£t
>0x194</addressOffset>

15171 <
size
>0x20</size>

15172 <
ac˚ss
>
ªad
-
wrôe
</access>

15173 <
ª£tVÆue
>0x00000000</resetValue>

15174 <
fõlds
>

15175 <
fõld
>

15176 <
«me
>
TIME
</name>

15177 <
des¸ùti⁄
>
TIME
</description>

15178 <
bôOff£t
>16</bitOffset>

15179 <
bôWidth
>16</bitWidth>

15180 </
fõld
>

15181 <
fõld
>

15182 <
«me
>
TGT
</name>

15183 <
des¸ùti⁄
>
TGT
</description>

15184 <
bôOff£t
>8</bitOffset>

15185 <
bôWidth
>1</bitWidth>

15186 </
fõld
>

15187 <
fõld
>

15188 <
«me
>
DLC
</name>

15189 <
des¸ùti⁄
>
DLC
</description>

15190 <
bôOff£t
>0</bitOffset>

15191 <
bôWidth
>4</bitWidth>

15192 </
fõld
>

15193 </
fõlds
>

15196 <
«me
>
CAN_TDL1R
</name>

15197 <
di•œyName
>
CAN_TDL1R
</displayName>

15198 <
des¸ùti⁄
>
CAN_TDL1R
</description>

15199 <
addªssOff£t
>0x198</addressOffset>

15200 <
size
>0x20</size>

15201 <
ac˚ss
>
ªad
-
wrôe
</access>

15202 <
ª£tVÆue
>0x00000000</resetValue>

15203 <
fõlds
>

15204 <
fõld
>

15205 <
«me
>
DATA3
</name>

15206 <
des¸ùti⁄
>
DATA3
</description>

15207 <
bôOff£t
>24</bitOffset>

15208 <
bôWidth
>8</bitWidth>

15209 </
fõld
>

15210 <
fõld
>

15211 <
«me
>
DATA2
</name>

15212 <
des¸ùti⁄
>
DATA2
</description>

15213 <
bôOff£t
>16</bitOffset>

15214 <
bôWidth
>8</bitWidth>

15215 </
fõld
>

15216 <
fõld
>

15217 <
«me
>
DATA1
</name>

15218 <
des¸ùti⁄
>
DATA1
</description>

15219 <
bôOff£t
>8</bitOffset>

15220 <
bôWidth
>8</bitWidth>

15221 </
fõld
>

15222 <
fõld
>

15223 <
«me
>
DATA0
</name>

15224 <
des¸ùti⁄
>
DATA0
</description>

15225 <
bôOff£t
>0</bitOffset>

15226 <
bôWidth
>8</bitWidth>

15227 </
fõld
>

15228 </
fõlds
>

15231 <
«me
>
CAN_TDH1R
</name>

15232 <
di•œyName
>
CAN_TDH1R
</displayName>

15233 <
des¸ùti⁄
>
CAN_TDH1R
</description>

15234 <
addªssOff£t
>0x19C</addressOffset>

15235 <
size
>0x20</size>

15236 <
ac˚ss
>
ªad
-
wrôe
</access>

15237 <
ª£tVÆue
>0x00000000</resetValue>

15238 <
fõlds
>

15239 <
fõld
>

15240 <
«me
>
DATA7
</name>

15241 <
des¸ùti⁄
>
DATA7
</description>

15242 <
bôOff£t
>24</bitOffset>

15243 <
bôWidth
>8</bitWidth>

15244 </
fõld
>

15245 <
fõld
>

15246 <
«me
>
DATA6
</name>

15247 <
des¸ùti⁄
>
DATA6
</description>

15248 <
bôOff£t
>16</bitOffset>

15249 <
bôWidth
>8</bitWidth>

15250 </
fõld
>

15251 <
fõld
>

15252 <
«me
>
DATA5
</name>

15253 <
des¸ùti⁄
>
DATA5
</description>

15254 <
bôOff£t
>8</bitOffset>

15255 <
bôWidth
>8</bitWidth>

15256 </
fõld
>

15257 <
fõld
>

15258 <
«me
>
DATA4
</name>

15259 <
des¸ùti⁄
>
DATA4
</description>

15260 <
bôOff£t
>0</bitOffset>

15261 <
bôWidth
>8</bitWidth>

15262 </
fõld
>

15263 </
fõlds
>

15266 <
«me
>
CAN_TI2R
</name>

15267 <
di•œyName
>
CAN_TI2R
</displayName>

15268 <
des¸ùti⁄
>
CAN_TI2R
</description>

15269 <
addªssOff£t
>0x1A0</addressOffset>

15270 <
size
>0x20</size>

15271 <
ac˚ss
>
ªad
-
wrôe
</access>

15272 <
ª£tVÆue
>0x00000000</resetValue>

15273 <
fõlds
>

15274 <
fõld
>

15275 <
«me
>
STID
</name>

15276 <
des¸ùti⁄
>
STID
</description>

15277 <
bôOff£t
>21</bitOffset>

15278 <
bôWidth
>11</bitWidth>

15279 </
fõld
>

15280 <
fõld
>

15281 <
«me
>
EXID
</name>

15282 <
des¸ùti⁄
>
EXID
</description>

15283 <
bôOff£t
>3</bitOffset>

15284 <
bôWidth
>18</bitWidth>

15285 </
fõld
>

15286 <
fõld
>

15287 <
«me
>
IDE
</name>

15288 <
des¸ùti⁄
>
IDE
</description>

15289 <
bôOff£t
>2</bitOffset>

15290 <
bôWidth
>1</bitWidth>

15291 </
fõld
>

15292 <
fõld
>

15293 <
«me
>
RTR
</name>

15294 <
des¸ùti⁄
>
RTR
</description>

15295 <
bôOff£t
>1</bitOffset>

15296 <
bôWidth
>1</bitWidth>

15297 </
fõld
>

15298 <
fõld
>

15299 <
«me
>
TXRQ
</name>

15300 <
des¸ùti⁄
>
TXRQ
</description>

15301 <
bôOff£t
>0</bitOffset>

15302 <
bôWidth
>1</bitWidth>

15303 </
fõld
>

15304 </
fõlds
>

15307 <
«me
>
CAN_TDT2R
</name>

15308 <
di•œyName
>
CAN_TDT2R
</displayName>

15309 <
des¸ùti⁄
>
CAN_TDT2R
</description>

15310 <
addªssOff£t
>0x1A4</addressOffset>

15311 <
size
>0x20</size>

15312 <
ac˚ss
>
ªad
-
wrôe
</access>

15313 <
ª£tVÆue
>0x00000000</resetValue>

15314 <
fõlds
>

15315 <
fõld
>

15316 <
«me
>
TIME
</name>

15317 <
des¸ùti⁄
>
TIME
</description>

15318 <
bôOff£t
>16</bitOffset>

15319 <
bôWidth
>16</bitWidth>

15320 </
fõld
>

15321 <
fõld
>

15322 <
«me
>
TGT
</name>

15323 <
des¸ùti⁄
>
TGT
</description>

15324 <
bôOff£t
>8</bitOffset>

15325 <
bôWidth
>1</bitWidth>

15326 </
fõld
>

15327 <
fõld
>

15328 <
«me
>
DLC
</name>

15329 <
des¸ùti⁄
>
DLC
</description>

15330 <
bôOff£t
>0</bitOffset>

15331 <
bôWidth
>4</bitWidth>

15332 </
fõld
>

15333 </
fõlds
>

15336 <
«me
>
CAN_TDL2R
</name>

15337 <
di•œyName
>
CAN_TDL2R
</displayName>

15338 <
des¸ùti⁄
>
CAN_TDL2R
</description>

15339 <
addªssOff£t
>0x1A8</addressOffset>

15340 <
size
>0x20</size>

15341 <
ac˚ss
>
ªad
-
wrôe
</access>

15342 <
ª£tVÆue
>0x00000000</resetValue>

15343 <
fõlds
>

15344 <
fõld
>

15345 <
«me
>
DATA3
</name>

15346 <
des¸ùti⁄
>
DATA3
</description>

15347 <
bôOff£t
>24</bitOffset>

15348 <
bôWidth
>8</bitWidth>

15349 </
fõld
>

15350 <
fõld
>

15351 <
«me
>
DATA2
</name>

15352 <
des¸ùti⁄
>
DATA2
</description>

15353 <
bôOff£t
>16</bitOffset>

15354 <
bôWidth
>8</bitWidth>

15355 </
fõld
>

15356 <
fõld
>

15357 <
«me
>
DATA1
</name>

15358 <
des¸ùti⁄
>
DATA1
</description>

15359 <
bôOff£t
>8</bitOffset>

15360 <
bôWidth
>8</bitWidth>

15361 </
fõld
>

15362 <
fõld
>

15363 <
«me
>
DATA0
</name>

15364 <
des¸ùti⁄
>
DATA0
</description>

15365 <
bôOff£t
>0</bitOffset>

15366 <
bôWidth
>8</bitWidth>

15367 </
fõld
>

15368 </
fõlds
>

15371 <
«me
>
CAN_TDH2R
</name>

15372 <
di•œyName
>
CAN_TDH2R
</displayName>

15373 <
des¸ùti⁄
>
CAN_TDH2R
</description>

15374 <
addªssOff£t
>0x1AC</addressOffset>

15375 <
size
>0x20</size>

15376 <
ac˚ss
>
ªad
-
wrôe
</access>

15377 <
ª£tVÆue
>0x00000000</resetValue>

15378 <
fõlds
>

15379 <
fõld
>

15380 <
«me
>
DATA7
</name>

15381 <
des¸ùti⁄
>
DATA7
</description>

15382 <
bôOff£t
>24</bitOffset>

15383 <
bôWidth
>8</bitWidth>

15384 </
fõld
>

15385 <
fõld
>

15386 <
«me
>
DATA6
</name>

15387 <
des¸ùti⁄
>
DATA6
</description>

15388 <
bôOff£t
>16</bitOffset>

15389 <
bôWidth
>8</bitWidth>

15390 </
fõld
>

15391 <
fõld
>

15392 <
«me
>
DATA5
</name>

15393 <
des¸ùti⁄
>
DATA5
</description>

15394 <
bôOff£t
>8</bitOffset>

15395 <
bôWidth
>8</bitWidth>

15396 </
fõld
>

15397 <
fõld
>

15398 <
«me
>
DATA4
</name>

15399 <
des¸ùti⁄
>
DATA4
</description>

15400 <
bôOff£t
>0</bitOffset>

15401 <
bôWidth
>8</bitWidth>

15402 </
fõld
>

15403 </
fõlds
>

15406 <
«me
>
CAN_RI0R
</name>

15407 <
di•œyName
>
CAN_RI0R
</displayName>

15408 <
des¸ùti⁄
>
CAN_RI0R
</description>

15409 <
addªssOff£t
>0x1B0</addressOffset>

15410 <
size
>0x20</size>

15411 <
ac˚ss
>
ªad
-
⁄ly
</access>

15412 <
ª£tVÆue
>0x00000000</resetValue>

15413 <
fõlds
>

15414 <
fõld
>

15415 <
«me
>
STID
</name>

15416 <
des¸ùti⁄
>
STID
</description>

15417 <
bôOff£t
>21</bitOffset>

15418 <
bôWidth
>11</bitWidth>

15419 </
fõld
>

15420 <
fõld
>

15421 <
«me
>
EXID
</name>

15422 <
des¸ùti⁄
>
EXID
</description>

15423 <
bôOff£t
>3</bitOffset>

15424 <
bôWidth
>18</bitWidth>

15425 </
fõld
>

15426 <
fõld
>

15427 <
«me
>
IDE
</name>

15428 <
des¸ùti⁄
>
IDE
</description>

15429 <
bôOff£t
>2</bitOffset>

15430 <
bôWidth
>1</bitWidth>

15431 </
fõld
>

15432 <
fõld
>

15433 <
«me
>
RTR
</name>

15434 <
des¸ùti⁄
>
RTR
</description>

15435 <
bôOff£t
>1</bitOffset>

15436 <
bôWidth
>1</bitWidth>

15437 </
fõld
>

15438 </
fõlds
>

15441 <
«me
>
CAN_RDT0R
</name>

15442 <
di•œyName
>
CAN_RDT0R
</displayName>

15443 <
des¸ùti⁄
>
CAN_RDT0R
</description>

15444 <
addªssOff£t
>0x1B4</addressOffset>

15445 <
size
>0x20</size>

15446 <
ac˚ss
>
ªad
-
⁄ly
</access>

15447 <
ª£tVÆue
>0x00000000</resetValue>

15448 <
fõlds
>

15449 <
fõld
>

15450 <
«me
>
TIME
</name>

15451 <
des¸ùti⁄
>
TIME
</description>

15452 <
bôOff£t
>16</bitOffset>

15453 <
bôWidth
>16</bitWidth>

15454 </
fõld
>

15455 <
fõld
>

15456 <
«me
>
FMI
</name>

15457 <
des¸ùti⁄
>
FMI
</description>

15458 <
bôOff£t
>8</bitOffset>

15459 <
bôWidth
>8</bitWidth>

15460 </
fõld
>

15461 <
fõld
>

15462 <
«me
>
DLC
</name>

15463 <
des¸ùti⁄
>
DLC
</description>

15464 <
bôOff£t
>0</bitOffset>

15465 <
bôWidth
>4</bitWidth>

15466 </
fõld
>

15467 </
fõlds
>

15470 <
«me
>
CAN_RDL0R
</name>

15471 <
di•œyName
>
CAN_RDL0R
</displayName>

15472 <
des¸ùti⁄
>
CAN_RDL0R
</description>

15473 <
addªssOff£t
>0x1B8</addressOffset>

15474 <
size
>0x20</size>

15475 <
ac˚ss
>
ªad
-
⁄ly
</access>

15476 <
ª£tVÆue
>0x00000000</resetValue>

15477 <
fõlds
>

15478 <
fõld
>

15479 <
«me
>
DATA3
</name>

15480 <
des¸ùti⁄
>
DATA3
</description>

15481 <
bôOff£t
>24</bitOffset>

15482 <
bôWidth
>8</bitWidth>

15483 </
fõld
>

15484 <
fõld
>

15485 <
«me
>
DATA2
</name>

15486 <
des¸ùti⁄
>
DATA2
</description>

15487 <
bôOff£t
>16</bitOffset>

15488 <
bôWidth
>8</bitWidth>

15489 </
fõld
>

15490 <
fõld
>

15491 <
«me
>
DATA1
</name>

15492 <
des¸ùti⁄
>
DATA1
</description>

15493 <
bôOff£t
>8</bitOffset>

15494 <
bôWidth
>8</bitWidth>

15495 </
fõld
>

15496 <
fõld
>

15497 <
«me
>
DATA0
</name>

15498 <
des¸ùti⁄
>
DATA0
</description>

15499 <
bôOff£t
>0</bitOffset>

15500 <
bôWidth
>8</bitWidth>

15501 </
fõld
>

15502 </
fõlds
>

15505 <
«me
>
CAN_RDH0R
</name>

15506 <
di•œyName
>
CAN_RDH0R
</displayName>

15507 <
des¸ùti⁄
>
CAN_RDH0R
</description>

15508 <
addªssOff£t
>0x1BC</addressOffset>

15509 <
size
>0x20</size>

15510 <
ac˚ss
>
ªad
-
⁄ly
</access>

15511 <
ª£tVÆue
>0x00000000</resetValue>

15512 <
fõlds
>

15513 <
fõld
>

15514 <
«me
>
DATA7
</name>

15515 <
des¸ùti⁄
>
DATA7
</description>

15516 <
bôOff£t
>24</bitOffset>

15517 <
bôWidth
>8</bitWidth>

15518 </
fõld
>

15519 <
fõld
>

15520 <
«me
>
DATA6
</name>

15521 <
des¸ùti⁄
>
DATA6
</description>

15522 <
bôOff£t
>16</bitOffset>

15523 <
bôWidth
>8</bitWidth>

15524 </
fõld
>

15525 <
fõld
>

15526 <
«me
>
DATA5
</name>

15527 <
des¸ùti⁄
>
DATA5
</description>

15528 <
bôOff£t
>8</bitOffset>

15529 <
bôWidth
>8</bitWidth>

15530 </
fõld
>

15531 <
fõld
>

15532 <
«me
>
DATA4
</name>

15533 <
des¸ùti⁄
>
DATA4
</description>

15534 <
bôOff£t
>0</bitOffset>

15535 <
bôWidth
>8</bitWidth>

15536 </
fõld
>

15537 </
fõlds
>

15540 <
«me
>
CAN_RI1R
</name>

15541 <
di•œyName
>
CAN_RI1R
</displayName>

15542 <
des¸ùti⁄
>
CAN_RI1R
</description>

15543 <
addªssOff£t
>0x1C0</addressOffset>

15544 <
size
>0x20</size>

15545 <
ac˚ss
>
ªad
-
⁄ly
</access>

15546 <
ª£tVÆue
>0x00000000</resetValue>

15547 <
fõlds
>

15548 <
fõld
>

15549 <
«me
>
STID
</name>

15550 <
des¸ùti⁄
>
STID
</description>

15551 <
bôOff£t
>21</bitOffset>

15552 <
bôWidth
>11</bitWidth>

15553 </
fõld
>

15554 <
fõld
>

15555 <
«me
>
EXID
</name>

15556 <
des¸ùti⁄
>
EXID
</description>

15557 <
bôOff£t
>3</bitOffset>

15558 <
bôWidth
>18</bitWidth>

15559 </
fõld
>

15560 <
fõld
>

15561 <
«me
>
IDE
</name>

15562 <
des¸ùti⁄
>
IDE
</description>

15563 <
bôOff£t
>2</bitOffset>

15564 <
bôWidth
>1</bitWidth>

15565 </
fõld
>

15566 <
fõld
>

15567 <
«me
>
RTR
</name>

15568 <
des¸ùti⁄
>
RTR
</description>

15569 <
bôOff£t
>1</bitOffset>

15570 <
bôWidth
>1</bitWidth>

15571 </
fõld
>

15572 </
fõlds
>

15575 <
«me
>
CAN_RDT1R
</name>

15576 <
di•œyName
>
CAN_RDT1R
</displayName>

15577 <
des¸ùti⁄
>
CAN_RDT1R
</description>

15578 <
addªssOff£t
>0x1C4</addressOffset>

15579 <
size
>0x20</size>

15580 <
ac˚ss
>
ªad
-
⁄ly
</access>

15581 <
ª£tVÆue
>0x00000000</resetValue>

15582 <
fõlds
>

15583 <
fõld
>

15584 <
«me
>
TIME
</name>

15585 <
des¸ùti⁄
>
TIME
</description>

15586 <
bôOff£t
>16</bitOffset>

15587 <
bôWidth
>16</bitWidth>

15588 </
fõld
>

15589 <
fõld
>

15590 <
«me
>
FMI
</name>

15591 <
des¸ùti⁄
>
FMI
</description>

15592 <
bôOff£t
>8</bitOffset>

15593 <
bôWidth
>8</bitWidth>

15594 </
fõld
>

15595 <
fõld
>

15596 <
«me
>
DLC
</name>

15597 <
des¸ùti⁄
>
DLC
</description>

15598 <
bôOff£t
>0</bitOffset>

15599 <
bôWidth
>4</bitWidth>

15600 </
fõld
>

15601 </
fõlds
>

15604 <
«me
>
CAN_RDL1R
</name>

15605 <
di•œyName
>
CAN_RDL1R
</displayName>

15606 <
des¸ùti⁄
>
CAN_RDL1R
</description>

15607 <
addªssOff£t
>0x1C8</addressOffset>

15608 <
size
>0x20</size>

15609 <
ac˚ss
>
ªad
-
⁄ly
</access>

15610 <
ª£tVÆue
>0x00000000</resetValue>

15611 <
fõlds
>

15612 <
fõld
>

15613 <
«me
>
DATA3
</name>

15614 <
des¸ùti⁄
>
DATA3
</description>

15615 <
bôOff£t
>24</bitOffset>

15616 <
bôWidth
>8</bitWidth>

15617 </
fõld
>

15618 <
fõld
>

15619 <
«me
>
DATA2
</name>

15620 <
des¸ùti⁄
>
DATA2
</description>

15621 <
bôOff£t
>16</bitOffset>

15622 <
bôWidth
>8</bitWidth>

15623 </
fõld
>

15624 <
fõld
>

15625 <
«me
>
DATA1
</name>

15626 <
des¸ùti⁄
>
DATA1
</description>

15627 <
bôOff£t
>8</bitOffset>

15628 <
bôWidth
>8</bitWidth>

15629 </
fõld
>

15630 <
fõld
>

15631 <
«me
>
DATA0
</name>

15632 <
des¸ùti⁄
>
DATA0
</description>

15633 <
bôOff£t
>0</bitOffset>

15634 <
bôWidth
>8</bitWidth>

15635 </
fõld
>

15636 </
fõlds
>

15639 <
«me
>
CAN_RDH1R
</name>

15640 <
di•œyName
>
CAN_RDH1R
</displayName>

15641 <
des¸ùti⁄
>
CAN_RDH1R
</description>

15642 <
addªssOff£t
>0x1CC</addressOffset>

15643 <
size
>0x20</size>

15644 <
ac˚ss
>
ªad
-
⁄ly
</access>

15645 <
ª£tVÆue
>0x00000000</resetValue>

15646 <
fõlds
>

15647 <
fõld
>

15648 <
«me
>
DATA7
</name>

15649 <
des¸ùti⁄
>
DATA7
</description>

15650 <
bôOff£t
>24</bitOffset>

15651 <
bôWidth
>8</bitWidth>

15652 </
fõld
>

15653 <
fõld
>

15654 <
«me
>
DATA6
</name>

15655 <
des¸ùti⁄
>
DATA6
</description>

15656 <
bôOff£t
>16</bitOffset>

15657 <
bôWidth
>8</bitWidth>

15658 </
fõld
>

15659 <
fõld
>

15660 <
«me
>
DATA5
</name>

15661 <
des¸ùti⁄
>
DATA5
</description>

15662 <
bôOff£t
>8</bitOffset>

15663 <
bôWidth
>8</bitWidth>

15664 </
fõld
>

15665 <
fõld
>

15666 <
«me
>
DATA4
</name>

15667 <
des¸ùti⁄
>
DATA4
</description>

15668 <
bôOff£t
>0</bitOffset>

15669 <
bôWidth
>8</bitWidth>

15670 </
fõld
>

15671 </
fõlds
>

15674 <
«me
>
CAN_FMR
</name>

15675 <
di•œyName
>
CAN_FMR
</displayName>

15676 <
des¸ùti⁄
>
CAN_FMR
</description>

15677 <
addªssOff£t
>0x200</addressOffset>

15678 <
size
>0x20</size>

15679 <
ac˚ss
>
ªad
-
wrôe
</access>

15680 <
ª£tVÆue
>0x00000000</resetValue>

15681 <
fõlds
>

15682 <
fõld
>

15683 <
«me
>
FINIT
</name>

15684 <
des¸ùti⁄
>
FINIT
</description>

15685 <
bôOff£t
>0</bitOffset>

15686 <
bôWidth
>1</bitWidth>

15687 </
fõld
>

15688 </
fõlds
>

15691 <
«me
>
CAN_FM1R
</name>

15692 <
di•œyName
>
CAN_FM1R
</displayName>

15693 <
des¸ùti⁄
>
CAN_FM1R
</description>

15694 <
addªssOff£t
>0x204</addressOffset>

15695 <
size
>0x20</size>

15696 <
ac˚ss
>
ªad
-
wrôe
</access>

15697 <
ª£tVÆue
>0x00000000</resetValue>

15698 <
fõlds
>

15699 <
fõld
>

15700 <
«me
>
FBM0
</name>

15701 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15702 <
bôOff£t
>0</bitOffset>

15703 <
bôWidth
>1</bitWidth>

15704 </
fõld
>

15705 <
fõld
>

15706 <
«me
>
FBM1
</name>

15707 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15708 <
bôOff£t
>1</bitOffset>

15709 <
bôWidth
>1</bitWidth>

15710 </
fõld
>

15711 <
fõld
>

15712 <
«me
>
FBM2
</name>

15713 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15714 <
bôOff£t
>2</bitOffset>

15715 <
bôWidth
>1</bitWidth>

15716 </
fõld
>

15717 <
fõld
>

15718 <
«me
>
FBM3
</name>

15719 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15720 <
bôOff£t
>3</bitOffset>

15721 <
bôWidth
>1</bitWidth>

15722 </
fõld
>

15723 <
fõld
>

15724 <
«me
>
FBM4
</name>

15725 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15726 <
bôOff£t
>4</bitOffset>

15727 <
bôWidth
>1</bitWidth>

15728 </
fõld
>

15729 <
fõld
>

15730 <
«me
>
FBM5
</name>

15731 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15732 <
bôOff£t
>5</bitOffset>

15733 <
bôWidth
>1</bitWidth>

15734 </
fõld
>

15735 <
fõld
>

15736 <
«me
>
FBM6
</name>

15737 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15738 <
bôOff£t
>6</bitOffset>

15739 <
bôWidth
>1</bitWidth>

15740 </
fõld
>

15741 <
fõld
>

15742 <
«me
>
FBM7
</name>

15743 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15744 <
bôOff£t
>7</bitOffset>

15745 <
bôWidth
>1</bitWidth>

15746 </
fõld
>

15747 <
fõld
>

15748 <
«me
>
FBM8
</name>

15749 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15750 <
bôOff£t
>8</bitOffset>

15751 <
bôWidth
>1</bitWidth>

15752 </
fõld
>

15753 <
fõld
>

15754 <
«me
>
FBM9
</name>

15755 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15756 <
bôOff£t
>9</bitOffset>

15757 <
bôWidth
>1</bitWidth>

15758 </
fõld
>

15759 <
fõld
>

15760 <
«me
>
FBM10
</name>

15761 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15762 <
bôOff£t
>10</bitOffset>

15763 <
bôWidth
>1</bitWidth>

15764 </
fõld
>

15765 <
fõld
>

15766 <
«me
>
FBM11
</name>

15767 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15768 <
bôOff£t
>11</bitOffset>

15769 <
bôWidth
>1</bitWidth>

15770 </
fõld
>

15771 <
fõld
>

15772 <
«me
>
FBM12
</name>

15773 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15774 <
bôOff£t
>12</bitOffset>

15775 <
bôWidth
>1</bitWidth>

15776 </
fõld
>

15777 <
fõld
>

15778 <
«me
>
FBM13
</name>

15779 <
des¸ùti⁄
>
Fûãr
 
mode
</description>

15780 <
bôOff£t
>13</bitOffset>

15781 <
bôWidth
>1</bitWidth>

15782 </
fõld
>

15783 </
fõlds
>

15786 <
«me
>
CAN_FS1R
</name>

15787 <
di•œyName
>
CAN_FS1R
</displayName>

15788 <
des¸ùti⁄
>
CAN_FS1R
</description>

15789 <
addªssOff£t
>0x20C</addressOffset>

15790 <
size
>0x20</size>

15791 <
ac˚ss
>
ªad
-
wrôe
</access>

15792 <
ª£tVÆue
>0x00000000</resetValue>

15793 <
fõlds
>

15794 <
fõld
>

15795 <
«me
>
FSC0
</name>

15796 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15797 <
bôOff£t
>0</bitOffset>

15798 <
bôWidth
>1</bitWidth>

15799 </
fõld
>

15800 <
fõld
>

15801 <
«me
>
FSC1
</name>

15802 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15803 <
bôOff£t
>1</bitOffset>

15804 <
bôWidth
>1</bitWidth>

15805 </
fõld
>

15806 <
fõld
>

15807 <
«me
>
FSC2
</name>

15808 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15809 <
bôOff£t
>2</bitOffset>

15810 <
bôWidth
>1</bitWidth>

15811 </
fõld
>

15812 <
fõld
>

15813 <
«me
>
FSC3
</name>

15814 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15815 <
bôOff£t
>3</bitOffset>

15816 <
bôWidth
>1</bitWidth>

15817 </
fõld
>

15818 <
fõld
>

15819 <
«me
>
FSC4
</name>

15820 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15821 <
bôOff£t
>4</bitOffset>

15822 <
bôWidth
>1</bitWidth>

15823 </
fõld
>

15824 <
fõld
>

15825 <
«me
>
FSC5
</name>

15826 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15827 <
bôOff£t
>5</bitOffset>

15828 <
bôWidth
>1</bitWidth>

15829 </
fõld
>

15830 <
fõld
>

15831 <
«me
>
FSC6
</name>

15832 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15833 <
bôOff£t
>6</bitOffset>

15834 <
bôWidth
>1</bitWidth>

15835 </
fõld
>

15836 <
fõld
>

15837 <
«me
>
FSC7
</name>

15838 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15839 <
bôOff£t
>7</bitOffset>

15840 <
bôWidth
>1</bitWidth>

15841 </
fõld
>

15842 <
fõld
>

15843 <
«me
>
FSC8
</name>

15844 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15845 <
bôOff£t
>8</bitOffset>

15846 <
bôWidth
>1</bitWidth>

15847 </
fõld
>

15848 <
fõld
>

15849 <
«me
>
FSC9
</name>

15850 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15851 <
bôOff£t
>9</bitOffset>

15852 <
bôWidth
>1</bitWidth>

15853 </
fõld
>

15854 <
fõld
>

15855 <
«me
>
FSC10
</name>

15856 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15857 <
bôOff£t
>10</bitOffset>

15858 <
bôWidth
>1</bitWidth>

15859 </
fõld
>

15860 <
fõld
>

15861 <
«me
>
FSC11
</name>

15862 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15863 <
bôOff£t
>11</bitOffset>

15864 <
bôWidth
>1</bitWidth>

15865 </
fõld
>

15866 <
fõld
>

15867 <
«me
>
FSC12
</name>

15868 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15869 <
bôOff£t
>12</bitOffset>

15870 <
bôWidth
>1</bitWidth>

15871 </
fõld
>

15872 <
fõld
>

15873 <
«me
>
FSC13
</name>

15874 <
des¸ùti⁄
>
Fûãr
 
sˇÀ
 
c⁄figuøti⁄
</description>

15875 <
bôOff£t
>13</bitOffset>

15876 <
bôWidth
>1</bitWidth>

15877 </
fõld
>

15878 </
fõlds
>

15881 <
«me
>
CAN_FFA1R
</name>

15882 <
di•œyName
>
CAN_FFA1R
</displayName>

15883 <
des¸ùti⁄
>
CAN_FFA1R
</description>

15884 <
addªssOff£t
>0x214</addressOffset>

15885 <
size
>0x20</size>

15886 <
ac˚ss
>
ªad
-
wrôe
</access>

15887 <
ª£tVÆue
>0x00000000</resetValue>

15888 <
fõlds
>

15889 <
fõld
>

15890 <
«me
>
FFA0
</name>

15891 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15892 0</
des¸ùti⁄
>

15893 <
bôOff£t
>0</bitOffset>

15894 <
bôWidth
>1</bitWidth>

15895 </
fõld
>

15896 <
fõld
>

15897 <
«me
>
FFA1
</name>

15898 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15899 1</
des¸ùti⁄
>

15900 <
bôOff£t
>1</bitOffset>

15901 <
bôWidth
>1</bitWidth>

15902 </
fõld
>

15903 <
fõld
>

15904 <
«me
>
FFA2
</name>

15905 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15906 2</
des¸ùti⁄
>

15907 <
bôOff£t
>2</bitOffset>

15908 <
bôWidth
>1</bitWidth>

15909 </
fõld
>

15910 <
fõld
>

15911 <
«me
>
FFA3
</name>

15912 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15913 3</
des¸ùti⁄
>

15914 <
bôOff£t
>3</bitOffset>

15915 <
bôWidth
>1</bitWidth>

15916 </
fõld
>

15917 <
fõld
>

15918 <
«me
>
FFA4
</name>

15919 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15920 4</
des¸ùti⁄
>

15921 <
bôOff£t
>4</bitOffset>

15922 <
bôWidth
>1</bitWidth>

15923 </
fõld
>

15924 <
fõld
>

15925 <
«me
>
FFA5
</name>

15926 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15927 5</
des¸ùti⁄
>

15928 <
bôOff£t
>5</bitOffset>

15929 <
bôWidth
>1</bitWidth>

15930 </
fõld
>

15931 <
fõld
>

15932 <
«me
>
FFA6
</name>

15933 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15934 6</
des¸ùti⁄
>

15935 <
bôOff£t
>6</bitOffset>

15936 <
bôWidth
>1</bitWidth>

15937 </
fõld
>

15938 <
fõld
>

15939 <
«me
>
FFA7
</name>

15940 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15941 7</
des¸ùti⁄
>

15942 <
bôOff£t
>7</bitOffset>

15943 <
bôWidth
>1</bitWidth>

15944 </
fõld
>

15945 <
fõld
>

15946 <
«me
>
FFA8
</name>

15947 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15948 8</
des¸ùti⁄
>

15949 <
bôOff£t
>8</bitOffset>

15950 <
bôWidth
>1</bitWidth>

15951 </
fõld
>

15952 <
fõld
>

15953 <
«me
>
FFA9
</name>

15954 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15955 9</
des¸ùti⁄
>

15956 <
bôOff£t
>9</bitOffset>

15957 <
bôWidth
>1</bitWidth>

15958 </
fõld
>

15959 <
fõld
>

15960 <
«me
>
FFA10
</name>

15961 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15962 10</
des¸ùti⁄
>

15963 <
bôOff£t
>10</bitOffset>

15964 <
bôWidth
>1</bitWidth>

15965 </
fõld
>

15966 <
fõld
>

15967 <
«me
>
FFA11
</name>

15968 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15969 11</
des¸ùti⁄
>

15970 <
bôOff£t
>11</bitOffset>

15971 <
bôWidth
>1</bitWidth>

15972 </
fõld
>

15973 <
fõld
>

15974 <
«me
>
FFA12
</name>

15975 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15976 12</
des¸ùti⁄
>

15977 <
bôOff£t
>12</bitOffset>

15978 <
bôWidth
>1</bitWidth>

15979 </
fõld
>

15980 <
fõld
>

15981 <
«me
>
FFA13
</name>

15982 <
des¸ùti⁄
>
Fûãr
 
FIFO
 
assignmít
 
fûãr


15983 13</
des¸ùti⁄
>

15984 <
bôOff£t
>13</bitOffset>

15985 <
bôWidth
>1</bitWidth>

15986 </
fõld
>

15987 </
fõlds
>

15990 <
«me
>
CAN_FA1R
</name>

15991 <
di•œyName
>
CAN_FA1R
</displayName>

15992 <
des¸ùti⁄
>
CAN_FA1R
</description>

15993 <
addªssOff£t
>0x21C</addressOffset>

15994 <
size
>0x20</size>

15995 <
ac˚ss
>
ªad
-
wrôe
</access>

15996 <
ª£tVÆue
>0x00000000</resetValue>

15997 <
fõlds
>

15998 <
fõld
>

15999 <
«me
>
FACT0
</name>

16000 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16001 <
bôOff£t
>0</bitOffset>

16002 <
bôWidth
>1</bitWidth>

16003 </
fõld
>

16004 <
fõld
>

16005 <
«me
>
FACT1
</name>

16006 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16007 <
bôOff£t
>1</bitOffset>

16008 <
bôWidth
>1</bitWidth>

16009 </
fõld
>

16010 <
fõld
>

16011 <
«me
>
FACT2
</name>

16012 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16013 <
bôOff£t
>2</bitOffset>

16014 <
bôWidth
>1</bitWidth>

16015 </
fõld
>

16016 <
fõld
>

16017 <
«me
>
FACT3
</name>

16018 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16019 <
bôOff£t
>3</bitOffset>

16020 <
bôWidth
>1</bitWidth>

16021 </
fõld
>

16022 <
fõld
>

16023 <
«me
>
FACT4
</name>

16024 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16025 <
bôOff£t
>4</bitOffset>

16026 <
bôWidth
>1</bitWidth>

16027 </
fõld
>

16028 <
fõld
>

16029 <
«me
>
FACT5
</name>

16030 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16031 <
bôOff£t
>5</bitOffset>

16032 <
bôWidth
>1</bitWidth>

16033 </
fõld
>

16034 <
fõld
>

16035 <
«me
>
FACT6
</name>

16036 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16037 <
bôOff£t
>6</bitOffset>

16038 <
bôWidth
>1</bitWidth>

16039 </
fõld
>

16040 <
fõld
>

16041 <
«me
>
FACT7
</name>

16042 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16043 <
bôOff£t
>7</bitOffset>

16044 <
bôWidth
>1</bitWidth>

16045 </
fõld
>

16046 <
fõld
>

16047 <
«me
>
FACT8
</name>

16048 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16049 <
bôOff£t
>8</bitOffset>

16050 <
bôWidth
>1</bitWidth>

16051 </
fõld
>

16052 <
fõld
>

16053 <
«me
>
FACT9
</name>

16054 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16055 <
bôOff£t
>9</bitOffset>

16056 <
bôWidth
>1</bitWidth>

16057 </
fõld
>

16058 <
fõld
>

16059 <
«me
>
FACT10
</name>

16060 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16061 <
bôOff£t
>10</bitOffset>

16062 <
bôWidth
>1</bitWidth>

16063 </
fõld
>

16064 <
fõld
>

16065 <
«me
>
FACT11
</name>

16066 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16067 <
bôOff£t
>11</bitOffset>

16068 <
bôWidth
>1</bitWidth>

16069 </
fõld
>

16070 <
fõld
>

16071 <
«me
>
FACT12
</name>

16072 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16073 <
bôOff£t
>12</bitOffset>

16074 <
bôWidth
>1</bitWidth>

16075 </
fõld
>

16076 <
fõld
>

16077 <
«me
>
FACT13
</name>

16078 <
des¸ùti⁄
>
Fûãr
 
a˘ive
</description>

16079 <
bôOff£t
>13</bitOffset>

16080 <
bôWidth
>1</bitWidth>

16081 </
fõld
>

16082 </
fõlds
>

16085 <
«me
>
CAN_F0R1
</name>

16086 <
di•œyName
>
CAN_F0R1
</displayName>

16087 <
des¸ùti⁄
>
CAN_F0R1
</description>

16088 <
addªssOff£t
>0x240</addressOffset>

16089 <
size
>0x20</size>

16090 <
ac˚ss
>
ªad
-
wrôe
</access>

16091 <
ª£tVÆue
>0x00000000</resetValue>

16092 <
fõlds
>

16093 <
fõld
>

16094 <
«me
>
FB0
</name>

16095 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16096 <
bôOff£t
>0</bitOffset>

16097 <
bôWidth
>1</bitWidth>

16098 </
fõld
>

16099 <
fõld
>

16100 <
«me
>
FB1
</name>

16101 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16102 <
bôOff£t
>1</bitOffset>

16103 <
bôWidth
>1</bitWidth>

16104 </
fõld
>

16105 <
fõld
>

16106 <
«me
>
FB2
</name>

16107 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16108 <
bôOff£t
>2</bitOffset>

16109 <
bôWidth
>1</bitWidth>

16110 </
fõld
>

16111 <
fõld
>

16112 <
«me
>
FB3
</name>

16113 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16114 <
bôOff£t
>3</bitOffset>

16115 <
bôWidth
>1</bitWidth>

16116 </
fõld
>

16117 <
fõld
>

16118 <
«me
>
FB4
</name>

16119 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16120 <
bôOff£t
>4</bitOffset>

16121 <
bôWidth
>1</bitWidth>

16122 </
fõld
>

16123 <
fõld
>

16124 <
«me
>
FB5
</name>

16125 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16126 <
bôOff£t
>5</bitOffset>

16127 <
bôWidth
>1</bitWidth>

16128 </
fõld
>

16129 <
fõld
>

16130 <
«me
>
FB6
</name>

16131 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16132 <
bôOff£t
>6</bitOffset>

16133 <
bôWidth
>1</bitWidth>

16134 </
fõld
>

16135 <
fõld
>

16136 <
«me
>
FB7
</name>

16137 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16138 <
bôOff£t
>7</bitOffset>

16139 <
bôWidth
>1</bitWidth>

16140 </
fõld
>

16141 <
fõld
>

16142 <
«me
>
FB8
</name>

16143 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16144 <
bôOff£t
>8</bitOffset>

16145 <
bôWidth
>1</bitWidth>

16146 </
fõld
>

16147 <
fõld
>

16148 <
«me
>
FB9
</name>

16149 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16150 <
bôOff£t
>9</bitOffset>

16151 <
bôWidth
>1</bitWidth>

16152 </
fõld
>

16153 <
fõld
>

16154 <
«me
>
FB10
</name>

16155 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16156 <
bôOff£t
>10</bitOffset>

16157 <
bôWidth
>1</bitWidth>

16158 </
fõld
>

16159 <
fõld
>

16160 <
«me
>
FB11
</name>

16161 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16162 <
bôOff£t
>11</bitOffset>

16163 <
bôWidth
>1</bitWidth>

16164 </
fõld
>

16165 <
fõld
>

16166 <
«me
>
FB12
</name>

16167 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16168 <
bôOff£t
>12</bitOffset>

16169 <
bôWidth
>1</bitWidth>

16170 </
fõld
>

16171 <
fõld
>

16172 <
«me
>
FB13
</name>

16173 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16174 <
bôOff£t
>13</bitOffset>

16175 <
bôWidth
>1</bitWidth>

16176 </
fõld
>

16177 <
fõld
>

16178 <
«me
>
FB14
</name>

16179 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16180 <
bôOff£t
>14</bitOffset>

16181 <
bôWidth
>1</bitWidth>

16182 </
fõld
>

16183 <
fõld
>

16184 <
«me
>
FB15
</name>

16185 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16186 <
bôOff£t
>15</bitOffset>

16187 <
bôWidth
>1</bitWidth>

16188 </
fõld
>

16189 <
fõld
>

16190 <
«me
>
FB16
</name>

16191 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16192 <
bôOff£t
>16</bitOffset>

16193 <
bôWidth
>1</bitWidth>

16194 </
fõld
>

16195 <
fõld
>

16196 <
«me
>
FB17
</name>

16197 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16198 <
bôOff£t
>17</bitOffset>

16199 <
bôWidth
>1</bitWidth>

16200 </
fõld
>

16201 <
fõld
>

16202 <
«me
>
FB18
</name>

16203 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16204 <
bôOff£t
>18</bitOffset>

16205 <
bôWidth
>1</bitWidth>

16206 </
fõld
>

16207 <
fõld
>

16208 <
«me
>
FB19
</name>

16209 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16210 <
bôOff£t
>19</bitOffset>

16211 <
bôWidth
>1</bitWidth>

16212 </
fõld
>

16213 <
fõld
>

16214 <
«me
>
FB20
</name>

16215 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16216 <
bôOff£t
>20</bitOffset>

16217 <
bôWidth
>1</bitWidth>

16218 </
fõld
>

16219 <
fõld
>

16220 <
«me
>
FB21
</name>

16221 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16222 <
bôOff£t
>21</bitOffset>

16223 <
bôWidth
>1</bitWidth>

16224 </
fõld
>

16225 <
fõld
>

16226 <
«me
>
FB22
</name>

16227 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16228 <
bôOff£t
>22</bitOffset>

16229 <
bôWidth
>1</bitWidth>

16230 </
fõld
>

16231 <
fõld
>

16232 <
«me
>
FB23
</name>

16233 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16234 <
bôOff£t
>23</bitOffset>

16235 <
bôWidth
>1</bitWidth>

16236 </
fõld
>

16237 <
fõld
>

16238 <
«me
>
FB24
</name>

16239 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16240 <
bôOff£t
>24</bitOffset>

16241 <
bôWidth
>1</bitWidth>

16242 </
fõld
>

16243 <
fõld
>

16244 <
«me
>
FB25
</name>

16245 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16246 <
bôOff£t
>25</bitOffset>

16247 <
bôWidth
>1</bitWidth>

16248 </
fõld
>

16249 <
fõld
>

16250 <
«me
>
FB26
</name>

16251 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16252 <
bôOff£t
>26</bitOffset>

16253 <
bôWidth
>1</bitWidth>

16254 </
fõld
>

16255 <
fõld
>

16256 <
«me
>
FB27
</name>

16257 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16258 <
bôOff£t
>27</bitOffset>

16259 <
bôWidth
>1</bitWidth>

16260 </
fõld
>

16261 <
fõld
>

16262 <
«me
>
FB28
</name>

16263 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16264 <
bôOff£t
>28</bitOffset>

16265 <
bôWidth
>1</bitWidth>

16266 </
fõld
>

16267 <
fõld
>

16268 <
«me
>
FB29
</name>

16269 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16270 <
bôOff£t
>29</bitOffset>

16271 <
bôWidth
>1</bitWidth>

16272 </
fõld
>

16273 <
fõld
>

16274 <
«me
>
FB30
</name>

16275 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16276 <
bôOff£t
>30</bitOffset>

16277 <
bôWidth
>1</bitWidth>

16278 </
fõld
>

16279 <
fõld
>

16280 <
«me
>
FB31
</name>

16281 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16282 <
bôOff£t
>31</bitOffset>

16283 <
bôWidth
>1</bitWidth>

16284 </
fõld
>

16285 </
fõlds
>

16288 <
«me
>
CAN_F0R2
</name>

16289 <
di•œyName
>
CAN_F0R2
</displayName>

16290 <
des¸ùti⁄
>
CAN_F0R2
</description>

16291 <
addªssOff£t
>0x244</addressOffset>

16292 <
size
>0x20</size>

16293 <
ac˚ss
>
ªad
-
wrôe
</access>

16294 <
ª£tVÆue
>0x00000000</resetValue>

16295 <
fõlds
>

16296 <
fõld
>

16297 <
«me
>
FB0
</name>

16298 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16299 <
bôOff£t
>0</bitOffset>

16300 <
bôWidth
>1</bitWidth>

16301 </
fõld
>

16302 <
fõld
>

16303 <
«me
>
FB1
</name>

16304 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16305 <
bôOff£t
>1</bitOffset>

16306 <
bôWidth
>1</bitWidth>

16307 </
fõld
>

16308 <
fõld
>

16309 <
«me
>
FB2
</name>

16310 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16311 <
bôOff£t
>2</bitOffset>

16312 <
bôWidth
>1</bitWidth>

16313 </
fõld
>

16314 <
fõld
>

16315 <
«me
>
FB3
</name>

16316 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16317 <
bôOff£t
>3</bitOffset>

16318 <
bôWidth
>1</bitWidth>

16319 </
fõld
>

16320 <
fõld
>

16321 <
«me
>
FB4
</name>

16322 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16323 <
bôOff£t
>4</bitOffset>

16324 <
bôWidth
>1</bitWidth>

16325 </
fõld
>

16326 <
fõld
>

16327 <
«me
>
FB5
</name>

16328 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16329 <
bôOff£t
>5</bitOffset>

16330 <
bôWidth
>1</bitWidth>

16331 </
fõld
>

16332 <
fõld
>

16333 <
«me
>
FB6
</name>

16334 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16335 <
bôOff£t
>6</bitOffset>

16336 <
bôWidth
>1</bitWidth>

16337 </
fõld
>

16338 <
fõld
>

16339 <
«me
>
FB7
</name>

16340 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16341 <
bôOff£t
>7</bitOffset>

16342 <
bôWidth
>1</bitWidth>

16343 </
fõld
>

16344 <
fõld
>

16345 <
«me
>
FB8
</name>

16346 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16347 <
bôOff£t
>8</bitOffset>

16348 <
bôWidth
>1</bitWidth>

16349 </
fõld
>

16350 <
fõld
>

16351 <
«me
>
FB9
</name>

16352 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16353 <
bôOff£t
>9</bitOffset>

16354 <
bôWidth
>1</bitWidth>

16355 </
fõld
>

16356 <
fõld
>

16357 <
«me
>
FB10
</name>

16358 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16359 <
bôOff£t
>10</bitOffset>

16360 <
bôWidth
>1</bitWidth>

16361 </
fõld
>

16362 <
fõld
>

16363 <
«me
>
FB11
</name>

16364 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16365 <
bôOff£t
>11</bitOffset>

16366 <
bôWidth
>1</bitWidth>

16367 </
fõld
>

16368 <
fõld
>

16369 <
«me
>
FB12
</name>

16370 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16371 <
bôOff£t
>12</bitOffset>

16372 <
bôWidth
>1</bitWidth>

16373 </
fõld
>

16374 <
fõld
>

16375 <
«me
>
FB13
</name>

16376 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16377 <
bôOff£t
>13</bitOffset>

16378 <
bôWidth
>1</bitWidth>

16379 </
fõld
>

16380 <
fõld
>

16381 <
«me
>
FB14
</name>

16382 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16383 <
bôOff£t
>14</bitOffset>

16384 <
bôWidth
>1</bitWidth>

16385 </
fõld
>

16386 <
fõld
>

16387 <
«me
>
FB15
</name>

16388 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16389 <
bôOff£t
>15</bitOffset>

16390 <
bôWidth
>1</bitWidth>

16391 </
fõld
>

16392 <
fõld
>

16393 <
«me
>
FB16
</name>

16394 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16395 <
bôOff£t
>16</bitOffset>

16396 <
bôWidth
>1</bitWidth>

16397 </
fõld
>

16398 <
fõld
>

16399 <
«me
>
FB17
</name>

16400 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16401 <
bôOff£t
>17</bitOffset>

16402 <
bôWidth
>1</bitWidth>

16403 </
fõld
>

16404 <
fõld
>

16405 <
«me
>
FB18
</name>

16406 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16407 <
bôOff£t
>18</bitOffset>

16408 <
bôWidth
>1</bitWidth>

16409 </
fõld
>

16410 <
fõld
>

16411 <
«me
>
FB19
</name>

16412 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16413 <
bôOff£t
>19</bitOffset>

16414 <
bôWidth
>1</bitWidth>

16415 </
fõld
>

16416 <
fõld
>

16417 <
«me
>
FB20
</name>

16418 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16419 <
bôOff£t
>20</bitOffset>

16420 <
bôWidth
>1</bitWidth>

16421 </
fõld
>

16422 <
fõld
>

16423 <
«me
>
FB21
</name>

16424 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16425 <
bôOff£t
>21</bitOffset>

16426 <
bôWidth
>1</bitWidth>

16427 </
fõld
>

16428 <
fõld
>

16429 <
«me
>
FB22
</name>

16430 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16431 <
bôOff£t
>22</bitOffset>

16432 <
bôWidth
>1</bitWidth>

16433 </
fõld
>

16434 <
fõld
>

16435 <
«me
>
FB23
</name>

16436 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16437 <
bôOff£t
>23</bitOffset>

16438 <
bôWidth
>1</bitWidth>

16439 </
fõld
>

16440 <
fõld
>

16441 <
«me
>
FB24
</name>

16442 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16443 <
bôOff£t
>24</bitOffset>

16444 <
bôWidth
>1</bitWidth>

16445 </
fõld
>

16446 <
fõld
>

16447 <
«me
>
FB25
</name>

16448 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16449 <
bôOff£t
>25</bitOffset>

16450 <
bôWidth
>1</bitWidth>

16451 </
fõld
>

16452 <
fõld
>

16453 <
«me
>
FB26
</name>

16454 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16455 <
bôOff£t
>26</bitOffset>

16456 <
bôWidth
>1</bitWidth>

16457 </
fõld
>

16458 <
fõld
>

16459 <
«me
>
FB27
</name>

16460 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16461 <
bôOff£t
>27</bitOffset>

16462 <
bôWidth
>1</bitWidth>

16463 </
fõld
>

16464 <
fõld
>

16465 <
«me
>
FB28
</name>

16466 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16467 <
bôOff£t
>28</bitOffset>

16468 <
bôWidth
>1</bitWidth>

16469 </
fõld
>

16470 <
fõld
>

16471 <
«me
>
FB29
</name>

16472 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16473 <
bôOff£t
>29</bitOffset>

16474 <
bôWidth
>1</bitWidth>

16475 </
fõld
>

16476 <
fõld
>

16477 <
«me
>
FB30
</name>

16478 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16479 <
bôOff£t
>30</bitOffset>

16480 <
bôWidth
>1</bitWidth>

16481 </
fõld
>

16482 <
fõld
>

16483 <
«me
>
FB31
</name>

16484 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16485 <
bôOff£t
>31</bitOffset>

16486 <
bôWidth
>1</bitWidth>

16487 </
fõld
>

16488 </
fõlds
>

16491 <
«me
>
CAN_F1R1
</name>

16492 <
di•œyName
>
CAN_F1R1
</displayName>

16493 <
des¸ùti⁄
>
CAN_F1R1
</description>

16494 <
addªssOff£t
>0x248</addressOffset>

16495 <
size
>0x20</size>

16496 <
ac˚ss
>
ªad
-
wrôe
</access>

16497 <
ª£tVÆue
>0x00000000</resetValue>

16498 <
fõlds
>

16499 <
fõld
>

16500 <
«me
>
FB0
</name>

16501 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16502 <
bôOff£t
>0</bitOffset>

16503 <
bôWidth
>1</bitWidth>

16504 </
fõld
>

16505 <
fõld
>

16506 <
«me
>
FB1
</name>

16507 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16508 <
bôOff£t
>1</bitOffset>

16509 <
bôWidth
>1</bitWidth>

16510 </
fõld
>

16511 <
fõld
>

16512 <
«me
>
FB2
</name>

16513 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16514 <
bôOff£t
>2</bitOffset>

16515 <
bôWidth
>1</bitWidth>

16516 </
fõld
>

16517 <
fõld
>

16518 <
«me
>
FB3
</name>

16519 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16520 <
bôOff£t
>3</bitOffset>

16521 <
bôWidth
>1</bitWidth>

16522 </
fõld
>

16523 <
fõld
>

16524 <
«me
>
FB4
</name>

16525 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16526 <
bôOff£t
>4</bitOffset>

16527 <
bôWidth
>1</bitWidth>

16528 </
fõld
>

16529 <
fõld
>

16530 <
«me
>
FB5
</name>

16531 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16532 <
bôOff£t
>5</bitOffset>

16533 <
bôWidth
>1</bitWidth>

16534 </
fõld
>

16535 <
fõld
>

16536 <
«me
>
FB6
</name>

16537 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16538 <
bôOff£t
>6</bitOffset>

16539 <
bôWidth
>1</bitWidth>

16540 </
fõld
>

16541 <
fõld
>

16542 <
«me
>
FB7
</name>

16543 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16544 <
bôOff£t
>7</bitOffset>

16545 <
bôWidth
>1</bitWidth>

16546 </
fõld
>

16547 <
fõld
>

16548 <
«me
>
FB8
</name>

16549 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16550 <
bôOff£t
>8</bitOffset>

16551 <
bôWidth
>1</bitWidth>

16552 </
fõld
>

16553 <
fõld
>

16554 <
«me
>
FB9
</name>

16555 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16556 <
bôOff£t
>9</bitOffset>

16557 <
bôWidth
>1</bitWidth>

16558 </
fõld
>

16559 <
fõld
>

16560 <
«me
>
FB10
</name>

16561 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16562 <
bôOff£t
>10</bitOffset>

16563 <
bôWidth
>1</bitWidth>

16564 </
fõld
>

16565 <
fõld
>

16566 <
«me
>
FB11
</name>

16567 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16568 <
bôOff£t
>11</bitOffset>

16569 <
bôWidth
>1</bitWidth>

16570 </
fõld
>

16571 <
fõld
>

16572 <
«me
>
FB12
</name>

16573 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16574 <
bôOff£t
>12</bitOffset>

16575 <
bôWidth
>1</bitWidth>

16576 </
fõld
>

16577 <
fõld
>

16578 <
«me
>
FB13
</name>

16579 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16580 <
bôOff£t
>13</bitOffset>

16581 <
bôWidth
>1</bitWidth>

16582 </
fõld
>

16583 <
fõld
>

16584 <
«me
>
FB14
</name>

16585 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16586 <
bôOff£t
>14</bitOffset>

16587 <
bôWidth
>1</bitWidth>

16588 </
fõld
>

16589 <
fõld
>

16590 <
«me
>
FB15
</name>

16591 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16592 <
bôOff£t
>15</bitOffset>

16593 <
bôWidth
>1</bitWidth>

16594 </
fõld
>

16595 <
fõld
>

16596 <
«me
>
FB16
</name>

16597 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16598 <
bôOff£t
>16</bitOffset>

16599 <
bôWidth
>1</bitWidth>

16600 </
fõld
>

16601 <
fõld
>

16602 <
«me
>
FB17
</name>

16603 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16604 <
bôOff£t
>17</bitOffset>

16605 <
bôWidth
>1</bitWidth>

16606 </
fõld
>

16607 <
fõld
>

16608 <
«me
>
FB18
</name>

16609 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16610 <
bôOff£t
>18</bitOffset>

16611 <
bôWidth
>1</bitWidth>

16612 </
fõld
>

16613 <
fõld
>

16614 <
«me
>
FB19
</name>

16615 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16616 <
bôOff£t
>19</bitOffset>

16617 <
bôWidth
>1</bitWidth>

16618 </
fõld
>

16619 <
fõld
>

16620 <
«me
>
FB20
</name>

16621 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16622 <
bôOff£t
>20</bitOffset>

16623 <
bôWidth
>1</bitWidth>

16624 </
fõld
>

16625 <
fõld
>

16626 <
«me
>
FB21
</name>

16627 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16628 <
bôOff£t
>21</bitOffset>

16629 <
bôWidth
>1</bitWidth>

16630 </
fõld
>

16631 <
fõld
>

16632 <
«me
>
FB22
</name>

16633 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16634 <
bôOff£t
>22</bitOffset>

16635 <
bôWidth
>1</bitWidth>

16636 </
fõld
>

16637 <
fõld
>

16638 <
«me
>
FB23
</name>

16639 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16640 <
bôOff£t
>23</bitOffset>

16641 <
bôWidth
>1</bitWidth>

16642 </
fõld
>

16643 <
fõld
>

16644 <
«me
>
FB24
</name>

16645 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16646 <
bôOff£t
>24</bitOffset>

16647 <
bôWidth
>1</bitWidth>

16648 </
fõld
>

16649 <
fõld
>

16650 <
«me
>
FB25
</name>

16651 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16652 <
bôOff£t
>25</bitOffset>

16653 <
bôWidth
>1</bitWidth>

16654 </
fõld
>

16655 <
fõld
>

16656 <
«me
>
FB26
</name>

16657 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16658 <
bôOff£t
>26</bitOffset>

16659 <
bôWidth
>1</bitWidth>

16660 </
fõld
>

16661 <
fõld
>

16662 <
«me
>
FB27
</name>

16663 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16664 <
bôOff£t
>27</bitOffset>

16665 <
bôWidth
>1</bitWidth>

16666 </
fõld
>

16667 <
fõld
>

16668 <
«me
>
FB28
</name>

16669 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16670 <
bôOff£t
>28</bitOffset>

16671 <
bôWidth
>1</bitWidth>

16672 </
fõld
>

16673 <
fõld
>

16674 <
«me
>
FB29
</name>

16675 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16676 <
bôOff£t
>29</bitOffset>

16677 <
bôWidth
>1</bitWidth>

16678 </
fõld
>

16679 <
fõld
>

16680 <
«me
>
FB30
</name>

16681 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16682 <
bôOff£t
>30</bitOffset>

16683 <
bôWidth
>1</bitWidth>

16684 </
fõld
>

16685 <
fõld
>

16686 <
«me
>
FB31
</name>

16687 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16688 <
bôOff£t
>31</bitOffset>

16689 <
bôWidth
>1</bitWidth>

16690 </
fõld
>

16691 </
fõlds
>

16694 <
«me
>
CAN_F1R2
</name>

16695 <
di•œyName
>
CAN_F1R2
</displayName>

16696 <
des¸ùti⁄
>
CAN_F1R2
</description>

16697 <
addªssOff£t
>0x24C</addressOffset>

16698 <
size
>0x20</size>

16699 <
ac˚ss
>
ªad
-
wrôe
</access>

16700 <
ª£tVÆue
>0x00000000</resetValue>

16701 <
fõlds
>

16702 <
fõld
>

16703 <
«me
>
FB0
</name>

16704 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16705 <
bôOff£t
>0</bitOffset>

16706 <
bôWidth
>1</bitWidth>

16707 </
fõld
>

16708 <
fõld
>

16709 <
«me
>
FB1
</name>

16710 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16711 <
bôOff£t
>1</bitOffset>

16712 <
bôWidth
>1</bitWidth>

16713 </
fõld
>

16714 <
fõld
>

16715 <
«me
>
FB2
</name>

16716 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16717 <
bôOff£t
>2</bitOffset>

16718 <
bôWidth
>1</bitWidth>

16719 </
fõld
>

16720 <
fõld
>

16721 <
«me
>
FB3
</name>

16722 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16723 <
bôOff£t
>3</bitOffset>

16724 <
bôWidth
>1</bitWidth>

16725 </
fõld
>

16726 <
fõld
>

16727 <
«me
>
FB4
</name>

16728 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16729 <
bôOff£t
>4</bitOffset>

16730 <
bôWidth
>1</bitWidth>

16731 </
fõld
>

16732 <
fõld
>

16733 <
«me
>
FB5
</name>

16734 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16735 <
bôOff£t
>5</bitOffset>

16736 <
bôWidth
>1</bitWidth>

16737 </
fõld
>

16738 <
fõld
>

16739 <
«me
>
FB6
</name>

16740 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16741 <
bôOff£t
>6</bitOffset>

16742 <
bôWidth
>1</bitWidth>

16743 </
fõld
>

16744 <
fõld
>

16745 <
«me
>
FB7
</name>

16746 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16747 <
bôOff£t
>7</bitOffset>

16748 <
bôWidth
>1</bitWidth>

16749 </
fõld
>

16750 <
fõld
>

16751 <
«me
>
FB8
</name>

16752 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16753 <
bôOff£t
>8</bitOffset>

16754 <
bôWidth
>1</bitWidth>

16755 </
fõld
>

16756 <
fõld
>

16757 <
«me
>
FB9
</name>

16758 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16759 <
bôOff£t
>9</bitOffset>

16760 <
bôWidth
>1</bitWidth>

16761 </
fõld
>

16762 <
fõld
>

16763 <
«me
>
FB10
</name>

16764 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16765 <
bôOff£t
>10</bitOffset>

16766 <
bôWidth
>1</bitWidth>

16767 </
fõld
>

16768 <
fõld
>

16769 <
«me
>
FB11
</name>

16770 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16771 <
bôOff£t
>11</bitOffset>

16772 <
bôWidth
>1</bitWidth>

16773 </
fõld
>

16774 <
fõld
>

16775 <
«me
>
FB12
</name>

16776 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16777 <
bôOff£t
>12</bitOffset>

16778 <
bôWidth
>1</bitWidth>

16779 </
fõld
>

16780 <
fõld
>

16781 <
«me
>
FB13
</name>

16782 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16783 <
bôOff£t
>13</bitOffset>

16784 <
bôWidth
>1</bitWidth>

16785 </
fõld
>

16786 <
fõld
>

16787 <
«me
>
FB14
</name>

16788 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16789 <
bôOff£t
>14</bitOffset>

16790 <
bôWidth
>1</bitWidth>

16791 </
fõld
>

16792 <
fõld
>

16793 <
«me
>
FB15
</name>

16794 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16795 <
bôOff£t
>15</bitOffset>

16796 <
bôWidth
>1</bitWidth>

16797 </
fõld
>

16798 <
fõld
>

16799 <
«me
>
FB16
</name>

16800 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16801 <
bôOff£t
>16</bitOffset>

16802 <
bôWidth
>1</bitWidth>

16803 </
fõld
>

16804 <
fõld
>

16805 <
«me
>
FB17
</name>

16806 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16807 <
bôOff£t
>17</bitOffset>

16808 <
bôWidth
>1</bitWidth>

16809 </
fõld
>

16810 <
fõld
>

16811 <
«me
>
FB18
</name>

16812 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16813 <
bôOff£t
>18</bitOffset>

16814 <
bôWidth
>1</bitWidth>

16815 </
fõld
>

16816 <
fõld
>

16817 <
«me
>
FB19
</name>

16818 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16819 <
bôOff£t
>19</bitOffset>

16820 <
bôWidth
>1</bitWidth>

16821 </
fõld
>

16822 <
fõld
>

16823 <
«me
>
FB20
</name>

16824 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16825 <
bôOff£t
>20</bitOffset>

16826 <
bôWidth
>1</bitWidth>

16827 </
fõld
>

16828 <
fõld
>

16829 <
«me
>
FB21
</name>

16830 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16831 <
bôOff£t
>21</bitOffset>

16832 <
bôWidth
>1</bitWidth>

16833 </
fõld
>

16834 <
fõld
>

16835 <
«me
>
FB22
</name>

16836 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16837 <
bôOff£t
>22</bitOffset>

16838 <
bôWidth
>1</bitWidth>

16839 </
fõld
>

16840 <
fõld
>

16841 <
«me
>
FB23
</name>

16842 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16843 <
bôOff£t
>23</bitOffset>

16844 <
bôWidth
>1</bitWidth>

16845 </
fõld
>

16846 <
fõld
>

16847 <
«me
>
FB24
</name>

16848 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16849 <
bôOff£t
>24</bitOffset>

16850 <
bôWidth
>1</bitWidth>

16851 </
fõld
>

16852 <
fõld
>

16853 <
«me
>
FB25
</name>

16854 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16855 <
bôOff£t
>25</bitOffset>

16856 <
bôWidth
>1</bitWidth>

16857 </
fõld
>

16858 <
fõld
>

16859 <
«me
>
FB26
</name>

16860 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16861 <
bôOff£t
>26</bitOffset>

16862 <
bôWidth
>1</bitWidth>

16863 </
fõld
>

16864 <
fõld
>

16865 <
«me
>
FB27
</name>

16866 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16867 <
bôOff£t
>27</bitOffset>

16868 <
bôWidth
>1</bitWidth>

16869 </
fõld
>

16870 <
fõld
>

16871 <
«me
>
FB28
</name>

16872 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16873 <
bôOff£t
>28</bitOffset>

16874 <
bôWidth
>1</bitWidth>

16875 </
fõld
>

16876 <
fõld
>

16877 <
«me
>
FB29
</name>

16878 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16879 <
bôOff£t
>29</bitOffset>

16880 <
bôWidth
>1</bitWidth>

16881 </
fõld
>

16882 <
fõld
>

16883 <
«me
>
FB30
</name>

16884 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16885 <
bôOff£t
>30</bitOffset>

16886 <
bôWidth
>1</bitWidth>

16887 </
fõld
>

16888 <
fõld
>

16889 <
«me
>
FB31
</name>

16890 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16891 <
bôOff£t
>31</bitOffset>

16892 <
bôWidth
>1</bitWidth>

16893 </
fõld
>

16894 </
fõlds
>

16897 <
«me
>
CAN_F13R1
</name>

16898 <
di•œyName
>
CAN_F13R1
</displayName>

16899 <
des¸ùti⁄
>
CAN_F27R1
</description>

16900 <
addªssOff£t
>0x318</addressOffset>

16901 <
size
>0x20</size>

16902 <
ac˚ss
>
ªad
-
wrôe
</access>

16903 <
ª£tVÆue
>0x00000000</resetValue>

16904 <
fõlds
>

16905 <
fõld
>

16906 <
«me
>
FB0
</name>

16907 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16908 <
bôOff£t
>0</bitOffset>

16909 <
bôWidth
>1</bitWidth>

16910 </
fõld
>

16911 <
fõld
>

16912 <
«me
>
FB1
</name>

16913 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16914 <
bôOff£t
>1</bitOffset>

16915 <
bôWidth
>1</bitWidth>

16916 </
fõld
>

16917 <
fõld
>

16918 <
«me
>
FB2
</name>

16919 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16920 <
bôOff£t
>2</bitOffset>

16921 <
bôWidth
>1</bitWidth>

16922 </
fõld
>

16923 <
fõld
>

16924 <
«me
>
FB3
</name>

16925 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16926 <
bôOff£t
>3</bitOffset>

16927 <
bôWidth
>1</bitWidth>

16928 </
fõld
>

16929 <
fõld
>

16930 <
«me
>
FB4
</name>

16931 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16932 <
bôOff£t
>4</bitOffset>

16933 <
bôWidth
>1</bitWidth>

16934 </
fõld
>

16935 <
fõld
>

16936 <
«me
>
FB5
</name>

16937 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16938 <
bôOff£t
>5</bitOffset>

16939 <
bôWidth
>1</bitWidth>

16940 </
fõld
>

16941 <
fõld
>

16942 <
«me
>
FB6
</name>

16943 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16944 <
bôOff£t
>6</bitOffset>

16945 <
bôWidth
>1</bitWidth>

16946 </
fõld
>

16947 <
fõld
>

16948 <
«me
>
FB7
</name>

16949 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16950 <
bôOff£t
>7</bitOffset>

16951 <
bôWidth
>1</bitWidth>

16952 </
fõld
>

16953 <
fõld
>

16954 <
«me
>
FB8
</name>

16955 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16956 <
bôOff£t
>8</bitOffset>

16957 <
bôWidth
>1</bitWidth>

16958 </
fõld
>

16959 <
fõld
>

16960 <
«me
>
FB9
</name>

16961 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16962 <
bôOff£t
>9</bitOffset>

16963 <
bôWidth
>1</bitWidth>

16964 </
fõld
>

16965 <
fõld
>

16966 <
«me
>
FB10
</name>

16967 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16968 <
bôOff£t
>10</bitOffset>

16969 <
bôWidth
>1</bitWidth>

16970 </
fõld
>

16971 <
fõld
>

16972 <
«me
>
FB11
</name>

16973 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16974 <
bôOff£t
>11</bitOffset>

16975 <
bôWidth
>1</bitWidth>

16976 </
fõld
>

16977 <
fõld
>

16978 <
«me
>
FB12
</name>

16979 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16980 <
bôOff£t
>12</bitOffset>

16981 <
bôWidth
>1</bitWidth>

16982 </
fõld
>

16983 <
fõld
>

16984 <
«me
>
FB13
</name>

16985 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16986 <
bôOff£t
>13</bitOffset>

16987 <
bôWidth
>1</bitWidth>

16988 </
fõld
>

16989 <
fõld
>

16990 <
«me
>
FB14
</name>

16991 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16992 <
bôOff£t
>14</bitOffset>

16993 <
bôWidth
>1</bitWidth>

16994 </
fõld
>

16995 <
fõld
>

16996 <
«me
>
FB15
</name>

16997 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

16998 <
bôOff£t
>15</bitOffset>

16999 <
bôWidth
>1</bitWidth>

17000 </
fõld
>

17001 <
fõld
>

17002 <
«me
>
FB16
</name>

17003 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17004 <
bôOff£t
>16</bitOffset>

17005 <
bôWidth
>1</bitWidth>

17006 </
fõld
>

17007 <
fõld
>

17008 <
«me
>
FB17
</name>

17009 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17010 <
bôOff£t
>17</bitOffset>

17011 <
bôWidth
>1</bitWidth>

17012 </
fõld
>

17013 <
fõld
>

17014 <
«me
>
FB18
</name>

17015 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17016 <
bôOff£t
>18</bitOffset>

17017 <
bôWidth
>1</bitWidth>

17018 </
fõld
>

17019 <
fõld
>

17020 <
«me
>
FB19
</name>

17021 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17022 <
bôOff£t
>19</bitOffset>

17023 <
bôWidth
>1</bitWidth>

17024 </
fõld
>

17025 <
fõld
>

17026 <
«me
>
FB20
</name>

17027 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17028 <
bôOff£t
>20</bitOffset>

17029 <
bôWidth
>1</bitWidth>

17030 </
fõld
>

17031 <
fõld
>

17032 <
«me
>
FB21
</name>

17033 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17034 <
bôOff£t
>21</bitOffset>

17035 <
bôWidth
>1</bitWidth>

17036 </
fõld
>

17037 <
fõld
>

17038 <
«me
>
FB22
</name>

17039 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17040 <
bôOff£t
>22</bitOffset>

17041 <
bôWidth
>1</bitWidth>

17042 </
fõld
>

17043 <
fõld
>

17044 <
«me
>
FB23
</name>

17045 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17046 <
bôOff£t
>23</bitOffset>

17047 <
bôWidth
>1</bitWidth>

17048 </
fõld
>

17049 <
fõld
>

17050 <
«me
>
FB24
</name>

17051 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17052 <
bôOff£t
>24</bitOffset>

17053 <
bôWidth
>1</bitWidth>

17054 </
fõld
>

17055 <
fõld
>

17056 <
«me
>
FB25
</name>

17057 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17058 <
bôOff£t
>25</bitOffset>

17059 <
bôWidth
>1</bitWidth>

17060 </
fõld
>

17061 <
fõld
>

17062 <
«me
>
FB26
</name>

17063 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17064 <
bôOff£t
>26</bitOffset>

17065 <
bôWidth
>1</bitWidth>

17066 </
fõld
>

17067 <
fõld
>

17068 <
«me
>
FB27
</name>

17069 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17070 <
bôOff£t
>27</bitOffset>

17071 <
bôWidth
>1</bitWidth>

17072 </
fõld
>

17073 <
fõld
>

17074 <
«me
>
FB28
</name>

17075 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17076 <
bôOff£t
>28</bitOffset>

17077 <
bôWidth
>1</bitWidth>

17078 </
fõld
>

17079 <
fõld
>

17080 <
«me
>
FB29
</name>

17081 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17082 <
bôOff£t
>29</bitOffset>

17083 <
bôWidth
>1</bitWidth>

17084 </
fõld
>

17085 <
fõld
>

17086 <
«me
>
FB30
</name>

17087 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17088 <
bôOff£t
>30</bitOffset>

17089 <
bôWidth
>1</bitWidth>

17090 </
fõld
>

17091 <
fõld
>

17092 <
«me
>
FB31
</name>

17093 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17094 <
bôOff£t
>31</bitOffset>

17095 <
bôWidth
>1</bitWidth>

17096 </
fõld
>

17097 </
fõlds
>

17100 <
«me
>
CAN_F13R2
</name>

17101 <
di•œyName
>
CAN_F13R2
</displayName>

17102 <
des¸ùti⁄
>
CAN_F27R2
</description>

17103 <
addªssOff£t
>0x31C</addressOffset>

17104 <
size
>0x20</size>

17105 <
ac˚ss
>
ªad
-
wrôe
</access>

17106 <
ª£tVÆue
>0x00000000</resetValue>

17107 <
fõlds
>

17108 <
fõld
>

17109 <
«me
>
FB0
</name>

17110 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17111 <
bôOff£t
>0</bitOffset>

17112 <
bôWidth
>1</bitWidth>

17113 </
fõld
>

17114 <
fõld
>

17115 <
«me
>
FB1
</name>

17116 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17117 <
bôOff£t
>1</bitOffset>

17118 <
bôWidth
>1</bitWidth>

17119 </
fõld
>

17120 <
fõld
>

17121 <
«me
>
FB2
</name>

17122 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17123 <
bôOff£t
>2</bitOffset>

17124 <
bôWidth
>1</bitWidth>

17125 </
fõld
>

17126 <
fõld
>

17127 <
«me
>
FB3
</name>

17128 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17129 <
bôOff£t
>3</bitOffset>

17130 <
bôWidth
>1</bitWidth>

17131 </
fõld
>

17132 <
fõld
>

17133 <
«me
>
FB4
</name>

17134 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17135 <
bôOff£t
>4</bitOffset>

17136 <
bôWidth
>1</bitWidth>

17137 </
fõld
>

17138 <
fõld
>

17139 <
«me
>
FB5
</name>

17140 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17141 <
bôOff£t
>5</bitOffset>

17142 <
bôWidth
>1</bitWidth>

17143 </
fõld
>

17144 <
fõld
>

17145 <
«me
>
FB6
</name>

17146 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17147 <
bôOff£t
>6</bitOffset>

17148 <
bôWidth
>1</bitWidth>

17149 </
fõld
>

17150 <
fõld
>

17151 <
«me
>
FB7
</name>

17152 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17153 <
bôOff£t
>7</bitOffset>

17154 <
bôWidth
>1</bitWidth>

17155 </
fõld
>

17156 <
fõld
>

17157 <
«me
>
FB8
</name>

17158 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17159 <
bôOff£t
>8</bitOffset>

17160 <
bôWidth
>1</bitWidth>

17161 </
fõld
>

17162 <
fõld
>

17163 <
«me
>
FB9
</name>

17164 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17165 <
bôOff£t
>9</bitOffset>

17166 <
bôWidth
>1</bitWidth>

17167 </
fõld
>

17168 <
fõld
>

17169 <
«me
>
FB10
</name>

17170 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17171 <
bôOff£t
>10</bitOffset>

17172 <
bôWidth
>1</bitWidth>

17173 </
fõld
>

17174 <
fõld
>

17175 <
«me
>
FB11
</name>

17176 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17177 <
bôOff£t
>11</bitOffset>

17178 <
bôWidth
>1</bitWidth>

17179 </
fõld
>

17180 <
fõld
>

17181 <
«me
>
FB12
</name>

17182 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17183 <
bôOff£t
>12</bitOffset>

17184 <
bôWidth
>1</bitWidth>

17185 </
fõld
>

17186 <
fõld
>

17187 <
«me
>
FB13
</name>

17188 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17189 <
bôOff£t
>13</bitOffset>

17190 <
bôWidth
>1</bitWidth>

17191 </
fõld
>

17192 <
fõld
>

17193 <
«me
>
FB14
</name>

17194 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17195 <
bôOff£t
>14</bitOffset>

17196 <
bôWidth
>1</bitWidth>

17197 </
fõld
>

17198 <
fõld
>

17199 <
«me
>
FB15
</name>

17200 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17201 <
bôOff£t
>15</bitOffset>

17202 <
bôWidth
>1</bitWidth>

17203 </
fõld
>

17204 <
fõld
>

17205 <
«me
>
FB16
</name>

17206 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17207 <
bôOff£t
>16</bitOffset>

17208 <
bôWidth
>1</bitWidth>

17209 </
fõld
>

17210 <
fõld
>

17211 <
«me
>
FB17
</name>

17212 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17213 <
bôOff£t
>17</bitOffset>

17214 <
bôWidth
>1</bitWidth>

17215 </
fõld
>

17216 <
fõld
>

17217 <
«me
>
FB18
</name>

17218 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17219 <
bôOff£t
>18</bitOffset>

17220 <
bôWidth
>1</bitWidth>

17221 </
fõld
>

17222 <
fõld
>

17223 <
«me
>
FB19
</name>

17224 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17225 <
bôOff£t
>19</bitOffset>

17226 <
bôWidth
>1</bitWidth>

17227 </
fõld
>

17228 <
fõld
>

17229 <
«me
>
FB20
</name>

17230 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17231 <
bôOff£t
>20</bitOffset>

17232 <
bôWidth
>1</bitWidth>

17233 </
fõld
>

17234 <
fõld
>

17235 <
«me
>
FB21
</name>

17236 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17237 <
bôOff£t
>21</bitOffset>

17238 <
bôWidth
>1</bitWidth>

17239 </
fõld
>

17240 <
fõld
>

17241 <
«me
>
FB22
</name>

17242 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17243 <
bôOff£t
>22</bitOffset>

17244 <
bôWidth
>1</bitWidth>

17245 </
fõld
>

17246 <
fõld
>

17247 <
«me
>
FB23
</name>

17248 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17249 <
bôOff£t
>23</bitOffset>

17250 <
bôWidth
>1</bitWidth>

17251 </
fõld
>

17252 <
fõld
>

17253 <
«me
>
FB24
</name>

17254 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17255 <
bôOff£t
>24</bitOffset>

17256 <
bôWidth
>1</bitWidth>

17257 </
fõld
>

17258 <
fõld
>

17259 <
«me
>
FB25
</name>

17260 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17261 <
bôOff£t
>25</bitOffset>

17262 <
bôWidth
>1</bitWidth>

17263 </
fõld
>

17264 <
fõld
>

17265 <
«me
>
FB26
</name>

17266 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17267 <
bôOff£t
>26</bitOffset>

17268 <
bôWidth
>1</bitWidth>

17269 </
fõld
>

17270 <
fõld
>

17271 <
«me
>
FB27
</name>

17272 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17273 <
bôOff£t
>27</bitOffset>

17274 <
bôWidth
>1</bitWidth>

17275 </
fõld
>

17276 <
fõld
>

17277 <
«me
>
FB28
</name>

17278 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17279 <
bôOff£t
>28</bitOffset>

17280 <
bôWidth
>1</bitWidth>

17281 </
fõld
>

17282 <
fõld
>

17283 <
«me
>
FB29
</name>

17284 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17285 <
bôOff£t
>29</bitOffset>

17286 <
bôWidth
>1</bitWidth>

17287 </
fõld
>

17288 <
fõld
>

17289 <
«me
>
FB30
</name>

17290 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17291 <
bôOff£t
>30</bitOffset>

17292 <
bôWidth
>1</bitWidth>

17293 </
fõld
>

17294 <
fõld
>

17295 <
«me
>
FB31
</name>

17296 <
des¸ùti⁄
>
Fûãr
 
bôs
</description>

17297 <
bôOff£t
>31</bitOffset>

17298 <
bôWidth
>1</bitWidth>

17299 </
fõld
>

17300 </
fõlds
>

17302 </
ªgi°îs
>

17303 </
≥rùhîÆ
>

17304 <
≥rùhîÆ
>

17305 <
«me
>
DAC
</name>

17306 <
des¸ùti⁄
>
DigôÆ
 
to
 
™Æog
 
c⁄vîãr
</description>

17307 <
groupName
>
DAC
</groupName>

17308 <
ba£Addªss
>0x40007400</baseAddress>

17309 <
addªssBlock
>

17310 <
off£t
>0x0</offset>

17311 <
size
>0x400</size>

17312 <
ußge
>
ªgi°îs
</usage>

17313 </
addªssBlock
>

17314 <
ªgi°îs
>

17316 <
«me
>
CR
</name>

17317 <
di•œyName
>
CR
</displayName>

17318 <
des¸ùti⁄
>
C⁄åﬁ
 (
DAC_CR
)</description>

17319 <
addªssOff£t
>0x0</addressOffset>

17320 <
size
>0x20</size>

17321 <
ac˚ss
>
ªad
-
wrôe
</access>

17322 <
ª£tVÆue
>0x00000000</resetValue>

17323 <
fõlds
>

17324 <
fõld
>

17325 <
«me
>
EN1
</name>

17326 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
íabÀ
</description>

17327 <
bôOff£t
>0</bitOffset>

17328 <
bôWidth
>1</bitWidth>

17329 </
fõld
>

17330 <
fõld
>

17331 <
«me
>
BOFF1
</name>

17332 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
ouçut
 
buf„r


17333 
dißbÀ
</
des¸ùti⁄
>

17334 <
bôOff£t
>1</bitOffset>

17335 <
bôWidth
>1</bitWidth>

17336 </
fõld
>

17337 <
fõld
>

17338 <
«me
>
TEN1
</name>

17339 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
åiggî


17340 
íabÀ
</
des¸ùti⁄
>

17341 <
bôOff£t
>2</bitOffset>

17342 <
bôWidth
>1</bitWidth>

17343 </
fõld
>

17344 <
fõld
>

17345 <
«me
>
TSEL1
</name>

17346 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
åiggî


17347 
£À˘i⁄
</
des¸ùti⁄
>

17348 <
bôOff£t
>3</bitOffset>

17349 <
bôWidth
>3</bitWidth>

17350 </
fõld
>

17351 <
fõld
>

17352 <
«me
>
WAVE1
</name>

17353 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
noi£
/
åüngÀ
 
wave


17354 
gíî©i⁄
 
íabÀ
</
des¸ùti⁄
>

17355 <
bôOff£t
>6</bitOffset>

17356 <
bôWidth
>2</bitWidth>

17357 </
fõld
>

17358 <
fõld
>

17359 <
«me
>
MAMP1
</name>

17360 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
mask
/
am∂ôude


17361 
£À˘‹
</
des¸ùti⁄
>

17362 <
bôOff£t
>8</bitOffset>

17363 <
bôWidth
>4</bitWidth>

17364 </
fõld
>

17365 <
fõld
>

17366 <
«me
>
DMAEN1
</name>

17367 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
DMA
 
íabÀ
</description>

17368 <
bôOff£t
>12</bitOffset>

17369 <
bôWidth
>1</bitWidth>

17370 </
fõld
>

17371 <
fõld
>

17372 <
«me
>
EN2
</name>

17373 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
íabÀ
</description>

17374 <
bôOff£t
>16</bitOffset>

17375 <
bôWidth
>1</bitWidth>

17376 </
fõld
>

17377 <
fõld
>

17378 <
«me
>
BOFF2
</name>

17379 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
ouçut
 
buf„r


17380 
dißbÀ
</
des¸ùti⁄
>

17381 <
bôOff£t
>17</bitOffset>

17382 <
bôWidth
>1</bitWidth>

17383 </
fõld
>

17384 <
fõld
>

17385 <
«me
>
TEN2
</name>

17386 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
åiggî


17387 
íabÀ
</
des¸ùti⁄
>

17388 <
bôOff£t
>18</bitOffset>

17389 <
bôWidth
>1</bitWidth>

17390 </
fõld
>

17391 <
fõld
>

17392 <
«me
>
TSEL2
</name>

17393 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
åiggî


17394 
£À˘i⁄
</
des¸ùti⁄
>

17395 <
bôOff£t
>19</bitOffset>

17396 <
bôWidth
>3</bitWidth>

17397 </
fõld
>

17398 <
fõld
>

17399 <
«me
>
WAVE2
</name>

17400 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
noi£
/
åüngÀ
 
wave


17401 
gíî©i⁄
 
íabÀ
</
des¸ùti⁄
>

17402 <
bôOff£t
>22</bitOffset>

17403 <
bôWidth
>2</bitWidth>

17404 </
fõld
>

17405 <
fõld
>

17406 <
«me
>
MAMP2
</name>

17407 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
mask
/
am∂ôude


17408 
£À˘‹
</
des¸ùti⁄
>

17409 <
bôOff£t
>24</bitOffset>

17410 <
bôWidth
>4</bitWidth>

17411 </
fõld
>

17412 <
fõld
>

17413 <
«me
>
DMAEN2
</name>

17414 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
DMA
 
íabÀ
</description>

17415 <
bôOff£t
>28</bitOffset>

17416 <
bôWidth
>1</bitWidth>

17417 </
fõld
>

17418 </
fõlds
>

17421 <
«me
>
SWTRIGR
</name>

17422 <
di•œyName
>
SWTRIGR
</displayName>

17423 <
des¸ùti⁄
>
DAC
 
so·w¨e
 
åiggî
 

17424 (
DAC_SWTRIGR
)</
des¸ùti⁄
>

17425 <
addªssOff£t
>0x4</addressOffset>

17426 <
size
>0x20</size>

17427 <
ac˚ss
>
wrôe
-
⁄ly
</access>

17428 <
ª£tVÆue
>0x00000000</resetValue>

17429 <
fõlds
>

17430 <
fõld
>

17431 <
«me
>
SWTRIG1
</name>

17432 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
so·w¨e


17433 
åiggî
</
des¸ùti⁄
>

17434 <
bôOff£t
>0</bitOffset>

17435 <
bôWidth
>1</bitWidth>

17436 </
fõld
>

17437 <
fõld
>

17438 <
«me
>
SWTRIG2
</name>

17439 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
so·w¨e


17440 
åiggî
</
des¸ùti⁄
>

17441 <
bôOff£t
>1</bitOffset>

17442 <
bôWidth
>1</bitWidth>

17443 </
fõld
>

17444 </
fõlds
>

17447 <
«me
>
DHR12R1
</name>

17448 <
di•œyName
>
DHR12R1
</displayName>

17449 <
des¸ùti⁄
>
DAC
 
ch™√l1
 12-
bô
 
right
-
Æig√d
 
d©a


17450 
hﬁdög
 (
DAC_DHR12R1
)</
des¸ùti⁄
>

17451 <
addªssOff£t
>0x8</addressOffset>

17452 <
size
>0x20</size>

17453 <
ac˚ss
>
ªad
-
wrôe
</access>

17454 <
ª£tVÆue
>0x00000000</resetValue>

17455 <
fõlds
>

17456 <
fõld
>

17457 <
«me
>
DACC1DHR
</name>

17458 <
des¸ùti⁄
>
DAC
 
ch™√l1
 12-
bô
 
right
-
Æig√d


17459 
d©a
</
des¸ùti⁄
>

17460 <
bôOff£t
>0</bitOffset>

17461 <
bôWidth
>12</bitWidth>

17462 </
fõld
>

17463 </
fõlds
>

17466 <
«me
>
DHR12L1
</name>

17467 <
di•œyName
>
DHR12L1
</displayName>

17468 <
des¸ùti⁄
>
DAC
 
ch™√l1
 12-
bô
 
À·
 
Æig√d
 
d©a


17469 
hﬁdög
 (
DAC_DHR12L1
)</
des¸ùti⁄
>

17470 <
addªssOff£t
>0xC</addressOffset>

17471 <
size
>0x20</size>

17472 <
ac˚ss
>
ªad
-
wrôe
</access>

17473 <
ª£tVÆue
>0x00000000</resetValue>

17474 <
fõlds
>

17475 <
fõld
>

17476 <
«me
>
DACC1DHR
</name>

17477 <
des¸ùti⁄
>
DAC
 
ch™√l1
 12-
bô
 
À·
-
Æig√d


17478 
d©a
</
des¸ùti⁄
>

17479 <
bôOff£t
>4</bitOffset>

17480 <
bôWidth
>12</bitWidth>

17481 </
fõld
>

17482 </
fõlds
>

17485 <
«me
>
DHR8R1
</name>

17486 <
di•œyName
>
DHR8R1
</displayName>

17487 <
des¸ùti⁄
>
DAC
 
ch™√l1
 8-
bô
 
right
 
Æig√d
 
d©a


17488 
hﬁdög
 (
DAC_DHR8R1
)</
des¸ùti⁄
>

17489 <
addªssOff£t
>0x10</addressOffset>

17490 <
size
>0x20</size>

17491 <
ac˚ss
>
ªad
-
wrôe
</access>

17492 <
ª£tVÆue
>0x00000000</resetValue>

17493 <
fõlds
>

17494 <
fõld
>

17495 <
«me
>
DACC1DHR
</name>

17496 <
des¸ùti⁄
>
DAC
 
ch™√l1
 8-
bô
 
right
-
Æig√d


17497 
d©a
</
des¸ùti⁄
>

17498 <
bôOff£t
>0</bitOffset>

17499 <
bôWidth
>8</bitWidth>

17500 </
fõld
>

17501 </
fõlds
>

17504 <
«me
>
DHR12R2
</name>

17505 <
di•œyName
>
DHR12R2
</displayName>

17506 <
des¸ùti⁄
>
DAC
 
ch™√l2
 12-
bô
 
right
 
Æig√d
 
d©a


17507 
hﬁdög
 (
DAC_DHR12R2
)</
des¸ùti⁄
>

17508 <
addªssOff£t
>0x14</addressOffset>

17509 <
size
>0x20</size>

17510 <
ac˚ss
>
ªad
-
wrôe
</access>

17511 <
ª£tVÆue
>0x00000000</resetValue>

17512 <
fõlds
>

17513 <
fõld
>

17514 <
«me
>
DACC2DHR
</name>

17515 <
des¸ùti⁄
>
DAC
 
ch™√l2
 12-
bô
 
right
-
Æig√d


17516 
d©a
</
des¸ùti⁄
>

17517 <
bôOff£t
>0</bitOffset>

17518 <
bôWidth
>12</bitWidth>

17519 </
fõld
>

17520 </
fõlds
>

17523 <
«me
>
DHR12L2
</name>

17524 <
di•œyName
>
DHR12L2
</displayName>

17525 <
des¸ùti⁄
>
DAC
 
ch™√l2
 12-
bô
 
À·
 
Æig√d
 
d©a


17526 
hﬁdög
 (
DAC_DHR12L2
)</
des¸ùti⁄
>

17527 <
addªssOff£t
>0x18</addressOffset>

17528 <
size
>0x20</size>

17529 <
ac˚ss
>
ªad
-
wrôe
</access>

17530 <
ª£tVÆue
>0x00000000</resetValue>

17531 <
fõlds
>

17532 <
fõld
>

17533 <
«me
>
DACC2DHR
</name>

17534 <
des¸ùti⁄
>
DAC
 
ch™√l2
 12-
bô
 
À·
-
Æig√d


17535 
d©a
</
des¸ùti⁄
>

17536 <
bôOff£t
>4</bitOffset>

17537 <
bôWidth
>12</bitWidth>

17538 </
fõld
>

17539 </
fõlds
>

17542 <
«me
>
DHR8R2
</name>

17543 <
di•œyName
>
DHR8R2
</displayName>

17544 <
des¸ùti⁄
>
DAC
 
ch™√l2
 8-
bô
 
right
-
Æig√d
 
d©a


17545 
hﬁdög
 (
DAC_DHR8R2
)</
des¸ùti⁄
>

17546 <
addªssOff£t
>0x1C</addressOffset>

17547 <
size
>0x20</size>

17548 <
ac˚ss
>
ªad
-
wrôe
</access>

17549 <
ª£tVÆue
>0x00000000</resetValue>

17550 <
fõlds
>

17551 <
fõld
>

17552 <
«me
>
DACC2DHR
</name>

17553 <
des¸ùti⁄
>
DAC
 
ch™√l2
 8-
bô
 
right
-
Æig√d


17554 
d©a
</
des¸ùti⁄
>

17555 <
bôOff£t
>0</bitOffset>

17556 <
bôWidth
>8</bitWidth>

17557 </
fõld
>

17558 </
fõlds
>

17561 <
«me
>
DHR12RD
</name>

17562 <
di•œyName
>
DHR12RD
</displayName>

17563 <
des¸ùti⁄
>
DuÆ
 
DAC
 12-
bô
 
right
-
Æig√d
 
d©a
 
hﬁdög


17564 (
DAC_DHR12RD
), 
	gBôs
 31:28 
Re£rved
, Bits 15:12

17565 
Re£rved
</
des¸ùti⁄
>

17566 <
addªssOff£t
>0x20</addressOffset>

17567 <
size
>0x20</size>

17568 <
ac˚ss
>
ªad
-
wrôe
</access>

17569 <
ª£tVÆue
>0x00000000</resetValue>

17570 <
fõlds
>

17571 <
fõld
>

17572 <
«me
>
DACC1DHR
</name>

17573 <
des¸ùti⁄
>
DAC
 
ch™√l1
 12-
bô
 
right
-
Æig√d


17574 
d©a
</
des¸ùti⁄
>

17575 <
bôOff£t
>0</bitOffset>

17576 <
bôWidth
>12</bitWidth>

17577 </
fõld
>

17578 <
fõld
>

17579 <
«me
>
DACC2DHR
</name>

17580 <
des¸ùti⁄
>
DAC
 
ch™√l2
 12-
bô
 
right
-
Æig√d


17581 
d©a
</
des¸ùti⁄
>

17582 <
bôOff£t
>16</bitOffset>

17583 <
bôWidth
>12</bitWidth>

17584 </
fõld
>

17585 </
fõlds
>

17588 <
«me
>
DHR12LD
</name>

17589 <
di•œyName
>
DHR12LD
</displayName>

17590 <
des¸ùti⁄
>
DUAL
 
DAC
 12-
bô
 
À·
 
Æig√d
 
d©a
 
hﬁdög


17591 (
DAC_DHR12LD
), 
	gBôs
 19:16 
Re£rved
, Bits 3:0

17592 
Re£rved
</
des¸ùti⁄
>

17593 <
addªssOff£t
>0x24</addressOffset>

17594 <
size
>0x20</size>

17595 <
ac˚ss
>
ªad
-
wrôe
</access>

17596 <
ª£tVÆue
>0x00000000</resetValue>

17597 <
fõlds
>

17598 <
fõld
>

17599 <
«me
>
DACC1DHR
</name>

17600 <
des¸ùti⁄
>
DAC
 
ch™√l1
 12-
bô
 
À·
-
Æig√d


17601 
d©a
</
des¸ùti⁄
>

17602 <
bôOff£t
>4</bitOffset>

17603 <
bôWidth
>12</bitWidth>

17604 </
fõld
>

17605 <
fõld
>

17606 <
«me
>
DACC2DHR
</name>

17607 <
des¸ùti⁄
>
DAC
 
ch™√l2
 12-
bô
 
right
-
Æig√d


17608 
d©a
</
des¸ùti⁄
>

17609 <
bôOff£t
>20</bitOffset>

17610 <
bôWidth
>12</bitWidth>

17611 </
fõld
>

17612 </
fõlds
>

17615 <
«me
>
DHR8RD
</name>

17616 <
di•œyName
>
DHR8RD
</displayName>

17617 <
des¸ùti⁄
>
DUAL
 
DAC
 8-
bô
 
right
 
Æig√d
 
d©a
 
hﬁdög


17618 (
DAC_DHR8RD
), 
	gBôs
 31:16 
Re£rved
</
des¸ùti⁄
>

17619 <
addªssOff£t
>0x28</addressOffset>

17620 <
size
>0x20</size>

17621 <
ac˚ss
>
ªad
-
wrôe
</access>

17622 <
ª£tVÆue
>0x00000000</resetValue>

17623 <
fõlds
>

17624 <
fõld
>

17625 <
«me
>
DACC1DHR
</name>

17626 <
des¸ùti⁄
>
DAC
 
ch™√l1
 8-
bô
 
right
-
Æig√d


17627 
d©a
</
des¸ùti⁄
>

17628 <
bôOff£t
>0</bitOffset>

17629 <
bôWidth
>8</bitWidth>

17630 </
fõld
>

17631 <
fõld
>

17632 <
«me
>
DACC2DHR
</name>

17633 <
des¸ùti⁄
>
DAC
 
ch™√l2
 8-
bô
 
right
-
Æig√d


17634 
d©a
</
des¸ùti⁄
>

17635 <
bôOff£t
>8</bitOffset>

17636 <
bôWidth
>8</bitWidth>

17637 </
fõld
>

17638 </
fõlds
>

17641 <
«me
>
DOR1
</name>

17642 <
di•œyName
>
DOR1
</displayName>

17643 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
d©a
 
ouçut
 

17644 (
DAC_DOR1
)</
des¸ùti⁄
>

17645 <
addªssOff£t
>0x2C</addressOffset>

17646 <
size
>0x20</size>

17647 <
ac˚ss
>
ªad
-
⁄ly
</access>

17648 <
ª£tVÆue
>0x00000000</resetValue>

17649 <
fõlds
>

17650 <
fõld
>

17651 <
«me
>
DACC1DOR
</name>

17652 <
des¸ùti⁄
>
DAC
 
ch™√l1
 
d©a
 
ouçut
</description>

17653 <
bôOff£t
>0</bitOffset>

17654 <
bôWidth
>12</bitWidth>

17655 </
fõld
>

17656 </
fõlds
>

17659 <
«me
>
DOR2
</name>

17660 <
di•œyName
>
DOR2
</displayName>

17661 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
d©a
 
ouçut
 

17662 (
DAC_DOR2
)</
des¸ùti⁄
>

17663 <
addªssOff£t
>0x30</addressOffset>

17664 <
size
>0x20</size>

17665 <
ac˚ss
>
ªad
-
⁄ly
</access>

17666 <
ª£tVÆue
>0x00000000</resetValue>

17667 <
fõlds
>

17668 <
fõld
>

17669 <
«me
>
DACC2DOR
</name>

17670 <
des¸ùti⁄
>
DAC
 
ch™√l2
 
d©a
 
ouçut
</description>

17671 <
bôOff£t
>0</bitOffset>

17672 <
bôWidth
>12</bitWidth>

17673 </
fõld
>

17674 </
fõlds
>

17676 </
ªgi°îs
>

17677 </
≥rùhîÆ
>

17678 <
≥rùhîÆ
>

17679 <
«me
>
DBG
</name>

17680 <
des¸ùti⁄
>
Debug
 
suµ‹t
</description>

17681 <
groupName
>
DBG
</groupName>

17682 <
ba£Addªss
>0xE0042000</baseAddress>

17683 <
addªssBlock
>

17684 <
off£t
>0x0</offset>

17685 <
size
>0x400</size>

17686 <
ußge
>
ªgi°îs
</usage>

17687 </
addªssBlock
>

17688 <
ªgi°îs
>

17690 <
«me
>
IDCODE
</name>

17691 <
di•œyName
>
IDCODE
</displayName>

17692 <
des¸ùti⁄
>
DBGMCU_IDCODE
</description>

17693 <
addªssOff£t
>0x0</addressOffset>

17694 <
size
>0x20</size>

17695 <
ac˚ss
>
ªad
-
⁄ly
</access>

17696 <
ª£tVÆue
>0x0</resetValue>

17697 <
fõlds
>

17698 <
fõld
>

17699 <
«me
>
DEV_ID
</name>

17700 <
des¸ùti⁄
>
DEV_ID
</description>

17701 <
bôOff£t
>0</bitOffset>

17702 <
bôWidth
>12</bitWidth>

17703 </
fõld
>

17704 <
fõld
>

17705 <
«me
>
REV_ID
</name>

17706 <
des¸ùti⁄
>
REV_ID
</description>

17707 <
bôOff£t
>16</bitOffset>

17708 <
bôWidth
>16</bitWidth>

17709 </
fõld
>

17710 </
fõlds
>

17713 <
«me
>
CR
</name>

17714 <
di•œyName
>
CR
</displayName>

17715 <
des¸ùti⁄
>
DBGMCU_CR
</description>

17716 <
addªssOff£t
>0x4</addressOffset>

17717 <
size
>0x20</size>

17718 <
ac˚ss
>
ªad
-
wrôe
</access>

17719 <
ª£tVÆue
>0x0</resetValue>

17720 <
fõlds
>

17721 <
fõld
>

17722 <
«me
>
DBG_SLEEP
</name>

17723 <
des¸ùti⁄
>
DBG_SLEEP
</description>

17724 <
bôOff£t
>0</bitOffset>

17725 <
bôWidth
>1</bitWidth>

17726 </
fõld
>

17727 <
fõld
>

17728 <
«me
>
DBG_STOP
</name>

17729 <
des¸ùti⁄
>
DBG_STOP
</description>

17730 <
bôOff£t
>1</bitOffset>

17731 <
bôWidth
>1</bitWidth>

17732 </
fõld
>

17733 <
fõld
>

17734 <
«me
>
DBG_STANDBY
</name>

17735 <
des¸ùti⁄
>
DBG_STANDBY
</description>

17736 <
bôOff£t
>2</bitOffset>

17737 <
bôWidth
>1</bitWidth>

17738 </
fõld
>

17739 <
fõld
>

17740 <
«me
>
TRACE_IOEN
</name>

17741 <
des¸ùti⁄
>
TRACE_IOEN
</description>

17742 <
bôOff£t
>5</bitOffset>

17743 <
bôWidth
>1</bitWidth>

17744 </
fõld
>

17745 <
fõld
>

17746 <
«me
>
TRACE_MODE
</name>

17747 <
des¸ùti⁄
>
TRACE_MODE
</description>

17748 <
bôOff£t
>6</bitOffset>

17749 <
bôWidth
>2</bitWidth>

17750 </
fõld
>

17751 <
fõld
>

17752 <
«me
>
DBG_IWDG_STOP
</name>

17753 <
des¸ùti⁄
>
DBG_IWDG_STOP
</description>

17754 <
bôOff£t
>8</bitOffset>

17755 <
bôWidth
>1</bitWidth>

17756 </
fõld
>

17757 <
fõld
>

17758 <
«me
>
DBG_WWDG_STOP
</name>

17759 <
des¸ùti⁄
>
DBG_WWDG_STOP
</description>

17760 <
bôOff£t
>9</bitOffset>

17761 <
bôWidth
>1</bitWidth>

17762 </
fõld
>

17763 <
fõld
>

17764 <
«me
>
DBG_TIM1_STOP
</name>

17765 <
des¸ùti⁄
>
DBG_TIM1_STOP
</description>

17766 <
bôOff£t
>10</bitOffset>

17767 <
bôWidth
>1</bitWidth>

17768 </
fõld
>

17769 <
fõld
>

17770 <
«me
>
DBG_TIM2_STOP
</name>

17771 <
des¸ùti⁄
>
DBG_TIM2_STOP
</description>

17772 <
bôOff£t
>11</bitOffset>

17773 <
bôWidth
>1</bitWidth>

17774 </
fõld
>

17775 <
fõld
>

17776 <
«me
>
DBG_TIM3_STOP
</name>

17777 <
des¸ùti⁄
>
DBG_TIM3_STOP
</description>

17778 <
bôOff£t
>12</bitOffset>

17779 <
bôWidth
>1</bitWidth>

17780 </
fõld
>

17781 <
fõld
>

17782 <
«me
>
DBG_TIM4_STOP
</name>

17783 <
des¸ùti⁄
>
DBG_TIM4_STOP
</description>

17784 <
bôOff£t
>13</bitOffset>

17785 <
bôWidth
>1</bitWidth>

17786 </
fõld
>

17787 <
fõld
>

17788 <
«me
>
DBG_CAN1_STOP
</name>

17789 <
des¸ùti⁄
>
DBG_CAN1_STOP
</description>

17790 <
bôOff£t
>14</bitOffset>

17791 <
bôWidth
>1</bitWidth>

17792 </
fõld
>

17793 <
fõld
>

17794 <
«me
>
DBG_I2C1_SMBUS_TIMEOUT
</name>

17795 <
des¸ùti⁄
>
DBG_I2C1_SMBUS_TIMEOUT
</description>

17796 <
bôOff£t
>15</bitOffset>

17797 <
bôWidth
>1</bitWidth>

17798 </
fõld
>

17799 <
fõld
>

17800 <
«me
>
DBG_I2C2_SMBUS_TIMEOUT
</name>

17801 <
des¸ùti⁄
>
DBG_I2C2_SMBUS_TIMEOUT
</description>

17802 <
bôOff£t
>16</bitOffset>

17803 <
bôWidth
>1</bitWidth>

17804 </
fõld
>

17805 <
fõld
>

17806 <
«me
>
DBG_TIM8_STOP
</name>

17807 <
des¸ùti⁄
>
DBG_TIM8_STOP
</description>

17808 <
bôOff£t
>17</bitOffset>

17809 <
bôWidth
>1</bitWidth>

17810 </
fõld
>

17811 <
fõld
>

17812 <
«me
>
DBG_TIM5_STOP
</name>

17813 <
des¸ùti⁄
>
DBG_TIM5_STOP
</description>

17814 <
bôOff£t
>18</bitOffset>

17815 <
bôWidth
>1</bitWidth>

17816 </
fõld
>

17817 <
fõld
>

17818 <
«me
>
DBG_TIM6_STOP
</name>

17819 <
des¸ùti⁄
>
DBG_TIM6_STOP
</description>

17820 <
bôOff£t
>19</bitOffset>

17821 <
bôWidth
>1</bitWidth>

17822 </
fõld
>

17823 <
fõld
>

17824 <
«me
>
DBG_TIM7_STOP
</name>

17825 <
des¸ùti⁄
>
DBG_TIM7_STOP
</description>

17826 <
bôOff£t
>20</bitOffset>

17827 <
bôWidth
>1</bitWidth>

17828 </
fõld
>

17829 <
fõld
>

17830 <
«me
>
DBG_CAN2_STOP
</name>

17831 <
des¸ùti⁄
>
DBG_CAN2_STOP
</description>

17832 <
bôOff£t
>21</bitOffset>

17833 <
bôWidth
>1</bitWidth>

17834 </
fõld
>

17835 </
fõlds
>

17837 </
ªgi°îs
>

17838 </
≥rùhîÆ
>

17839 <
≥rùhîÆ
>

17840 <
«me
>
UART4
</name>

17841 <
des¸ùti⁄
>
Univîßl
 
asynchr⁄ous
 
ª˚ivî


17842 
å™smôãr
</
des¸ùti⁄
>

17843 <
groupName
>
USART
</groupName>

17844 <
ba£Addªss
>0x40004C00</baseAddress>

17845 <
addªssBlock
>

17846 <
off£t
>0x0</offset>

17847 <
size
>0x400</size>

17848 <
ußge
>
ªgi°îs
</usage>

17849 </
addªssBlock
>

17850 <
öãºu±
>

17851 <
«me
>
UART4_IRQ
</name>

17852 <
des¸ùti⁄
>
UART4
 
globÆ
 
öãºu±
</description>

17853 <
vÆue
>52</value>

17854 </
öãºu±
>

17855 <
ªgi°îs
>

17857 <
«me
>
SR
</name>

17858 <
di•œyName
>
SR
</displayName>

17859 <
des¸ùti⁄
>
UART4_SR
</description>

17860 <
addªssOff£t
>0x0</addressOffset>

17861 <
size
>0x20</size>

17862 <
ª£tVÆue
>0x0</resetValue>

17863 <
fõlds
>

17864 <
fõld
>

17865 <
«me
>
PE
</name>

17866 <
des¸ùti⁄
>
P¨ôy
 
îr‹
</description>

17867 <
bôOff£t
>0</bitOffset>

17868 <
bôWidth
>1</bitWidth>

17869 <
ac˚ss
>
ªad
-
⁄ly
</access>

17870 </
fõld
>

17871 <
fõld
>

17872 <
«me
>
FE
</name>

17873 <
des¸ùti⁄
>
Fømög
 
îr‹
</description>

17874 <
bôOff£t
>1</bitOffset>

17875 <
bôWidth
>1</bitWidth>

17876 <
ac˚ss
>
ªad
-
⁄ly
</access>

17877 </
fõld
>

17878 <
fõld
>

17879 <
«me
>
NE
</name>

17880 <
des¸ùti⁄
>
Noi£
 
îr‹
 
Êag
</description>

17881 <
bôOff£t
>2</bitOffset>

17882 <
bôWidth
>1</bitWidth>

17883 <
ac˚ss
>
ªad
-
⁄ly
</access>

17884 </
fõld
>

17885 <
fõld
>

17886 <
«me
>
ORE
</name>

17887 <
des¸ùti⁄
>
Ovîrun
 
îr‹
</description>

17888 <
bôOff£t
>3</bitOffset>

17889 <
bôWidth
>1</bitWidth>

17890 <
ac˚ss
>
ªad
-
⁄ly
</access>

17891 </
fõld
>

17892 <
fõld
>

17893 <
«me
>
IDLE
</name>

17894 <
des¸ùti⁄
>
IDLE
 
löe
 
dëe˘ed
</description>

17895 <
bôOff£t
>4</bitOffset>

17896 <
bôWidth
>1</bitWidth>

17897 <
ac˚ss
>
ªad
-
⁄ly
</access>

17898 </
fõld
>

17899 <
fõld
>

17900 <
«me
>
RXNE
</name>

17901 <
des¸ùti⁄
>
Ród
 
d©a
 
nŸ


17902 
em±y
</
des¸ùti⁄
>

17903 <
bôOff£t
>5</bitOffset>

17904 <
bôWidth
>1</bitWidth>

17905 <
ac˚ss
>
ªad
-
wrôe
</access>

17906 </
fõld
>

17907 <
fõld
>

17908 <
«me
>
TC
</name>

17909 <
des¸ùti⁄
>
Tønsmissi⁄
 
com∂ëe
</description>

17910 <
bôOff£t
>6</bitOffset>

17911 <
bôWidth
>1</bitWidth>

17912 <
ac˚ss
>
ªad
-
wrôe
</access>

17913 </
fõld
>

17914 <
fõld
>

17915 <
«me
>
TXE
</name>

17916 <
des¸ùti⁄
>
Tønsmô
 
d©a
 

17917 
em±y
</
des¸ùti⁄
>

17918 <
bôOff£t
>7</bitOffset>

17919 <
bôWidth
>1</bitWidth>

17920 <
ac˚ss
>
ªad
-
⁄ly
</access>

17921 </
fõld
>

17922 <
fõld
>

17923 <
«me
>
LBD
</name>

17924 <
des¸ùti⁄
>
LIN
  
dëe˘i⁄
 
Êag
</description>

17925 <
bôOff£t
>8</bitOffset>

17926 <
bôWidth
>1</bitWidth>

17927 <
ac˚ss
>
ªad
-
wrôe
</access>

17928 </
fõld
>

17929 </
fõlds
>

17932 <
«me
>
DR
</name>

17933 <
di•œyName
>
DR
</displayName>

17934 <
des¸ùti⁄
>
UART4_DR
</description>

17935 <
addªssOff£t
>0x4</addressOffset>

17936 <
size
>0x20</size>

17937 <
ac˚ss
>
ªad
-
wrôe
</access>

17938 <
ª£tVÆue
>0x0</resetValue>

17939 <
fõlds
>

17940 <
fõld
>

17941 <
«me
>
DR
</name>

17942 <
des¸ùti⁄
>
DR
</description>

17943 <
bôOff£t
>0</bitOffset>

17944 <
bôWidth
>9</bitWidth>

17945 </
fõld
>

17946 </
fõlds
>

17949 <
«me
>
BRR
</name>

17950 <
di•œyName
>
BRR
</displayName>

17951 <
des¸ùti⁄
>
UART4_BRR
</description>

17952 <
addªssOff£t
>0x8</addressOffset>

17953 <
size
>0x20</size>

17954 <
ac˚ss
>
ªad
-
wrôe
</access>

17955 <
ª£tVÆue
>0x0</resetValue>

17956 <
fõlds
>

17957 <
fõld
>

17958 <
«me
>
DIV_Fø˘i⁄
</name>

17959 <
des¸ùti⁄
>
DIV_Fø˘i⁄
</description>

17960 <
bôOff£t
>0</bitOffset>

17961 <
bôWidth
>4</bitWidth>

17962 </
fõld
>

17963 <
fõld
>

17964 <
«me
>
DIV_M™tisß
</name>

17965 <
des¸ùti⁄
>
DIV_M™tisß
</description>

17966 <
bôOff£t
>4</bitOffset>

17967 <
bôWidth
>12</bitWidth>

17968 </
fõld
>

17969 </
fõlds
>

17972 <
«me
>
CR1
</name>

17973 <
di•œyName
>
CR1
</displayName>

17974 <
des¸ùti⁄
>
UART4_CR1
</description>

17975 <
addªssOff£t
>0xC</addressOffset>

17976 <
size
>0x20</size>

17977 <
ac˚ss
>
ªad
-
wrôe
</access>

17978 <
ª£tVÆue
>0x0</resetValue>

17979 <
fõlds
>

17980 <
fõld
>

17981 <
«me
>
SBK
</name>

17982 <
des¸ùti⁄
>
Síd
 </description>

17983 <
bôOff£t
>0</bitOffset>

17984 <
bôWidth
>1</bitWidth>

17985 </
fõld
>

17986 <
fõld
>

17987 <
«me
>
RWU
</name>

17988 <
des¸ùti⁄
>
Re˚ivî
 
wakeup
</description>

17989 <
bôOff£t
>1</bitOffset>

17990 <
bôWidth
>1</bitWidth>

17991 </
fõld
>

17992 <
fõld
>

17993 <
«me
>
RE
</name>

17994 <
des¸ùti⁄
>
Re˚ivî
 
íabÀ
</description>

17995 <
bôOff£t
>2</bitOffset>

17996 <
bôWidth
>1</bitWidth>

17997 </
fõld
>

17998 <
fõld
>

17999 <
«me
>
TE
</name>

18000 <
des¸ùti⁄
>
Tønsmôãr
 
íabÀ
</description>

18001 <
bôOff£t
>3</bitOffset>

18002 <
bôWidth
>1</bitWidth>

18003 </
fõld
>

18004 <
fõld
>

18005 <
«me
>
IDLEIE
</name>

18006 <
des¸ùti⁄
>
IDLE
 
öãºu±
 
íabÀ
</description>

18007 <
bôOff£t
>4</bitOffset>

18008 <
bôWidth
>1</bitWidth>

18009 </
fõld
>

18010 <
fõld
>

18011 <
«me
>
RXNEIE
</name>

18012 <
des¸ùti⁄
>
RXNE
 
öãºu±
 
íabÀ
</description>

18013 <
bôOff£t
>5</bitOffset>

18014 <
bôWidth
>1</bitWidth>

18015 </
fõld
>

18016 <
fõld
>

18017 <
«me
>
TCIE
</name>

18018 <
des¸ùti⁄
>
Tønsmissi⁄
 
com∂ëe
 
öãºu±


18019 
íabÀ
</
des¸ùti⁄
>

18020 <
bôOff£t
>6</bitOffset>

18021 <
bôWidth
>1</bitWidth>

18022 </
fõld
>

18023 <
fõld
>

18024 <
«me
>
TXEIE
</name>

18025 <
des¸ùti⁄
>
TXE
 
öãºu±
 
íabÀ
</description>

18026 <
bôOff£t
>7</bitOffset>

18027 <
bôWidth
>1</bitWidth>

18028 </
fõld
>

18029 <
fõld
>

18030 <
«me
>
PEIE
</name>

18031 <
des¸ùti⁄
>
PE
 
öãºu±
 
íabÀ
</description>

18032 <
bôOff£t
>8</bitOffset>

18033 <
bôWidth
>1</bitWidth>

18034 </
fõld
>

18035 <
fõld
>

18036 <
«me
>
PS
</name>

18037 <
des¸ùti⁄
>
P¨ôy
 
£À˘i⁄
</description>

18038 <
bôOff£t
>9</bitOffset>

18039 <
bôWidth
>1</bitWidth>

18040 </
fõld
>

18041 <
fõld
>

18042 <
«me
>
PCE
</name>

18043 <
des¸ùti⁄
>
P¨ôy
 
c⁄åﬁ
 
íabÀ
</description>

18044 <
bôOff£t
>10</bitOffset>

18045 <
bôWidth
>1</bitWidth>

18046 </
fõld
>

18047 <
fõld
>

18048 <
«me
>
WAKE
</name>

18049 <
des¸ùti⁄
>
Wakeup
 
mëhod
</description>

18050 <
bôOff£t
>11</bitOffset>

18051 <
bôWidth
>1</bitWidth>

18052 </
fõld
>

18053 <
fõld
>

18054 <
«me
>
M
</name>

18055 <
des¸ùti⁄
>
W‹d
 
Àngth
</description>

18056 <
bôOff£t
>12</bitOffset>

18057 <
bôWidth
>1</bitWidth>

18058 </
fõld
>

18059 <
fõld
>

18060 <
«me
>
UE
</name>

18061 <
des¸ùti⁄
>
USART
 
íabÀ
</description>

18062 <
bôOff£t
>13</bitOffset>

18063 <
bôWidth
>1</bitWidth>

18064 </
fõld
>

18065 </
fõlds
>

18068 <
«me
>
CR2
</name>

18069 <
di•œyName
>
CR2
</displayName>

18070 <
des¸ùti⁄
>
UART4_CR2
</description>

18071 <
addªssOff£t
>0x10</addressOffset>

18072 <
size
>0x20</size>

18073 <
ac˚ss
>
ªad
-
wrôe
</access>

18074 <
ª£tVÆue
>0x0</resetValue>

18075 <
fõlds
>

18076 <
fõld
>

18077 <
«me
>
ADD
</name>

18078 <
des¸ùti⁄
>
Addªss
 
of
 
the
 
USART
 
node
</description>

18079 <
bôOff£t
>0</bitOffset>

18080 <
bôWidth
>4</bitWidth>

18081 </
fõld
>

18082 <
fõld
>

18083 <
«me
>
LBDL
</name>

18084 <
des¸ùti⁄
>
lö
  
dëe˘i⁄
 
Àngth
</description>

18085 <
bôOff£t
>5</bitOffset>

18086 <
bôWidth
>1</bitWidth>

18087 </
fõld
>

18088 <
fõld
>

18089 <
«me
>
LBDIE
</name>

18090 <
des¸ùti⁄
>
LIN
  
dëe˘i⁄
 
öãºu±


18091 
íabÀ
</
des¸ùti⁄
>

18092 <
bôOff£t
>6</bitOffset>

18093 <
bôWidth
>1</bitWidth>

18094 </
fõld
>

18095 <
fõld
>

18096 <
«me
>
STOP
</name>

18097 <
des¸ùti⁄
>
STOP
 
bôs
</description>

18098 <
bôOff£t
>12</bitOffset>

18099 <
bôWidth
>2</bitWidth>

18100 </
fõld
>

18101 <
fõld
>

18102 <
«me
>
LINEN
</name>

18103 <
des¸ùti⁄
>
LIN
 
mode
 
íabÀ
</description>

18104 <
bôOff£t
>14</bitOffset>

18105 <
bôWidth
>1</bitWidth>

18106 </
fõld
>

18107 </
fõlds
>

18110 <
«me
>
CR3
</name>

18111 <
di•œyName
>
CR3
</displayName>

18112 <
des¸ùti⁄
>
UART4_CR3
</description>

18113 <
addªssOff£t
>0x14</addressOffset>

18114 <
size
>0x20</size>

18115 <
ac˚ss
>
ªad
-
wrôe
</access>

18116 <
ª£tVÆue
>0x0</resetValue>

18117 <
fõlds
>

18118 <
fõld
>

18119 <
«me
>
EIE
</name>

18120 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

18121 <
bôOff£t
>0</bitOffset>

18122 <
bôWidth
>1</bitWidth>

18123 </
fõld
>

18124 <
fõld
>

18125 <
«me
>
IREN
</name>

18126 <
des¸ùti⁄
>
IrDA
 
mode
 
íabÀ
</description>

18127 <
bôOff£t
>1</bitOffset>

18128 <
bôWidth
>1</bitWidth>

18129 </
fõld
>

18130 <
fõld
>

18131 <
«me
>
IRLP
</name>

18132 <
des¸ùti⁄
>
IrDA
 
low
-
powî
</description>

18133 <
bôOff£t
>2</bitOffset>

18134 <
bôWidth
>1</bitWidth>

18135 </
fõld
>

18136 <
fõld
>

18137 <
«me
>
HDSEL
</name>

18138 <
des¸ùti⁄
>
HÆf
-
du∂ex
 
£À˘i⁄
</description>

18139 <
bôOff£t
>3</bitOffset>

18140 <
bôWidth
>1</bitWidth>

18141 </
fõld
>

18142 <
fõld
>

18143 <
«me
>
DMAR
</name>

18144 <
des¸ùti⁄
>
DMA
 
íabÀ
 
ª˚ivî
</description>

18145 <
bôOff£t
>6</bitOffset>

18146 <
bôWidth
>1</bitWidth>

18147 </
fõld
>

18148 <
fõld
>

18149 <
«me
>
DMAT
</name>

18150 <
des¸ùti⁄
>
DMA
 
íabÀ
 
å™smôãr
</description>

18151 <
bôOff£t
>7</bitOffset>

18152 <
bôWidth
>1</bitWidth>

18153 </
fõld
>

18154 </
fõlds
>

18156 </
ªgi°îs
>

18157 </
≥rùhîÆ
>

18158 <
≥rùhîÆ
>

18159 <
«me
>
UART5
</name>

18160 <
des¸ùti⁄
>
Univîßl
 
asynchr⁄ous
 
ª˚ivî


18161 
å™smôãr
</
des¸ùti⁄
>

18162 <
groupName
>
USART
</groupName>

18163 <
ba£Addªss
>0x40005000</baseAddress>

18164 <
addªssBlock
>

18165 <
off£t
>0x0</offset>

18166 <
size
>0x400</size>

18167 <
ußge
>
ªgi°îs
</usage>

18168 </
addªssBlock
>

18169 <
öãºu±
>

18170 <
«me
>
UART5_IRQ
</name>

18171 <
des¸ùti⁄
>
UART5
 
globÆ
 
öãºu±
</description>

18172 <
vÆue
>53</value>

18173 </
öãºu±
>

18174 <
ªgi°îs
>

18176 <
«me
>
SR
</name>

18177 <
di•œyName
>
SR
</displayName>

18178 <
des¸ùti⁄
>
UART4_SR
</description>

18179 <
addªssOff£t
>0x0</addressOffset>

18180 <
size
>0x20</size>

18181 <
ª£tVÆue
>0x0</resetValue>

18182 <
fõlds
>

18183 <
fõld
>

18184 <
«me
>
PE
</name>

18185 <
des¸ùti⁄
>
PE
</description>

18186 <
bôOff£t
>0</bitOffset>

18187 <
bôWidth
>1</bitWidth>

18188 <
ac˚ss
>
ªad
-
⁄ly
</access>

18189 </
fõld
>

18190 <
fõld
>

18191 <
«me
>
FE
</name>

18192 <
des¸ùti⁄
>
FE
</description>

18193 <
bôOff£t
>1</bitOffset>

18194 <
bôWidth
>1</bitWidth>

18195 <
ac˚ss
>
ªad
-
⁄ly
</access>

18196 </
fõld
>

18197 <
fõld
>

18198 <
«me
>
NE
</name>

18199 <
des¸ùti⁄
>
NE
</description>

18200 <
bôOff£t
>2</bitOffset>

18201 <
bôWidth
>1</bitWidth>

18202 <
ac˚ss
>
ªad
-
⁄ly
</access>

18203 </
fõld
>

18204 <
fõld
>

18205 <
«me
>
ORE
</name>

18206 <
des¸ùti⁄
>
ORE
</description>

18207 <
bôOff£t
>3</bitOffset>

18208 <
bôWidth
>1</bitWidth>

18209 <
ac˚ss
>
ªad
-
⁄ly
</access>

18210 </
fõld
>

18211 <
fõld
>

18212 <
«me
>
IDLE
</name>

18213 <
des¸ùti⁄
>
IDLE
</description>

18214 <
bôOff£t
>4</bitOffset>

18215 <
bôWidth
>1</bitWidth>

18216 <
ac˚ss
>
ªad
-
⁄ly
</access>

18217 </
fõld
>

18218 <
fõld
>

18219 <
«me
>
RXNE
</name>

18220 <
des¸ùti⁄
>
RXNE
</description>

18221 <
bôOff£t
>5</bitOffset>

18222 <
bôWidth
>1</bitWidth>

18223 <
ac˚ss
>
ªad
-
wrôe
</access>

18224 </
fõld
>

18225 <
fõld
>

18226 <
«me
>
TC
</name>

18227 <
des¸ùti⁄
>
TC
</description>

18228 <
bôOff£t
>6</bitOffset>

18229 <
bôWidth
>1</bitWidth>

18230 <
ac˚ss
>
ªad
-
wrôe
</access>

18231 </
fõld
>

18232 <
fõld
>

18233 <
«me
>
TXE
</name>

18234 <
des¸ùti⁄
>
TXE
</description>

18235 <
bôOff£t
>7</bitOffset>

18236 <
bôWidth
>1</bitWidth>

18237 <
ac˚ss
>
ªad
-
⁄ly
</access>

18238 </
fõld
>

18239 <
fõld
>

18240 <
«me
>
LBD
</name>

18241 <
des¸ùti⁄
>
LBD
</description>

18242 <
bôOff£t
>8</bitOffset>

18243 <
bôWidth
>1</bitWidth>

18244 <
ac˚ss
>
ªad
-
wrôe
</access>

18245 </
fõld
>

18246 </
fõlds
>

18249 <
«me
>
DR
</name>

18250 <
di•œyName
>
DR
</displayName>

18251 <
des¸ùti⁄
>
UART4_DR
</description>

18252 <
addªssOff£t
>0x4</addressOffset>

18253 <
size
>0x20</size>

18254 <
ac˚ss
>
ªad
-
wrôe
</access>

18255 <
ª£tVÆue
>0x0</resetValue>

18256 <
fõlds
>

18257 <
fõld
>

18258 <
«me
>
DR
</name>

18259 <
des¸ùti⁄
>
DR
</description>

18260 <
bôOff£t
>0</bitOffset>

18261 <
bôWidth
>9</bitWidth>

18262 </
fõld
>

18263 </
fõlds
>

18266 <
«me
>
BRR
</name>

18267 <
di•œyName
>
BRR
</displayName>

18268 <
des¸ùti⁄
>
UART4_BRR
</description>

18269 <
addªssOff£t
>0x8</addressOffset>

18270 <
size
>0x20</size>

18271 <
ac˚ss
>
ªad
-
wrôe
</access>

18272 <
ª£tVÆue
>0x0</resetValue>

18273 <
fõlds
>

18274 <
fõld
>

18275 <
«me
>
DIV_Fø˘i⁄
</name>

18276 <
des¸ùti⁄
>
DIV_Fø˘i⁄
</description>

18277 <
bôOff£t
>0</bitOffset>

18278 <
bôWidth
>4</bitWidth>

18279 </
fõld
>

18280 <
fõld
>

18281 <
«me
>
DIV_M™tisß
</name>

18282 <
des¸ùti⁄
>
DIV_M™tisß
</description>

18283 <
bôOff£t
>4</bitOffset>

18284 <
bôWidth
>12</bitWidth>

18285 </
fõld
>

18286 </
fõlds
>

18289 <
«me
>
CR1
</name>

18290 <
di•œyName
>
CR1
</displayName>

18291 <
des¸ùti⁄
>
UART4_CR1
</description>

18292 <
addªssOff£t
>0xC</addressOffset>

18293 <
size
>0x20</size>

18294 <
ac˚ss
>
ªad
-
wrôe
</access>

18295 <
ª£tVÆue
>0x0</resetValue>

18296 <
fõlds
>

18297 <
fõld
>

18298 <
«me
>
SBK
</name>

18299 <
des¸ùti⁄
>
SBK
</description>

18300 <
bôOff£t
>0</bitOffset>

18301 <
bôWidth
>1</bitWidth>

18302 </
fõld
>

18303 <
fõld
>

18304 <
«me
>
RWU
</name>

18305 <
des¸ùti⁄
>
RWU
</description>

18306 <
bôOff£t
>1</bitOffset>

18307 <
bôWidth
>1</bitWidth>

18308 </
fõld
>

18309 <
fõld
>

18310 <
«me
>
RE
</name>

18311 <
des¸ùti⁄
>
RE
</description>

18312 <
bôOff£t
>2</bitOffset>

18313 <
bôWidth
>1</bitWidth>

18314 </
fõld
>

18315 <
fõld
>

18316 <
«me
>
TE
</name>

18317 <
des¸ùti⁄
>
TE
</description>

18318 <
bôOff£t
>3</bitOffset>

18319 <
bôWidth
>1</bitWidth>

18320 </
fõld
>

18321 <
fõld
>

18322 <
«me
>
IDLEIE
</name>

18323 <
des¸ùti⁄
>
IDLEIE
</description>

18324 <
bôOff£t
>4</bitOffset>

18325 <
bôWidth
>1</bitWidth>

18326 </
fõld
>

18327 <
fõld
>

18328 <
«me
>
RXNEIE
</name>

18329 <
des¸ùti⁄
>
RXNEIE
</description>

18330 <
bôOff£t
>5</bitOffset>

18331 <
bôWidth
>1</bitWidth>

18332 </
fõld
>

18333 <
fõld
>

18334 <
«me
>
TCIE
</name>

18335 <
des¸ùti⁄
>
TCIE
</description>

18336 <
bôOff£t
>6</bitOffset>

18337 <
bôWidth
>1</bitWidth>

18338 </
fõld
>

18339 <
fõld
>

18340 <
«me
>
TXEIE
</name>

18341 <
des¸ùti⁄
>
TXEIE
</description>

18342 <
bôOff£t
>7</bitOffset>

18343 <
bôWidth
>1</bitWidth>

18344 </
fõld
>

18345 <
fõld
>

18346 <
«me
>
PEIE
</name>

18347 <
des¸ùti⁄
>
PEIE
</description>

18348 <
bôOff£t
>8</bitOffset>

18349 <
bôWidth
>1</bitWidth>

18350 </
fõld
>

18351 <
fõld
>

18352 <
«me
>
PS
</name>

18353 <
des¸ùti⁄
>
PS
</description>

18354 <
bôOff£t
>9</bitOffset>

18355 <
bôWidth
>1</bitWidth>

18356 </
fõld
>

18357 <
fõld
>

18358 <
«me
>
PCE
</name>

18359 <
des¸ùti⁄
>
PCE
</description>

18360 <
bôOff£t
>10</bitOffset>

18361 <
bôWidth
>1</bitWidth>

18362 </
fõld
>

18363 <
fõld
>

18364 <
«me
>
WAKE
</name>

18365 <
des¸ùti⁄
>
WAKE
</description>

18366 <
bôOff£t
>11</bitOffset>

18367 <
bôWidth
>1</bitWidth>

18368 </
fõld
>

18369 <
fõld
>

18370 <
«me
>
M
</name>

18371 <
des¸ùti⁄
>
M
</description>

18372 <
bôOff£t
>12</bitOffset>

18373 <
bôWidth
>1</bitWidth>

18374 </
fõld
>

18375 <
fõld
>

18376 <
«me
>
UE
</name>

18377 <
des¸ùti⁄
>
UE
</description>

18378 <
bôOff£t
>13</bitOffset>

18379 <
bôWidth
>1</bitWidth>

18380 </
fõld
>

18381 </
fõlds
>

18384 <
«me
>
CR2
</name>

18385 <
di•œyName
>
CR2
</displayName>

18386 <
des¸ùti⁄
>
UART4_CR2
</description>

18387 <
addªssOff£t
>0x10</addressOffset>

18388 <
size
>0x20</size>

18389 <
ac˚ss
>
ªad
-
wrôe
</access>

18390 <
ª£tVÆue
>0x0</resetValue>

18391 <
fõlds
>

18392 <
fõld
>

18393 <
«me
>
ADD
</name>

18394 <
des¸ùti⁄
>
ADD
</description>

18395 <
bôOff£t
>0</bitOffset>

18396 <
bôWidth
>4</bitWidth>

18397 </
fõld
>

18398 <
fõld
>

18399 <
«me
>
LBDL
</name>

18400 <
des¸ùti⁄
>
LBDL
</description>

18401 <
bôOff£t
>5</bitOffset>

18402 <
bôWidth
>1</bitWidth>

18403 </
fõld
>

18404 <
fõld
>

18405 <
«me
>
LBDIE
</name>

18406 <
des¸ùti⁄
>
LBDIE
</description>

18407 <
bôOff£t
>6</bitOffset>

18408 <
bôWidth
>1</bitWidth>

18409 </
fõld
>

18410 <
fõld
>

18411 <
«me
>
STOP
</name>

18412 <
des¸ùti⁄
>
STOP
</description>

18413 <
bôOff£t
>12</bitOffset>

18414 <
bôWidth
>2</bitWidth>

18415 </
fõld
>

18416 <
fõld
>

18417 <
«me
>
LINEN
</name>

18418 <
des¸ùti⁄
>
LINEN
</description>

18419 <
bôOff£t
>14</bitOffset>

18420 <
bôWidth
>1</bitWidth>

18421 </
fõld
>

18422 </
fõlds
>

18425 <
«me
>
CR3
</name>

18426 <
di•œyName
>
CR3
</displayName>

18427 <
des¸ùti⁄
>
UART4_CR3
</description>

18428 <
addªssOff£t
>0x14</addressOffset>

18429 <
size
>0x20</size>

18430 <
ac˚ss
>
ªad
-
wrôe
</access>

18431 <
ª£tVÆue
>0x0</resetValue>

18432 <
fõlds
>

18433 <
fõld
>

18434 <
«me
>
EIE
</name>

18435 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

18436 <
bôOff£t
>0</bitOffset>

18437 <
bôWidth
>1</bitWidth>

18438 </
fõld
>

18439 <
fõld
>

18440 <
«me
>
IREN
</name>

18441 <
des¸ùti⁄
>
IrDA
 
mode
 
íabÀ
</description>

18442 <
bôOff£t
>1</bitOffset>

18443 <
bôWidth
>1</bitWidth>

18444 </
fõld
>

18445 <
fõld
>

18446 <
«me
>
IRLP
</name>

18447 <
des¸ùti⁄
>
IrDA
 
low
-
powî
</description>

18448 <
bôOff£t
>2</bitOffset>

18449 <
bôWidth
>1</bitWidth>

18450 </
fõld
>

18451 <
fõld
>

18452 <
«me
>
HDSEL
</name>

18453 <
des¸ùti⁄
>
HÆf
-
du∂ex
 
£À˘i⁄
</description>

18454 <
bôOff£t
>3</bitOffset>

18455 <
bôWidth
>1</bitWidth>

18456 </
fõld
>

18457 <
fõld
>

18458 <
«me
>
DMAT
</name>

18459 <
des¸ùti⁄
>
DMA
 
íabÀ
 
å™smôãr
</description>

18460 <
bôOff£t
>7</bitOffset>

18461 <
bôWidth
>1</bitWidth>

18462 </
fõld
>

18463 </
fõlds
>

18465 </
ªgi°îs
>

18466 </
≥rùhîÆ
>

18467 <
≥rùhîÆ
>

18468 <
«me
>
CRC
</name>

18469 <
des¸ùti⁄
>
CRC
 
ˇlcuœti⁄
 
unô
</description>

18470 <
groupName
>
CRC
</groupName>

18471 <
ba£Addªss
>0x40023000</baseAddress>

18472 <
addªssBlock
>

18473 <
off£t
>0x0</offset>

18474 <
size
>0x400</size>

18475 <
ußge
>
ªgi°îs
</usage>

18476 </
addªssBlock
>

18477 <
ªgi°îs
>

18479 <
«me
>
DR
</name>

18480 <
di•œyName
>
DR
</displayName>

18481 <
des¸ùti⁄
>
D©a
 </description>

18482 <
addªssOff£t
>0x0</addressOffset>

18483 <
size
>0x20</size>

18484 <
ac˚ss
>
ªad
-
wrôe
</access>

18485 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

18486 <
fõlds
>

18487 <
fõld
>

18488 <
«me
>
DR
</name>

18489 <
des¸ùti⁄
>
D©a
 
Regi°î
</description>

18490 <
bôOff£t
>0</bitOffset>

18491 <
bôWidth
>32</bitWidth>

18492 </
fõld
>

18493 </
fõlds
>

18496 <
«me
>
IDR
</name>

18497 <
di•œyName
>
IDR
</displayName>

18498 <
des¸ùti⁄
>
Indïídít
 
D©a
 </description>

18499 <
addªssOff£t
>0x4</addressOffset>

18500 <
size
>0x20</size>

18501 <
ac˚ss
>
ªad
-
wrôe
</access>

18502 <
ª£tVÆue
>0x00000000</resetValue>

18503 <
fõlds
>

18504 <
fõld
>

18505 <
«me
>
IDR
</name>

18506 <
des¸ùti⁄
>
Indïídít
 
D©a
 </description>

18507 <
bôOff£t
>0</bitOffset>

18508 <
bôWidth
>8</bitWidth>

18509 </
fõld
>

18510 </
fõlds
>

18513 <
«me
>
CR
</name>

18514 <
di•œyName
>
CR
</displayName>

18515 <
des¸ùti⁄
>
C⁄åﬁ
 </description>

18516 <
addªssOff£t
>0x8</addressOffset>

18517 <
size
>0x20</size>

18518 <
ac˚ss
>
wrôe
-
⁄ly
</access>

18519 <
ª£tVÆue
>0x00000000</resetValue>

18520 <
fõlds
>

18521 <
fõld
>

18522 <
«me
>
RESET
</name>

18523 <
des¸ùti⁄
>
Re£t
 
bô
</description>

18524 <
bôOff£t
>0</bitOffset>

18525 <
bôWidth
>1</bitWidth>

18526 </
fõld
>

18527 </
fõlds
>

18529 </
ªgi°îs
>

18530 </
≥rùhîÆ
>

18531 <
≥rùhîÆ
>

18532 <
«me
>
FLASH
</name>

18533 <
des¸ùti⁄
>
FLASH
</description>

18534 <
groupName
>
FLASH
</groupName>

18535 <
ba£Addªss
>0x40022000</baseAddress>

18536 <
addªssBlock
>

18537 <
off£t
>0x0</offset>

18538 <
size
>0x400</size>

18539 <
ußge
>
ªgi°îs
</usage>

18540 </
addªssBlock
>

18541 <
öãºu±
>

18542 <
«me
>
FLASH_IRQ
</name>

18543 <
des¸ùti⁄
>
Fœsh
 
globÆ
 
öãºu±
</description>

18544 <
vÆue
>4</value>

18545 </
öãºu±
>

18546 <
ªgi°îs
>

18548 <
«me
>
ACR
</name>

18549 <
di•œyName
>
ACR
</displayName>

18550 <
des¸ùti⁄
>
Fœsh
 
ac˚ss
 
c⁄åﬁ
 </description>

18551 <
addªssOff£t
>0x0</addressOffset>

18552 <
size
>0x20</size>

18553 <
ª£tVÆue
>0x00000030</resetValue>

18554 <
fõlds
>

18555 <
fõld
>

18556 <
«me
>
LATENCY
</name>

18557 <
des¸ùti⁄
>
L©ícy
</description>

18558 <
bôOff£t
>0</bitOffset>

18559 <
bôWidth
>3</bitWidth>

18560 <
ac˚ss
>
ªad
-
wrôe
</access>

18561 </
fõld
>

18562 <
fõld
>

18563 <
«me
>
HLFCYA
</name>

18564 <
des¸ùti⁄
>
Fœsh
 
hÆf
 
cy˛e
 
ac˚ss


18565 
íabÀ
</
des¸ùti⁄
>

18566 <
bôOff£t
>3</bitOffset>

18567 <
bôWidth
>1</bitWidth>

18568 <
ac˚ss
>
ªad
-
wrôe
</access>

18569 </
fõld
>

18570 <
fõld
>

18571 <
«me
>
PRFTBE
</name>

18572 <
des¸ùti⁄
>
Pª„tch
 
buf„r
 
íabÀ
</description>

18573 <
bôOff£t
>4</bitOffset>

18574 <
bôWidth
>1</bitWidth>

18575 <
ac˚ss
>
ªad
-
wrôe
</access>

18576 </
fõld
>

18577 <
fõld
>

18578 <
«me
>
PRFTBS
</name>

18579 <
des¸ùti⁄
>
Pª„tch
 
buf„r
 
°©us
</description>

18580 <
bôOff£t
>5</bitOffset>

18581 <
bôWidth
>1</bitWidth>

18582 <
ac˚ss
>
ªad
-
⁄ly
</access>

18583 </
fõld
>

18584 </
fõlds
>

18587 <
«me
>
KEYR
</name>

18588 <
di•œyName
>
KEYR
</displayName>

18589 <
des¸ùti⁄
>
Fœsh
 
key
 </description>

18590 <
addªssOff£t
>0x4</addressOffset>

18591 <
size
>0x20</size>

18592 <
ac˚ss
>
wrôe
-
⁄ly
</access>

18593 <
ª£tVÆue
>0x00000000</resetValue>

18594 <
fõlds
>

18595 <
fõld
>

18596 <
«me
>
KEY
</name>

18597 <
des¸ùti⁄
>
FPEC
 
key
</description>

18598 <
bôOff£t
>0</bitOffset>

18599 <
bôWidth
>32</bitWidth>

18600 </
fõld
>

18601 </
fõlds
>

18604 <
«me
>
OPTKEYR
</name>

18605 <
di•œyName
>
OPTKEYR
</displayName>

18606 <
des¸ùti⁄
>
Fœsh
 
›ti⁄
 
key
 </description>

18607 <
addªssOff£t
>0x8</addressOffset>

18608 <
size
>0x20</size>

18609 <
ac˚ss
>
wrôe
-
⁄ly
</access>

18610 <
ª£tVÆue
>0x00000000</resetValue>

18611 <
fõlds
>

18612 <
fõld
>

18613 <
«me
>
OPTKEY
</name>

18614 <
des¸ùti⁄
>
O±i⁄
 
byã
 
key
</description>

18615 <
bôOff£t
>0</bitOffset>

18616 <
bôWidth
>32</bitWidth>

18617 </
fõld
>

18618 </
fõlds
>

18621 <
«me
>
SR
</name>

18622 <
di•œyName
>
SR
</displayName>

18623 <
des¸ùti⁄
>
Sètus
 </description>

18624 <
addªssOff£t
>0xC</addressOffset>

18625 <
size
>0x20</size>

18626 <
ª£tVÆue
>0x00000000</resetValue>

18627 <
fõlds
>

18628 <
fõld
>

18629 <
«me
>
EOP
</name>

18630 <
des¸ùti⁄
>
End
 
of
 
›î©i⁄
</description>

18631 <
bôOff£t
>5</bitOffset>

18632 <
bôWidth
>1</bitWidth>

18633 <
ac˚ss
>
ªad
-
wrôe
</access>

18634 </
fõld
>

18635 <
fõld
>

18636 <
«me
>
WRPRTERR
</name>

18637 <
des¸ùti⁄
>
Wrôe
 
¥Ÿe˘i⁄
 
îr‹
</description>

18638 <
bôOff£t
>4</bitOffset>

18639 <
bôWidth
>1</bitWidth>

18640 <
ac˚ss
>
ªad
-
wrôe
</access>

18641 </
fõld
>

18642 <
fõld
>

18643 <
«me
>
PGERR
</name>

18644 <
des¸ùti⁄
>
Progømmög
 
îr‹
</description>

18645 <
bôOff£t
>2</bitOffset>

18646 <
bôWidth
>1</bitWidth>

18647 <
ac˚ss
>
ªad
-
wrôe
</access>

18648 </
fõld
>

18649 <
fõld
>

18650 <
«me
>
BSY
</name>

18651 <
des¸ùti⁄
>
Busy
</description>

18652 <
bôOff£t
>0</bitOffset>

18653 <
bôWidth
>1</bitWidth>

18654 <
ac˚ss
>
ªad
-
⁄ly
</access>

18655 </
fõld
>

18656 </
fõlds
>

18659 <
«me
>
CR
</name>

18660 <
di•œyName
>
CR
</displayName>

18661 <
des¸ùti⁄
>
C⁄åﬁ
 </description>

18662 <
addªssOff£t
>0x10</addressOffset>

18663 <
size
>0x20</size>

18664 <
ac˚ss
>
ªad
-
wrôe
</access>

18665 <
ª£tVÆue
>0x00000080</resetValue>

18666 <
fõlds
>

18667 <
fõld
>

18668 <
«me
>
PG
</name>

18669 <
des¸ùti⁄
>
Progømmög
</description>

18670 <
bôOff£t
>0</bitOffset>

18671 <
bôWidth
>1</bitWidth>

18672 </
fõld
>

18673 <
fõld
>

18674 <
«me
>
PER
</name>

18675 <
des¸ùti⁄
>
Page
 
Eø£
</description>

18676 <
bôOff£t
>1</bitOffset>

18677 <
bôWidth
>1</bitWidth>

18678 </
fõld
>

18679 <
fõld
>

18680 <
«me
>
MER
</name>

18681 <
des¸ùti⁄
>
Mass
 
Eø£
</description>

18682 <
bôOff£t
>2</bitOffset>

18683 <
bôWidth
>1</bitWidth>

18684 </
fõld
>

18685 <
fõld
>

18686 <
«me
>
OPTPG
</name>

18687 <
des¸ùti⁄
>
O±i⁄
 
byã
 
¥ogømmög
</description>

18688 <
bôOff£t
>4</bitOffset>

18689 <
bôWidth
>1</bitWidth>

18690 </
fõld
>

18691 <
fõld
>

18692 <
«me
>
OPTER
</name>

18693 <
des¸ùti⁄
>
O±i⁄
 
byã
 
îa£
</description>

18694 <
bôOff£t
>5</bitOffset>

18695 <
bôWidth
>1</bitWidth>

18696 </
fõld
>

18697 <
fõld
>

18698 <
«me
>
STRT
</name>

18699 <
des¸ùti⁄
>
Sèπ
</description>

18700 <
bôOff£t
>6</bitOffset>

18701 <
bôWidth
>1</bitWidth>

18702 </
fõld
>

18703 <
fõld
>

18704 <
«me
>
LOCK
</name>

18705 <
des¸ùti⁄
>
Lock
</description>

18706 <
bôOff£t
>7</bitOffset>

18707 <
bôWidth
>1</bitWidth>

18708 </
fõld
>

18709 <
fõld
>

18710 <
«me
>
OPTWRE
</name>

18711 <
des¸ùti⁄
>
O±i⁄
 
byãs
 
wrôe
 
íabÀ
</description>

18712 <
bôOff£t
>9</bitOffset>

18713 <
bôWidth
>1</bitWidth>

18714 </
fõld
>

18715 <
fõld
>

18716 <
«me
>
ERRIE
</name>

18717 <
des¸ùti⁄
>
Eº‹
 
öãºu±
 
íabÀ
</description>

18718 <
bôOff£t
>10</bitOffset>

18719 <
bôWidth
>1</bitWidth>

18720 </
fõld
>

18721 <
fõld
>

18722 <
«me
>
EOPIE
</name>

18723 <
des¸ùti⁄
>
End
 
of
 
›î©i⁄
 
öãºu±


18724 
íabÀ
</
des¸ùti⁄
>

18725 <
bôOff£t
>12</bitOffset>

18726 <
bôWidth
>1</bitWidth>

18727 </
fõld
>

18728 </
fõlds
>

18731 <
«me
>
AR
</name>

18732 <
di•œyName
>
AR
</displayName>

18733 <
des¸ùti⁄
>
Fœsh
 
addªss
 </description>

18734 <
addªssOff£t
>0x14</addressOffset>

18735 <
size
>0x20</size>

18736 <
ac˚ss
>
wrôe
-
⁄ly
</access>

18737 <
ª£tVÆue
>0x00000000</resetValue>

18738 <
fõlds
>

18739 <
fõld
>

18740 <
«me
>
FAR
</name>

18741 <
des¸ùti⁄
>
Fœsh
 
Addªss
</description>

18742 <
bôOff£t
>0</bitOffset>

18743 <
bôWidth
>32</bitWidth>

18744 </
fõld
>

18745 </
fõlds
>

18748 <
«me
>
OBR
</name>

18749 <
di•œyName
>
OBR
</displayName>

18750 <
des¸ùti⁄
>
O±i⁄
 
byã
 </description>

18751 <
addªssOff£t
>0x1C</addressOffset>

18752 <
size
>0x20</size>

18753 <
ac˚ss
>
ªad
-
⁄ly
</access>

18754 <
ª£tVÆue
>0x03FFFFFC</resetValue>

18755 <
fõlds
>

18756 <
fõld
>

18757 <
«me
>
OPTERR
</name>

18758 <
des¸ùti⁄
>
O±i⁄
 
byã
 
îr‹
</description>

18759 <
bôOff£t
>0</bitOffset>

18760 <
bôWidth
>1</bitWidth>

18761 </
fõld
>

18762 <
fõld
>

18763 <
«me
>
RDPRT
</name>

18764 <
des¸ùti⁄
>
Ród
 
¥Ÿe˘i⁄
</description>

18765 <
bôOff£t
>1</bitOffset>

18766 <
bôWidth
>1</bitWidth>

18767 </
fõld
>

18768 <
fõld
>

18769 <
«me
>
WDG_SW
</name>

18770 <
des¸ùti⁄
>
WDG_SW
</description>

18771 <
bôOff£t
>2</bitOffset>

18772 <
bôWidth
>1</bitWidth>

18773 </
fõld
>

18774 <
fõld
>

18775 <
«me
>
nRST_STOP
</name>

18776 <
des¸ùti⁄
>
nRST_STOP
</description>

18777 <
bôOff£t
>3</bitOffset>

18778 <
bôWidth
>1</bitWidth>

18779 </
fõld
>

18780 <
fõld
>

18781 <
«me
>
nRST_STDBY
</name>

18782 <
des¸ùti⁄
>
nRST_STDBY
</description>

18783 <
bôOff£t
>4</bitOffset>

18784 <
bôWidth
>1</bitWidth>

18785 </
fõld
>

18786 <
fõld
>

18787 <
«me
>
D©a0
</name>

18788 <
des¸ùti⁄
>
D©a0
</description>

18789 <
bôOff£t
>10</bitOffset>

18790 <
bôWidth
>8</bitWidth>

18791 </
fõld
>

18792 <
fõld
>

18793 <
«me
>
D©a1
</name>

18794 <
des¸ùti⁄
>
D©a1
</description>

18795 <
bôOff£t
>18</bitOffset>

18796 <
bôWidth
>8</bitWidth>

18797 </
fõld
>

18798 </
fõlds
>

18801 <
«me
>
WRPR
</name>

18802 <
di•œyName
>
WRPR
</displayName>

18803 <
des¸ùti⁄
>
Wrôe
 
¥Ÿe˘i⁄
 </description>

18804 <
addªssOff£t
>0x20</addressOffset>

18805 <
size
>0x20</size>

18806 <
ac˚ss
>
ªad
-
⁄ly
</access>

18807 <
ª£tVÆue
>0xFFFFFFFF</resetValue>

18808 <
fõlds
>

18809 <
fõld
>

18810 <
«me
>
WRP
</name>

18811 <
des¸ùti⁄
>
Wrôe
 
¥Ÿe˘
</description>

18812 <
bôOff£t
>0</bitOffset>

18813 <
bôWidth
>32</bitWidth>

18814 </
fõld
>

18815 </
fõlds
>

18817 </
ªgi°îs
>

18818 </
≥rùhîÆ
>

18819 <
≥rùhîÆ
> <
«me
>
NVIC
</«me> <
des¸ùti⁄
>
Ne°ed
 
Ve˘‹ed
 
I¡îru±
 
C⁄åﬁÀr
</des¸ùti⁄> <
groupName
>NVIC</groupName> <
ba£Addªss
>0xE000E000</ba£Addªss> <
addªssBlock
> <
off£t
>0x0</off£t> <
size
>0x1001</size> <
ußge
>
ªgi°îs
</ußge> </addªssBlock> <addªssBlock> <off£t>0x1001</off£t> <size>0xFFFFF3FF</size> <ußge>
ª£rved
</ußge> </addªssBlock> <ªgi°îs> <> <«me>
ICTR
</«me> <
di•œyName
>ICTR</di•œyName> <des¸ùti⁄>I¡îru± C⁄åﬁÀ∏
Ty≥
 
Regi°î
</des¸ùti⁄> <
addªssOff£t
>0x4</addªssOff£t> <size>0x20</size> <
ac˚ss
>
ªad
-
⁄ly
</ac˚ss> <
ª£tVÆue
>0x00000000</ª£tVÆue> <
fõlds
> <
fõld
> <«me>
INTLINESNUM
</«me> <des¸ùti⁄>
TŸÆ
 
numbî
 
of
 
öãºu±
 
löes
 
ö
 
groups
</des¸ùti⁄> <
bôOff£t
>0</bôOff£t> <
bôWidth
>4</bôWidth> </fõld> </fõlds> </> <> <«me>
STIR
</«me> <di•œyName>STIR</di•œyName> <des¸ùti⁄>
So·w¨e
 
Triggîed
 I¡îru± Regi°î</des¸ùti⁄> <addªssOff£t>0xF00</addªssOff£t> <size>0x20</size> <ac˚ss>
wrôe
-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
INTID
</«me> <des¸ùti⁄>öãºu± 
to
 
be
 
åiggîed
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>9</bôWidth> </fõld> </fõlds> </> <> <«me>
ISER0
</«me> <di•œyName>ISER0</di•œyName> <des¸ùti⁄>I¡îru± 
Së
-
E«bÀ
 Regi°î</des¸ùti⁄> <addªssOff£t>0x100</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SETENA
</«me> <des¸ùti⁄>SETENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ISER1
</«me> <di•œyName>ISER1</di•œyName> <des¸ùti⁄>I¡îru± Së-E«bÀ Regi°î</des¸ùti⁄> <addªssOff£t>0x104</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>SETENA</«me> <des¸ùti⁄>SETENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICER0
</«me> <di•œyName>ICER0</di•œyName> <des¸ùti⁄>I¡îru± 
CÀ¨
-E«bÀ Regi°î</des¸ùti⁄> <addªssOff£t>0x180</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CLRENA
</«me> <des¸ùti⁄>CLRENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICER1
</«me> <di•œyName>ICER1</di•œyName> <des¸ùti⁄>I¡îru± CÀ¨-E«bÀ Regi°î</des¸ùti⁄> <addªssOff£t>0x184</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CLRENA</«me> <des¸ùti⁄>CLRENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ISPR0
</«me> <di•œyName>ISPR0</di•œyName> <des¸ùti⁄>I¡îru± Së-
Pídög
 Regi°î</des¸ùti⁄> <addªssOff£t>0x200</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SETPEND
</«me> <des¸ùti⁄>SETPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ISPR1
</«me> <di•œyName>ISPR1</di•œyName> <des¸ùti⁄>I¡îru± Së-Pídög Regi°î</des¸ùti⁄> <addªssOff£t>0x204</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>SETPEND</«me> <des¸ùti⁄>SETPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICPR0
</«me> <di•œyName>ICPR0</di•œyName> <des¸ùti⁄>I¡îru± CÀ¨-Pídög Regi°î</des¸ùti⁄> <addªssOff£t>0x280</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CLRPEND
</«me> <des¸ùti⁄>CLRPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICPR1
</«me> <di•œyName>ICPR1</di•œyName> <des¸ùti⁄>I¡îru± CÀ¨-Pídög Regi°î</des¸ùti⁄> <addªssOff£t>0x284</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CLRPEND</«me> <des¸ùti⁄>CLRPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
IABR0
</«me> <di•œyName>IABR0</di•œyName> <des¸ùti⁄>I¡îru± 
A˘ive
 
Bô
 Regi°î</des¸ùti⁄> <addªssOff£t>0x300</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ACTIVE
</«me> <des¸ùti⁄>ACTIVE</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
IABR1
</«me> <di•œyName>IABR1</di•œyName> <des¸ùti⁄>I¡îru± A˘ivêBô Regi°î</des¸ùti⁄> <addªssOff£t>0x304</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ACTIVE</«me> <des¸ùti⁄>ACTIVE</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR0
</«me> <di•œyName>IPR0</di•œyName> <des¸ùti⁄>I¡îru± 
Pri‹ôy
 Regi°î</des¸ùti⁄> <addªssOff£t>0x400</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IPR_N0
</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
IPR_N1
</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
IPR_N2
</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
IPR_N3
</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR1
</«me> <di•œyName>IPR1</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x404</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR2
</«me> <di•œyName>IPR2</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x408</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR3
</«me> <di•œyName>IPR3</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x40C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR4
</«me> <di•œyName>IPR4</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x410</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR5
</«me> <di•œyName>IPR5</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x414</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR6
</«me> <di•œyName>IPR6</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x418</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR7
</«me> <di•œyName>IPR7</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x41C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR8
</«me> <di•œyName>IPR8</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x420</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR9
</«me> <di•œyName>IPR9</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x424</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR10
</«me> <di•œyName>IPR10</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x428</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR11
</«me> <di•œyName>IPR11</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x42C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR12
</«me> <di•œyName>IPR12</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x430</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR13
</«me> <di•œyName>IPR13</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x434</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR14
</«me> <di•œyName>IPR14</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x438</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> </
≥rùhîÆs
>

18820 </
devi˚
>

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_core.h

30 #i‚de‡
__USB_CORE_H


31 
	#__USB_CORE_H


	)

35 
	e_CONTROL_STATE


37 
	mWAIT_SETUP
,

38 
	mSETTING_UP
,

39 
	mIN_DATA
,

40 
	mOUT_DATA
,

41 
	mLAST_IN_DATA
,

42 
	mLAST_OUT_DATA
,

43 
	mWAIT_STATUS_IN
,

44 
	mWAIT_STATUS_OUT
,

45 
	mSTALLED
,

46 
	mPAUSE


47 } 
	tCONTROL_STATE
;

49 
	sO√Des¸ùt‹


51 
uöt8_t
 *
	mDes¸ùt‹
;

52 
uöt16_t
 
	mDes¸ùt‹_Size
;

54 
	tONE_DESCRIPTOR
, *
	tPONE_DESCRIPTOR
;

58 
	e_RESULT


60 
	mUSB_SUCCESS
 = 0,

61 
	mUSB_ERROR
,

62 
	mUSB_UNSUPPORT
,

63 
	mUSB_NOT_READY


65 } 
	tRESULT
;

69 
	s_ENDPOINT_INFO


93 
uöt16_t
 
	mUsb_wLígth
;

94 
uöt16_t
 
	mUsb_wOff£t
;

95 
uöt16_t
 
	mPackëSize
;

96 
	muöt8_t
 *(*
	mC›yD©a
)(
uöt16_t
 
	mLígth
);

97 }
	tENDPOINT_INFO
;

101 
	s_DEVICE


103 
uöt8_t
 
	mTŸÆ_Endpoöt
;

104 
uöt8_t
 
	mTŸÆ_C⁄figuøti⁄
;

106 
	tDEVICE
;

110 
uöt16_t
 
	mw
;

111 
	sBW


113 
uöt8_t
 
	mbb1
;

114 
uöt8_t
 
	mbb0
;

116 
	mbw
;

117 } 
	tuöt16_t_uöt8_t
;

119 
	s_DEVICE_INFO


121 
uöt8_t
 
	mUSBbmReque°Ty≥
;

122 
uöt8_t
 
	mUSBbReque°
;

123 
uöt16_t_uöt8_t
 
	mUSBwVÆues
;

124 
uöt16_t_uöt8_t
 
	mUSBwIndexs
;

125 
uöt16_t_uöt8_t
 
	mUSBwLígths
;

127 
uöt8_t
 
	mC⁄åﬁSèã
;

128 
uöt8_t
 
	mCuºít_Fótuª
;

129 
uöt8_t
 
	mCuºít_C⁄figuøti⁄
;

130 
uöt8_t
 
	mCuºít_I¡îÁ˚
;

131 
uöt8_t
 
	mCuºít_A…î«ãSëtög
;

134 
ENDPOINT_INFO
 
	mCål_Info
;

135 }
	tDEVICE_INFO
;

137 
	s_DEVICE_PROP


139 (*
	mInô
)();

140 (*
	mRe£t
)();

143 (*
	mPro˚ss_Sètus_IN
)();

144 (*
	mPro˚ss_Sètus_OUT
)();

162 
RESULT
 (*
Cœss_D©a_Sëup
)(
uöt8_t
 
	mReque°No
);

173 
RESULT
 (*
Cœss_NoD©a_Sëup
)(
uöt8_t
 
	mReque°No
);

183 
RESULT
 (*
Cœss_Gë_I¡îÁ˚_Sëtög
)(
uöt8_t
 
	mI¡îÁ˚
, uöt8_à
	mA…î«ãSëtög
);

185 
	muöt8_t
* (*
	mGëDevi˚Des¸ùt‹
)(
uöt16_t
 
	mLígth
);

186 
	muöt8_t
* (*
	mGëC⁄figDes¸ùt‹
)(
uöt16_t
 
	mLígth
);

187 
	muöt8_t
* (*
	mGëSåögDes¸ùt‹
)(
uöt16_t
 
	mLígth
);

191 * 
	mRxEP_buf„r
;

193 
uöt8_t
 
	mMaxPackëSize
;

195 }
	tDEVICE_PROP
;

197 
	s_USER_STANDARD_REQUESTS


199 (*
	mU£r_GëC⁄figuøti⁄
)();

200 (*
	mU£r_SëC⁄figuøti⁄
)();

201 (*
	mU£r_GëI¡îÁ˚
)();

202 (*
	mU£r_SëI¡îÁ˚
)();

203 (*
	mU£r_GëSètus
)();

204 (*
	mU£r_CÀ¨Fótuª
)();

205 (*
	mU£r_SëEndPoötFótuª
)();

206 (*
	mU£r_SëDevi˚Fótuª
)();

207 (*
	mU£r_SëDevi˚Addªss
)();

209 
	tUSER_STANDARD_REQUESTS
;

212 
	#Ty≥_Recùõ¡
 (
pInf‹m©i⁄
->
USBbmReque°Ty≥
 & (
REQUEST_TYPE
 | 
RECIPIENT
))

	)

214 
	#Usb_rLígth
 
Usb_wLígth


	)

215 
	#Usb_rOff£t
 
Usb_wOff£t


	)

217 
	#USBwVÆue
 
USBwVÆues
.
w


	)

218 
	#USBwVÆue0
 
USBwVÆues
.
bw
.
bb0


	)

219 
	#USBwVÆue1
 
USBwVÆues
.
bw
.
bb1


	)

220 
	#USBwIndex
 
USBwIndexs
.
w


	)

221 
	#USBwIndex0
 
USBwIndexs
.
bw
.
bb0


	)

222 
	#USBwIndex1
 
USBwIndexs
.
bw
.
bb1


	)

223 
	#USBwLígth
 
USBwLígths
.
w


	)

224 
	#USBwLígth0
 
USBwLígths
.
bw
.
bb0


	)

225 
	#USBwLígth1
 
USBwLígths
.
bw
.
bb1


	)

229 
uöt8_t
 
Sëup0_Pro˚ss
();

230 
uöt8_t
 
Po°0_Pro˚ss
();

231 
uöt8_t
 
Out0_Pro˚ss
();

232 
uöt8_t
 
In0_Pro˚ss
();

234 
RESULT
 
Sènd¨d_SëEndPoötFótuª
();

235 
RESULT
 
Sènd¨d_SëDevi˚Fótuª
();

237 
uöt8_t
 *
Sènd¨d_GëC⁄figuøti⁄
(
uöt16_t
 
Lígth
);

238 
RESULT
 
Sènd¨d_SëC⁄figuøti⁄
();

239 
uöt8_t
 *
Sènd¨d_GëI¡îÁ˚
(
uöt16_t
 
Lígth
);

240 
RESULT
 
Sènd¨d_SëI¡îÁ˚
();

241 
uöt8_t
 *
Sènd¨d_GëDes¸ùt‹D©a
(
uöt16_t
 
Lígth
, 
PONE_DESCRIPTOR
 
pDesc
);

243 
uöt8_t
 *
Sènd¨d_GëSètus
(
uöt16_t
 
Lígth
);

244 
RESULT
 
Sènd¨d_CÀ¨Fótuª
();

245 
SëDevi˚Addªss
(
uöt8_t
);

246 
NOP_Pro˚ss
();

248 
DEVICE_PROP
 
Devi˚_Pr›îty
;

249 
USER_STANDARD_REQUESTS
 
U£r_Sènd¨d_Reque°s
;

250 
DEVICE
 
Devi˚_TabÀ
;

251 
DEVICE_INFO
 
Devi˚_Info
;

254 
__IO
 
uöt16_t
 
SaveRSèã
;

255 
__IO
 
uöt16_t
 
SaveTSèã
;

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_def.h

29 #i‚de‡
__USB_DEF_H


30 
	#__USB_DEF_H


	)

34 
	e_RECIPIENT_TYPE


36 
	mDEVICE_RECIPIENT
,

37 
	mINTERFACE_RECIPIENT
,

38 
	mENDPOINT_RECIPIENT
,

39 
	mOTHER_RECIPIENT


40 } 
	tRECIPIENT_TYPE
;

43 
	e_STANDARD_REQUESTS


45 
	mGET_STATUS
 = 0,

46 
	mCLEAR_FEATURE
,

47 
	mRESERVED1
,

48 
	mSET_FEATURE
,

49 
	mRESERVED2
,

50 
	mSET_ADDRESS
,

51 
	mGET_DESCRIPTOR
,

52 
	mSET_DESCRIPTOR
,

53 
	mGET_CONFIGURATION
,

54 
	mSET_CONFIGURATION
,

55 
	mGET_INTERFACE
,

56 
	mSET_INTERFACE
,

57 
	mTOTAL_sREQUEST
,

58 
	mSYNCH_FRAME
 = 12

59 } 
	tSTANDARD_REQUESTS
;

62 
	e_DESCRIPTOR_TYPE


64 
	mDEVICE_DESCRIPTOR
 = 1,

65 
	mCONFIG_DESCRIPTOR
,

66 
	mSTRING_DESCRIPTOR
,

67 
	mINTERFACE_DESCRIPTOR
,

68 
	mENDPOINT_DESCRIPTOR


69 } 
	tDESCRIPTOR_TYPE
;

72 
	e_FEATURE_SELECTOR


74 
	mENDPOINT_STALL
,

75 
	mDEVICE_REMOTE_WAKEUP


76 } 
	tFEATURE_SELECTOR
;

80 
	#REQUEST_TYPE
 0x60

	)

81 
	#STANDARD_REQUEST
 0x00

	)

82 
	#CLASS_REQUEST
 0x20

	)

83 
	#VENDOR_REQUEST
 0x40

	)

85 
	#RECIPIENT
 0x1F

	)

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_init.h

30 #i‚de‡
__USB_INIT_H


31 
	#__USB_INIT_H


	)

38 
USB_Inô
();

42 
uöt8_t
 
EPödex
;

47 
DEVICE_INFO
* 
pInf‹m©i⁄
;

50 
DEVICE_PROP
* 
pPr›îty
;

55 
USER_STANDARD_REQUESTS
 *
pU£r_Sènd¨d_Reque°s
;

57 
uöt16_t
 
SaveSèã
 ;

58 
uöt16_t
 
wI¡îru±_Mask
;

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_int.h

30 #i‚de‡
__USB_INT_H


31 
	#__USB_INT_H


	)

38 
CTR_LP
();

39 
CTR_HP
();

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_lib.h

30 #i‚de‡
__USB_LIB_H


31 
	#__USB_LIB_H


	)

34 
	~"hw_c⁄fig.h
"

35 
	~"usb_ty≥.h
"

36 
	~"usb_ªgs.h
"

37 
	~"usb_def.h
"

38 
	~"usb_c‹e.h
"

39 
	~"usb_öô.h
"

40 
	~"usb_sû.h
"

41 
	~"usb_mem.h
"

42 
	~"usb_öt.h
"

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_mem.h

30 #i‚de‡
__USB_MEM_H


31 
	#__USB_MEM_H


	)

38 
U£rToPMABuf„rC›y
(
uöt8_t
 *
pbU§Buf
, 
uöt16_t
 
wPMABufAddr
, uöt16_à
wNByãs
);

39 
PMAToU£rBuf„rC›y
(
uöt8_t
 *
pbU§Buf
, 
uöt16_t
 
wPMABufAddr
, uöt16_à
wNByãs
);

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_regs.h

30 #i‚de‡
__USB_REGS_H


31 
	#__USB_REGS_H


	)

35 
	e_EP_DBUF_DIR


38 
	mEP_DBUF_ERR
,

39 
	mEP_DBUF_OUT
,

40 
	mEP_DBUF_IN


41 }
	tEP_DBUF_DIR
;

44 
	eEP_BUF_NUM


46 
	mEP_NOBUF
,

47 
	mEP_BUF0
,

48 
	mEP_BUF1


52 
	#RegBa£
 (0x40005C00LË

	)

53 
	#PMAAddr
 (0x40006000LË

	)

60 
	#CNTR
 ((
__IO
 *)(
RegBa£
 + 0x40))

	)

62 
	#ISTR
 ((
__IO
 *)(
RegBa£
 + 0x44))

	)

64 
	#FNR
 ((
__IO
 *)(
RegBa£
 + 0x48))

	)

66 
	#DADDR
 ((
__IO
 *)(
RegBa£
 + 0x4C))

	)

68 
	#BTABLE
 ((
__IO
 *)(
RegBa£
 + 0x50))

	)

72 
	#EP0REG
 ((
__IO
 *)(
RegBa£
)Ë

	)

75 
	#EP0_OUT
 ((
uöt8_t
)0x00)

	)

76 
	#EP0_IN
 ((
uöt8_t
)0x80)

	)

77 
	#EP1_OUT
 ((
uöt8_t
)0x01)

	)

78 
	#EP1_IN
 ((
uöt8_t
)0x81)

	)

79 
	#EP2_OUT
 ((
uöt8_t
)0x02)

	)

80 
	#EP2_IN
 ((
uöt8_t
)0x82)

	)

81 
	#EP3_OUT
 ((
uöt8_t
)0x03)

	)

82 
	#EP3_IN
 ((
uöt8_t
)0x83)

	)

83 
	#EP4_OUT
 ((
uöt8_t
)0x04)

	)

84 
	#EP4_IN
 ((
uöt8_t
)0x84)

	)

85 
	#EP5_OUT
 ((
uöt8_t
)0x05)

	)

86 
	#EP5_IN
 ((
uöt8_t
)0x85)

	)

87 
	#EP6_OUT
 ((
uöt8_t
)0x06)

	)

88 
	#EP6_IN
 ((
uöt8_t
)0x86)

	)

89 
	#EP7_OUT
 ((
uöt8_t
)0x07)

	)

90 
	#EP7_IN
 ((
uöt8_t
)0x87)

	)

93 
	#ENDP0
 ((
uöt8_t
)0)

	)

94 
	#ENDP1
 ((
uöt8_t
)1)

	)

95 
	#ENDP2
 ((
uöt8_t
)2)

	)

96 
	#ENDP3
 ((
uöt8_t
)3)

	)

97 
	#ENDP4
 ((
uöt8_t
)4)

	)

98 
	#ENDP5
 ((
uöt8_t
)5)

	)

99 
	#ENDP6
 ((
uöt8_t
)6)

	)

100 
	#ENDP7
 ((
uöt8_t
)7)

	)

105 
	#ISTR_CTR
 (0x8000Ë

	)

106 
	#ISTR_DOVR
 (0x4000Ë

	)

107 
	#ISTR_ERR
 (0x2000Ë

	)

108 
	#ISTR_WKUP
 (0x1000Ë

	)

109 
	#ISTR_SUSP
 (0x0800Ë

	)

110 
	#ISTR_RESET
 (0x0400Ë

	)

111 
	#ISTR_SOF
 (0x0200Ë

	)

112 
	#ISTR_ESOF
 (0x0100Ë

	)

115 
	#ISTR_DIR
 (0x0010Ë

	)

116 
	#ISTR_EP_ID
 (0x000FË

	)

118 
	#CLR_CTR
 (~
ISTR_CTR
Ë

	)

119 
	#CLR_DOVR
 (~
ISTR_DOVR
Ë

	)

120 
	#CLR_ERR
 (~
ISTR_ERR
Ë

	)

121 
	#CLR_WKUP
 (~
ISTR_WKUP
Ë

	)

122 
	#CLR_SUSP
 (~
ISTR_SUSP
Ë

	)

123 
	#CLR_RESET
 (~
ISTR_RESET
Ë

	)

124 
	#CLR_SOF
 (~
ISTR_SOF
Ë

	)

125 
	#CLR_ESOF
 (~
ISTR_ESOF
Ë

	)

130 
	#CNTR_CTRM
 (0x8000Ë

	)

131 
	#CNTR_DOVRM
 (0x4000Ë

	)

132 
	#CNTR_ERRM
 (0x2000Ë

	)

133 
	#CNTR_WKUPM
 (0x1000Ë

	)

134 
	#CNTR_SUSPM
 (0x0800Ë

	)

135 
	#CNTR_RESETM
 (0x0400Ë

	)

136 
	#CNTR_SOFM
 (0x0200Ë

	)

137 
	#CNTR_ESOFM
 (0x0100Ë

	)

140 
	#CNTR_RESUME
 (0x0010Ë

	)

141 
	#CNTR_FSUSP
 (0x0008Ë

	)

142 
	#CNTR_LPMODE
 (0x0004Ë

	)

143 
	#CNTR_PDWN
 (0x0002Ë

	)

144 
	#CNTR_FRES
 (0x0001Ë

	)

149 
	#FNR_RXDP
 (0x8000Ë

	)

150 
	#FNR_RXDM
 (0x4000Ë

	)

151 
	#FNR_LCK
 (0x2000Ë

	)

152 
	#FNR_LSOF
 (0x1800Ë

	)

153 
	#FNR_FN
 (0x07FFË

	)

157 
	#DADDR_EF
 (0x80)

	)

158 
	#DADDR_ADD
 (0x7F)

	)

163 
	#EP_CTR_RX
 (0x8000Ë

	)

164 
	#EP_DTOG_RX
 (0x4000Ë

	)

165 
	#EPRX_STAT
 (0x3000Ë

	)

166 
	#EP_SETUP
 (0x0800Ë

	)

167 
	#EP_T_FIELD
 (0x0600Ë

	)

168 
	#EP_KIND
 (0x0100Ë

	)

169 
	#EP_CTR_TX
 (0x0080Ë

	)

170 
	#EP_DTOG_TX
 (0x0040Ë

	)

171 
	#EPTX_STAT
 (0x0030Ë

	)

172 
	#EPADDR_FIELD
 (0x000FË

	)

175 
	#EPREG_MASK
 (
EP_CTR_RX
|
EP_SETUP
|
EP_T_FIELD
|
EP_KIND
|
EP_CTR_TX
|
EPADDR_FIELD
)

	)

178 
	#EP_TYPE_MASK
 (0x0600Ë

	)

179 
	#EP_BULK
 (0x0000Ë

	)

180 
	#EP_CONTROL
 (0x0200Ë

	)

181 
	#EP_ISOCHRONOUS
 (0x0400Ë

	)

182 
	#EP_INTERRUPT
 (0x0600Ë

	)

183 
	#EP_T_MASK
 (~
EP_T_FIELD
 & 
EPREG_MASK
)

	)

187 
	#EPKIND_MASK
 (~
EP_KIND
 & 
EPREG_MASK
)

	)

190 
	#EP_TX_DIS
 (0x0000Ë

	)

191 
	#EP_TX_STALL
 (0x0010Ë

	)

192 
	#EP_TX_NAK
 (0x0020Ë

	)

193 
	#EP_TX_VALID
 (0x0030Ë

	)

194 
	#EPTX_DTOG1
 (0x0010Ë

	)

195 
	#EPTX_DTOG2
 (0x0020Ë

	)

196 
	#EPTX_DTOGMASK
 (
EPTX_STAT
|
EPREG_MASK
)

	)

199 
	#EP_RX_DIS
 (0x0000Ë

	)

200 
	#EP_RX_STALL
 (0x1000Ë

	)

201 
	#EP_RX_NAK
 (0x2000Ë

	)

202 
	#EP_RX_VALID
 (0x3000Ë

	)

203 
	#EPRX_DTOG1
 (0x1000Ë

	)

204 
	#EPRX_DTOG2
 (0x2000Ë

	)

205 
	#EPRX_DTOGMASK
 (
EPRX_STAT
|
EPREG_MASK
)

	)

208 
	#_SëCNTR
(
wRegVÆue
Ë(*
CNTR
 = (
uöt16_t
)wRegVÆue)

	)

211 
	#_SëISTR
(
wRegVÆue
Ë(*
ISTR
 = (
uöt16_t
)wRegVÆue)

	)

214 
	#_SëDADDR
(
wRegVÆue
Ë(*
DADDR
 = (
uöt16_t
)wRegVÆue)

	)

217 
	#_SëBTABLE
(
wRegVÆue
)(*
BTABLE
 = (
uöt16_t
)(wRegVÆuê& 0xFFF8))

	)

220 
	#_GëCNTR
(Ë((
uöt16_t
Ë*
CNTR
)

	)

223 
	#_GëISTR
(Ë((
uöt16_t
Ë*
ISTR
)

	)

226 
	#_GëFNR
(Ë((
uöt16_t
Ë*
FNR
)

	)

229 
	#_GëDADDR
(Ë((
uöt16_t
Ë*
DADDR
)

	)

232 
	#_GëBTABLE
(Ë((
uöt16_t
Ë*
BTABLE
)

	)

235 
	#_SëENDPOINT
(
bEpNum
,
wRegVÆue
Ë(*(
EP0REG
 + bEpNum)= \

236 (
uöt16_t
)
wRegVÆue
)

	)

239 
	#_GëENDPOINT
(
bEpNum
Ë((
uöt16_t
)(*(
EP0REG
 + bEpNum)))

	)

249 
	#_SëEPTy≥
(
bEpNum
,
wTy≥
Ë(
	`_SëENDPOINT
(bEpNum,\

250 ((
	`_GëENDPOINT
(
bEpNum
Ë& 
EP_T_MASK
Ë| 
wTy≥
 )))

	)

259 
	#_GëEPTy≥
(
bEpNum
Ë(
	`_GëENDPOINT
(bEpNumË& 
EP_T_FIELD
)

	)

269 
	#_SëEPTxSètus
(
bEpNum
,
wSèã
) {\

270 
uöt16_t
 
_wRegVÆ
; \

271 
_wRegVÆ
 = 
	`_GëENDPOINT
(
bEpNum
Ë& 
EPTX_DTOGMASK
;\

273 if((
EPTX_DTOG1
 & 
wSèã
)!= 0) \

274 
_wRegVÆ
 ^
EPTX_DTOG1
; \

276 if((
EPTX_DTOG2
 & 
wSèã
)!= 0) \

277 
_wRegVÆ
 ^
EPTX_DTOG2
; \

278 
	`_SëENDPOINT
(
bEpNum
, (
_wRegVÆ
 | 
EP_CTR_RX
|
EP_CTR_TX
)); \

279 }

	)

289 
	#_SëEPRxSètus
(
bEpNum
,
wSèã
) {\

290 
uöt16_t
 
_wRegVÆ
; \

292 
_wRegVÆ
 = 
	`_GëENDPOINT
(
bEpNum
Ë& 
EPRX_DTOGMASK
;\

294 if((
EPRX_DTOG1
 & 
wSèã
)!= 0) \

295 
_wRegVÆ
 ^
EPRX_DTOG1
; \

297 if((
EPRX_DTOG2
 & 
wSèã
)!= 0) \

298 
_wRegVÆ
 ^
EPRX_DTOG2
; \

299 
	`_SëENDPOINT
(
bEpNum
, (
_wRegVÆ
 | 
EP_CTR_RX
|
EP_CTR_TX
)); \

300 }

	)

311 
	#_SëEPRxTxSètus
(
bEpNum
,
wSèãrx
,
wSèãtx
) {\

312 
uöt32_t
 
_wRegVÆ
; \

314 
_wRegVÆ
 = 
	`_GëENDPOINT
(
bEpNum
Ë& (
EPRX_DTOGMASK
 |
EPTX_STAT
) ;\

316 if((
EPRX_DTOG1
 & 
wSèãrx
)!= 0) \

317 
_wRegVÆ
 ^
EPRX_DTOG1
; \

319 if((
EPRX_DTOG2
 & 
wSèãrx
)!= 0) \

320 
_wRegVÆ
 ^
EPRX_DTOG2
; \

322 if((
EPTX_DTOG1
 & 
wSèãtx
)!= 0) \

323 
_wRegVÆ
 ^
EPTX_DTOG1
; \

325 if((
EPTX_DTOG2
 & 
wSèãtx
)!= 0) \

326 
_wRegVÆ
 ^
EPTX_DTOG2
; \

327 
	`_SëENDPOINT
(
bEpNum
, 
_wRegVÆ
 | 
EP_CTR_RX
|
EP_CTR_TX
); \

328 }

	)

337 
	#_GëEPTxSètus
(
bEpNum
Ë((
uöt16_t
)
	`_GëENDPOINT
(bEpNumË& 
EPTX_STAT
)

	)

339 
	#_GëEPRxSètus
(
bEpNum
Ë((
uöt16_t
)
	`_GëENDPOINT
(bEpNumË& 
EPRX_STAT
)

	)

348 
	#_SëEPTxVÆid
(
bEpNum
Ë(
	`_SëEPTxSètus
(bEpNum, 
EP_TX_VALID
))

	)

350 
	#_SëEPRxVÆid
(
bEpNum
Ë(
	`_SëEPRxSètus
(bEpNum, 
EP_RX_VALID
))

	)

359 
	#_GëTxSèŒSètus
(
bEpNum
Ë(
	`_GëEPTxSètus
(bEpNum) \

360 =
EP_TX_STALL
)

	)

361 
	#_GëRxSèŒSètus
(
bEpNum
Ë(
	`_GëEPRxSètus
(bEpNum) \

362 =
EP_RX_STALL
)

	)

371 
	#_SëEP_KIND
(
bEpNum
Ë(
	`_SëENDPOINT
(bEpNum, \

372 (
EP_CTR_RX
|
EP_CTR_TX
|((
	`_GëENDPOINT
(
bEpNum
Ë| 
EP_KIND
Ë& 
EPREG_MASK
))))

	)

373 
	#_CÀ¨EP_KIND
(
bEpNum
Ë(
	`_SëENDPOINT
(bEpNum, \

374 (
EP_CTR_RX
|
EP_CTR_TX
|(
	`_GëENDPOINT
(
bEpNum
Ë& 
EPKIND_MASK
))))

	)

383 
	#_Së_Sètus_Out
(
bEpNum
Ë
	`_SëEP_KIND
(bEpNum)

	)

384 
	#_CÀ¨_Sètus_Out
(
bEpNum
Ë
	`_CÀ¨EP_KIND
(bEpNum)

	)

393 
	#_SëEPDoubÀBuff
(
bEpNum
Ë
	`_SëEP_KIND
(bEpNum)

	)

394 
	#_CÀ¨EPDoubÀBuff
(
bEpNum
Ë
	`_CÀ¨EP_KIND
(bEpNum)

	)

403 
	#_CÀ¨EP_CTR_RX
(
bEpNum
Ë(
	`_SëENDPOINT
(bEpNum,\

404 
	`_GëENDPOINT
(
bEpNum
Ë& 0x7FFF & 
EPREG_MASK
))

	)

405 
	#_CÀ¨EP_CTR_TX
(
bEpNum
Ë(
	`_SëENDPOINT
(bEpNum,\

406 
	`_GëENDPOINT
(
bEpNum
Ë& 0xFF7F & 
EPREG_MASK
))

	)

415 
	#_ToggÀDTOG_RX
(
bEpNum
Ë(
	`_SëENDPOINT
(bEpNum, \

416 
EP_CTR_RX
|
EP_CTR_TX
|
EP_DTOG_RX
 | (
	`_GëENDPOINT
(
bEpNum
Ë& 
EPREG_MASK
)))

	)

417 
	#_ToggÀDTOG_TX
(
bEpNum
Ë(
	`_SëENDPOINT
(bEpNum, \

418 
EP_CTR_RX
|
EP_CTR_TX
|
EP_DTOG_TX
 | (
	`_GëENDPOINT
(
bEpNum
Ë& 
EPREG_MASK
)))

	)

427 
	#_CÀ¨DTOG_RX
(
bEpNum
Ëif((
	`_GëENDPOINT
(bEpNumË& 
EP_DTOG_RX
) != 0)\

428 
	`_ToggÀDTOG_RX
(
bEpNum
)

	)

429 
	#_CÀ¨DTOG_TX
(
bEpNum
Ëif((
	`_GëENDPOINT
(bEpNumË& 
EP_DTOG_TX
) != 0)\

430 
	`_ToggÀDTOG_TX
(
bEpNum
)

	)

439 
	#_SëEPAddªss
(
bEpNum
,
bAddr
Ë
	`_SëENDPOINT
(bEpNum,\

440 
EP_CTR_RX
|
EP_CTR_TX
|(
	`_GëENDPOINT
(
bEpNum
Ë& 
EPREG_MASK
Ë| 
bAddr
)

	)

449 
	#_GëEPAddªss
(
bEpNum
Ë((
uöt8_t
)(
	`_GëENDPOINT
(bEpNumË& 
EPADDR_FIELD
))

	)

451 
	#_pEPTxAddr
(
bEpNum
Ë((
uöt32_t
 *)((
	`_GëBTABLE
()+bEpNum*8 )*2 + 
PMAAddr
))

	)

452 
	#_pEPTxCou¡
(
bEpNum
Ë((
uöt32_t
 *)((
	`_GëBTABLE
()+bEpNum*8+2)*2 + 
PMAAddr
))

	)

453 
	#_pEPRxAddr
(
bEpNum
Ë((
uöt32_t
 *)((
	`_GëBTABLE
()+bEpNum*8+4)*2 + 
PMAAddr
))

	)

454 
	#_pEPRxCou¡
(
bEpNum
Ë((
uöt32_t
 *)((
	`_GëBTABLE
()+bEpNum*8+6)*2 + 
PMAAddr
))

	)

464 
	#_SëEPTxAddr
(
bEpNum
,
wAddr
Ë(*
	`_pEPTxAddr
(bEpNumË((wAdd∏>> 1Ë<< 1))

	)

465 
	#_SëEPRxAddr
(
bEpNum
,
wAddr
Ë(*
	`_pEPRxAddr
(bEpNumË((wAdd∏>> 1Ë<< 1))

	)

474 
	#_GëEPTxAddr
(
bEpNum
Ë((
uöt16_t
)*
	`_pEPTxAddr
(bEpNum))

	)

475 
	#_GëEPRxAddr
(
bEpNum
Ë((
uöt16_t
)*
	`_pEPRxAddr
(bEpNum))

	)

485 
	#_BlocksOf32
(
dwReg
,
wCou¡
,
wNBlocks
) {\

486 
wNBlocks
 = 
wCou¡
 >> 5;\

487 if((
wCou¡
 & 0x1f) == 0)\

488 
wNBlocks
--;\

489 *
pdwReg
 = (
uöt32_t
)((
wNBlocks
 << 10) | 0x8000);\

490 }

	)

492 
	#_BlocksOf2
(
dwReg
,
wCou¡
,
wNBlocks
) {\

493 
wNBlocks
 = 
wCou¡
 >> 1;\

494 if((
wCou¡
 & 0x1) != 0)\

495 
wNBlocks
++;\

496 *
pdwReg
 = (
uöt32_t
)(
wNBlocks
 << 10);\

497 }

	)

499 
	#_SëEPCou¡RxReg
(
dwReg
,
wCou¡
) {\

500 
uöt16_t
 
wNBlocks
;\

501 if(
wCou¡
 > 62){
	`_BlocksOf32
(
dwReg
,wCou¡,
wNBlocks
);}\

502 {
	`_BlocksOf2
(
dwReg
,
wCou¡
,
wNBlocks
);}\

503 }

	)

507 
	#_SëEPRxDblBuf0Cou¡
(
bEpNum
,
wCou¡
) {\

508 
uöt32_t
 *
pdwReg
 = 
	`_pEPTxCou¡
(
bEpNum
); \

509 
	`_SëEPCou¡RxReg
(
pdwReg
, 
wCou¡
);\

510 }

	)

519 
	#_SëEPTxCou¡
(
bEpNum
,
wCou¡
Ë(*
	`_pEPTxCou¡
(bEpNumËwCou¡)

	)

520 
	#_SëEPRxCou¡
(
bEpNum
,
wCou¡
) {\

521 
uöt32_t
 *
pdwReg
 = 
	`_pEPRxCou¡
(
bEpNum
); \

522 
	`_SëEPCou¡RxReg
(
pdwReg
, 
wCou¡
);\

523 }

	)

531 
	#_GëEPTxCou¡
(
bEpNum
)((
uöt16_t
)(*
	`_pEPTxCou¡
(bEpNum)Ë& 0x3ff)

	)

532 
	#_GëEPRxCou¡
(
bEpNum
)((
uöt16_t
)(*
	`_pEPRxCou¡
(bEpNum)Ë& 0x3ff)

	)

542 
	#_SëEPDblBuf0Addr
(
bEpNum
,
wBuf0Addr
Ë{
	`_SëEPTxAddr
(bEpNum, wBuf0Addr);}

	)

543 
	#_SëEPDblBuf1Addr
(
bEpNum
,
wBuf1Addr
Ë{
	`_SëEPRxAddr
(bEpNum, wBuf1Addr);}

	)

554 
	#_SëEPDblBuffAddr
(
bEpNum
,
wBuf0Addr
,
wBuf1Addr
) { \

555 
	`_SëEPDblBuf0Addr
(
bEpNum
, 
wBuf0Addr
);\

556 
	`_SëEPDblBuf1Addr
(
bEpNum
, 
wBuf1Addr
);\

557 }

	)

566 
	#_GëEPDblBuf0Addr
(
bEpNum
Ë(
	`_GëEPTxAddr
(bEpNum))

	)

567 
	#_GëEPDblBuf1Addr
(
bEpNum
Ë(
	`_GëEPRxAddr
(bEpNum))

	)

579 
	#_SëEPDblBuf0Cou¡
(
bEpNum
, 
bDú
, 
wCou¡
) { \

580 if(
bDú
 =
EP_DBUF_OUT
)\

582 {
	`_SëEPRxDblBuf0Cou¡
(
bEpNum
,
wCou¡
);} \

583 if(
bDú
 =
EP_DBUF_IN
)\

585 *
	`_pEPTxCou¡
(
bEpNum
Ë(
uöt32_t
)
wCou¡
; \

586 }

	)

588 
	#_SëEPDblBuf1Cou¡
(
bEpNum
, 
bDú
, 
wCou¡
) { \

589 if(
bDú
 =
EP_DBUF_OUT
)\

591 {
	`_SëEPRxCou¡
(
bEpNum
,
wCou¡
);}\

592 if(
bDú
 =
EP_DBUF_IN
)\

594 *
	`_pEPRxCou¡
(
bEpNum
Ë(
uöt32_t
)
wCou¡
; \

595 }

	)

597 
	#_SëEPDblBuffCou¡
(
bEpNum
, 
bDú
, 
wCou¡
) {\

598 
	`_SëEPDblBuf0Cou¡
(
bEpNum
, 
bDú
, 
wCou¡
); \

599 
	`_SëEPDblBuf1Cou¡
(
bEpNum
, 
bDú
, 
wCou¡
); \

600 }

	)

609 
	#_GëEPDblBuf0Cou¡
(
bEpNum
Ë(
	`_GëEPTxCou¡
(bEpNum))

	)

610 
	#_GëEPDblBuf1Cou¡
(
bEpNum
Ë(
	`_GëEPRxCou¡
(bEpNum))

	)

614 
__IO
 
uöt16_t
 
wI°r
;

617 
SëCNTR
(
uöt16_t
 );

618 
SëISTR
(
uöt16_t
 );

619 
SëDADDR
(
uöt16_t
 );

620 
SëBTABLE
(
uöt16_t
 );

621 
SëBTABLE
(
uöt16_t
 );

622 
uöt16_t
 
GëCNTR
();

623 
uöt16_t
 
GëISTR
();

624 
uöt16_t
 
GëFNR
();

625 
uöt16_t
 
GëDADDR
();

626 
uöt16_t
 
GëBTABLE
();

627 
SëENDPOINT
(
uöt8_t
 , 
uöt16_t
 );

628 
uöt16_t
 
GëENDPOINT
(
uöt8_t
 );

629 
SëEPTy≥
(
uöt8_t
 , 
uöt16_t
 );

630 
uöt16_t
 
GëEPTy≥
(
uöt8_t
 );

631 
SëEPTxSètus
(
uöt8_t
 , 
uöt16_t
 );

632 
SëEPRxSètus
(
uöt8_t
 , 
uöt16_t
 );

633 
SëDouBÀBuffEPSèŒ
(
uöt8_t
 , uöt8_à
bDú
);

634 
uöt16_t
 
GëEPTxSètus
(
uöt8_t
 );

635 
uöt16_t
 
GëEPRxSètus
(
uöt8_t
 );

636 
SëEPTxVÆid
(
uöt8_t
 );

637 
SëEPRxVÆid
(
uöt8_t
 );

638 
uöt16_t
 
GëTxSèŒSètus
(
uöt8_t
 );

639 
uöt16_t
 
GëRxSèŒSètus
(
uöt8_t
 );

640 
SëEP_KIND
(
uöt8_t
 );

641 
CÀ¨EP_KIND
(
uöt8_t
 );

642 
Së_Sètus_Out
(
uöt8_t
 );

643 
CÀ¨_Sètus_Out
(
uöt8_t
 );

644 
SëEPDoubÀBuff
(
uöt8_t
 );

645 
CÀ¨EPDoubÀBuff
(
uöt8_t
 );

646 
CÀ¨EP_CTR_RX
(
uöt8_t
 );

647 
CÀ¨EP_CTR_TX
(
uöt8_t
 );

648 
ToggÀDTOG_RX
(
uöt8_t
 );

649 
ToggÀDTOG_TX
(
uöt8_t
 );

650 
CÀ¨DTOG_RX
(
uöt8_t
 );

651 
CÀ¨DTOG_TX
(
uöt8_t
 );

652 
SëEPAddªss
(
uöt8_t
 , uint8_t );

653 
uöt8_t
 
GëEPAddªss
(uint8_t );

654 
SëEPTxAddr
(
uöt8_t
 , 
uöt16_t
 );

655 
SëEPRxAddr
(
uöt8_t
 , 
uöt16_t
 );

656 
uöt16_t
 
GëEPTxAddr
(
uöt8_t
 );

657 
uöt16_t
 
GëEPRxAddr
(
uöt8_t
 );

658 
SëEPCou¡RxReg
(
uöt32_t
 * , 
uöt16_t
 );

659 
SëEPTxCou¡
(
uöt8_t
 , 
uöt16_t
 );

660 
SëEPRxCou¡
(
uöt8_t
 , 
uöt16_t
 );

661 
uöt16_t
 
GëEPTxCou¡
(
uöt8_t
 );

662 
uöt16_t
 
GëEPRxCou¡
(
uöt8_t
 );

663 
SëEPDblBuf0Addr
(
uöt8_t
 , 
uöt16_t
 );

664 
SëEPDblBuf1Addr
(
uöt8_t
 , 
uöt16_t
 );

665 
SëEPDblBuffAddr
(
uöt8_t
 , 
uöt16_t
 , uint16_t );

666 
uöt16_t
 
GëEPDblBuf0Addr
(
uöt8_t
 );

667 
uöt16_t
 
GëEPDblBuf1Addr
(
uöt8_t
 );

668 
SëEPDblBuffCou¡
(
uöt8_t
 , uöt8_à , 
uöt16_t
 );

669 
SëEPDblBuf0Cou¡
(
uöt8_t
 , uöt8_à , 
uöt16_t
 );

670 
SëEPDblBuf1Cou¡
(
uöt8_t
 , uöt8_à , 
uöt16_t
 );

671 
uöt16_t
 
GëEPDblBuf0Cou¡
(
uöt8_t
 );

672 
uöt16_t
 
GëEPDblBuf1Cou¡
(
uöt8_t
 );

673 
EP_DBUF_DIR
 
GëEPDblBufDú
(
uöt8_t
 );

674 
FªeU£rBuf„r
(
uöt8_t
 
bEpNum
 , uöt8_à
bDú
);

675 
uöt16_t
 
ToW‹d
(
uöt8_t
, uint8_t);

676 
uöt16_t
 
ByãSw≠
(uint16_t);

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_sil.h

30 #i‚de‡
__USB_SIL_H


31 
	#__USB_SIL_H


	)

39 
uöt32_t
 
USB_SIL_Inô
();

40 
uöt32_t
 
USB_SIL_Wrôe
(
uöt8_t
 
bEpAddr
, uöt8_t* 
pBuf„rPoöãr
, uöt32_à
wBuf„rSize
);

41 
uöt32_t
 
USB_SIL_Ród
(
uöt8_t
 
bEpAddr
, uöt8_t* 
pBuf„rPoöãr
);

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_type.h

30 #i‚de‡
__USB_TYPE_H


31 
	#__USB_TYPE_H


	)

34 
	~"usb_c⁄f.h
"

38 #i‚de‡
NULL


39 
	#NULL
 ((*)0)

	)

44 
	mFALSE
 = 0, 
	mTRUE
 = !
FALSE


46 
	tboﬁ
;

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_core.c

30 
	~"usb_lib.h
"

33 
	#VÆBô
(
VAR
,
Pœ˚
Ë(VAR & (1 << Pœ˚))

	)

34 
	#SëBô
(
VAR
,
Pœ˚
Ë(VAR |(1 << Pœ˚))

	)

35 
	#CÃBô
(
VAR
,
Pœ˚
Ë(VAR &((1 << Pœ˚Ë^ 255))

	)

36 
	#Síd0LígthD©a
(Ë{ 
	`_SëEPTxCou¡
(
ENDP0
, 0); \

37 
	`vSëEPTxSètus
(
EP_TX_VALID
); \

38 }

	)

40 
	#vSëEPRxSètus
(
°
Ë(
SaveRSèã
 = st)

	)

41 
	#vSëEPTxSètus
(
°
Ë(
SaveTSèã
 = st)

	)

43 
	#USB_SètusIn
(Ë
	`Síd0LígthD©a
()

	)

44 
	#USB_SètusOut
(Ë
	`vSëEPRxSètus
(
EP_RX_VALID
)

	)

46 
	#SètusInfo0
 
SètusInfo
.
bw
.
bb1


	)

47 
	#SètusInfo1
 
SètusInfo
.
bw
.
bb0


	)

51 
uöt16_t_uöt8_t
 
	gSètusInfo
;

53 
boﬁ
 
	gD©a_Mul_MaxPackëSize
 = 
FALSE
;

55 
D©aSègeOut
();

56 
D©aSègeIn
();

57 
NoD©a_Sëup0
();

58 
D©a_Sëup0
();

69 
uöt8_t
 *
	$Sènd¨d_GëC⁄figuøti⁄
(
uöt16_t
 
Lígth
)

71 i‡(
Lígth
 == 0)

73 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 =

74 (
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
);

77 
pU£r_Sènd¨d_Reque°s
->
	`U£r_GëC⁄figuøti⁄
();

78  (
uöt8_t
 *)&
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
;

79 
	}
}

90 
RESULT
 
	$Sènd¨d_SëC⁄figuøti⁄
()

93 i‡((
pInf‹m©i⁄
->
USBwVÆue0
 <=

94 
Devi˚_TabÀ
.
TŸÆ_C⁄figuøti⁄
Ë&& (
pInf‹m©i⁄
->
USBwVÆue1
 == 0)

95 && (
pInf‹m©i⁄
->
USBwIndex
 == 0))

97 
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 =ÖInf‹m©i⁄->
USBwVÆue0
;

98 
pU£r_Sènd¨d_Reque°s
->
	`U£r_SëC⁄figuøti⁄
();

99  
USB_SUCCESS
;

103  
USB_UNSUPPORT
;

105 
	}
}

115 
uöt8_t
 *
	$Sènd¨d_GëI¡îÁ˚
(
uöt16_t
 
Lígth
)

117 i‡(
Lígth
 == 0)

119 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 =

120 (
pInf‹m©i⁄
->
Cuºít_A…î«ãSëtög
);

123 
pU£r_Sènd¨d_Reque°s
->
	`U£r_GëI¡îÁ˚
();

124  (
uöt8_t
 *)&
pInf‹m©i⁄
->
Cuºít_A…î«ãSëtög
;

125 
	}
}

136 
RESULT
 
	$Sènd¨d_SëI¡îÁ˚
()

138 
RESULT
 
Re
;

141 
Re
 = (*
pPr›îty
->
Cœss_Gë_I¡îÁ˚_Sëtög
)(
pInf‹m©i⁄
->
USBwIndex0
,ÖInf‹m©i⁄->
USBwVÆue0
);

143 i‡(
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 != 0)

145 i‡((
Re
 !
USB_SUCCESS
Ë|| (
pInf‹m©i⁄
->
USBwIndex1
 != 0)

146 || (
pInf‹m©i⁄
->
USBwVÆue1
 != 0))

148  
USB_UNSUPPORT
;

150 i‡(
Re
 =
USB_SUCCESS
)

152 
pU£r_Sènd¨d_Reque°s
->
	`U£r_SëI¡îÁ˚
();

153 
pInf‹m©i⁄
->
Cuºít_I¡îÁ˚
 =ÖInf‹m©i⁄->
USBwIndex0
;

154 
pInf‹m©i⁄
->
Cuºít_A…î«ãSëtög
 =ÖInf‹m©i⁄->
USBwVÆue0
;

155  
USB_SUCCESS
;

160  
USB_UNSUPPORT
;

161 
	}
}

171 
uöt8_t
 *
	$Sènd¨d_GëSètus
(
uöt16_t
 
Lígth
)

173 i‡(
Lígth
 == 0)

175 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 = 2;

180 
SètusInfo
.
w
 = 0;

182 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

185 
uöt8_t
 
Fótuª
 = 
pInf‹m©i⁄
->
Cuºít_Fótuª
;

188 i‡(
	`VÆBô
(
Fótuª
, 5))

190 
	`SëBô
(
SètusInfo0
, 1);

194 
	`CÃBô
(
SètusInfo0
, 1);

198 i‡(
	`VÆBô
(
Fótuª
, 6))

200 
	`SëBô
(
SètusInfo0
, 0);

204 
	`CÃBô
(
SètusInfo0
, 0);

208 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

210  (
uöt8_t
 *)&
SètusInfo
;

213 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

215 
uöt8_t
 
Rñ©ed_Endpoöt
;

216 
uöt8_t
 
wIndex0
 = 
pInf‹m©i⁄
->
USBwIndex0
;

218 
Rñ©ed_Endpoöt
 = (
wIndex0
 & 0x0f);

219 i‡(
	`VÆBô
(
wIndex0
, 7))

222 i‡(
	`_GëTxSèŒSètus
(
Rñ©ed_Endpoöt
))

224 
	`SëBô
(
SètusInfo0
, 0);

230 i‡(
	`_GëRxSèŒSètus
(
Rñ©ed_Endpoöt
))

232 
	`SëBô
(
SètusInfo0
, 0);

239  
NULL
;

241 
pU£r_Sènd¨d_Reque°s
->
	`U£r_GëSètus
();

242  (
uöt8_t
 *)&
SètusInfo
;

243 
	}
}

253 
RESULT
 
	$Sènd¨d_CÀ¨Fótuª
()

255 
uöt32_t
 
Ty≥_Rec
 = 
Ty≥_Recùõ¡
;

256 
uöt32_t
 
Sètus
;

259 i‡(
Ty≥_Rec
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

261 
	`CÃBô
(
pInf‹m©i⁄
->
Cuºít_Fótuª
, 5);

262  
USB_SUCCESS
;

264 i‡(
Ty≥_Rec
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

266 
DEVICE
* 
pDev
;

267 
uöt32_t
 
Rñ©ed_Endpoöt
;

268 
uöt32_t
 
wIndex0
;

269 
uöt32_t
 
rEP
;

271 i‡((
pInf‹m©i⁄
->
USBwVÆue
 !
ENDPOINT_STALL
)

272 || (
pInf‹m©i⁄
->
USBwIndex1
 != 0))

274  
USB_UNSUPPORT
;

277 
pDev
 = &
Devi˚_TabÀ
;

278 
wIndex0
 = 
pInf‹m©i⁄
->
USBwIndex0
;

279 
rEP
 = 
wIndex0
 & ~0x80;

280 
Rñ©ed_Endpoöt
 = 
ENDP0
 + 
rEP
;

282 i‡(
	`VÆBô
(
pInf‹m©i⁄
->
USBwIndex0
, 7))

286 
Sètus
 = 
	`_GëEPTxSètus
(
Rñ©ed_Endpoöt
);

290 
Sètus
 = 
	`_GëEPRxSètus
(
Rñ©ed_Endpoöt
);

293 i‡((
rEP
 >
pDev
->
TŸÆ_Endpoöt
Ë|| (
Sètus
 == 0)

294 || (
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 == 0))

296  
USB_UNSUPPORT
;

300 i‡(
wIndex0
 & 0x80)

303 i‡(
	`_GëTxSèŒSètus
(
Rñ©ed_Endpoöt
 ))

305 
	`CÀ¨DTOG_TX
(
Rñ©ed_Endpoöt
);

306 
	`SëEPTxSètus
(
Rñ©ed_Endpoöt
, 
EP_TX_VALID
);

312 i‡(
	`_GëRxSèŒSètus
(
Rñ©ed_Endpoöt
))

314 i‡(
Rñ©ed_Endpoöt
 =
ENDP0
)

317 
	`SëEPRxCou¡
(
Rñ©ed_Endpoöt
, 
Devi˚_Pr›îty
.
MaxPackëSize
);

318 
	`_SëEPRxSètus
(
Rñ©ed_Endpoöt
, 
EP_RX_VALID
);

322 
	`CÀ¨DTOG_RX
(
Rñ©ed_Endpoöt
);

323 
	`_SëEPRxSètus
(
Rñ©ed_Endpoöt
, 
EP_RX_VALID
);

327 
pU£r_Sènd¨d_Reque°s
->
	`U£r_CÀ¨Fótuª
();

328  
USB_SUCCESS
;

331  
USB_UNSUPPORT
;

332 
	}
}

342 
RESULT
 
	$Sènd¨d_SëEndPoötFótuª
()

344 
uöt32_t
 
wIndex0
;

345 
uöt32_t
 
Rñ©ed_Endpoöt
;

346 
uöt32_t
 
rEP
;

347 
uöt32_t
 
Sètus
;

349 
wIndex0
 = 
pInf‹m©i⁄
->
USBwIndex0
;

350 
rEP
 = 
wIndex0
 & ~0x80;

351 
Rñ©ed_Endpoöt
 = 
ENDP0
 + 
rEP
;

353 i‡(
	`VÆBô
(
pInf‹m©i⁄
->
USBwIndex0
, 7))

357 
Sètus
 = 
	`_GëEPTxSètus
(
Rñ©ed_Endpoöt
);

361 
Sètus
 = 
	`_GëEPRxSètus
(
Rñ©ed_Endpoöt
);

364 i‡(
Rñ©ed_Endpoöt
 >
Devi˚_TabÀ
.
TŸÆ_Endpoöt


365 || 
pInf‹m©i⁄
->
USBwVÆue
 !0 || 
Sètus
 == 0

366 || 
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 == 0)

368  
USB_UNSUPPORT
;

372 i‡(
wIndex0
 & 0x80)

375 
	`_SëEPTxSètus
(
Rñ©ed_Endpoöt
, 
EP_TX_STALL
);

381 
	`_SëEPRxSètus
(
Rñ©ed_Endpoöt
, 
EP_RX_STALL
);

384 
pU£r_Sènd¨d_Reque°s
->
	`U£r_SëEndPoötFótuª
();

385  
USB_SUCCESS
;

386 
	}
}

396 
RESULT
 
	$Sènd¨d_SëDevi˚Fótuª
()

398 
	`SëBô
(
pInf‹m©i⁄
->
Cuºít_Fótuª
, 5);

399 
pU£r_Sènd¨d_Reque°s
->
	`U£r_SëDevi˚Fótuª
();

400  
USB_SUCCESS
;

401 
	}
}

422 
uöt8_t
 *
	$Sènd¨d_GëDes¸ùt‹D©a
(
uöt16_t
 
Lígth
, 
ONE_DESCRIPTOR
 *
pDesc
)

424 
uöt32_t
 
wOff£t
;

426 
wOff£t
 = 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wOff£t
;

427 i‡(
Lígth
 == 0)

429 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 = 
pDesc
->
Des¸ùt‹_Size
 - 
wOff£t
;

433  
pDesc
->
Des¸ùt‹
 + 
wOff£t
;

434 
	}
}

443 
	$D©aSègeOut
()

445 
ENDPOINT_INFO
 *
pEPöfo
 = &
pInf‹m©i⁄
->
Cål_Info
;

446 
uöt32_t
 
ßve_rLígth
;

448 
ßve_rLígth
 = 
pEPöfo
->
Usb_rLígth
;

450 i‡(
pEPöfo
->
C›yD©a
 && 
ßve_rLígth
)

452 
uöt8_t
 *
Buf„r
;

453 
uöt32_t
 
Lígth
;

455 
Lígth
 = 
pEPöfo
->
PackëSize
;

456 i‡(
Lígth
 > 
ßve_rLígth
)

458 
Lígth
 = 
ßve_rLígth
;

461 
Buf„r
 = (*
pEPöfo
->
C›yD©a
)(
Lígth
);

462 
pEPöfo
->
Usb_rLígth
 -
Lígth
;

463 
pEPöfo
->
Usb_rOff£t
 +
Lígth
;

464 
	`PMAToU£rBuf„rC›y
(
Buf„r
, 
	`GëEPRxAddr
(
ENDP0
), 
Lígth
);

468 i‡(
pEPöfo
->
Usb_rLígth
 != 0)

470 
	`vSëEPRxSètus
(
EP_RX_VALID
);

471 
	`SëEPTxCou¡
(
ENDP0
, 0);

472 
	`vSëEPTxSètus
(
EP_TX_VALID
);

475 i‡(
pEPöfo
->
Usb_rLígth
 >pEPöfo->
PackëSize
)

477 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 
OUT_DATA
;

481 i‡(
pEPöfo
->
Usb_rLígth
 > 0)

483 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 
LAST_OUT_DATA
;

485 i‡(
pEPöfo
->
Usb_rLígth
 == 0)

487 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 
WAIT_STATUS_IN
;

488 
	`USB_SètusIn
();

491 
	}
}

500 
	$D©aSègeIn
()

502 
ENDPOINT_INFO
 *
pEPöfo
 = &
pInf‹m©i⁄
->
Cål_Info
;

503 
uöt32_t
 
ßve_wLígth
 = 
pEPöfo
->
Usb_wLígth
;

504 
uöt32_t
 
C⁄åﬁSèã
 = 
pInf‹m©i⁄
->ControlState;

506 
uöt8_t
 *
D©aBuf„r
;

507 
uöt32_t
 
Lígth
;

509 i‡((
ßve_wLígth
 =0Ë&& (
C⁄åﬁSèã
 =
LAST_IN_DATA
))

511 if(
D©a_Mul_MaxPackëSize
 =
TRUE
)

514 
	`Síd0LígthD©a
();

515 
C⁄åﬁSèã
 = 
LAST_IN_DATA
;

516 
D©a_Mul_MaxPackëSize
 = 
FALSE
;

521 
C⁄åﬁSèã
 = 
WAIT_STATUS_OUT
;

522 
	`vSëEPTxSètus
(
EP_TX_STALL
);

526 
Ex≥˘_Sètus_Out
;

529 
Lígth
 = 
pEPöfo
->
PackëSize
;

530 
C⁄åﬁSèã
 = (
ßve_wLígth
 <
Lígth
Ë? 
LAST_IN_DATA
 : 
IN_DATA
;

532 i‡(
Lígth
 > 
ßve_wLígth
)

534 
Lígth
 = 
ßve_wLígth
;

537 
D©aBuf„r
 = (*
pEPöfo
->
C›yD©a
)(
Lígth
);

539 
	`U£rToPMABuf„rC›y
(
D©aBuf„r
, 
	`GëEPTxAddr
(
ENDP0
), 
Lígth
);

541 
	`SëEPTxCou¡
(
ENDP0
, 
Lígth
);

543 
pEPöfo
->
Usb_wLígth
 -
Lígth
;

544 
pEPöfo
->
Usb_wOff£t
 +
Lígth
;

545 
	`vSëEPTxSètus
(
EP_TX_VALID
);

547 
	`USB_SètusOut
();

549 
Ex≥˘_Sètus_Out
:

550 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = ControlState;

551 
	}
}

560 
	$NoD©a_Sëup0
()

562 
RESULT
 
Resu…
 = 
USB_UNSUPPORT
;

563 
uöt32_t
 
Reque°No
 = 
pInf‹m©i⁄
->
USBbReque°
;

564 
uöt32_t
 
C⁄åﬁSèã
;

566 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

570 i‡(
Reque°No
 =
SET_CONFIGURATION
)

572 
Resu…
 = 
	`Sènd¨d_SëC⁄figuøti⁄
();

576 i‡(
Reque°No
 =
SET_ADDRESS
)

578 i‡((
pInf‹m©i⁄
->
USBwVÆue0
 > 127Ë|| (pInf‹m©i⁄->
USBwVÆue1
 != 0)

579 || (
pInf‹m©i⁄
->
USBwIndex
 != 0)

580 || (
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 != 0))

583 
C⁄åﬁSèã
 = 
STALLED
;

584 
exô_NoD©a_Sëup0
;

588 
Resu…
 = 
USB_SUCCESS
;

592 i‡(
Reque°No
 =
SET_FEATURE
)

594 i‡((
pInf‹m©i⁄
->
USBwVÆue0
 =
DEVICE_REMOTE_WAKEUP
) \

595 && (
pInf‹m©i⁄
->
USBwIndex
 == 0))

597 
Resu…
 = 
	`Sènd¨d_SëDevi˚Fótuª
();

601 
Resu…
 = 
USB_UNSUPPORT
;

605 i‡(
Reque°No
 =
CLEAR_FEATURE
)

607 i‡(
pInf‹m©i⁄
->
USBwVÆue0
 =
DEVICE_REMOTE_WAKEUP


608 && 
pInf‹m©i⁄
->
USBwIndex
 == 0

609 && 
	`VÆBô
(
pInf‹m©i⁄
->
Cuºít_Fótuª
, 5))

611 
Resu…
 = 
	`Sènd¨d_CÀ¨Fótuª
();

615 
Resu…
 = 
USB_UNSUPPORT
;

622 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

625 i‡(
Reque°No
 =
SET_INTERFACE
)

627 
Resu…
 = 
	`Sènd¨d_SëI¡îÁ˚
();

632 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

635 i‡(
Reque°No
 =
CLEAR_FEATURE
)

637 
Resu…
 = 
	`Sènd¨d_CÀ¨Fótuª
();

640 i‡(
Reque°No
 =
SET_FEATURE
)

642 
Resu…
 = 
	`Sènd¨d_SëEndPoötFótuª
();

647 
Resu…
 = 
USB_UNSUPPORT
;

651 i‡(
Resu…
 !
USB_SUCCESS
)

653 
Resu…
 = (*
pPr›îty
->
Cœss_NoD©a_Sëup
)(
Reque°No
);

654 i‡(
Resu…
 =
USB_NOT_READY
)

656 
C⁄åﬁSèã
 = 
PAUSE
;

657 
exô_NoD©a_Sëup0
;

661 i‡(
Resu…
 !
USB_SUCCESS
)

663 
C⁄åﬁSèã
 = 
STALLED
;

664 
exô_NoD©a_Sëup0
;

667 
C⁄åﬁSèã
 = 
WAIT_STATUS_IN
;

669 
	`USB_SètusIn
();

671 
exô_NoD©a_Sëup0
:

672 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = ControlState;

674 
	}
}

683 
	$D©a_Sëup0
()

685 
uöt8_t
 *(*
C›yRoutöe
)(
uöt16_t
);

686 
RESULT
 
Resu…
;

687 
uöt32_t
 
Reque°_No
 = 
pInf‹m©i⁄
->
USBbReque°
;

689 
uöt32_t
 
Rñ©ed_Endpoöt
, 
Re£rved
;

690 
uöt32_t
 
wOff£t
, 
Sètus
;

694 
C›yRoutöe
 = 
NULL
;

695 
wOff£t
 = 0;

698 i‡(
Reque°_No
 =
GET_DESCRIPTOR
)

700 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

702 
uöt8_t
 
wVÆue1
 = 
pInf‹m©i⁄
->
USBwVÆue1
;

703 i‡(
wVÆue1
 =
DEVICE_DESCRIPTOR
)

705 
C›yRoutöe
 = 
pPr›îty
->
GëDevi˚Des¸ùt‹
;

707 i‡(
wVÆue1
 =
CONFIG_DESCRIPTOR
)

709 
C›yRoutöe
 = 
pPr›îty
->
GëC⁄figDes¸ùt‹
;

711 i‡(
wVÆue1
 =
STRING_DESCRIPTOR
)

713 
C›yRoutöe
 = 
pPr›îty
->
GëSåögDes¸ùt‹
;

719 i‡((
Reque°_No
 =
GET_STATUS
Ë&& (
pInf‹m©i⁄
->
USBwVÆue
 == 0)

720 && (
pInf‹m©i⁄
->
USBwLígth
 == 0x0002)

721 && (
pInf‹m©i⁄
->
USBwIndex1
 == 0))

724 i‡((
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

725 && (
pInf‹m©i⁄
->
USBwIndex
 == 0))

727 
C›yRoutöe
 = 
Sènd¨d_GëSètus
;

731 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

733 i‡(((*
pPr›îty
->
Cœss_Gë_I¡îÁ˚_Sëtög
)(
pInf‹m©i⁄
->
USBwIndex0
, 0Ë=
USB_SUCCESS
)

734 && (
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 != 0))

736 
C›yRoutöe
 = 
Sènd¨d_GëSètus
;

741 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
ENDPOINT_RECIPIENT
))

743 
Rñ©ed_Endpoöt
 = (
pInf‹m©i⁄
->
USBwIndex0
 & 0x0f);

744 
Re£rved
 = 
pInf‹m©i⁄
->
USBwIndex0
 & 0x70;

746 i‡(
	`VÆBô
(
pInf‹m©i⁄
->
USBwIndex0
, 7))

750 
Sètus
 = 
	`_GëEPTxSètus
(
Rñ©ed_Endpoöt
);

754 
Sètus
 = 
	`_GëEPRxSètus
(
Rñ©ed_Endpoöt
);

757 i‡((
Rñ©ed_Endpoöt
 < 
Devi˚_TabÀ
.
TŸÆ_Endpoöt
Ë&& (
Re£rved
 == 0)

758 && (
Sètus
 != 0))

760 
C›yRoutöe
 = 
Sènd¨d_GëSètus
;

767 i‡(
Reque°_No
 =
GET_CONFIGURATION
)

769 i‡(
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
))

771 
C›yRoutöe
 = 
Sènd¨d_GëC⁄figuøti⁄
;

775 i‡(
Reque°_No
 =
GET_INTERFACE
)

777 i‡((
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
INTERFACE_RECIPIENT
))

778 && (
pInf‹m©i⁄
->
Cuºít_C⁄figuøti⁄
 !0Ë&& (pInf‹m©i⁄->
USBwVÆue
 == 0)

779 && (
pInf‹m©i⁄
->
USBwIndex1
 =0Ë&& (pInf‹m©i⁄->
USBwLígth
 == 0x0001)

780 && ((*
pPr›îty
->
Cœss_Gë_I¡îÁ˚_Sëtög
)(
pInf‹m©i⁄
->
USBwIndex0
, 0Ë=
USB_SUCCESS
))

782 
C›yRoutöe
 = 
Sènd¨d_GëI¡îÁ˚
;

787 i‡(
C›yRoutöe
)

789 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wOff£t
 = 
wOff£t
;

790 
pInf‹m©i⁄
->
Cål_Info
.
C›yD©a
 = 
C›yRoutöe
;

793 (*
C›yRoutöe
)(0);

794 
Resu…
 = 
USB_SUCCESS
;

798 
Resu…
 = (*
pPr›îty
->
Cœss_D©a_Sëup
)(
pInf‹m©i⁄
->
USBbReque°
);

799 i‡(
Resu…
 =
USB_NOT_READY
)

801 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 
PAUSE
;

806 i‡(
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 == 0xFFFF)

809 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 
PAUSE
;

812 i‡((
Resu…
 =
USB_UNSUPPORT
Ë|| (
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 == 0))

815 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 
STALLED
;

820 i‡(
	`VÆBô
(
pInf‹m©i⁄
->
USBbmReque°Ty≥
, 7))

823 
__IO
 
uöt32_t
 
wLígth
 = 
pInf‹m©i⁄
->
USBwLígth
;

826 i‡(
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 > 
wLígth
)

828 
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 = 
wLígth
;

831 i‡(
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 <ÖInf‹m©i⁄->
USBwLígth
)

833 i‡(
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 < 
pPr›îty
->
MaxPackëSize
)

835 
D©a_Mul_MaxPackëSize
 = 
FALSE
;

837 i‡((
pInf‹m©i⁄
->
Cål_Info
.
Usb_wLígth
 % 
pPr›îty
->
MaxPackëSize
) == 0)

839 
D©a_Mul_MaxPackëSize
 = 
TRUE
;

843 
pInf‹m©i⁄
->
Cål_Info
.
PackëSize
 = 
pPr›îty
->
MaxPackëSize
;

844 
	`D©aSègeIn
();

848 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 
OUT_DATA
;

849 
	`vSëEPRxSètus
(
EP_RX_VALID
);

853 
	}
}

862 
uöt8_t
 
	$Sëup0_Pro˚ss
()

867 
uöt8_t
* 
b
;

868 
uöt16_t
* 
w
;

869 } 
pBuf
;

870 
uöt16_t
 
off£t
 = 1;

872 
pBuf
.
b
 = 
PMAAddr
 + (
uöt8_t
 *)(
	`_GëEPRxAddr
(
ENDP0
) * 2);

874 i‡(
pInf‹m©i⁄
->
C⁄åﬁSèã
 !
PAUSE
)

876 
pInf‹m©i⁄
->
USBbmReque°Ty≥
 = *
pBuf
.
b
++;

877 
pInf‹m©i⁄
->
USBbReque°
 = *
pBuf
.
b
++;

878 
pBuf
.
w
 +
off£t
;

879 
pInf‹m©i⁄
->
USBwVÆue
 = 
	`ByãSw≠
(*
pBuf
.
w
++);

880 
pBuf
.
w
 +
off£t
;

881 
pInf‹m©i⁄
->
USBwIndex
 = 
	`ByãSw≠
(*
pBuf
.
w
++);

882 
pBuf
.
w
 +
off£t
;

883 
pInf‹m©i⁄
->
USBwLígth
 = *
pBuf
.
w
;

886 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 
SETTING_UP
;

887 i‡(
pInf‹m©i⁄
->
USBwLígth
 == 0)

890 
	`NoD©a_Sëup0
();

895 
	`D©a_Sëup0
();

897  
	`Po°0_Pro˚ss
();

898 
	}
}

907 
uöt8_t
 
	$In0_Pro˚ss
()

909 
uöt32_t
 
C⁄åﬁSèã
 = 
pInf‹m©i⁄
->ControlState;

911 i‡((
C⁄åﬁSèã
 =
IN_DATA
Ë|| (C⁄åﬁSèã =
LAST_IN_DATA
))

913 
	`D©aSègeIn
();

915 
C⁄åﬁSèã
 = 
pInf‹m©i⁄
->ControlState;

918 i‡(
C⁄åﬁSèã
 =
WAIT_STATUS_IN
)

920 i‡((
pInf‹m©i⁄
->
USBbReque°
 =
SET_ADDRESS
) &&

921 (
Ty≥_Recùõ¡
 =(
STANDARD_REQUEST
 | 
DEVICE_RECIPIENT
)))

923 
	`SëDevi˚Addªss
(
pInf‹m©i⁄
->
USBwVÆue0
);

924 
pU£r_Sènd¨d_Reque°s
->
	`U£r_SëDevi˚Addªss
();

926 (*
pPr›îty
->
Pro˚ss_Sètus_IN
)();

927 
C⁄åﬁSèã
 = 
STALLED
;

932 
C⁄åﬁSèã
 = 
STALLED
;

935 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = ControlState;

937  
	`Po°0_Pro˚ss
();

938 
	}
}

947 
uöt8_t
 
	$Out0_Pro˚ss
()

949 
uöt32_t
 
C⁄åﬁSèã
 = 
pInf‹m©i⁄
->ControlState;

951 i‡((
C⁄åﬁSèã
 =
IN_DATA
Ë|| (C⁄åﬁSèã =
LAST_IN_DATA
))

954 
C⁄åﬁSèã
 = 
STALLED
;

956 i‡((
C⁄åﬁSèã
 =
OUT_DATA
Ë|| (C⁄åﬁSèã =
LAST_OUT_DATA
))

958 
	`D©aSègeOut
();

959 
C⁄åﬁSèã
 = 
pInf‹m©i⁄
->ControlState;

962 i‡(
C⁄åﬁSèã
 =
WAIT_STATUS_OUT
)

964 (*
pPr›îty
->
Pro˚ss_Sètus_OUT
)();

965 
C⁄åﬁSèã
 = 
STALLED
;

972 
C⁄åﬁSèã
 = 
STALLED
;

975 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = ControlState;

977  
	`Po°0_Pro˚ss
();

978 
	}
}

988 
uöt8_t
 
	$Po°0_Pro˚ss
()

991 
	`SëEPRxCou¡
(
ENDP0
, 
Devi˚_Pr›îty
.
MaxPackëSize
);

993 i‡(
pInf‹m©i⁄
->
C⁄åﬁSèã
 =
STALLED
)

995 
	`vSëEPRxSètus
(
EP_RX_STALL
);

996 
	`vSëEPTxSètus
(
EP_TX_STALL
);

999  (
pInf‹m©i⁄
->
C⁄åﬁSèã
 =
PAUSE
);

1000 
	}
}

1009 
	$SëDevi˚Addªss
(
uöt8_t
 
VÆ
)

1011 
uöt32_t
 
i
;

1012 
uöt32_t
 
nEP
 = 
Devi˚_TabÀ
.
TŸÆ_Endpoöt
;

1015 
i
 = 0; i < 
nEP
; i++)

1017 
	`_SëEPAddªss
((
uöt8_t
)
i
, (uint8_t)i);

1019 
	`_SëDADDR
(
VÆ
 | 
DADDR_EF
);

1020 
	}
}

1029 
	$NOP_Pro˚ss
()

1031 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_init.c

30 
	~"usb_lib.h
"

37 
uöt8_t
 
	gEPödex
;

42 
DEVICE_INFO
 *
	gpInf‹m©i⁄
;

45 
DEVICE_PROP
 *
	gpPr›îty
;

50 
uöt16_t
 
	gSaveSèã
 ;

51 
uöt16_t
 
	gwI¡îru±_Mask
;

52 
DEVICE_INFO
 
	gDevi˚_Info
;

53 
USER_STANDARD_REQUESTS
 *
	gpU£r_Sènd¨d_Reque°s
;

66 
	$USB_Inô
()

68 
pInf‹m©i⁄
 = &
Devi˚_Info
;

69 
pInf‹m©i⁄
->
C⁄åﬁSèã
 = 2;

70 
pPr›îty
 = &
Devi˚_Pr›îty
;

71 
pU£r_Sènd¨d_Reque°s
 = &
U£r_Sènd¨d_Reque°s
;

73 
pPr›îty
->
	`Inô
();

74 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_int.c

29 
	~"usb_lib.h
"

35 
__IO
 
uöt16_t
 
	gSaveRSèã
;

36 
__IO
 
uöt16_t
 
	gSaveTSèã
;

39 (*
pEpI¡_IN
[7])();

40 (*
pEpI¡_OUT
[7])();

53 
	$CTR_LP
()

55 
__IO
 
uöt16_t
 
wEPVÆ
 = 0;

57 ((
wI°r
 = 
	`_GëISTR
()Ë& 
ISTR_CTR
) != 0)

60 
EPödex
 = (
uöt8_t
)(
wI°r
 & 
ISTR_EP_ID
);

61 i‡(
EPödex
 == 0)

70 
SaveRSèã
 = 
	`_GëENDPOINT
(
ENDP0
);

71 
SaveTSèã
 = 
SaveRSèã
 & 
EPTX_STAT
;

72 
SaveRSèã
 &
EPRX_STAT
;

74 
	`_SëEPRxTxSètus
(
ENDP0
,
EP_RX_NAK
,
EP_TX_NAK
);

78 i‡((
wI°r
 & 
ISTR_DIR
) == 0)

85 
	`_CÀ¨EP_CTR_TX
(
ENDP0
);

86 
	`In0_Pro˚ss
();

90 
	`_SëEPRxTxSètus
(
ENDP0
,
SaveRSèã
,
SaveTSèã
);

100 
wEPVÆ
 = 
	`_GëENDPOINT
(
ENDP0
);

102 i‡((
wEPVÆ
 &
EP_SETUP
) != 0)

104 
	`_CÀ¨EP_CTR_RX
(
ENDP0
);

105 
	`Sëup0_Pro˚ss
();

108 
	`_SëEPRxTxSètus
(
ENDP0
,
SaveRSèã
,
SaveTSèã
);

112 i‡((
wEPVÆ
 & 
EP_CTR_RX
) != 0)

114 
	`_CÀ¨EP_CTR_RX
(
ENDP0
);

115 
	`Out0_Pro˚ss
();

118 
	`_SëEPRxTxSètus
(
ENDP0
,
SaveRSèã
,
SaveTSèã
);

128 
wEPVÆ
 = 
	`_GëENDPOINT
(
EPödex
);

129 i‡((
wEPVÆ
 & 
EP_CTR_RX
) != 0)

132 
	`_CÀ¨EP_CTR_RX
(
EPödex
);

135 (*
pEpI¡_OUT
[
EPödex
-1])();

139 i‡((
wEPVÆ
 & 
EP_CTR_TX
) != 0)

142 
	`_CÀ¨EP_CTR_TX
(
EPödex
);

145 (*
pEpI¡_IN
[
EPödex
-1])();

151 
	}
}

161 
	$CTR_HP
()

163 
uöt32_t
 
wEPVÆ
 = 0;

165 ((
wI°r
 = 
	`_GëISTR
()Ë& 
ISTR_CTR
) != 0)

167 
	`_SëISTR
((
uöt16_t
)
CLR_CTR
);

169 
EPödex
 = (
uöt8_t
)(
wI°r
 & 
ISTR_EP_ID
);

171 
wEPVÆ
 = 
	`_GëENDPOINT
(
EPödex
);

172 i‡((
wEPVÆ
 & 
EP_CTR_RX
) != 0)

175 
	`_CÀ¨EP_CTR_RX
(
EPödex
);

178 (*
pEpI¡_OUT
[
EPödex
-1])();

181 i‡((
wEPVÆ
 & 
EP_CTR_TX
) != 0)

184 
	`_CÀ¨EP_CTR_TX
(
EPödex
);

187 (*
pEpI¡_IN
[
EPödex
-1])();

193 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_mem.c

29 
	~"usb_lib.h
"

48 
	$U£rToPMABuf„rC›y
(
uöt8_t
 *
pbU§Buf
, 
uöt16_t
 
wPMABufAddr
, uöt16_à
wNByãs
)

50 
uöt32_t
 
n
 = (
wNByãs
 + 1) >> 1;

51 
uöt32_t
 
i
, 
ãmp1
, 
ãmp2
;

52 
uöt16_t
 *
pdwVÆ
;

53 
pdwVÆ
 = (
uöt16_t
 *)(
wPMABufAddr
 * 2 + 
PMAAddr
);

54 
i
 = 
n
; i != 0; i--)

56 
ãmp1
 = (
uöt16_t
Ë* 
pbU§Buf
;

57 
pbU§Buf
++;

58 
ãmp2
 = 
ãmp1
 | (
uöt16_t
Ë* 
pbU§Buf
 << 8;

59 *
pdwVÆ
++ = 
ãmp2
;

60 
pdwVÆ
++;

61 
pbU§Buf
++;

63 
	}
}

74 
	$PMAToU£rBuf„rC›y
(
uöt8_t
 *
pbU§Buf
, 
uöt16_t
 
wPMABufAddr
, uöt16_à
wNByãs
)

76 
uöt32_t
 
n
 = (
wNByãs
 + 1) >> 1;

77 
uöt32_t
 
i
;

78 
uöt32_t
 *
pdwVÆ
;

79 
pdwVÆ
 = (
uöt32_t
 *)(
wPMABufAddr
 * 2 + 
PMAAddr
);

80 
i
 = 
n
; i != 0; i--)

82 *(
uöt16_t
*)
pbU§Buf
++ = *
pdwVÆ
++;

83 
pbU§Buf
++;

85 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_regs.c

29 
	~"usb_lib.h
"

46 
	$SëCNTR
(
uöt16_t
 
wRegVÆue
)

48 
	`_SëCNTR
(
wRegVÆue
);

49 
	}
}

58 
uöt16_t
 
	$GëCNTR
()

60 (
	`_GëCNTR
());

61 
	}
}

70 
	$SëISTR
(
uöt16_t
 
wRegVÆue
)

72 
	`_SëISTR
(
wRegVÆue
);

73 
	}
}

82 
uöt16_t
 
	$GëISTR
()

84 (
	`_GëISTR
());

85 
	}
}

94 
uöt16_t
 
	$GëFNR
()

96 (
	`_GëFNR
());

97 
	}
}

106 
	$SëDADDR
(
uöt16_t
 
wRegVÆue
)

108 
	`_SëDADDR
(
wRegVÆue
);

109 
	}
}

118 
uöt16_t
 
	$GëDADDR
()

120 (
	`_GëDADDR
());

121 
	}
}

130 
	$SëBTABLE
(
uöt16_t
 
wRegVÆue
)

132 
	`_SëBTABLE
(
wRegVÆue
);

133 
	}
}

142 
uöt16_t
 
	$GëBTABLE
()

144 (
	`_GëBTABLE
());

145 
	}
}

155 
	$SëENDPOINT
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wRegVÆue
)

157 
	`_SëENDPOINT
(
bEpNum
, 
wRegVÆue
);

158 
	}
}

167 
uöt16_t
 
	$GëENDPOINT
(
uöt8_t
 
bEpNum
)

169 (
	`_GëENDPOINT
(
bEpNum
));

170 
	}
}

180 
	$SëEPTy≥
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wTy≥
)

182 
	`_SëEPTy≥
(
bEpNum
, 
wTy≥
);

183 
	}
}

192 
uöt16_t
 
	$GëEPTy≥
(
uöt8_t
 
bEpNum
)

194 (
	`_GëEPTy≥
(
bEpNum
));

195 
	}
}

205 
	$SëEPTxSètus
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wSèã
)

207 
	`_SëEPTxSètus
(
bEpNum
, 
wSèã
);

208 
	}
}

218 
	$SëEPRxSètus
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wSèã
)

220 
	`_SëEPRxSètus
(
bEpNum
, 
wSèã
);

221 
	}
}

231 
	$SëDouBÀBuffEPSèŒ
(
uöt8_t
 
bEpNum
, uöt8_à
bDú
)

233 
uöt16_t
 
Endpoöt_DTOG_Sètus
;

234 
Endpoöt_DTOG_Sètus
 = 
	`GëENDPOINT
(
bEpNum
);

235 i‡(
bDú
 =
EP_DBUF_OUT
)

237 
	`_SëENDPOINT
(
bEpNum
, 
Endpoöt_DTOG_Sètus
 & ~
EPRX_DTOG1
);

239 i‡(
bDú
 =
EP_DBUF_IN
)

241 
	`_SëENDPOINT
(
bEpNum
, 
Endpoöt_DTOG_Sètus
 & ~
EPTX_DTOG1
);

243 
	}
}

252 
uöt16_t
 
	$GëEPTxSètus
(
uöt8_t
 
bEpNum
)

254 (
	`_GëEPTxSètus
(
bEpNum
));

255 
	}
}

264 
uöt16_t
 
	$GëEPRxSètus
(
uöt8_t
 
bEpNum
)

266 (
	`_GëEPRxSètus
(
bEpNum
));

267 
	}
}

276 
	$SëEPTxVÆid
(
uöt8_t
 
bEpNum
)

278 
	`_SëEPTxSètus
(
bEpNum
, 
EP_TX_VALID
);

279 
	}
}

288 
	$SëEPRxVÆid
(
uöt8_t
 
bEpNum
)

290 
	`_SëEPRxSètus
(
bEpNum
, 
EP_RX_VALID
);

291 
	}
}

300 
	$SëEP_KIND
(
uöt8_t
 
bEpNum
)

302 
	`_SëEP_KIND
(
bEpNum
);

303 
	}
}

312 
	$CÀ¨EP_KIND
(
uöt8_t
 
bEpNum
)

314 
	`_CÀ¨EP_KIND
(
bEpNum
);

315 
	}
}

323 
	$CÀ¨_Sètus_Out
(
uöt8_t
 
bEpNum
)

325 
	`_CÀ¨EP_KIND
(
bEpNum
);

326 
	}
}

334 
	$Së_Sètus_Out
(
uöt8_t
 
bEpNum
)

336 
	`_SëEP_KIND
(
bEpNum
);

337 
	}
}

345 
	$SëEPDoubÀBuff
(
uöt8_t
 
bEpNum
)

347 
	`_SëEP_KIND
(
bEpNum
);

348 
	}
}

356 
	$CÀ¨EPDoubÀBuff
(
uöt8_t
 
bEpNum
)

358 
	`_CÀ¨EP_KIND
(
bEpNum
);

359 
	}
}

367 
uöt16_t
 
	$GëTxSèŒSètus
(
uöt8_t
 
bEpNum
)

369 (
	`_GëTxSèŒSètus
(
bEpNum
));

370 
	}
}

378 
uöt16_t
 
	$GëRxSèŒSètus
(
uöt8_t
 
bEpNum
)

380 (
	`_GëRxSèŒSètus
(
bEpNum
));

381 
	}
}

389 
	$CÀ¨EP_CTR_RX
(
uöt8_t
 
bEpNum
)

391 
	`_CÀ¨EP_CTR_RX
(
bEpNum
);

392 
	}
}

400 
	$CÀ¨EP_CTR_TX
(
uöt8_t
 
bEpNum
)

402 
	`_CÀ¨EP_CTR_TX
(
bEpNum
);

403 
	}
}

411 
	$ToggÀDTOG_RX
(
uöt8_t
 
bEpNum
)

413 
	`_ToggÀDTOG_RX
(
bEpNum
);

414 
	}
}

422 
	$ToggÀDTOG_TX
(
uöt8_t
 
bEpNum
)

424 
	`_ToggÀDTOG_TX
(
bEpNum
);

425 
	}
}

433 
	$CÀ¨DTOG_RX
(
uöt8_t
 
bEpNum
)

435 
	`_CÀ¨DTOG_RX
(
bEpNum
);

436 
	}
}

444 
	$CÀ¨DTOG_TX
(
uöt8_t
 
bEpNum
)

446 
	`_CÀ¨DTOG_TX
(
bEpNum
);

447 
	}
}

456 
	$SëEPAddªss
(
uöt8_t
 
bEpNum
, uöt8_à
bAddr
)

458 
	`_SëEPAddªss
(
bEpNum
, 
bAddr
);

459 
	}
}

467 
uöt8_t
 
	$GëEPAddªss
(
uöt8_t
 
bEpNum
)

469 (
	`_GëEPAddªss
(
bEpNum
));

470 
	}
}

479 
	$SëEPTxAddr
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wAddr
)

481 
	`_SëEPTxAddr
(
bEpNum
, 
wAddr
);

482 
	}
}

491 
	$SëEPRxAddr
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wAddr
)

493 
	`_SëEPRxAddr
(
bEpNum
, 
wAddr
);

494 
	}
}

502 
uöt16_t
 
	$GëEPTxAddr
(
uöt8_t
 
bEpNum
)

504 (
	`_GëEPTxAddr
(
bEpNum
));

505 
	}
}

513 
uöt16_t
 
	$GëEPRxAddr
(
uöt8_t
 
bEpNum
)

515 (
	`_GëEPRxAddr
(
bEpNum
));

516 
	}
}

525 
	$SëEPTxCou¡
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wCou¡
)

527 
	`_SëEPTxCou¡
(
bEpNum
, 
wCou¡
);

528 
	}
}

537 
	$SëEPCou¡RxReg
(
uöt32_t
 *
pdwReg
, 
uöt16_t
 
wCou¡
)

539 
	`_SëEPCou¡RxReg
(
dwReg
, 
wCou¡
);

540 
	}
}

549 
	$SëEPRxCou¡
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wCou¡
)

551 
	`_SëEPRxCou¡
(
bEpNum
, 
wCou¡
);

552 
	}
}

560 
uöt16_t
 
	$GëEPTxCou¡
(
uöt8_t
 
bEpNum
)

562 (
	`_GëEPTxCou¡
(
bEpNum
));

563 
	}
}

571 
uöt16_t
 
	$GëEPRxCou¡
(
uöt8_t
 
bEpNum
)

573 (
	`_GëEPRxCou¡
(
bEpNum
));

574 
	}
}

584 
	$SëEPDblBuffAddr
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wBuf0Addr
, uöt16_à
wBuf1Addr
)

586 
	`_SëEPDblBuffAddr
(
bEpNum
, 
wBuf0Addr
, 
wBuf1Addr
);

587 
	}
}

596 
	$SëEPDblBuf0Addr
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wBuf0Addr
)

598 
	`_SëEPDblBuf0Addr
(
bEpNum
, 
wBuf0Addr
);

599 
	}
}

608 
	$SëEPDblBuf1Addr
(
uöt8_t
 
bEpNum
, 
uöt16_t
 
wBuf1Addr
)

610 
	`_SëEPDblBuf1Addr
(
bEpNum
, 
wBuf1Addr
);

611 
	}
}

619 
uöt16_t
 
	$GëEPDblBuf0Addr
(
uöt8_t
 
bEpNum
)

621 (
	`_GëEPDblBuf0Addr
(
bEpNum
));

622 
	}
}

630 
uöt16_t
 
	$GëEPDblBuf1Addr
(
uöt8_t
 
bEpNum
)

632 (
	`_GëEPDblBuf1Addr
(
bEpNum
));

633 
	}
}

642 
	$SëEPDblBuffCou¡
(
uöt8_t
 
bEpNum
, uöt8_à
bDú
, 
uöt16_t
 
wCou¡
)

644 
	`_SëEPDblBuffCou¡
(
bEpNum
, 
bDú
, 
wCou¡
);

645 
	}
}

654 
	$SëEPDblBuf0Cou¡
(
uöt8_t
 
bEpNum
, uöt8_à
bDú
, 
uöt16_t
 
wCou¡
)

656 
	`_SëEPDblBuf0Cou¡
(
bEpNum
, 
bDú
, 
wCou¡
);

657 
	}
}

666 
	$SëEPDblBuf1Cou¡
(
uöt8_t
 
bEpNum
, uöt8_à
bDú
, 
uöt16_t
 
wCou¡
)

668 
	`_SëEPDblBuf1Cou¡
(
bEpNum
, 
bDú
, 
wCou¡
);

669 
	}
}

678 
uöt16_t
 
	$GëEPDblBuf0Cou¡
(
uöt8_t
 
bEpNum
)

680 (
	`_GëEPDblBuf0Cou¡
(
bEpNum
));

681 
	}
}

690 
uöt16_t
 
	$GëEPDblBuf1Cou¡
(
uöt8_t
 
bEpNum
)

692 (
	`_GëEPDblBuf1Cou¡
(
bEpNum
));

693 
	}
}

702 
EP_DBUF_DIR
 
	$GëEPDblBufDú
(
uöt8_t
 
bEpNum
)

704 i‡((
uöt16_t
)(*
	`_pEPRxCou¡
(
bEpNum
) & 0xFC00) != 0)

705 (
EP_DBUF_OUT
);

706 i‡(((
uöt16_t
)(*
	`_pEPTxCou¡
(
bEpNum
)) & 0x03FF) != 0)

707 (
EP_DBUF_IN
);

709 (
EP_DBUF_ERR
);

710 
	}
}

719 
	$FªeU£rBuf„r
(
uöt8_t
 
bEpNum
, uöt8_à
bDú
)

721 i‡(
bDú
 =
EP_DBUF_OUT
)

723 
	`_ToggÀDTOG_TX
(
bEpNum
);

725 i‡(
bDú
 =
EP_DBUF_IN
)

727 
	`_ToggÀDTOG_RX
(
bEpNum
);

729 
	}
}

738 
uöt16_t
 
	$ToW‹d
(
uöt8_t
 
bh
, uöt8_à
bl
)

740 
uöt16_t
 
wRë
;

741 
wRë
 = (
uöt16_t
)
bl
 | ((uöt16_t)
bh
 << 8);

742 (
wRë
);

743 
	}
}

751 
uöt16_t
 
	$ByãSw≠
(
uöt16_t
 
wSwW
)

753 
uöt8_t
 
bTemp
;

754 
uöt16_t
 
wRë
;

755 
bTemp
 = (
uöt8_t
)(
wSwW
 & 0xff);

756 
wRë
 = (
wSwW
 >> 8Ë| ((
uöt16_t
)
bTemp
 << 8);

757 (
wRë
);

758 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_sil.c

31 
	~"usb_lib.h
"

48 
uöt32_t
 
	$USB_SIL_Inô
()

52 
	`_SëISTR
(0);

53 
wI¡îru±_Mask
 = 
IMR_MSK
;

55 
	`_SëCNTR
(
wI¡îru±_Mask
);

57 
	}
}

69 
uöt32_t
 
	$USB_SIL_Wrôe
(
uöt8_t
 
bEpAddr
, uöt8_t* 
pBuf„rPoöãr
, 
uöt32_t
 
wBuf„rSize
)

72 
	`U£rToPMABuf„rC›y
(
pBuf„rPoöãr
, 
	`GëEPTxAddr
(
bEpAddr
 & 0x7F), 
wBuf„rSize
);

75 
	`SëEPTxCou¡
((
bEpAddr
 & 0x7F), 
wBuf„rSize
);

78 
	}
}

89 
uöt32_t
 
	$USB_SIL_Ród
(
uöt8_t
 
bEpAddr
, uöt8_t* 
pBuf„rPoöãr
)

91 
uöt32_t
 
D©aLígth
 = 0;

94 
D©aLígth
 = 
	`GëEPRxCou¡
(
bEpAddr
 & 0x7F);

97 
	`PMAToU£rBuf„rC›y
(
pBuf„rPoöãr
, 
	`GëEPRxAddr
(
bEpAddr
 & 0x7F), 
D©aLígth
);

100  
D©aLígth
;

101 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis\core_cm3.h

23 #i‡
deföed
 ( 
__ICCARM__
 )

24 #¥agm®
sy°em_ö˛ude


27 #ifde‡
__˝lu•lus


31 #i‚de‡
__CORE_CM3_H_GENERIC


32 
	#__CORE_CM3_H_GENERIC


	)

56 
	#__CM3_CMSIS_VERSION_MAIN
 (0x03Ë

	)

57 
	#__CM3_CMSIS_VERSION_SUB
 (0x00Ë

	)

58 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16) | \

59 
__CM3_CMSIS_VERSION_SUB
 )

	)

61 
	#__CORTEX_M
 (0x03Ë

	)

64 #i‡ 
deföed
 ( 
__CC_ARM
 )

65 
	#__ASM
 
__asm


	)

66 
	#__INLINE
 
__ölöe


	)

67 
	#__STATIC_INLINE
 
__ölöe


	)

69 #ñi‡
deföed
 ( 
__ICCARM__
 )

70 
	#__ASM
 
__asm


	)

71 
	#__INLINE
 
ölöe


	)

72 
	#__STATIC_INLINE
 
ölöe


	)

74 #ñi‡
deföed
 ( 
__TMS470__
 )

75 
	#__ASM
 
__asm


	)

76 
	#__STATIC_INLINE
 
ölöe


	)

78 #ñi‡
deföed
 ( 
__GNUC__
 )

79 
	#__ASM
 
__asm


	)

80 
	#__INLINE
 
ölöe


	)

81 
	#__STATIC_INLINE
 
ölöe


	)

83 #ñi‡
deföed
 ( 
__TASKING__
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
ölöe


	)

86 
	#__STATIC_INLINE
 
ölöe


	)

92 
	#__FPU_USED
 0

	)

94 #i‡
deföed
 ( 
__CC_ARM
 )

95 #i‡
deföed
 
__TARGET_FPU_VFP


99 #ñi‡
deföed
 ( 
__ICCARM__
 )

100 #i‡
deföed
 
__ARMVFP__


104 #ñi‡
deföed
 ( 
__TMS470__
 )

105 #i‡
deföed
 
__TI__VFP_SUPPORT____


109 #ñi‡
deföed
 ( 
__GNUC__
 )

110 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

114 #ñi‡
deföed
 ( 
__TASKING__
 )

118 
	~<°döt.h
>

119 
	~<c‹e_cmIn°r.h
>

120 
	~<c‹e_cmFunc.h
>

124 #i‚de‡
__CMSIS_GENERIC


126 #i‚de‡
__CORE_CM3_H_DEPENDANT


127 
	#__CORE_CM3_H_DEPENDANT


	)

130 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


131 #i‚de‡
__CM3_REV


132 
	#__CM3_REV
 0x0200

	)

136 #i‚de‡
__MPU_PRESENT


137 
	#__MPU_PRESENT
 0

	)

141 #i‚de‡
__NVIC_PRIO_BITS


142 
	#__NVIC_PRIO_BITS
 4

	)

146 #i‚de‡
__Víd‹_SysTickC⁄fig


147 
	#__Víd‹_SysTickC⁄fig
 0

	)

160 #ifde‡
__˝lu•lus


161 
	#__I
 vﬁ©ûê

	)

163 
	#__I
 vﬁ©ûêc⁄°

	)

165 
	#__O
 vﬁ©ûê

	)

166 
	#__IO
 vﬁ©ûê

	)

198 #i‡(
__CORTEX_M
 != 0x04)

199 
uöt32_t
 
_ª£rved0
:27;

201 
uöt32_t
 
_ª£rved0
:16;

202 
uöt32_t
 
GE
:4;

203 
uöt32_t
 
_ª£rved1
:7;

205 
uöt32_t
 
Q
:1;

206 
uöt32_t
 
V
:1;

207 
uöt32_t
 
C
:1;

208 
uöt32_t
 
Z
:1;

209 
uöt32_t
 
N
:1;

210 } 
b
;

211 
uöt32_t
 
w
;

212 } 
	tAPSR_Ty≥
;

221 
uöt32_t
 
	mISR
:9;

222 
uöt32_t
 
	m_ª£rved0
:23;

223 } 
	mb
;

224 
uöt32_t
 
	mw
;

225 } 
	tIPSR_Ty≥
;

234 
uöt32_t
 
	mISR
:9;

235 #i‡(
__CORTEX_M
 != 0x04)

236 
uöt32_t
 
	m_ª£rved0
:15;

238 
uöt32_t
 
	m_ª£rved0
:7;

239 
uöt32_t
 
	mGE
:4;

240 
uöt32_t
 
	m_ª£rved1
:4;

242 
uöt32_t
 
	mT
:1;

243 
uöt32_t
 
	mIT
:2;

244 
uöt32_t
 
	mQ
:1;

245 
uöt32_t
 
	mV
:1;

246 
uöt32_t
 
	mC
:1;

247 
uöt32_t
 
	mZ
:1;

248 
uöt32_t
 
	mN
:1;

249 } 
	mb
;

250 
uöt32_t
 
	mw
;

251 } 
	txPSR_Ty≥
;

260 
uöt32_t
 
	mnPRIV
:1;

261 
uöt32_t
 
	mSPSEL
:1;

262 
uöt32_t
 
	mFPCA
:1;

263 
uöt32_t
 
	m_ª£rved0
:29;

264 } 
	mb
;

265 
uöt32_t
 
	mw
;

266 } 
	tCONTROL_Ty≥
;

281 
__IO
 
uöt32_t
 
	mISER
[8];

282 
uöt32_t
 
	mRESERVED0
[24];

283 
__IO
 
uöt32_t
 
	mICER
[8];

284 
uöt32_t
 
	mRSERVED1
[24];

285 
__IO
 
uöt32_t
 
	mISPR
[8];

286 
uöt32_t
 
	mRESERVED2
[24];

287 
__IO
 
uöt32_t
 
	mICPR
[8];

288 
uöt32_t
 
	mRESERVED3
[24];

289 
__IO
 
uöt32_t
 
	mIABR
[8];

290 
uöt32_t
 
	mRESERVED4
[56];

291 
__IO
 
uöt8_t
 
	mIP
[240];

292 
uöt32_t
 
	mRESERVED5
[644];

293 
__O
 
uöt32_t
 
	mSTIR
;

294 } 
	tNVIC_Ty≥
;

297 
	#NVIC_STIR_INTID_Pos
 0

	)

298 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos
Ë

	)

313 
__I
 
uöt32_t
 
	mCPUID
;

314 
__IO
 
uöt32_t
 
	mICSR
;

315 
__IO
 
uöt32_t
 
	mVTOR
;

316 
__IO
 
uöt32_t
 
	mAIRCR
;

317 
__IO
 
uöt32_t
 
	mSCR
;

318 
__IO
 
uöt32_t
 
	mCCR
;

319 
__IO
 
uöt8_t
 
	mSHP
[12];

320 
__IO
 
uöt32_t
 
	mSHCSR
;

321 
__IO
 
uöt32_t
 
	mCFSR
;

322 
__IO
 
uöt32_t
 
	mHFSR
;

323 
__IO
 
uöt32_t
 
	mDFSR
;

324 
__IO
 
uöt32_t
 
	mMMFAR
;

325 
__IO
 
uöt32_t
 
	mBFAR
;

326 
__IO
 
uöt32_t
 
	mAFSR
;

327 
__I
 
uöt32_t
 
	mPFR
[2];

328 
__I
 
uöt32_t
 
	mDFR
;

329 
__I
 
uöt32_t
 
	mADR
;

330 
__I
 
uöt32_t
 
	mMMFR
[4];

331 
__I
 
uöt32_t
 
	mISAR
[5];

332 
uöt32_t
 
	mRESERVED0
[5];

333 
__IO
 
uöt32_t
 
	mCPACR
;

334 } 
	tSCB_Ty≥
;

337 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

338 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

340 
	#SCB_CPUID_VARIANT_Pos
 20

	)

341 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

343 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

344 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

346 
	#SCB_CPUID_PARTNO_Pos
 4

	)

347 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

349 
	#SCB_CPUID_REVISION_Pos
 0

	)

350 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

353 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

354 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

356 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

357 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

359 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

360 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

362 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

363 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

365 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

366 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

368 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

369 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

371 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

372 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

374 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

375 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

377 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

378 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

380 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

381 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

384 #i‡(
__CM3_REV
 < 0x0201)

385 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

386 
	#SCB_VTOR_TBLBASE_Msk
 (1UL << 
SCB_VTOR_TBLBASE_Pos
Ë

	)

388 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

389 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

391 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

392 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

396 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

397 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

399 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

400 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

402 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

403 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

405 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

406 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

408 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

409 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

411 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

412 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

414 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

415 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos
Ë

	)

418 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

419 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

421 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

422 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

424 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

425 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

428 
	#SCB_CCR_STKALIGN_Pos
 9

	)

429 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

431 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

432 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

434 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

435 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

437 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

438 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

440 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

441 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

443 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

444 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos
Ë

	)

447 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

448 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

450 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

451 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

453 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

454 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

456 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

457 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

459 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

460 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

462 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

463 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

465 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

466 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

468 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

469 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

471 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

472 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

474 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

475 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

477 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

478 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

480 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

481 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

483 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

484 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

486 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

487 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos
Ë

	)

490 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

491 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

493 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

494 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

496 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

497 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos
Ë

	)

500 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

501 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

503 
	#SCB_HFSR_FORCED_Pos
 30

	)

504 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

506 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

507 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

510 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

511 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

513 
	#SCB_DFSR_VCATCH_Pos
 3

	)

514 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

516 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

517 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

519 
	#SCB_DFSR_BKPT_Pos
 1

	)

520 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

522 
	#SCB_DFSR_HALTED_Pos
 0

	)

523 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos
Ë

	)

538 
uöt32_t
 
	mRESERVED0
[1];

539 
__I
 
uöt32_t
 
	mICTR
;

540 #i‡((
deföed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

541 
__IO
 
uöt32_t
 
	mACTLR
;

543 
uöt32_t
 
	mRESERVED1
[1];

545 } 
	tSCnSCB_Ty≥
;

548 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

549 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos
Ë

	)

553 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

554 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

556 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

557 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

559 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

560 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos
Ë

	)

575 
__IO
 
uöt32_t
 
	mCTRL
;

576 
__IO
 
uöt32_t
 
	mLOAD
;

577 
__IO
 
uöt32_t
 
	mVAL
;

578 
__I
 
uöt32_t
 
	mCALIB
;

579 } 
	tSysTick_Ty≥
;

582 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

583 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

585 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

586 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

588 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

589 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

591 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

592 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

595 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

596 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

599 
	#SysTick_VAL_CURRENT_Pos
 0

	)

600 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

603 
	#SysTick_CALIB_NOREF_Pos
 31

	)

604 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

606 
	#SysTick_CALIB_SKEW_Pos
 30

	)

607 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

609 
	#SysTick_CALIB_TENMS_Pos
 0

	)

610 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

625 
__O
 union

627 
__O
 
uöt8_t
 
	mu8
;

628 
__O
 
uöt16_t
 
	mu16
;

629 
__O
 
uöt32_t
 
	mu32
;

630 } 
	mPORT
 [32];

631 
uöt32_t
 
	mRESERVED0
[864];

632 
__IO
 
uöt32_t
 
	mTER
;

633 
uöt32_t
 
	mRESERVED1
[15];

634 
__IO
 
uöt32_t
 
	mTPR
;

635 
uöt32_t
 
	mRESERVED2
[15];

636 
__IO
 
uöt32_t
 
	mTCR
;

637 } 
	tITM_Ty≥
;

640 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

641 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos
Ë

	)

644 
	#ITM_TCR_BUSY_Pos
 23

	)

645 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

647 
	#ITM_TCR_Tø˚BusID_Pos
 16

	)

648 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

650 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

651 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

653 
	#ITM_TCR_TSPªsˇÀ_Pos
 8

	)

654 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

656 
	#ITM_TCR_SWOENA_Pos
 4

	)

657 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

659 
	#ITM_TCR_TXENA_Pos
 3

	)

660 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos
Ë

	)

662 
	#ITM_TCR_SYNCENA_Pos
 2

	)

663 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

665 
	#ITM_TCR_TSENA_Pos
 1

	)

666 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

668 
	#ITM_TCR_ITMENA_Pos
 0

	)

669 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos
Ë

	)

684 
__IO
 
uöt32_t
 
	mCTRL
;

685 
__IO
 
uöt32_t
 
	mCYCCNT
;

686 
__IO
 
uöt32_t
 
	mCPICNT
;

687 
__IO
 
uöt32_t
 
	mEXCCNT
;

688 
__IO
 
uöt32_t
 
	mSLEEPCNT
;

689 
__IO
 
uöt32_t
 
	mLSUCNT
;

690 
__IO
 
uöt32_t
 
	mFOLDCNT
;

691 
__I
 
uöt32_t
 
	mPCSR
;

692 
__IO
 
uöt32_t
 
	mCOMP0
;

693 
__IO
 
uöt32_t
 
	mMASK0
;

694 
__IO
 
uöt32_t
 
	mFUNCTION0
;

695 
uöt32_t
 
	mRESERVED0
[1];

696 
__IO
 
uöt32_t
 
	mCOMP1
;

697 
__IO
 
uöt32_t
 
	mMASK1
;

698 
__IO
 
uöt32_t
 
	mFUNCTION1
;

699 
uöt32_t
 
	mRESERVED1
[1];

700 
__IO
 
uöt32_t
 
	mCOMP2
;

701 
__IO
 
uöt32_t
 
	mMASK2
;

702 
__IO
 
uöt32_t
 
	mFUNCTION2
;

703 
uöt32_t
 
	mRESERVED2
[1];

704 
__IO
 
uöt32_t
 
	mCOMP3
;

705 
__IO
 
uöt32_t
 
	mMASK3
;

706 
__IO
 
uöt32_t
 
	mFUNCTION3
;

707 } 
	tDWT_Ty≥
;

710 
	#DWT_CTRL_NUMCOMP_Pos
 28

	)

711 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

713 
	#DWT_CTRL_NOTRCPKT_Pos
 27

	)

714 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

716 
	#DWT_CTRL_NOEXTTRIG_Pos
 26

	)

717 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

719 
	#DWT_CTRL_NOCYCCNT_Pos
 25

	)

720 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

722 
	#DWT_CTRL_NOPRFCNT_Pos
 24

	)

723 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

725 
	#DWT_CTRL_CYCEVTENA_Pos
 22

	)

726 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

728 
	#DWT_CTRL_FOLDEVTENA_Pos
 21

	)

729 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

731 
	#DWT_CTRL_LSUEVTENA_Pos
 20

	)

732 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

734 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19

	)

735 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

737 
	#DWT_CTRL_EXCEVTENA_Pos
 18

	)

738 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

740 
	#DWT_CTRL_CPIEVTENA_Pos
 17

	)

741 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

743 
	#DWT_CTRL_EXCTRCENA_Pos
 16

	)

744 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

746 
	#DWT_CTRL_PCSAMPLENA_Pos
 12

	)

747 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

749 
	#DWT_CTRL_SYNCTAP_Pos
 10

	)

750 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

752 
	#DWT_CTRL_CYCTAP_Pos
 9

	)

753 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

755 
	#DWT_CTRL_POSTINIT_Pos
 5

	)

756 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

758 
	#DWT_CTRL_POSTPRESET_Pos
 1

	)

759 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

761 
	#DWT_CTRL_CYCCNTENA_Pos
 0

	)

762 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCCNTENA_Pos
Ë

	)

765 
	#DWT_CPICNT_CPICNT_Pos
 0

	)

766 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL << 
DWT_CPICNT_CPICNT_Pos
Ë

	)

769 
	#DWT_EXCCNT_EXCCNT_Pos
 0

	)

770 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL << 
DWT_EXCCNT_EXCCNT_Pos
Ë

	)

773 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0

	)

774 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL << 
DWT_SLEEPCNT_SLEEPCNT_Pos
Ë

	)

777 
	#DWT_LSUCNT_LSUCNT_Pos
 0

	)

778 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL << 
DWT_LSUCNT_LSUCNT_Pos
Ë

	)

781 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0

	)

782 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL << 
DWT_FOLDCNT_FOLDCNT_Pos
Ë

	)

785 
	#DWT_MASK_MASK_Pos
 0

	)

786 
	#DWT_MASK_MASK_Msk
 (0x1FUL << 
DWT_MASK_MASK_Pos
Ë

	)

789 
	#DWT_FUNCTION_MATCHED_Pos
 24

	)

790 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

792 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16

	)

793 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

795 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12

	)

796 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

798 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10

	)

799 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

801 
	#DWT_FUNCTION_LNK1ENA_Pos
 9

	)

802 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

804 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8

	)

805 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

807 
	#DWT_FUNCTION_CYCMATCH_Pos
 7

	)

808 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

810 
	#DWT_FUNCTION_EMITRANGE_Pos
 5

	)

811 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

813 
	#DWT_FUNCTION_FUNCTION_Pos
 0

	)

814 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL << 
DWT_FUNCTION_FUNCTION_Pos
Ë

	)

829 
__IO
 
uöt32_t
 
	mSSPSR
;

830 
__IO
 
uöt32_t
 
	mCSPSR
;

831 
uöt32_t
 
	mRESERVED0
[2];

832 
__IO
 
uöt32_t
 
	mACPR
;

833 
uöt32_t
 
	mRESERVED1
[55];

834 
__IO
 
uöt32_t
 
	mSPPR
;

835 
uöt32_t
 
	mRESERVED2
[131];

836 
__I
 
uöt32_t
 
	mFFSR
;

837 
__IO
 
uöt32_t
 
	mFFCR
;

838 
__I
 
uöt32_t
 
	mFSCR
;

839 
uöt32_t
 
	mRESERVED3
[759];

840 
__I
 
uöt32_t
 
	mTRIGGER
;

841 
__I
 
uöt32_t
 
	mFIFO0
;

842 
__I
 
uöt32_t
 
	mITATBCTR2
;

843 
uöt32_t
 
	mRESERVED4
[1];

844 
__I
 
uöt32_t
 
	mITATBCTR0
;

845 
__I
 
uöt32_t
 
	mFIFO1
;

846 
__IO
 
uöt32_t
 
	mITCTRL
;

847 
uöt32_t
 
	mRESERVED5
[39];

848 
__IO
 
uöt32_t
 
	mCLAIMSET
;

849 
__IO
 
uöt32_t
 
	mCLAIMCLR
;

850 
uöt32_t
 
	mRESERVED7
[8];

851 
__I
 
uöt32_t
 
	mDEVID
;

852 
__I
 
uöt32_t
 
	mDEVTYPE
;

853 } 
	tTPI_Ty≥
;

856 
	#TPI_ACPR_PRESCALER_Pos
 0

	)

857 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL << 
TPI_ACPR_PRESCALER_Pos
Ë

	)

860 
	#TPI_SPPR_TXMODE_Pos
 0

	)

861 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL << 
TPI_SPPR_TXMODE_Pos
Ë

	)

864 
	#TPI_FFSR_FtN⁄St›_Pos
 3

	)

865 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

867 
	#TPI_FFSR_TCPª£¡_Pos
 2

	)

868 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

870 
	#TPI_FFSR_FtSt›≥d_Pos
 1

	)

871 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

873 
	#TPI_FFSR_FlInProg_Pos
 0

	)

874 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL << 
TPI_FFSR_FlInProg_Pos
Ë

	)

877 
	#TPI_FFCR_TrigIn_Pos
 8

	)

878 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

880 
	#TPI_FFCR_EnFC⁄t_Pos
 1

	)

881 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

884 
	#TPI_TRIGGER_TRIGGER_Pos
 0

	)

885 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL << 
TPI_TRIGGER_TRIGGER_Pos
Ë

	)

888 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29

	)

889 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

891 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27

	)

892 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

894 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26

	)

895 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

897 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24

	)

898 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

900 
	#TPI_FIFO0_ETM2_Pos
 16

	)

901 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

903 
	#TPI_FIFO0_ETM1_Pos
 8

	)

904 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

906 
	#TPI_FIFO0_ETM0_Pos
 0

	)

907 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL << 
TPI_FIFO0_ETM0_Pos
Ë

	)

910 
	#TPI_ITATBCTR2_ATREADY_Pos
 0

	)

911 
	#TPI_ITATBCTR2_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR2_ATREADY_Pos
Ë

	)

914 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29

	)

915 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

917 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27

	)

918 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

920 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26

	)

921 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x3UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

923 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24

	)

924 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

926 
	#TPI_FIFO1_ITM2_Pos
 16

	)

927 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

929 
	#TPI_FIFO1_ITM1_Pos
 8

	)

930 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

932 
	#TPI_FIFO1_ITM0_Pos
 0

	)

933 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL << 
TPI_FIFO1_ITM0_Pos
Ë

	)

936 
	#TPI_ITATBCTR0_ATREADY_Pos
 0

	)

937 
	#TPI_ITATBCTR0_ATREADY_Msk
 (0x1UL << 
TPI_ITATBCTR0_ATREADY_Pos
Ë

	)

940 
	#TPI_ITCTRL_Mode_Pos
 0

	)

941 
	#TPI_ITCTRL_Mode_Msk
 (0x1UL << 
TPI_ITCTRL_Mode_Pos
Ë

	)

944 
	#TPI_DEVID_NRZVALID_Pos
 11

	)

945 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

947 
	#TPI_DEVID_MANCVALID_Pos
 10

	)

948 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

950 
	#TPI_DEVID_PTINVALID_Pos
 9

	)

951 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

953 
	#TPI_DEVID_MöBufSz_Pos
 6

	)

954 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

956 
	#TPI_DEVID_AsynClkIn_Pos
 5

	)

957 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

959 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0

	)

960 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL << 
TPI_DEVID_NrTø˚I≈ut_Pos
Ë

	)

963 
	#TPI_DEVTYPE_SubTy≥_Pos
 0

	)

964 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL << 
TPI_DEVTYPE_SubTy≥_Pos
Ë

	)

966 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 4

	)

967 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

972 #i‡(
__MPU_PRESENT
 == 1)

983 
__I
 
uöt32_t
 
	mTYPE
;

984 
__IO
 
uöt32_t
 
	mCTRL
;

985 
__IO
 
uöt32_t
 
	mRNR
;

986 
__IO
 
uöt32_t
 
	mRBAR
;

987 
__IO
 
uöt32_t
 
	mRASR
;

988 
__IO
 
uöt32_t
 
	mRBAR_A1
;

989 
__IO
 
uöt32_t
 
	mRASR_A1
;

990 
__IO
 
uöt32_t
 
	mRBAR_A2
;

991 
__IO
 
uöt32_t
 
	mRASR_A2
;

992 
__IO
 
uöt32_t
 
	mRBAR_A3
;

993 
__IO
 
uöt32_t
 
	mRASR_A3
;

994 } 
	tMPU_Ty≥
;

997 
	#MPU_TYPE_IREGION_Pos
 16

	)

998 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1000 
	#MPU_TYPE_DREGION_Pos
 8

	)

1001 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1003 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

1004 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

1007 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

1008 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1010 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

1011 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1013 
	#MPU_CTRL_ENABLE_Pos
 0

	)

1014 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

1017 
	#MPU_RNR_REGION_Pos
 0

	)

1018 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

1021 
	#MPU_RBAR_ADDR_Pos
 5

	)

1022 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1024 
	#MPU_RBAR_VALID_Pos
 4

	)

1025 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1027 
	#MPU_RBAR_REGION_Pos
 0

	)

1028 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

1031 
	#MPU_RASR_ATTRS_Pos
 16

	)

1032 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1034 
	#MPU_RASR_SRD_Pos
 8

	)

1035 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1037 
	#MPU_RASR_SIZE_Pos
 1

	)

1038 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1040 
	#MPU_RASR_ENABLE_Pos
 0

	)

1041 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

1057 
__IO
 
uöt32_t
 
	mDHCSR
;

1058 
__O
 
uöt32_t
 
	mDCRSR
;

1059 
__IO
 
uöt32_t
 
	mDCRDR
;

1060 
__IO
 
uöt32_t
 
	mDEMCR
;

1061 } 
	tC‹eDebug_Ty≥
;

1064 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16

	)

1065 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1067 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25

	)

1068 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1070 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

1071 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1073 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19

	)

1074 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1076 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18

	)

1077 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1079 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17

	)

1080 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1082 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16

	)

1083 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1085 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

1086 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1088 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3

	)

1089 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1091 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2

	)

1092 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1094 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1

	)

1095 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1097 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

1098 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
C‹eDebug_DHCSR_C_DEBUGEN_Pos
Ë

	)

1101 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16

	)

1102 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1104 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0

	)

1105 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
C‹eDebug_DCRSR_REGSEL_Pos
Ë

	)

1108 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24

	)

1109 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1111 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19

	)

1112 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1114 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18

	)

1115 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1117 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17

	)

1118 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1120 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16

	)

1121 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1123 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10

	)

1124 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1126 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9

	)

1127 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1129 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8

	)

1130 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1132 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7

	)

1133 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1135 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6

	)

1136 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1138 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

1139 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1141 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4

	)

1142 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1144 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0

	)

1145 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CORERESET_Pos
Ë

	)

1157 
	#SCS_BASE
 (0xE000E000ULË

	)

1158 
	#ITM_BASE
 (0xE0000000ULË

	)

1159 
	#DWT_BASE
 (0xE0001000ULË

	)

1160 
	#TPI_BASE
 (0xE0040000ULË

	)

1161 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1162 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1163 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1164 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1166 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1167 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1168 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1169 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1170 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1171 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1172 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1173 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1175 #i‡(
__MPU_PRESENT
 == 1)

1176 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1177 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1214 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1216 
uöt32_t
 
ªg_vÆue
;

1217 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07);

1219 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1220 
ªg_vÆue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1221 
ªg_vÆue
 = (reg_value |

1222 ((
uöt32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1223 (
Pri‹ôyGroupTmp
 << 8));

1224 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1225 
	}
}

1234 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôyGroupög
()

1236  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
);

1237 
	}
}

1246 
__STATIC_INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1248 
NVIC
->
ISER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1249 
	}
}

1258 
__STATIC_INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1260 
NVIC
->
ICER
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1261 
	}
}

1274 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1276 ((
uöt32_t
Ë((
NVIC
->
ISPR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1277 
	}
}

1286 
__STATIC_INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1288 
NVIC
->
ISPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1289 
	}
}

1298 
__STATIC_INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1300 
NVIC
->
ICPR
[((
uöt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1301 
	}
}

1313 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1315 ((
uöt32_t
)((
NVIC
->
IABR
[(uöt32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1316 
	}
}

1328 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1330 if(
IRQn
 < 0) {

1331 
SCB
->
SHP
[((
uöt32_t
)(
IRQn
Ë& 0xF)-4] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1333 
NVIC
->
IP
[(
uöt32_t
)(
IRQn
)] = ((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1334 
	}
}

1348 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1351 if(
IRQn
 < 0) {

1352 ((
uöt32_t
)(
SCB
->
SHP
[((uöt32_t)(
IRQn
Ë& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1354 ((
uöt32_t
)(
NVIC
->
IP
[(uöt32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1355 
	}
}

1370 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_EncodePri‹ôy
 (
uöt32_t
 
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1372 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1373 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1374 
uöt32_t
 
SubPri‹ôyBôs
;

1376 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1377 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1380 ((
Pªem±Pri‹ôy
 & ((1 << (
Pªem±Pri‹ôyBôs
)Ë- 1)Ë<< 
SubPri‹ôyBôs
) |

1381 ((
SubPri‹ôy
 & ((1 << (
SubPri‹ôyBôs
 )) - 1)))

1383 
	}
}

1398 
__STATIC_INLINE
 
	$NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* 
pPªem±Pri‹ôy
, uöt32_t* 
pSubPri‹ôy
)

1400 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & 0x07);

1401 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1402 
uöt32_t
 
SubPri‹ôyBôs
;

1404 
Pªem±Pri‹ôyBôs
 = ((7 - 
Pri‹ôyGroupTmp
Ë> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1405 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1407 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& ((1 << (
Pªem±Pri‹ôyBôs
)) - 1);

1408 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & ((1 << (
SubPri‹ôyBôs
 )) - 1);

1409 
	}
}

1416 
__STATIC_INLINE
 
	$NVIC_Sy°emRe£t
()

1418 
	`__DSB
();

1420 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1421 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1422 
SCB_AIRCR_SYSRESETREQ_Msk
);

1423 
	`__DSB
();

1425 
	}
}

1438 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

1455 
__STATIC_INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

1457 i‡(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1459 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1460 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1461 
SysTick
->
VAL
 = 0;

1462 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1463 
SysTick_CTRL_TICKINT_Msk
 |

1464 
SysTick_CTRL_ENABLE_Msk
;

1466 
	}
}

1481 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

1482 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1495 
__STATIC_INLINE
 
uöt32_t
 
	$ITM_SídCh¨
 (
uöt32_t
 
ch
)

1497 i‡((
ITM
->
TCR
 & 
ITM_TCR_ITMENA_Msk
) &&

1498 (
ITM
->
TER
 & (1UL << 0) ) )

1500 
ITM
->
PORT
[0].
u32
 == 0);

1501 
ITM
->
PORT
[0].
u8
 = (
uöt8_t
Ë
ch
;

1503  (
ch
);

1504 
	}
}

1514 
__STATIC_INLINE
 
öt32_t
 
	$ITM_Re˚iveCh¨
 () {

1515 
öt32_t
 
ch
 = -1;

1517 i‡(
ITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
) {

1518 
ch
 = 
ITM_RxBuf„r
;

1519 
ITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

1522  (
ch
);

1523 
	}
}

1533 
__STATIC_INLINE
 
öt32_t
 
	$ITM_CheckCh¨
 () {

1535 i‡(
ITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
) {

1540 
	}
}

1548 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis\core_cmFunc.h

24 #i‚de‡
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

50 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

52 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

53 (
__ªgC⁄åﬁ
);

54 
	}
}

63 
__STATIC_INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

65 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

66 
__ªgC⁄åﬁ
 = 
c⁄åﬁ
;

67 
	}
}

76 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IPSR
()

78 
uöt32_t
 
__ªgIPSR
 
	`__ASM
("ipsr");

79 (
__ªgIPSR
);

80 
	}
}

89 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_APSR
()

91 
uöt32_t
 
__ªgAPSR
 
	`__ASM
("apsr");

92 (
__ªgAPSR
);

93 
	}
}

102 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_xPSR
()

104 
uöt32_t
 
__ªgXPSR
 
	`__ASM
("xpsr");

105 (
__ªgXPSR
);

106 
	}
}

115 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PSP
()

117 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

118 (
__ªgPro˚ssSèckPoöãr
);

119 
	}
}

128 
__STATIC_INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

130 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

131 
__ªgPro˚ssSèckPoöãr
 = 
t›OfProcSèck
;

132 
	}
}

141 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_MSP
()

143 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

144 (
__ªgMaöSèckPoöãr
);

145 
	}
}

154 
__STATIC_INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

156 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

157 
__ªgMaöSèckPoöãr
 = 
t›OfMaöSèck
;

158 
	}
}

167 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

169 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

170 (
__ªgPriMask
);

171 
	}
}

180 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

182 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

183 
__ªgPriMask
 = (
¥iMask
);

184 
	}
}

187 #i‡ (
__CORTEX_M
 >= 0x03)

194 
	#__íabÀ_Áu…_úq
 
__íabÀ_fiq


	)

202 
	#__dißbÀ_Áu…_úq
 
__dißbÀ_fiq


	)

211 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

213 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

214 (
__ªgBa£Pri
);

215 
	}
}

224 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
ba£Pri
)

226 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

227 
__ªgBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

239 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

240 (
__ªgFau…Mask
);

241 
	}
}

250 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

252 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

253 
__ªgFau…Mask
 = (
Áu…Mask
 & (
uöt32_t
)1);

254 
	}
}

259 #i‡ (
__CORTEX_M
 == 0x04)

267 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

269 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

270 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

271 (
__ªgÂs¸
);

275 
	}
}

284 
__STATIC_INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

286 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

287 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

288 
__ªgÂs¸
 = (
Âs¸
);

290 
	}
}

295 #ñi‡
deföed
 ( 
__ICCARM__
 )

298 
	~<cmsis_ür.h
>

301 #ñi‡
deföed
 ( 
__TMS470__
 )

304 
	~<cmsis_ccs.h
>

307 #ñi‡
deföed
 ( 
__GNUC__
 )

315 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__íabÀ_úq
()

317 
__ASM
 volatile ("cpsie i");

318 
	}
}

326 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__dißbÀ_úq
()

328 
__ASM
 volatile ("cpsid i");

329 
	}
}

338 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

340 
uöt32_t
 
ªsu…
;

342 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ" : "Ù" (
ªsu…
) );

343 (
ªsu…
);

344 
	}
}

353 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

355 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ, %0" : : "r" (
c⁄åﬁ
) );

356 
	}
}

365 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_IPSR
()

367 
uöt32_t
 
ªsu…
;

369 
__ASM
 vﬁ©ûê("MRS %0, ip§" : "Ù" (
ªsu…
) );

370 (
ªsu…
);

371 
	}
}

380 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_APSR
()

382 
uöt32_t
 
ªsu…
;

384 
__ASM
 vﬁ©ûê("MRS %0,áp§" : "Ù" (
ªsu…
) );

385 (
ªsu…
);

386 
	}
}

395 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_xPSR
()

397 
uöt32_t
 
ªsu…
;

399 
__ASM
 vﬁ©ûê("MRS %0, xp§" : "Ù" (
ªsu…
) );

400 (
ªsu…
);

401 
	}
}

410 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PSP
()

412 
uöt32_t
 
ªsu…
;

414 
__ASM
 vﬁ©ûê("MRS %0,Ö•\n" : "Ù" (
ªsu…
) );

415 (
ªsu…
);

416 
	}
}

425 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

427 
__ASM
 vﬁ©ûê("MSRÖ•, %0\n" : : "r" (
t›OfProcSèck
) );

428 
	}
}

437 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_MSP
()

439 
uöt32_t
 
ªsu…
;

441 
__ASM
 vﬁ©ûê("MRS %0, m•\n" : "Ù" (
ªsu…
) );

442 (
ªsu…
);

443 
	}
}

452 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

454 
__ASM
 vﬁ©ûê("MSR m•, %0\n" : : "r" (
t›OfMaöSèck
) );

455 
	}
}

464 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

466 
uöt32_t
 
ªsu…
;

468 
__ASM
 vﬁ©ûê("MRS %0,Örimask" : "Ù" (
ªsu…
) );

469 (
ªsu…
);

470 
	}
}

479 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

481 
__ASM
 vﬁ©ûê("MSRÖrimask, %0" : : "r" (
¥iMask
) );

482 
	}
}

485 #i‡ (
__CORTEX_M
 >= 0x03)

492 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__íabÀ_Áu…_úq
()

494 
__ASM
 volatile ("cpsie f");

495 
	}
}

503 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__dißbÀ_Áu…_úq
()

505 
__ASM
 volatile ("cpsid f");

506 
	}
}

515 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

517 
uöt32_t
 
ªsu…
;

519 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i_max" : "Ù" (
ªsu…
) );

520 (
ªsu…
);

521 
	}
}

530 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
vÆue
)

532 
__ASM
 vﬁ©ûê("MSR ba£¥i, %0" : : "r" (
vÆue
) );

533 
	}
}

542 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

544 
uöt32_t
 
ªsu…
;

546 
__ASM
 vﬁ©ûê("MRS %0, fau…mask" : "Ù" (
ªsu…
) );

547 (
ªsu…
);

548 
	}
}

557 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

559 
__ASM
 vﬁ©ûê("MSR fau…mask, %0" : : "r" (
Áu…Mask
) );

560 
	}
}

565 #i‡ (
__CORTEX_M
 == 0x04)

573 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

575 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

576 
uöt32_t
 
ªsu…
;

578 
__ASM
 vﬁ©ûê("VMRS %0, fps¸" : "Ù" (
ªsu…
) );

579 (
ªsu…
);

583 
	}
}

592 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

594 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

595 
__ASM
 vﬁ©ûê("VMSR fps¸, %0" : : "r" (
Âs¸
) );

597 
	}
}

602 #ñi‡
deföed
 ( 
__TASKING__
 )

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis\core_cmInstr.h

24 #i‚de‡
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n›


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w„


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(Ë
	`__isb
(0xF)

	)

86 
	#__DSB
(Ë
	`__dsb
(0xF)

	)

94 
	#__DMB
(Ë
	`__dmb
(0xF)

	)

104 
	#__REV
 
__ªv


	)

114 
__©åibuã__
((
£˘i⁄
(".ªv16_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

116 
ªv16
 
r0
,Ñ0

117 
bx
 
Ã


118 
	}
}

128 
__©åibuã__
((
£˘i⁄
(".ªvsh_ãxt"))Ë
__STATIC_INLINE
 
__ASM
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

130 
ªvsh
 
r0
,Ñ0

131 
bx
 
Ã


132 
	}
}

143 
	#__ROR
 
__r‹


	)

146 #i‡ (
__CORTEX_M
 >= 0x03)

155 
	#__RBIT
 
__rbô


	)

165 
	#__LDREXB
(
±r
Ë((
uöt8_t
 ) 
	`__ldªx
’å))

	)

175 
	#__LDREXH
(
±r
Ë((
uöt16_t
Ë
	`__ldªx
’å))

	)

185 
	#__LDREXW
(
±r
Ë((
uöt32_t
 ) 
	`__ldªx
’å))

	)

197 
	#__STREXB
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

209 
	#__STREXH
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

221 
	#__STREXW
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

229 
	#__CLREX
 
__˛ªx


	)

240 
	#__SSAT
 
__sßt


	)

251 
	#__USAT
 
__ußt


	)

261 
	#__CLZ
 
__˛z


	)

267 #ñi‡
deföed
 ( 
__ICCARM__
 )

270 
	~<cmsis_ür.h
>

273 #ñi‡
deföed
 ( 
__TMS470__
 )

276 
	~<cmsis_ccs.h
>

279 #ñi‡
deföed
 ( 
__GNUC__
 )

286 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__NOP
()

288 
__ASM
 volatile ("nop");

289 
	}
}

297 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__WFI
()

299 
__ASM
 volatile ("wfi");

300 
	}
}

308 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__WFE
()

310 
__ASM
 volatile ("wfe");

311 
	}
}

318 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__SEV
()

320 
__ASM
 volatile ("sev");

321 
	}
}

330 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__ISB
()

332 
__ASM
 volatile ("isb");

333 
	}
}

341 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__DSB
()

343 
__ASM
 volatile ("dsb");

344 
	}
}

352 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__DMB
()

354 
__ASM
 volatile ("dmb");

355 
	}
}

365 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__REV
(
uöt32_t
 
vÆue
)

367 
uöt32_t
 
ªsu…
;

369 
__ASM
 vﬁ©ûê("ªv %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

370 (
ªsu…
);

371 
	}
}

381 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

383 
uöt32_t
 
ªsu…
;

385 
__ASM
 vﬁ©ûê("ªv16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

386 (
ªsu…
);

387 
	}
}

397 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

399 
uöt32_t
 
ªsu…
;

401 
__ASM
 vﬁ©ûê("ªvsh %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

402 (
ªsu…
);

403 
	}
}

414 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__ROR
(
uöt32_t
 
›1
, uöt32_à
›2
)

417 
__ASM
 vﬁ©ûê("r‹ %0, %0, %1" : "+r" (
›1
Ë: "r" (
›2
) );

418 (
›1
);

419 
	}
}

422 #i‡ (
__CORTEX_M
 >= 0x03)

431 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

433 
uöt32_t
 
ªsu…
;

435 
__ASM
 vﬁ©ûê("rbô %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

436 (
ªsu…
);

437 
	}
}

447 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt8_t
 
	$__LDREXB
(vﬁ©ûê
uöt8_t
 *
addr
)

449 
uöt8_t
 
ªsu…
;

451 
__ASM
 vﬁ©ûê("ldªxb %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

452 (
ªsu…
);

453 
	}
}

463 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt16_t
 
	$__LDREXH
(vﬁ©ûê
uöt16_t
 *
addr
)

465 
uöt16_t
 
ªsu…
;

467 
__ASM
 vﬁ©ûê("ldªxh %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

468 (
ªsu…
);

469 
	}
}

479 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__LDREXW
(vﬁ©ûê
uöt32_t
 *
addr
)

481 
uöt32_t
 
ªsu…
;

483 
__ASM
 vﬁ©ûê("ldªx %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

484 (
ªsu…
);

485 
	}
}

497 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

499 
uöt32_t
 
ªsu…
;

501 
__ASM
 vﬁ©ûê("°ªxb %0, %2, [%1]" : "=&r" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

502 (
ªsu…
);

503 
	}
}

515 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

517 
uöt32_t
 
ªsu…
;

519 
__ASM
 vﬁ©ûê("°ªxh %0, %2, [%1]" : "=&r" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

520 (
ªsu…
);

521 
	}
}

533 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt32_t
 
	$__STREXW
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

535 
uöt32_t
 
ªsu…
;

537 
__ASM
 vﬁ©ûê("°ªx %0, %2, [%1]" : "=&r" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

538 (
ªsu…
);

539 
	}
}

547 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
	$__CLREX
()

549 
__ASM
 volatile ("clrex");

550 
	}
}

561 
	#__SSAT
(
ARG1
,
ARG2
) \

563 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

564 
	`__ASM
 ("sßà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

565 
__RES
; \

566 })

	)

577 
	#__USAT
(
ARG1
,
ARG2
) \

579 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

580 
	`__ASM
 ("ußà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

581 
__RES
; \

582 })

	)

592 
__©åibuã__
––
Æways_ölöe
 ) ) 
__STATIC_INLINE
 
uöt8_t
 
	$__CLZ
(
uöt32_t
 
vÆue
)

594 
uöt8_t
 
ªsu…
;

596 
__ASM
 vﬁ©ûê("˛z %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

597 (
ªsu…
);

598 
	}
}

605 #ñi‡
deföed
 ( 
__TASKING__
 )

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\startup\startup_stm32f10x_hd.S

32 .
sy¡ax
 
	gunifõd


33 .
¨ch
 
	g¨mv7
-
	gm


35 .
	g£˘i⁄
 .
	g°ack


36 .
	gÆign
 3

37 #ifde‡
__STACK_SIZE


38 .
equ
 
	gSèck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSèck_Size
, 0x400

42 .
globl
 
	g__SèckT›


43 .
globl
 
__SèckLimô


44 
	g__SèckLimô
:

45 .
•a˚
 
Sèck_Size


46 .
size
 
__SèckLimô
, . - __StackLimit

47 
	g__SèckT›
:

48 .
size
 
__SèckT›
, . - 
	g__SèckT›


50 .
	g£˘i⁄
 .
	ghóp


51 .
	gÆign
 3

52 #ifde‡
__HEAP_SIZE


53 .
equ
 
	gHóp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHóp_Size
, 0xC00

57 .
globl
 
	g__HópBa£


58 .
globl
 
__HópLimô


59 
	g__HópBa£
:

60 .
Hóp_Size


61 .
•a˚
 
Hóp_Size


62 .
ídif


63 .
size
 
__HópBa£
, . - __HeapBase

64 
	g__HópLimô
:

65 .
size
 
__HópLimô
, . - 
	g__HópLimô


67 .
	g£˘i⁄
 .
	gi§_ve˘‹


68 .
	gÆign
 2

69 .
globl
 
__i§_ve˘‹


70 
	g__i§_ve˘‹
:

71 .
__SèckT›


72 .
Re£t_H™dÀr


73 .
NMI_H™dÀr


74 .
H¨dFau…_H™dÀr


75 .
MemM™age_H™dÀr


76 .
BusFau…_H™dÀr


77 .
UßgeFau…_H™dÀr


82 .
SVC_H™dÀr


83 .
DebugM⁄_H™dÀr


85 .
PídSV_H™dÀr


86 .
SysTick_H™dÀr


89 .
WWDG_IRQH™dÀr


90 .
PVD_IRQH™dÀr


91 .
TAMPER_IRQH™dÀr


92 .
RTC_IRQH™dÀr


93 .
FLASH_IRQH™dÀr


94 .
RCC_IRQH™dÀr


95 .
EXTI0_IRQH™dÀr


96 .
EXTI1_IRQH™dÀr


97 .
EXTI2_IRQH™dÀr


98 .
EXTI3_IRQH™dÀr


99 .
EXTI4_IRQH™dÀr


100 .
DMA1_Ch™√l1_IRQH™dÀr


101 .
DMA1_Ch™√l2_IRQH™dÀr


102 .
DMA1_Ch™√l3_IRQH™dÀr


103 .
DMA1_Ch™√l4_IRQH™dÀr


104 .
DMA1_Ch™√l5_IRQH™dÀr


105 .
DMA1_Ch™√l6_IRQH™dÀr


106 .
DMA1_Ch™√l7_IRQH™dÀr


107 .
ADC1_2_IRQH™dÀr


108 .
USB_HP_CAN1_TX_IRQH™dÀr


109 .
USB_LP_CAN1_RX0_IRQH™dÀr


110 .
CAN1_RX1_IRQH™dÀr


111 .
CAN1_SCE_IRQH™dÀr


112 .
EXTI9_5_IRQH™dÀr


113 .
TIM1_BRK_IRQH™dÀr


114 .
TIM1_UP_IRQH™dÀr


115 .
TIM1_TRG_COM_IRQH™dÀr


116 .
TIM1_CC_IRQH™dÀr


117 .
TIM2_IRQH™dÀr


118 .
TIM3_IRQH™dÀr


119 .
TIM4_IRQH™dÀr


120 .
I2C1_EV_IRQH™dÀr


121 .
I2C1_ER_IRQH™dÀr


122 .
I2C2_EV_IRQH™dÀr


123 .
I2C2_ER_IRQH™dÀr


124 .
SPI1_IRQH™dÀr


125 .
SPI2_IRQH™dÀr


126 .
USART1_IRQH™dÀr


127 .
USART2_IRQH™dÀr


128 .
USART3_IRQH™dÀr


129 .
EXTI15_10_IRQH™dÀr


130 .
RTCAœrm_IRQH™dÀr


131 .
USBWakeUp_IRQH™dÀr


132 .
TIM8_BRK_IRQH™dÀr


133 .
TIM8_UP_IRQH™dÀr


134 .
TIM8_TRG_COM_IRQH™dÀr


135 .
TIM8_CC_IRQH™dÀr


136 .
ADC3_IRQH™dÀr


137 .
FSMC_IRQH™dÀr


138 .
SDIO_IRQH™dÀr


139 .
TIM5_IRQH™dÀr


140 .
SPI3_IRQH™dÀr


141 .
UART4_IRQH™dÀr


142 .
UART5_IRQH™dÀr


143 .
TIM6_IRQH™dÀr


144 .
TIM7_IRQH™dÀr


145 .
DMA2_Ch™√l1_IRQH™dÀr


146 .
DMA2_Ch™√l2_IRQH™dÀr


147 .
DMA2_Ch™√l3_IRQH™dÀr


148 .
DMA2_Ch™√l4_5_IRQH™dÀr


151 .
size
 
__i§_ve˘‹
, . - 
	g__i§_ve˘‹


153 .
	gãxt


154 .
	gthumb


155 .
	gthumb_func


156 .
	gÆign
 2

157 .
globl
 
	gRe£t_H™dÀr


158 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


159 
	gRe£t_H™dÀr
:

167 
ldr
 
r1
, =
__ëext


168 
ldr
 
r2
, =
__d©a_°¨t__


169 
ldr
 
r3
, =
__d©a_íd__


175 .
Êash_to_øm_lo›
:

176 
cmp
 
r2
, 
r3


177 
ôâ
 
…


178 
ldæt
 
	gr0
, [
r1
], #4

179 
°æt
 
	gr0
, [
r2
], #4

180 
	gb…
 .
	gÊash_to_øm_lo›


182 
subs
 
	gr3
, 
r2


183 
	gbÀ
 .
	gÊash_to_øm_lo›_íd


184 .
	gÊash_to_øm_lo›
:

185 
subs
 
r3
, #4

186 
ldr
 
	gr0
, [
r1
, 
r3
]

187 
°r
 
	gr0
, [
r2
, 
r3
]

188 
	gbgt
 .
	gÊash_to_øm_lo›


189 .
	gÊash_to_øm_lo›_íd
:

192 #i‚de‡
__NO_SYSTEM_INIT


193 
ldr
 
r0
, =
Sy°emInô


194 
blx
 
r0


197 
ldr
 
r0
, =
_°¨t


198 
bx
 
r0


199 .
poﬁ


200 .
size
 
Re£t_H™dÀr
, . - 
	gRe£t_H™dÀr


205 .
ma¸o
 
def_úq_h™dÀr
 
	gh™dÀr_«me


206 .
	gÆign
 1

207 .
	gthumb_func


208 .
	gwók
 \
	gh™dÀr_«me


209 .
	gty≥
 \
	gh™dÀr_«me
, %
	gfun˘i⁄


210 \
	gh™dÀr_«me
 :

211 
b
 .

212 .
size
 \
h™dÀr_«me
, . - \
	gh™dÀr_«me


213 .
ídm


215 
def_úq_h™dÀr
 
NMI_H™dÀr


216 
def_úq_h™dÀr
 
H¨dFau…_H™dÀr


217 
def_úq_h™dÀr
 
MemM™age_H™dÀr


218 
def_úq_h™dÀr
 
BusFau…_H™dÀr


219 
def_úq_h™dÀr
 
UßgeFau…_H™dÀr


220 
def_úq_h™dÀr
 
SVC_H™dÀr


221 
def_úq_h™dÀr
 
DebugM⁄_H™dÀr


222 
def_úq_h™dÀr
 
PídSV_H™dÀr


223 
def_úq_h™dÀr
 
SysTick_H™dÀr


224 
def_úq_h™dÀr
 
DeÁu…_H™dÀr


227 
def_úq_h™dÀr
 
WWDG_IRQH™dÀr


228 
def_úq_h™dÀr
 
PVD_IRQH™dÀr


229 
def_úq_h™dÀr
 
TAMPER_IRQH™dÀr


230 
def_úq_h™dÀr
 
RTC_IRQH™dÀr


231 
def_úq_h™dÀr
 
FLASH_IRQH™dÀr


232 
def_úq_h™dÀr
 
RCC_IRQH™dÀr


233 
def_úq_h™dÀr
 
EXTI0_IRQH™dÀr


234 
def_úq_h™dÀr
 
EXTI1_IRQH™dÀr


235 
def_úq_h™dÀr
 
EXTI2_IRQH™dÀr


236 
def_úq_h™dÀr
 
EXTI3_IRQH™dÀr


237 
def_úq_h™dÀr
 
EXTI4_IRQH™dÀr


238 
def_úq_h™dÀr
 
DMA1_Ch™√l1_IRQH™dÀr


239 
def_úq_h™dÀr
 
DMA1_Ch™√l2_IRQH™dÀr


240 
def_úq_h™dÀr
 
DMA1_Ch™√l3_IRQH™dÀr


241 
def_úq_h™dÀr
 
DMA1_Ch™√l4_IRQH™dÀr


242 
def_úq_h™dÀr
 
DMA1_Ch™√l5_IRQH™dÀr


243 
def_úq_h™dÀr
 
DMA1_Ch™√l6_IRQH™dÀr


244 
def_úq_h™dÀr
 
DMA1_Ch™√l7_IRQH™dÀr


245 
def_úq_h™dÀr
 
ADC1_2_IRQH™dÀr


246 
def_úq_h™dÀr
 
USB_HP_CAN1_TX_IRQH™dÀr


247 
def_úq_h™dÀr
 
USB_LP_CAN1_RX0_IRQH™dÀr


248 
def_úq_h™dÀr
 
CAN1_RX1_IRQH™dÀr


249 
def_úq_h™dÀr
 
CAN1_SCE_IRQH™dÀr


250 
def_úq_h™dÀr
 
EXTI9_5_IRQH™dÀr


251 
def_úq_h™dÀr
 
TIM1_BRK_IRQH™dÀr


252 
def_úq_h™dÀr
 
TIM1_UP_IRQH™dÀr


253 
def_úq_h™dÀr
 
TIM1_TRG_COM_IRQH™dÀr


254 
def_úq_h™dÀr
 
TIM1_CC_IRQH™dÀr


255 
def_úq_h™dÀr
 
TIM2_IRQH™dÀr


256 
def_úq_h™dÀr
 
TIM3_IRQH™dÀr


257 
def_úq_h™dÀr
 
TIM4_IRQH™dÀr


258 
def_úq_h™dÀr
 
I2C1_EV_IRQH™dÀr


259 
def_úq_h™dÀr
 
I2C1_ER_IRQH™dÀr


260 
def_úq_h™dÀr
 
I2C2_EV_IRQH™dÀr


261 
def_úq_h™dÀr
 
I2C2_ER_IRQH™dÀr


262 
def_úq_h™dÀr
 
SPI1_IRQH™dÀr


263 
def_úq_h™dÀr
 
SPI2_IRQH™dÀr


264 
def_úq_h™dÀr
 
USART1_IRQH™dÀr


265 
def_úq_h™dÀr
 
USART2_IRQH™dÀr


266 
def_úq_h™dÀr
 
USART3_IRQH™dÀr


267 
def_úq_h™dÀr
 
EXTI15_10_IRQH™dÀr


268 
def_úq_h™dÀr
 
RTCAœrm_IRQH™dÀr


269 
def_úq_h™dÀr
 
USBWakeUp_IRQH™dÀr


270 
def_úq_h™dÀr
 
TIM8_BRK_IRQH™dÀr


271 
def_úq_h™dÀr
 
TIM8_UP_IRQH™dÀr


272 
def_úq_h™dÀr
 
TIM8_TRG_COM_IRQH™dÀr


273 
def_úq_h™dÀr
 
TIM8_CC_IRQH™dÀr


274 
def_úq_h™dÀr
 
ADC3_IRQH™dÀr


275 
def_úq_h™dÀr
 
FSMC_IRQH™dÀr


276 
def_úq_h™dÀr
 
SDIO_IRQH™dÀr


277 
def_úq_h™dÀr
 
TIM5_IRQH™dÀr


278 
def_úq_h™dÀr
 
SPI3_IRQH™dÀr


279 
def_úq_h™dÀr
 
UART4_IRQH™dÀr


280 
def_úq_h™dÀr
 
UART5_IRQH™dÀr


281 
def_úq_h™dÀr
 
TIM6_IRQH™dÀr


282 
def_úq_h™dÀr
 
TIM7_IRQH™dÀr


283 
def_úq_h™dÀr
 
DMA2_Ch™√l1_IRQH™dÀr


284 
def_úq_h™dÀr
 
DMA2_Ch™√l2_IRQH™dÀr


285 
def_úq_h™dÀr
 
DMA2_Ch™√l3_IRQH™dÀr


286 
def_úq_h™dÀr
 
	gDMA2_Ch™√l4_5_IRQH™dÀr


289 .
	gíd


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\startup\startup_stm32f10x_md.S

32 .
sy¡ax
 
	gunifõd


33 .
¨ch
 
	g¨mv7
-
	gm


35 .
	g£˘i⁄
 .
	g°ack


36 .
	gÆign
 3

37 #ifde‡
__STACK_SIZE


38 .
equ
 
	gSèck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSèck_Size
, 0x400

42 .
globl
 
	g__SèckT›


43 .
globl
 
__SèckLimô


44 
	g__SèckLimô
:

45 .
•a˚
 
Sèck_Size


46 .
size
 
__SèckLimô
, . - __StackLimit

47 
	g__SèckT›
:

48 .
size
 
__SèckT›
, . - 
	g__SèckT›


50 .
	g£˘i⁄
 .
	ghóp


51 .
	gÆign
 3

52 #ifde‡
__HEAP_SIZE


53 .
equ
 
	gHóp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHóp_Size
, 0xC00

57 .
globl
 
	g__HópBa£


58 .
globl
 
__HópLimô


59 
	g__HópBa£
:

60 .
Hóp_Size


61 .
•a˚
 
Hóp_Size


62 .
ídif


63 .
size
 
__HópBa£
, . - __HeapBase

64 
	g__HópLimô
:

65 .
size
 
__HópLimô
, . - 
	g__HópLimô


67 .
	g£˘i⁄
 .
	gi§_ve˘‹


68 .
	gÆign
 2

69 .
globl
 
__i§_ve˘‹


70 
	g__i§_ve˘‹
:

71 .
__SèckT›


72 .
Re£t_H™dÀr


73 .
NMI_H™dÀr


74 .
H¨dFau…_H™dÀr


75 .
MemM™age_H™dÀr


76 .
BusFau…_H™dÀr


77 .
UßgeFau…_H™dÀr


82 .
SVC_H™dÀr


83 .
DebugM⁄_H™dÀr


85 .
PídSV_H™dÀr


86 .
SysTick_H™dÀr


89 .
WWDG_IRQH™dÀr


90 .
PVD_IRQH™dÀr


91 .
TAMPER_IRQH™dÀr


92 .
RTC_IRQH™dÀr


93 .
FLASH_IRQH™dÀr


94 .
RCC_IRQH™dÀr


95 .
EXTI0_IRQH™dÀr


96 .
EXTI1_IRQH™dÀr


97 .
EXTI2_IRQH™dÀr


98 .
EXTI3_IRQH™dÀr


99 .
EXTI4_IRQH™dÀr


100 .
DMA1_Ch™√l1_IRQH™dÀr


101 .
DMA1_Ch™√l2_IRQH™dÀr


102 .
DMA1_Ch™√l3_IRQH™dÀr


103 .
DMA1_Ch™√l4_IRQH™dÀr


104 .
DMA1_Ch™√l5_IRQH™dÀr


105 .
DMA1_Ch™√l6_IRQH™dÀr


106 .
DMA1_Ch™√l7_IRQH™dÀr


107 .
ADC1_2_IRQH™dÀr


108 .
USB_HP_CAN1_TX_IRQH™dÀr


109 .
USB_LP_CAN1_RX0_IRQH™dÀr


110 .
CAN1_RX1_IRQH™dÀr


111 .
CAN1_SCE_IRQH™dÀr


112 .
EXTI9_5_IRQH™dÀr


113 .
TIM1_BRK_IRQH™dÀr


114 .
TIM1_UP_IRQH™dÀr


115 .
TIM1_TRG_COM_IRQH™dÀr


116 .
TIM1_CC_IRQH™dÀr


117 .
TIM2_IRQH™dÀr


118 .
TIM3_IRQH™dÀr


119 .
TIM4_IRQH™dÀr


120 .
I2C1_EV_IRQH™dÀr


121 .
I2C1_ER_IRQH™dÀr


122 .
I2C2_EV_IRQH™dÀr


123 .
I2C2_ER_IRQH™dÀr


124 .
SPI1_IRQH™dÀr


125 .
SPI2_IRQH™dÀr


126 .
USART1_IRQH™dÀr


127 .
USART2_IRQH™dÀr


128 .
USART3_IRQH™dÀr


129 .
EXTI15_10_IRQH™dÀr


130 .
RTCAœrm_IRQH™dÀr


131 .
USBWakeUp_IRQH™dÀr


133 .
size
 
__i§_ve˘‹
, . - 
	g__i§_ve˘‹


135 .
	gãxt


136 .
	gthumb


137 .
	gthumb_func


138 .
	gÆign
 2

139 .
globl
 
	gRe£t_H™dÀr


140 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


141 
	gRe£t_H™dÀr
:

149 
ldr
 
r1
, =
__ëext


150 
ldr
 
r2
, =
__d©a_°¨t__


151 
ldr
 
r3
, =
__d©a_íd__


157 .
Êash_to_øm_lo›
:

158 
cmp
 
r2
, 
r3


159 
ôâ
 
…


160 
ldæt
 
	gr0
, [
r1
], #4

161 
°æt
 
	gr0
, [
r2
], #4

162 
	gb…
 .
	gÊash_to_øm_lo›


164 
subs
 
	gr3
, 
r2


165 
	gbÀ
 .
	gÊash_to_øm_lo›_íd


166 .
	gÊash_to_øm_lo›
:

167 
subs
 
r3
, #4

168 
ldr
 
	gr0
, [
r1
, 
r3
]

169 
°r
 
	gr0
, [
r2
, 
r3
]

170 
	gbgt
 .
	gÊash_to_øm_lo›


171 .
	gÊash_to_øm_lo›_íd
:

174 #i‚de‡
__NO_SYSTEM_INIT


175 
ldr
 
r0
, =
Sy°emInô


176 
blx
 
r0


179 
ldr
 
r0
, =
_°¨t


180 
bx
 
r0


181 .
poﬁ


182 .
size
 
Re£t_H™dÀr
, . - 
	gRe£t_H™dÀr


187 .
ma¸o
 
def_úq_h™dÀr
 
	gh™dÀr_«me


188 .
	gÆign
 1

189 .
	gthumb_func


190 .
	gwók
 \
	gh™dÀr_«me


191 .
	gty≥
 \
	gh™dÀr_«me
, %
	gfun˘i⁄


192 \
	gh™dÀr_«me
 :

193 
b
 .

194 .
size
 \
h™dÀr_«me
, . - \
	gh™dÀr_«me


195 .
ídm


197 
def_úq_h™dÀr
 
NMI_H™dÀr


198 
def_úq_h™dÀr
 
H¨dFau…_H™dÀr


199 
def_úq_h™dÀr
 
MemM™age_H™dÀr


200 
def_úq_h™dÀr
 
BusFau…_H™dÀr


201 
def_úq_h™dÀr
 
UßgeFau…_H™dÀr


202 
def_úq_h™dÀr
 
SVC_H™dÀr


203 
def_úq_h™dÀr
 
DebugM⁄_H™dÀr


204 
def_úq_h™dÀr
 
PídSV_H™dÀr


205 
def_úq_h™dÀr
 
SysTick_H™dÀr


206 
def_úq_h™dÀr
 
DeÁu…_H™dÀr


209 
def_úq_h™dÀr
 
WWDG_IRQH™dÀr


210 
def_úq_h™dÀr
 
PVD_IRQH™dÀr


211 
def_úq_h™dÀr
 
TAMPER_IRQH™dÀr


212 
def_úq_h™dÀr
 
RTC_IRQH™dÀr


213 
def_úq_h™dÀr
 
FLASH_IRQH™dÀr


214 
def_úq_h™dÀr
 
RCC_IRQH™dÀr


215 
def_úq_h™dÀr
 
EXTI0_IRQH™dÀr


216 
def_úq_h™dÀr
 
EXTI1_IRQH™dÀr


217 
def_úq_h™dÀr
 
EXTI2_IRQH™dÀr


218 
def_úq_h™dÀr
 
EXTI3_IRQH™dÀr


219 
def_úq_h™dÀr
 
EXTI4_IRQH™dÀr


220 
def_úq_h™dÀr
 
DMA1_Ch™√l1_IRQH™dÀr


221 
def_úq_h™dÀr
 
DMA1_Ch™√l2_IRQH™dÀr


222 
def_úq_h™dÀr
 
DMA1_Ch™√l3_IRQH™dÀr


223 
def_úq_h™dÀr
 
DMA1_Ch™√l4_IRQH™dÀr


224 
def_úq_h™dÀr
 
DMA1_Ch™√l5_IRQH™dÀr


225 
def_úq_h™dÀr
 
DMA1_Ch™√l6_IRQH™dÀr


226 
def_úq_h™dÀr
 
DMA1_Ch™√l7_IRQH™dÀr


227 
def_úq_h™dÀr
 
ADC1_2_IRQH™dÀr


228 
def_úq_h™dÀr
 
USB_HP_CAN1_TX_IRQH™dÀr


229 
def_úq_h™dÀr
 
USB_LP_CAN1_RX0_IRQH™dÀr


230 
def_úq_h™dÀr
 
CAN1_RX1_IRQH™dÀr


231 
def_úq_h™dÀr
 
CAN1_SCE_IRQH™dÀr


232 
def_úq_h™dÀr
 
EXTI9_5_IRQH™dÀr


233 
def_úq_h™dÀr
 
TIM1_BRK_IRQH™dÀr


234 
def_úq_h™dÀr
 
TIM1_UP_IRQH™dÀr


235 
def_úq_h™dÀr
 
TIM1_TRG_COM_IRQH™dÀr


236 
def_úq_h™dÀr
 
TIM1_CC_IRQH™dÀr


237 
def_úq_h™dÀr
 
TIM2_IRQH™dÀr


238 
def_úq_h™dÀr
 
TIM3_IRQH™dÀr


239 
def_úq_h™dÀr
 
TIM4_IRQH™dÀr


240 
def_úq_h™dÀr
 
I2C1_EV_IRQH™dÀr


241 
def_úq_h™dÀr
 
I2C1_ER_IRQH™dÀr


242 
def_úq_h™dÀr
 
I2C2_EV_IRQH™dÀr


243 
def_úq_h™dÀr
 
I2C2_ER_IRQH™dÀr


244 
def_úq_h™dÀr
 
SPI1_IRQH™dÀr


245 
def_úq_h™dÀr
 
SPI2_IRQH™dÀr


246 
def_úq_h™dÀr
 
USART1_IRQH™dÀr


247 
def_úq_h™dÀr
 
USART2_IRQH™dÀr


248 
def_úq_h™dÀr
 
USART3_IRQH™dÀr


249 
def_úq_h™dÀr
 
EXTI15_10_IRQH™dÀr


250 
def_úq_h™dÀr
 
RTCAœrm_IRQH™dÀr


251 
def_úq_h™dÀr
 
	gUSBWakeUp_IRQH™dÀr


253 .
	gíd


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\stm32f10x.h

56 #i‚de‡
__STM32F10x_H


57 
	#__STM32F10x_H


	)

59 #ifde‡
__˝lu•lus


71 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD
Ë&& !deföed (
STM32F10X_HD_VL
Ë&& !deföed (
STM32F10X_XL
Ë&& !deföed (
STM32F10X_CL
)

101 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD
Ë&& !deföed (
STM32F10X_HD_VL
Ë&& !deföed (
STM32F10X_XL
Ë&& !deföed (
STM32F10X_CL
)

105 #i‡!
deföed
 (
USE_STDPERIPH_DRIVER
)

121 #i‡!
deföed
 
HSE_VALUE


122 #ifde‡
STM32F10X_CL


123 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

125 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

133 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

134 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x0500Ë

	)

137 #i‡!
deföed
 (
HSI_VALUE
)

138 
	#HSI_VALUE
 ((
uöt32_t
)8000000Ë

	)

144 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03Ë

	)

145 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x06Ë

	)

146 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x01Ë

	)

147 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00Ë

	)

148 
	#__STM32F10X_STDPERIPH_VERSION
 ((
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

149 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

150 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

151 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

	)

164 #ifde‡
STM32F10X_XL


165 
	#__MPU_PRESENT
 1

	)

167 
	#__MPU_PRESENT
 0

	)

169 
	#__CM3_REV
 0x0200

	)

170 
	#__NVIC_PRIO_BITS
 4

	)

171 
	#__Víd‹_SysTickC⁄fig
 0

	)

177 
	eIRQn


180 
N⁄MaskabÀI¡_IRQn
 = -14,

181 
Mem‹yM™agemít_IRQn
 = -12,

182 
BusFau…_IRQn
 = -11,

183 
UßgeFau…_IRQn
 = -10,

184 
SVCÆl_IRQn
 = -5,

185 
DebugM⁄ô‹_IRQn
 = -4,

186 
PídSV_IRQn
 = -2,

187 
SysTick_IRQn
 = -1,

190 
WWDG_IRQn
 = 0,

191 
PVD_IRQn
 = 1,

192 
TAMPER_IRQn
 = 2,

193 
RTC_IRQn
 = 3,

194 
FLASH_IRQn
 = 4,

195 
RCC_IRQn
 = 5,

196 
EXTI0_IRQn
 = 6,

197 
EXTI1_IRQn
 = 7,

198 
EXTI2_IRQn
 = 8,

199 
EXTI3_IRQn
 = 9,

200 
EXTI4_IRQn
 = 10,

201 
DMA1_Ch™√l1_IRQn
 = 11,

202 
DMA1_Ch™√l2_IRQn
 = 12,

203 
DMA1_Ch™√l3_IRQn
 = 13,

204 
DMA1_Ch™√l4_IRQn
 = 14,

205 
DMA1_Ch™√l5_IRQn
 = 15,

206 
DMA1_Ch™√l6_IRQn
 = 16,

207 
DMA1_Ch™√l7_IRQn
 = 17,

209 #ifde‡
STM32F10X_LD


210 
ADC1_2_IRQn
 = 18,

211 
USB_HP_CAN1_TX_IRQn
 = 19,

212 
USB_LP_CAN1_RX0_IRQn
 = 20,

213 
CAN1_RX1_IRQn
 = 21,

214 
CAN1_SCE_IRQn
 = 22,

215 
EXTI9_5_IRQn
 = 23,

216 
TIM1_BRK_IRQn
 = 24,

217 
TIM1_UP_IRQn
 = 25,

218 
TIM1_TRG_COM_IRQn
 = 26,

219 
TIM1_CC_IRQn
 = 27,

220 
TIM2_IRQn
 = 28,

221 
TIM3_IRQn
 = 29,

222 
I2C1_EV_IRQn
 = 31,

223 
I2C1_ER_IRQn
 = 32,

224 
SPI1_IRQn
 = 35,

225 
USART1_IRQn
 = 37,

226 
USART2_IRQn
 = 38,

227 
EXTI15_10_IRQn
 = 40,

228 
RTCAœrm_IRQn
 = 41,

229 
USBWakeUp_IRQn
 = 42

232 #ifde‡
STM32F10X_LD_VL


233 
ADC1_IRQn
 = 18,

234 
EXTI9_5_IRQn
 = 23,

235 
TIM1_BRK_TIM15_IRQn
 = 24,

236 
TIM1_UP_TIM16_IRQn
 = 25,

237 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

238 
TIM1_CC_IRQn
 = 27,

239 
TIM2_IRQn
 = 28,

240 
TIM3_IRQn
 = 29,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
SPI1_IRQn
 = 35,

244 
USART1_IRQn
 = 37,

245 
USART2_IRQn
 = 38,

246 
EXTI15_10_IRQn
 = 40,

247 
RTCAœrm_IRQn
 = 41,

248 
CEC_IRQn
 = 42,

249 
TIM6_DAC_IRQn
 = 54,

250 
TIM7_IRQn
 = 55

253 #ifde‡
STM32F10X_MD


254 
ADC1_2_IRQn
 = 18,

255 
USB_HP_CAN1_TX_IRQn
 = 19,

256 
USB_LP_CAN1_RX0_IRQn
 = 20,

257 
CAN1_RX1_IRQn
 = 21,

258 
CAN1_SCE_IRQn
 = 22,

259 
EXTI9_5_IRQn
 = 23,

260 
TIM1_BRK_IRQn
 = 24,

261 
TIM1_UP_IRQn
 = 25,

262 
TIM1_TRG_COM_IRQn
 = 26,

263 
TIM1_CC_IRQn
 = 27,

264 
TIM2_IRQn
 = 28,

265 
TIM3_IRQn
 = 29,

266 
TIM4_IRQn
 = 30,

267 
I2C1_EV_IRQn
 = 31,

268 
I2C1_ER_IRQn
 = 32,

269 
I2C2_EV_IRQn
 = 33,

270 
I2C2_ER_IRQn
 = 34,

271 
SPI1_IRQn
 = 35,

272 
SPI2_IRQn
 = 36,

273 
USART1_IRQn
 = 37,

274 
USART2_IRQn
 = 38,

275 
USART3_IRQn
 = 39,

276 
EXTI15_10_IRQn
 = 40,

277 
RTCAœrm_IRQn
 = 41,

278 
USBWakeUp_IRQn
 = 42

281 #ifde‡
STM32F10X_MD_VL


282 
ADC1_IRQn
 = 18,

283 
EXTI9_5_IRQn
 = 23,

284 
TIM1_BRK_TIM15_IRQn
 = 24,

285 
TIM1_UP_TIM16_IRQn
 = 25,

286 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

287 
TIM1_CC_IRQn
 = 27,

288 
TIM2_IRQn
 = 28,

289 
TIM3_IRQn
 = 29,

290 
TIM4_IRQn
 = 30,

291 
I2C1_EV_IRQn
 = 31,

292 
I2C1_ER_IRQn
 = 32,

293 
I2C2_EV_IRQn
 = 33,

294 
I2C2_ER_IRQn
 = 34,

295 
SPI1_IRQn
 = 35,

296 
SPI2_IRQn
 = 36,

297 
USART1_IRQn
 = 37,

298 
USART2_IRQn
 = 38,

299 
USART3_IRQn
 = 39,

300 
EXTI15_10_IRQn
 = 40,

301 
RTCAœrm_IRQn
 = 41,

302 
CEC_IRQn
 = 42,

303 
TIM6_DAC_IRQn
 = 54,

304 
TIM7_IRQn
 = 55

307 #ifde‡
STM32F10X_HD


308 
ADC1_2_IRQn
 = 18,

309 
USB_HP_CAN1_TX_IRQn
 = 19,

310 
USB_LP_CAN1_RX0_IRQn
 = 20,

311 
CAN1_RX1_IRQn
 = 21,

312 
CAN1_SCE_IRQn
 = 22,

313 
EXTI9_5_IRQn
 = 23,

314 
TIM1_BRK_IRQn
 = 24,

315 
TIM1_UP_IRQn
 = 25,

316 
TIM1_TRG_COM_IRQn
 = 26,

317 
TIM1_CC_IRQn
 = 27,

318 
TIM2_IRQn
 = 28,

319 
TIM3_IRQn
 = 29,

320 
TIM4_IRQn
 = 30,

321 
I2C1_EV_IRQn
 = 31,

322 
I2C1_ER_IRQn
 = 32,

323 
I2C2_EV_IRQn
 = 33,

324 
I2C2_ER_IRQn
 = 34,

325 
SPI1_IRQn
 = 35,

326 
SPI2_IRQn
 = 36,

327 
USART1_IRQn
 = 37,

328 
USART2_IRQn
 = 38,

329 
USART3_IRQn
 = 39,

330 
EXTI15_10_IRQn
 = 40,

331 
RTCAœrm_IRQn
 = 41,

332 
USBWakeUp_IRQn
 = 42,

333 
TIM8_BRK_IRQn
 = 43,

334 
TIM8_UP_IRQn
 = 44,

335 
TIM8_TRG_COM_IRQn
 = 45,

336 
TIM8_CC_IRQn
 = 46,

337 
ADC3_IRQn
 = 47,

338 
FSMC_IRQn
 = 48,

339 
SDIO_IRQn
 = 49,

340 
TIM5_IRQn
 = 50,

341 
SPI3_IRQn
 = 51,

342 
UART4_IRQn
 = 52,

343 
UART5_IRQn
 = 53,

344 
TIM6_IRQn
 = 54,

345 
TIM7_IRQn
 = 55,

346 
DMA2_Ch™√l1_IRQn
 = 56,

347 
DMA2_Ch™√l2_IRQn
 = 57,

348 
DMA2_Ch™√l3_IRQn
 = 58,

349 
DMA2_Ch™√l4_5_IRQn
 = 59

352 #ifde‡
STM32F10X_HD_VL


353 
ADC1_IRQn
 = 18,

354 
EXTI9_5_IRQn
 = 23,

355 
TIM1_BRK_TIM15_IRQn
 = 24,

356 
TIM1_UP_TIM16_IRQn
 = 25,

357 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

358 
TIM1_CC_IRQn
 = 27,

359 
TIM2_IRQn
 = 28,

360 
TIM3_IRQn
 = 29,

361 
TIM4_IRQn
 = 30,

362 
I2C1_EV_IRQn
 = 31,

363 
I2C1_ER_IRQn
 = 32,

364 
I2C2_EV_IRQn
 = 33,

365 
I2C2_ER_IRQn
 = 34,

366 
SPI1_IRQn
 = 35,

367 
SPI2_IRQn
 = 36,

368 
USART1_IRQn
 = 37,

369 
USART2_IRQn
 = 38,

370 
USART3_IRQn
 = 39,

371 
EXTI15_10_IRQn
 = 40,

372 
RTCAœrm_IRQn
 = 41,

373 
CEC_IRQn
 = 42,

374 
TIM12_IRQn
 = 43,

375 
TIM13_IRQn
 = 44,

376 
TIM14_IRQn
 = 45,

377 
TIM5_IRQn
 = 50,

378 
SPI3_IRQn
 = 51,

379 
UART4_IRQn
 = 52,

380 
UART5_IRQn
 = 53,

381 
TIM6_DAC_IRQn
 = 54,

382 
TIM7_IRQn
 = 55,

383 
DMA2_Ch™√l1_IRQn
 = 56,

384 
DMA2_Ch™√l2_IRQn
 = 57,

385 
DMA2_Ch™√l3_IRQn
 = 58,

386 
DMA2_Ch™√l4_5_IRQn
 = 59,

387 
DMA2_Ch™√l5_IRQn
 = 60

392 #ifde‡
STM32F10X_XL


393 
ADC1_2_IRQn
 = 18,

394 
USB_HP_CAN1_TX_IRQn
 = 19,

395 
USB_LP_CAN1_RX0_IRQn
 = 20,

396 
CAN1_RX1_IRQn
 = 21,

397 
CAN1_SCE_IRQn
 = 22,

398 
EXTI9_5_IRQn
 = 23,

399 
TIM1_BRK_TIM9_IRQn
 = 24,

400 
TIM1_UP_TIM10_IRQn
 = 25,

401 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

402 
TIM1_CC_IRQn
 = 27,

403 
TIM2_IRQn
 = 28,

404 
TIM3_IRQn
 = 29,

405 
TIM4_IRQn
 = 30,

406 
I2C1_EV_IRQn
 = 31,

407 
I2C1_ER_IRQn
 = 32,

408 
I2C2_EV_IRQn
 = 33,

409 
I2C2_ER_IRQn
 = 34,

410 
SPI1_IRQn
 = 35,

411 
SPI2_IRQn
 = 36,

412 
USART1_IRQn
 = 37,

413 
USART2_IRQn
 = 38,

414 
USART3_IRQn
 = 39,

415 
EXTI15_10_IRQn
 = 40,

416 
RTCAœrm_IRQn
 = 41,

417 
USBWakeUp_IRQn
 = 42,

418 
TIM8_BRK_TIM12_IRQn
 = 43,

419 
TIM8_UP_TIM13_IRQn
 = 44,

420 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

421 
TIM8_CC_IRQn
 = 46,

422 
ADC3_IRQn
 = 47,

423 
FSMC_IRQn
 = 48,

424 
SDIO_IRQn
 = 49,

425 
TIM5_IRQn
 = 50,

426 
SPI3_IRQn
 = 51,

427 
UART4_IRQn
 = 52,

428 
UART5_IRQn
 = 53,

429 
TIM6_IRQn
 = 54,

430 
TIM7_IRQn
 = 55,

431 
DMA2_Ch™√l1_IRQn
 = 56,

432 
DMA2_Ch™√l2_IRQn
 = 57,

433 
DMA2_Ch™√l3_IRQn
 = 58,

434 
DMA2_Ch™√l4_5_IRQn
 = 59

437 #ifde‡
STM32F10X_CL


438 
ADC1_2_IRQn
 = 18,

439 
CAN1_TX_IRQn
 = 19,

440 
CAN1_RX0_IRQn
 = 20,

441 
CAN1_RX1_IRQn
 = 21,

442 
CAN1_SCE_IRQn
 = 22,

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
TIM2_IRQn
 = 28,

449 
TIM3_IRQn
 = 29,

450 
TIM4_IRQn
 = 30,

451 
I2C1_EV_IRQn
 = 31,

452 
I2C1_ER_IRQn
 = 32,

453 
I2C2_EV_IRQn
 = 33,

454 
I2C2_ER_IRQn
 = 34,

455 
SPI1_IRQn
 = 35,

456 
SPI2_IRQn
 = 36,

457 
USART1_IRQn
 = 37,

458 
USART2_IRQn
 = 38,

459 
USART3_IRQn
 = 39,

460 
EXTI15_10_IRQn
 = 40,

461 
RTCAœrm_IRQn
 = 41,

462 
OTG_FS_WKUP_IRQn
 = 42,

463 
TIM5_IRQn
 = 50,

464 
SPI3_IRQn
 = 51,

465 
UART4_IRQn
 = 52,

466 
UART5_IRQn
 = 53,

467 
TIM6_IRQn
 = 54,

468 
TIM7_IRQn
 = 55,

469 
DMA2_Ch™√l1_IRQn
 = 56,

470 
DMA2_Ch™√l2_IRQn
 = 57,

471 
DMA2_Ch™√l3_IRQn
 = 58,

472 
DMA2_Ch™√l4_IRQn
 = 59,

473 
DMA2_Ch™√l5_IRQn
 = 60,

474 
ETH_IRQn
 = 61,

475 
ETH_WKUP_IRQn
 = 62,

476 
CAN2_TX_IRQn
 = 63,

477 
CAN2_RX0_IRQn
 = 64,

478 
CAN2_RX1_IRQn
 = 65,

479 
CAN2_SCE_IRQn
 = 66,

480 
OTG_FS_IRQn
 = 67

482 } 
	tIRQn_Ty≥
;

488 
	~"c‹e_cm3.h
"

489 
	~"sy°em_°m32f10x.h
"

490 
	~<°döt.h
>

497 
öt32_t
 
	ts32
;

498 
öt16_t
 
	ts16
;

499 
öt8_t
 
	ts8
;

501 c⁄° 
	töt32_t
 
	tsc32
;

502 c⁄° 
	töt16_t
 
	tsc16
;

503 c⁄° 
	töt8_t
 
	tsc8
;

505 
__IO
 
	töt32_t
 
	tvs32
;

506 
__IO
 
	töt16_t
 
	tvs16
;

507 
__IO
 
	töt8_t
 
	tvs8
;

509 
__I
 
	töt32_t
 
	tvsc32
;

510 
__I
 
	töt16_t
 
	tvsc16
;

511 
__I
 
	töt8_t
 
	tvsc8
;

513 
uöt32_t
 
	tu32
;

514 
uöt16_t
 
	tu16
;

515 
uöt8_t
 
	tu8
;

517 c⁄° 
	tuöt32_t
 
	tuc32
;

518 c⁄° 
	tuöt16_t
 
	tuc16
;

519 c⁄° 
	tuöt8_t
 
	tuc8
;

521 
__IO
 
	tuöt32_t
 
	tvu32
;

522 
__IO
 
	tuöt16_t
 
	tvu16
;

523 
__IO
 
	tuöt8_t
 
	tvu8
;

525 
__I
 
	tuöt32_t
 
	tvuc32
;

526 
__I
 
	tuöt16_t
 
	tvuc16
;

527 
__I
 
	tuöt8_t
 
	tvuc8
;

529 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

531 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

532 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

534 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

537 
	#HSESèπUp_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

538 
	#HSE_VÆue
 
HSE_VALUE


	)

539 
	#HSI_VÆue
 
HSI_VALUE


	)

554 
__IO
 
uöt32_t
 
SR
;

555 
__IO
 
uöt32_t
 
CR1
;

556 
__IO
 
uöt32_t
 
CR2
;

557 
__IO
 
uöt32_t
 
SMPR1
;

558 
__IO
 
uöt32_t
 
SMPR2
;

559 
__IO
 
uöt32_t
 
JOFR1
;

560 
__IO
 
uöt32_t
 
JOFR2
;

561 
__IO
 
uöt32_t
 
JOFR3
;

562 
__IO
 
uöt32_t
 
JOFR4
;

563 
__IO
 
uöt32_t
 
HTR
;

564 
__IO
 
uöt32_t
 
LTR
;

565 
__IO
 
uöt32_t
 
SQR1
;

566 
__IO
 
uöt32_t
 
SQR2
;

567 
__IO
 
uöt32_t
 
SQR3
;

568 
__IO
 
uöt32_t
 
JSQR
;

569 
__IO
 
uöt32_t
 
JDR1
;

570 
__IO
 
uöt32_t
 
JDR2
;

571 
__IO
 
uöt32_t
 
JDR3
;

572 
__IO
 
uöt32_t
 
JDR4
;

573 
__IO
 
uöt32_t
 
DR
;

574 } 
	tADC_Ty≥Def
;

582 
uöt32_t
 
RESERVED0
;

583 
__IO
 
uöt16_t
 
DR1
;

584 
uöt16_t
 
RESERVED1
;

585 
__IO
 
uöt16_t
 
DR2
;

586 
uöt16_t
 
RESERVED2
;

587 
__IO
 
uöt16_t
 
DR3
;

588 
uöt16_t
 
RESERVED3
;

589 
__IO
 
uöt16_t
 
DR4
;

590 
uöt16_t
 
RESERVED4
;

591 
__IO
 
uöt16_t
 
DR5
;

592 
uöt16_t
 
RESERVED5
;

593 
__IO
 
uöt16_t
 
DR6
;

594 
uöt16_t
 
RESERVED6
;

595 
__IO
 
uöt16_t
 
DR7
;

596 
uöt16_t
 
RESERVED7
;

597 
__IO
 
uöt16_t
 
DR8
;

598 
uöt16_t
 
RESERVED8
;

599 
__IO
 
uöt16_t
 
DR9
;

600 
uöt16_t
 
RESERVED9
;

601 
__IO
 
uöt16_t
 
DR10
;

602 
uöt16_t
 
RESERVED10
;

603 
__IO
 
uöt16_t
 
RTCCR
;

604 
uöt16_t
 
RESERVED11
;

605 
__IO
 
uöt16_t
 
CR
;

606 
uöt16_t
 
RESERVED12
;

607 
__IO
 
uöt16_t
 
CSR
;

608 
uöt16_t
 
RESERVED13
[5];

609 
__IO
 
uöt16_t
 
DR11
;

610 
uöt16_t
 
RESERVED14
;

611 
__IO
 
uöt16_t
 
DR12
;

612 
uöt16_t
 
RESERVED15
;

613 
__IO
 
uöt16_t
 
DR13
;

614 
uöt16_t
 
RESERVED16
;

615 
__IO
 
uöt16_t
 
DR14
;

616 
uöt16_t
 
RESERVED17
;

617 
__IO
 
uöt16_t
 
DR15
;

618 
uöt16_t
 
RESERVED18
;

619 
__IO
 
uöt16_t
 
DR16
;

620 
uöt16_t
 
RESERVED19
;

621 
__IO
 
uöt16_t
 
DR17
;

622 
uöt16_t
 
RESERVED20
;

623 
__IO
 
uöt16_t
 
DR18
;

624 
uöt16_t
 
RESERVED21
;

625 
__IO
 
uöt16_t
 
DR19
;

626 
uöt16_t
 
RESERVED22
;

627 
__IO
 
uöt16_t
 
DR20
;

628 
uöt16_t
 
RESERVED23
;

629 
__IO
 
uöt16_t
 
DR21
;

630 
uöt16_t
 
RESERVED24
;

631 
__IO
 
uöt16_t
 
DR22
;

632 
uöt16_t
 
RESERVED25
;

633 
__IO
 
uöt16_t
 
DR23
;

634 
uöt16_t
 
RESERVED26
;

635 
__IO
 
uöt16_t
 
DR24
;

636 
uöt16_t
 
RESERVED27
;

637 
__IO
 
uöt16_t
 
DR25
;

638 
uöt16_t
 
RESERVED28
;

639 
__IO
 
uöt16_t
 
DR26
;

640 
uöt16_t
 
RESERVED29
;

641 
__IO
 
uöt16_t
 
DR27
;

642 
uöt16_t
 
RESERVED30
;

643 
__IO
 
uöt16_t
 
DR28
;

644 
uöt16_t
 
RESERVED31
;

645 
__IO
 
uöt16_t
 
DR29
;

646 
uöt16_t
 
RESERVED32
;

647 
__IO
 
uöt16_t
 
DR30
;

648 
uöt16_t
 
RESERVED33
;

649 
__IO
 
uöt16_t
 
DR31
;

650 
uöt16_t
 
RESERVED34
;

651 
__IO
 
uöt16_t
 
DR32
;

652 
uöt16_t
 
RESERVED35
;

653 
__IO
 
uöt16_t
 
DR33
;

654 
uöt16_t
 
RESERVED36
;

655 
__IO
 
uöt16_t
 
DR34
;

656 
uöt16_t
 
RESERVED37
;

657 
__IO
 
uöt16_t
 
DR35
;

658 
uöt16_t
 
RESERVED38
;

659 
__IO
 
uöt16_t
 
DR36
;

660 
uöt16_t
 
RESERVED39
;

661 
__IO
 
uöt16_t
 
DR37
;

662 
uöt16_t
 
RESERVED40
;

663 
__IO
 
uöt16_t
 
DR38
;

664 
uöt16_t
 
RESERVED41
;

665 
__IO
 
uöt16_t
 
DR39
;

666 
uöt16_t
 
RESERVED42
;

667 
__IO
 
uöt16_t
 
DR40
;

668 
uöt16_t
 
RESERVED43
;

669 
__IO
 
uöt16_t
 
DR41
;

670 
uöt16_t
 
RESERVED44
;

671 
__IO
 
uöt16_t
 
DR42
;

672 
uöt16_t
 
RESERVED45
;

673 } 
	tBKP_Ty≥Def
;

681 
__IO
 
uöt32_t
 
TIR
;

682 
__IO
 
uöt32_t
 
TDTR
;

683 
__IO
 
uöt32_t
 
TDLR
;

684 
__IO
 
uöt32_t
 
TDHR
;

685 } 
	tCAN_TxMaûBox_Ty≥Def
;

693 
__IO
 
uöt32_t
 
RIR
;

694 
__IO
 
uöt32_t
 
RDTR
;

695 
__IO
 
uöt32_t
 
RDLR
;

696 
__IO
 
uöt32_t
 
RDHR
;

697 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

705 
__IO
 
uöt32_t
 
FR1
;

706 
__IO
 
uöt32_t
 
FR2
;

707 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

715 
__IO
 
uöt32_t
 
MCR
;

716 
__IO
 
uöt32_t
 
MSR
;

717 
__IO
 
uöt32_t
 
TSR
;

718 
__IO
 
uöt32_t
 
RF0R
;

719 
__IO
 
uöt32_t
 
RF1R
;

720 
__IO
 
uöt32_t
 
IER
;

721 
__IO
 
uöt32_t
 
ESR
;

722 
__IO
 
uöt32_t
 
BTR
;

723 
uöt32_t
 
RESERVED0
[88];

724 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

725 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

726 
uöt32_t
 
RESERVED1
[12];

727 
__IO
 
uöt32_t
 
FMR
;

728 
__IO
 
uöt32_t
 
FM1R
;

729 
uöt32_t
 
RESERVED2
;

730 
__IO
 
uöt32_t
 
FS1R
;

731 
uöt32_t
 
RESERVED3
;

732 
__IO
 
uöt32_t
 
FFA1R
;

733 
uöt32_t
 
RESERVED4
;

734 
__IO
 
uöt32_t
 
FA1R
;

735 
uöt32_t
 
RESERVED5
[8];

736 #i‚de‡
STM32F10X_CL


737 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[14];

739 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

741 } 
	tCAN_Ty≥Def
;

748 
__IO
 
uöt32_t
 
CFGR
;

749 
__IO
 
uöt32_t
 
OAR
;

750 
__IO
 
uöt32_t
 
PRES
;

751 
__IO
 
uöt32_t
 
ESR
;

752 
__IO
 
uöt32_t
 
CSR
;

753 
__IO
 
uöt32_t
 
TXD
;

754 
__IO
 
uöt32_t
 
RXD
;

755 } 
	tCEC_Ty≥Def
;

763 
__IO
 
uöt32_t
 
DR
;

764 
__IO
 
uöt8_t
 
IDR
;

765 
uöt8_t
 
RESERVED0
;

766 
uöt16_t
 
RESERVED1
;

767 
__IO
 
uöt32_t
 
CR
;

768 } 
	tCRC_Ty≥Def
;

776 
__IO
 
uöt32_t
 
CR
;

777 
__IO
 
uöt32_t
 
SWTRIGR
;

778 
__IO
 
uöt32_t
 
DHR12R1
;

779 
__IO
 
uöt32_t
 
DHR12L1
;

780 
__IO
 
uöt32_t
 
DHR8R1
;

781 
__IO
 
uöt32_t
 
DHR12R2
;

782 
__IO
 
uöt32_t
 
DHR12L2
;

783 
__IO
 
uöt32_t
 
DHR8R2
;

784 
__IO
 
uöt32_t
 
DHR12RD
;

785 
__IO
 
uöt32_t
 
DHR12LD
;

786 
__IO
 
uöt32_t
 
DHR8RD
;

787 
__IO
 
uöt32_t
 
DOR1
;

788 
__IO
 
uöt32_t
 
DOR2
;

789 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

790 
__IO
 
uöt32_t
 
SR
;

792 } 
	tDAC_Ty≥Def
;

800 
__IO
 
uöt32_t
 
IDCODE
;

801 
__IO
 
uöt32_t
 
CR
;

802 }
	tDBGMCU_Ty≥Def
;

810 
__IO
 
uöt32_t
 
CCR
;

811 
__IO
 
uöt32_t
 
CNDTR
;

812 
__IO
 
uöt32_t
 
CPAR
;

813 
__IO
 
uöt32_t
 
CMAR
;

814 } 
	tDMA_Ch™√l_Ty≥Def
;

818 
__IO
 
uöt32_t
 
ISR
;

819 
__IO
 
uöt32_t
 
IFCR
;

820 } 
	tDMA_Ty≥Def
;

828 
__IO
 
uöt32_t
 
MACCR
;

829 
__IO
 
uöt32_t
 
MACFFR
;

830 
__IO
 
uöt32_t
 
MACHTHR
;

831 
__IO
 
uöt32_t
 
MACHTLR
;

832 
__IO
 
uöt32_t
 
MACMIIAR
;

833 
__IO
 
uöt32_t
 
MACMIIDR
;

834 
__IO
 
uöt32_t
 
MACFCR
;

835 
__IO
 
uöt32_t
 
MACVLANTR
;

836 
uöt32_t
 
RESERVED0
[2];

837 
__IO
 
uöt32_t
 
MACRWUFFR
;

838 
__IO
 
uöt32_t
 
MACPMTCSR
;

839 
uöt32_t
 
RESERVED1
[2];

840 
__IO
 
uöt32_t
 
MACSR
;

841 
__IO
 
uöt32_t
 
MACIMR
;

842 
__IO
 
uöt32_t
 
MACA0HR
;

843 
__IO
 
uöt32_t
 
MACA0LR
;

844 
__IO
 
uöt32_t
 
MACA1HR
;

845 
__IO
 
uöt32_t
 
MACA1LR
;

846 
__IO
 
uöt32_t
 
MACA2HR
;

847 
__IO
 
uöt32_t
 
MACA2LR
;

848 
__IO
 
uöt32_t
 
MACA3HR
;

849 
__IO
 
uöt32_t
 
MACA3LR
;

850 
uöt32_t
 
RESERVED2
[40];

851 
__IO
 
uöt32_t
 
MMCCR
;

852 
__IO
 
uöt32_t
 
MMCRIR
;

853 
__IO
 
uöt32_t
 
MMCTIR
;

854 
__IO
 
uöt32_t
 
MMCRIMR
;

855 
__IO
 
uöt32_t
 
MMCTIMR
;

856 
uöt32_t
 
RESERVED3
[14];

857 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

858 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

859 
uöt32_t
 
RESERVED4
[5];

860 
__IO
 
uöt32_t
 
MMCTGFCR
;

861 
uöt32_t
 
RESERVED5
[10];

862 
__IO
 
uöt32_t
 
MMCRFCECR
;

863 
__IO
 
uöt32_t
 
MMCRFAECR
;

864 
uöt32_t
 
RESERVED6
[10];

865 
__IO
 
uöt32_t
 
MMCRGUFCR
;

866 
uöt32_t
 
RESERVED7
[334];

867 
__IO
 
uöt32_t
 
PTPTSCR
;

868 
__IO
 
uöt32_t
 
PTPSSIR
;

869 
__IO
 
uöt32_t
 
PTPTSHR
;

870 
__IO
 
uöt32_t
 
PTPTSLR
;

871 
__IO
 
uöt32_t
 
PTPTSHUR
;

872 
__IO
 
uöt32_t
 
PTPTSLUR
;

873 
__IO
 
uöt32_t
 
PTPTSAR
;

874 
__IO
 
uöt32_t
 
PTPTTHR
;

875 
__IO
 
uöt32_t
 
PTPTTLR
;

876 
uöt32_t
 
RESERVED8
[567];

877 
__IO
 
uöt32_t
 
DMABMR
;

878 
__IO
 
uöt32_t
 
DMATPDR
;

879 
__IO
 
uöt32_t
 
DMARPDR
;

880 
__IO
 
uöt32_t
 
DMARDLAR
;

881 
__IO
 
uöt32_t
 
DMATDLAR
;

882 
__IO
 
uöt32_t
 
DMASR
;

883 
__IO
 
uöt32_t
 
DMAOMR
;

884 
__IO
 
uöt32_t
 
DMAIER
;

885 
__IO
 
uöt32_t
 
DMAMFBOCR
;

886 
uöt32_t
 
RESERVED9
[9];

887 
__IO
 
uöt32_t
 
DMACHTDR
;

888 
__IO
 
uöt32_t
 
DMACHRDR
;

889 
__IO
 
uöt32_t
 
DMACHTBAR
;

890 
__IO
 
uöt32_t
 
DMACHRBAR
;

891 } 
	tETH_Ty≥Def
;

899 
__IO
 
uöt32_t
 
IMR
;

900 
__IO
 
uöt32_t
 
EMR
;

901 
__IO
 
uöt32_t
 
RTSR
;

902 
__IO
 
uöt32_t
 
FTSR
;

903 
__IO
 
uöt32_t
 
SWIER
;

904 
__IO
 
uöt32_t
 
PR
;

905 } 
	tEXTI_Ty≥Def
;

913 
__IO
 
uöt32_t
 
ACR
;

914 
__IO
 
uöt32_t
 
KEYR
;

915 
__IO
 
uöt32_t
 
OPTKEYR
;

916 
__IO
 
uöt32_t
 
SR
;

917 
__IO
 
uöt32_t
 
CR
;

918 
__IO
 
uöt32_t
 
AR
;

919 
__IO
 
uöt32_t
 
RESERVED
;

920 
__IO
 
uöt32_t
 
OBR
;

921 
__IO
 
uöt32_t
 
WRPR
;

922 #ifde‡
STM32F10X_XL


923 
uöt32_t
 
RESERVED1
[8];

924 
__IO
 
uöt32_t
 
KEYR2
;

925 
uöt32_t
 
RESERVED2
;

926 
__IO
 
uöt32_t
 
SR2
;

927 
__IO
 
uöt32_t
 
CR2
;

928 
__IO
 
uöt32_t
 
AR2
;

930 } 
	tFLASH_Ty≥Def
;

938 
__IO
 
uöt16_t
 
RDP
;

939 
__IO
 
uöt16_t
 
USER
;

940 
__IO
 
uöt16_t
 
D©a0
;

941 
__IO
 
uöt16_t
 
D©a1
;

942 
__IO
 
uöt16_t
 
WRP0
;

943 
__IO
 
uöt16_t
 
WRP1
;

944 
__IO
 
uöt16_t
 
WRP2
;

945 
__IO
 
uöt16_t
 
WRP3
;

946 } 
	tOB_Ty≥Def
;

954 
__IO
 
uöt32_t
 
BTCR
[8];

955 } 
	tFSMC_B™k1_Ty≥Def
;

963 
__IO
 
uöt32_t
 
BWTR
[7];

964 } 
	tFSMC_B™k1E_Ty≥Def
;

972 
__IO
 
uöt32_t
 
PCR2
;

973 
__IO
 
uöt32_t
 
SR2
;

974 
__IO
 
uöt32_t
 
PMEM2
;

975 
__IO
 
uöt32_t
 
PATT2
;

976 
uöt32_t
 
RESERVED0
;

977 
__IO
 
uöt32_t
 
ECCR2
;

978 } 
	tFSMC_B™k2_Ty≥Def
;

986 
__IO
 
uöt32_t
 
PCR3
;

987 
__IO
 
uöt32_t
 
SR3
;

988 
__IO
 
uöt32_t
 
PMEM3
;

989 
__IO
 
uöt32_t
 
PATT3
;

990 
uöt32_t
 
RESERVED0
;

991 
__IO
 
uöt32_t
 
ECCR3
;

992 } 
	tFSMC_B™k3_Ty≥Def
;

1000 
__IO
 
uöt32_t
 
PCR4
;

1001 
__IO
 
uöt32_t
 
SR4
;

1002 
__IO
 
uöt32_t
 
PMEM4
;

1003 
__IO
 
uöt32_t
 
PATT4
;

1004 
__IO
 
uöt32_t
 
PIO4
;

1005 } 
	tFSMC_B™k4_Ty≥Def
;

1013 
__IO
 
uöt32_t
 
CRL
;

1014 
__IO
 
uöt32_t
 
CRH
;

1015 
__IO
 
uöt32_t
 
IDR
;

1016 
__IO
 
uöt32_t
 
ODR
;

1017 
__IO
 
uöt32_t
 
BSRR
;

1018 
__IO
 
uöt32_t
 
BRR
;

1019 
__IO
 
uöt32_t
 
LCKR
;

1020 } 
	tGPIO_Ty≥Def
;

1028 
__IO
 
uöt32_t
 
EVCR
;

1029 
__IO
 
uöt32_t
 
MAPR
;

1030 
__IO
 
uöt32_t
 
EXTICR
[4];

1031 
uöt32_t
 
RESERVED0
;

1032 
__IO
 
uöt32_t
 
MAPR2
;

1033 } 
	tAFIO_Ty≥Def
;

1040 
__IO
 
uöt16_t
 
CR1
;

1041 
uöt16_t
 
RESERVED0
;

1042 
__IO
 
uöt16_t
 
CR2
;

1043 
uöt16_t
 
RESERVED1
;

1044 
__IO
 
uöt16_t
 
OAR1
;

1045 
uöt16_t
 
RESERVED2
;

1046 
__IO
 
uöt16_t
 
OAR2
;

1047 
uöt16_t
 
RESERVED3
;

1048 
__IO
 
uöt16_t
 
DR
;

1049 
uöt16_t
 
RESERVED4
;

1050 
__IO
 
uöt16_t
 
SR1
;

1051 
uöt16_t
 
RESERVED5
;

1052 
__IO
 
uöt16_t
 
SR2
;

1053 
uöt16_t
 
RESERVED6
;

1054 
__IO
 
uöt16_t
 
CCR
;

1055 
uöt16_t
 
RESERVED7
;

1056 
__IO
 
uöt16_t
 
TRISE
;

1057 
uöt16_t
 
RESERVED8
;

1058 } 
	tI2C_Ty≥Def
;

1066 
__IO
 
uöt32_t
 
KR
;

1067 
__IO
 
uöt32_t
 
PR
;

1068 
__IO
 
uöt32_t
 
RLR
;

1069 
__IO
 
uöt32_t
 
SR
;

1070 } 
	tIWDG_Ty≥Def
;

1078 
__IO
 
uöt32_t
 
CR
;

1079 
__IO
 
uöt32_t
 
CSR
;

1080 } 
	tPWR_Ty≥Def
;

1088 
__IO
 
uöt32_t
 
CR
;

1089 
__IO
 
uöt32_t
 
CFGR
;

1090 
__IO
 
uöt32_t
 
CIR
;

1091 
__IO
 
uöt32_t
 
APB2RSTR
;

1092 
__IO
 
uöt32_t
 
APB1RSTR
;

1093 
__IO
 
uöt32_t
 
AHBENR
;

1094 
__IO
 
uöt32_t
 
APB2ENR
;

1095 
__IO
 
uöt32_t
 
APB1ENR
;

1096 
__IO
 
uöt32_t
 
BDCR
;

1097 
__IO
 
uöt32_t
 
CSR
;

1099 #ifde‡
STM32F10X_CL


1100 
__IO
 
uöt32_t
 
AHBRSTR
;

1101 
__IO
 
uöt32_t
 
CFGR2
;

1104 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

1105 
uöt32_t
 
RESERVED0
;

1106 
__IO
 
uöt32_t
 
CFGR2
;

1108 } 
	tRCC_Ty≥Def
;

1116 
__IO
 
uöt16_t
 
CRH
;

1117 
uöt16_t
 
RESERVED0
;

1118 
__IO
 
uöt16_t
 
CRL
;

1119 
uöt16_t
 
RESERVED1
;

1120 
__IO
 
uöt16_t
 
PRLH
;

1121 
uöt16_t
 
RESERVED2
;

1122 
__IO
 
uöt16_t
 
PRLL
;

1123 
uöt16_t
 
RESERVED3
;

1124 
__IO
 
uöt16_t
 
DIVH
;

1125 
uöt16_t
 
RESERVED4
;

1126 
__IO
 
uöt16_t
 
DIVL
;

1127 
uöt16_t
 
RESERVED5
;

1128 
__IO
 
uöt16_t
 
CNTH
;

1129 
uöt16_t
 
RESERVED6
;

1130 
__IO
 
uöt16_t
 
CNTL
;

1131 
uöt16_t
 
RESERVED7
;

1132 
__IO
 
uöt16_t
 
ALRH
;

1133 
uöt16_t
 
RESERVED8
;

1134 
__IO
 
uöt16_t
 
ALRL
;

1135 
uöt16_t
 
RESERVED9
;

1136 } 
	tRTC_Ty≥Def
;

1144 
__IO
 
uöt32_t
 
POWER
;

1145 
__IO
 
uöt32_t
 
CLKCR
;

1146 
__IO
 
uöt32_t
 
ARG
;

1147 
__IO
 
uöt32_t
 
CMD
;

1148 
__I
 
uöt32_t
 
RESPCMD
;

1149 
__I
 
uöt32_t
 
RESP1
;

1150 
__I
 
uöt32_t
 
RESP2
;

1151 
__I
 
uöt32_t
 
RESP3
;

1152 
__I
 
uöt32_t
 
RESP4
;

1153 
__IO
 
uöt32_t
 
DTIMER
;

1154 
__IO
 
uöt32_t
 
DLEN
;

1155 
__IO
 
uöt32_t
 
DCTRL
;

1156 
__I
 
uöt32_t
 
DCOUNT
;

1157 
__I
 
uöt32_t
 
STA
;

1158 
__IO
 
uöt32_t
 
ICR
;

1159 
__IO
 
uöt32_t
 
MASK
;

1160 
uöt32_t
 
RESERVED0
[2];

1161 
__I
 
uöt32_t
 
FIFOCNT
;

1162 
uöt32_t
 
RESERVED1
[13];

1163 
__IO
 
uöt32_t
 
FIFO
;

1164 } 
	tSDIO_Ty≥Def
;

1172 
__IO
 
uöt16_t
 
CR1
;

1173 
uöt16_t
 
RESERVED0
;

1174 
__IO
 
uöt16_t
 
CR2
;

1175 
uöt16_t
 
RESERVED1
;

1176 
__IO
 
uöt16_t
 
SR
;

1177 
uöt16_t
 
RESERVED2
;

1178 
__IO
 
uöt16_t
 
DR
;

1179 
uöt16_t
 
RESERVED3
;

1180 
__IO
 
uöt16_t
 
CRCPR
;

1181 
uöt16_t
 
RESERVED4
;

1182 
__IO
 
uöt16_t
 
RXCRCR
;

1183 
uöt16_t
 
RESERVED5
;

1184 
__IO
 
uöt16_t
 
TXCRCR
;

1185 
uöt16_t
 
RESERVED6
;

1186 
__IO
 
uöt16_t
 
I2SCFGR
;

1187 
uöt16_t
 
RESERVED7
;

1188 
__IO
 
uöt16_t
 
I2SPR
;

1189 
uöt16_t
 
RESERVED8
;

1190 } 
	tSPI_Ty≥Def
;

1198 
__IO
 
uöt16_t
 
CR1
;

1199 
uöt16_t
 
RESERVED0
;

1200 
__IO
 
uöt16_t
 
CR2
;

1201 
uöt16_t
 
RESERVED1
;

1202 
__IO
 
uöt16_t
 
SMCR
;

1203 
uöt16_t
 
RESERVED2
;

1204 
__IO
 
uöt16_t
 
DIER
;

1205 
uöt16_t
 
RESERVED3
;

1206 
__IO
 
uöt16_t
 
SR
;

1207 
uöt16_t
 
RESERVED4
;

1208 
__IO
 
uöt16_t
 
EGR
;

1209 
uöt16_t
 
RESERVED5
;

1210 
__IO
 
uöt16_t
 
CCMR1
;

1211 
uöt16_t
 
RESERVED6
;

1212 
__IO
 
uöt16_t
 
CCMR2
;

1213 
uöt16_t
 
RESERVED7
;

1214 
__IO
 
uöt16_t
 
CCER
;

1215 
uöt16_t
 
RESERVED8
;

1216 
__IO
 
uöt16_t
 
CNT
;

1217 
uöt16_t
 
RESERVED9
;

1218 
__IO
 
uöt16_t
 
PSC
;

1219 
uöt16_t
 
RESERVED10
;

1220 
__IO
 
uöt16_t
 
ARR
;

1221 
uöt16_t
 
RESERVED11
;

1222 
__IO
 
uöt16_t
 
RCR
;

1223 
uöt16_t
 
RESERVED12
;

1224 
__IO
 
uöt16_t
 
CCR1
;

1225 
uöt16_t
 
RESERVED13
;

1226 
__IO
 
uöt16_t
 
CCR2
;

1227 
uöt16_t
 
RESERVED14
;

1228 
__IO
 
uöt16_t
 
CCR3
;

1229 
uöt16_t
 
RESERVED15
;

1230 
__IO
 
uöt16_t
 
CCR4
;

1231 
uöt16_t
 
RESERVED16
;

1232 
__IO
 
uöt16_t
 
BDTR
;

1233 
uöt16_t
 
RESERVED17
;

1234 
__IO
 
uöt16_t
 
DCR
;

1235 
uöt16_t
 
RESERVED18
;

1236 
__IO
 
uöt16_t
 
DMAR
;

1237 
uöt16_t
 
RESERVED19
;

1238 } 
	tTIM_Ty≥Def
;

1246 
__IO
 
uöt16_t
 
SR
;

1247 
uöt16_t
 
RESERVED0
;

1248 
__IO
 
uöt16_t
 
DR
;

1249 
uöt16_t
 
RESERVED1
;

1250 
__IO
 
uöt16_t
 
BRR
;

1251 
uöt16_t
 
RESERVED2
;

1252 
__IO
 
uöt16_t
 
CR1
;

1253 
uöt16_t
 
RESERVED3
;

1254 
__IO
 
uöt16_t
 
CR2
;

1255 
uöt16_t
 
RESERVED4
;

1256 
__IO
 
uöt16_t
 
CR3
;

1257 
uöt16_t
 
RESERVED5
;

1258 
__IO
 
uöt16_t
 
GTPR
;

1259 
uöt16_t
 
RESERVED6
;

1260 } 
	tUSART_Ty≥Def
;

1268 
__IO
 
uöt32_t
 
CR
;

1269 
__IO
 
uöt32_t
 
CFR
;

1270 
__IO
 
uöt32_t
 
SR
;

1271 } 
	tWWDG_Ty≥Def
;

1282 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

1283 
	#SRAM_BASE
 ((
uöt32_t
)0x20000000Ë

	)

1284 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

1286 
	#SRAM_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

1287 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

1289 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

1292 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1293 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1294 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1296 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1297 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1298 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1299 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1300 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1301 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1302 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1303 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1304 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1305 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1306 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1307 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1308 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1309 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1310 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1311 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1312 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1313 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1314 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1315 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1316 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1317 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1318 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1319 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1320 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1321 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1323 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1324 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1325 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1326 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1327 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1328 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1329 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1330 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1331 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1332 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1333 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1334 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1335 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1336 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1337 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1338 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1339 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1340 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1341 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1342 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1343 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1344 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1346 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1348 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1349 
	#DMA1_Ch™√l1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1350 
	#DMA1_Ch™√l2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1351 
	#DMA1_Ch™√l3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1352 
	#DMA1_Ch™√l4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1353 
	#DMA1_Ch™√l5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1354 
	#DMA1_Ch™√l6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1355 
	#DMA1_Ch™√l7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1356 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1357 
	#DMA2_Ch™√l1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1358 
	#DMA2_Ch™√l2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1359 
	#DMA2_Ch™√l3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1360 
	#DMA2_Ch™√l4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1361 
	#DMA2_Ch™√l5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1362 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1363 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1365 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000Ë

	)

1366 
	#OB_BASE
 ((
uöt32_t
)0x1FFFF800Ë

	)

1368 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1369 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1370 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1371 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1372 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1374 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000Ë

	)

1375 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104Ë

	)

1376 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060Ë

	)

1377 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080Ë

	)

1378 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0Ë

	)

1380 
	#DBGMCU_BASE
 ((
uöt32_t
)0xE0042000Ë

	)

1390 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

1391 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

1392 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

1393 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

1394 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

1395 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

1396 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

1397 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

1398 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

1399 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

1400 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

1401 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

1402 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

1403 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

1404 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

1405 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

1406 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

1407 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

1408 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

1409 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

1410 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

1411 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

1412 
	#BKP
 ((
BKP_Ty≥Def
 *Ë
BKP_BASE
)

	)

1413 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

1414 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

1415 
	#CEC
 ((
CEC_Ty≥Def
 *Ë
CEC_BASE
)

	)

1416 
	#AFIO
 ((
AFIO_Ty≥Def
 *Ë
AFIO_BASE
)

	)

1417 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

1418 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

1419 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

1420 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

1421 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

1422 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

1423 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

1424 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

1425 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

1426 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

1427 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

1428 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

1429 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

1430 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

1431 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

1432 
	#TIM15
 ((
TIM_Ty≥Def
 *Ë
TIM15_BASE
)

	)

1433 
	#TIM16
 ((
TIM_Ty≥Def
 *Ë
TIM16_BASE
)

	)

1434 
	#TIM17
 ((
TIM_Ty≥Def
 *Ë
TIM17_BASE
)

	)

1435 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

1436 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

1437 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

1438 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

1439 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

1440 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

1441 
	#DMA1_Ch™√l1
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l1_BASE
)

	)

1442 
	#DMA1_Ch™√l2
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l2_BASE
)

	)

1443 
	#DMA1_Ch™√l3
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l3_BASE
)

	)

1444 
	#DMA1_Ch™√l4
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l4_BASE
)

	)

1445 
	#DMA1_Ch™√l5
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l5_BASE
)

	)

1446 
	#DMA1_Ch™√l6
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l6_BASE
)

	)

1447 
	#DMA1_Ch™√l7
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA1_Ch™√l7_BASE
)

	)

1448 
	#DMA2_Ch™√l1
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l1_BASE
)

	)

1449 
	#DMA2_Ch™√l2
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l2_BASE
)

	)

1450 
	#DMA2_Ch™√l3
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l3_BASE
)

	)

1451 
	#DMA2_Ch™√l4
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l4_BASE
)

	)

1452 
	#DMA2_Ch™√l5
 ((
DMA_Ch™√l_Ty≥Def
 *Ë
DMA2_Ch™√l5_BASE
)

	)

1453 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

1454 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

1455 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

1456 
	#OB
 ((
OB_Ty≥Def
 *Ë
OB_BASE
)

	)

1457 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

1458 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

1459 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

1460 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

1461 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

1462 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

1463 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

1488 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

1492 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

1496 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

1505 
	#PWR_CR_LPDS
 ((
uöt16_t
)0x0001Ë

	)

1506 
	#PWR_CR_PDDS
 ((
uöt16_t
)0x0002Ë

	)

1507 
	#PWR_CR_CWUF
 ((
uöt16_t
)0x0004Ë

	)

1508 
	#PWR_CR_CSBF
 ((
uöt16_t
)0x0008Ë

	)

1509 
	#PWR_CR_PVDE
 ((
uöt16_t
)0x0010Ë

	)

1511 
	#PWR_CR_PLS
 ((
uöt16_t
)0x00E0Ë

	)

1512 
	#PWR_CR_PLS_0
 ((
uöt16_t
)0x0020Ë

	)

1513 
	#PWR_CR_PLS_1
 ((
uöt16_t
)0x0040Ë

	)

1514 
	#PWR_CR_PLS_2
 ((
uöt16_t
)0x0080Ë

	)

1517 
	#PWR_CR_PLS_2V2
 ((
uöt16_t
)0x0000Ë

	)

1518 
	#PWR_CR_PLS_2V3
 ((
uöt16_t
)0x0020Ë

	)

1519 
	#PWR_CR_PLS_2V4
 ((
uöt16_t
)0x0040Ë

	)

1520 
	#PWR_CR_PLS_2V5
 ((
uöt16_t
)0x0060Ë

	)

1521 
	#PWR_CR_PLS_2V6
 ((
uöt16_t
)0x0080Ë

	)

1522 
	#PWR_CR_PLS_2V7
 ((
uöt16_t
)0x00A0Ë

	)

1523 
	#PWR_CR_PLS_2V8
 ((
uöt16_t
)0x00C0Ë

	)

1524 
	#PWR_CR_PLS_2V9
 ((
uöt16_t
)0x00E0Ë

	)

1526 
	#PWR_CR_DBP
 ((
uöt16_t
)0x0100Ë

	)

1530 
	#PWR_CSR_WUF
 ((
uöt16_t
)0x0001Ë

	)

1531 
	#PWR_CSR_SBF
 ((
uöt16_t
)0x0002Ë

	)

1532 
	#PWR_CSR_PVDO
 ((
uöt16_t
)0x0004Ë

	)

1533 
	#PWR_CSR_EWUP
 ((
uöt16_t
)0x0100Ë

	)

1542 
	#BKP_DR1_D
 ((
uöt16_t
)0xFFFFË

	)

1545 
	#BKP_DR2_D
 ((
uöt16_t
)0xFFFFË

	)

1548 
	#BKP_DR3_D
 ((
uöt16_t
)0xFFFFË

	)

1551 
	#BKP_DR4_D
 ((
uöt16_t
)0xFFFFË

	)

1554 
	#BKP_DR5_D
 ((
uöt16_t
)0xFFFFË

	)

1557 
	#BKP_DR6_D
 ((
uöt16_t
)0xFFFFË

	)

1560 
	#BKP_DR7_D
 ((
uöt16_t
)0xFFFFË

	)

1563 
	#BKP_DR8_D
 ((
uöt16_t
)0xFFFFË

	)

1566 
	#BKP_DR9_D
 ((
uöt16_t
)0xFFFFË

	)

1569 
	#BKP_DR10_D
 ((
uöt16_t
)0xFFFFË

	)

1572 
	#BKP_DR11_D
 ((
uöt16_t
)0xFFFFË

	)

1575 
	#BKP_DR12_D
 ((
uöt16_t
)0xFFFFË

	)

1578 
	#BKP_DR13_D
 ((
uöt16_t
)0xFFFFË

	)

1581 
	#BKP_DR14_D
 ((
uöt16_t
)0xFFFFË

	)

1584 
	#BKP_DR15_D
 ((
uöt16_t
)0xFFFFË

	)

1587 
	#BKP_DR16_D
 ((
uöt16_t
)0xFFFFË

	)

1590 
	#BKP_DR17_D
 ((
uöt16_t
)0xFFFFË

	)

1593 
	#BKP_DR18_D
 ((
uöt16_t
)0xFFFFË

	)

1596 
	#BKP_DR19_D
 ((
uöt16_t
)0xFFFFË

	)

1599 
	#BKP_DR20_D
 ((
uöt16_t
)0xFFFFË

	)

1602 
	#BKP_DR21_D
 ((
uöt16_t
)0xFFFFË

	)

1605 
	#BKP_DR22_D
 ((
uöt16_t
)0xFFFFË

	)

1608 
	#BKP_DR23_D
 ((
uöt16_t
)0xFFFFË

	)

1611 
	#BKP_DR24_D
 ((
uöt16_t
)0xFFFFË

	)

1614 
	#BKP_DR25_D
 ((
uöt16_t
)0xFFFFË

	)

1617 
	#BKP_DR26_D
 ((
uöt16_t
)0xFFFFË

	)

1620 
	#BKP_DR27_D
 ((
uöt16_t
)0xFFFFË

	)

1623 
	#BKP_DR28_D
 ((
uöt16_t
)0xFFFFË

	)

1626 
	#BKP_DR29_D
 ((
uöt16_t
)0xFFFFË

	)

1629 
	#BKP_DR30_D
 ((
uöt16_t
)0xFFFFË

	)

1632 
	#BKP_DR31_D
 ((
uöt16_t
)0xFFFFË

	)

1635 
	#BKP_DR32_D
 ((
uöt16_t
)0xFFFFË

	)

1638 
	#BKP_DR33_D
 ((
uöt16_t
)0xFFFFË

	)

1641 
	#BKP_DR34_D
 ((
uöt16_t
)0xFFFFË

	)

1644 
	#BKP_DR35_D
 ((
uöt16_t
)0xFFFFË

	)

1647 
	#BKP_DR36_D
 ((
uöt16_t
)0xFFFFË

	)

1650 
	#BKP_DR37_D
 ((
uöt16_t
)0xFFFFË

	)

1653 
	#BKP_DR38_D
 ((
uöt16_t
)0xFFFFË

	)

1656 
	#BKP_DR39_D
 ((
uöt16_t
)0xFFFFË

	)

1659 
	#BKP_DR40_D
 ((
uöt16_t
)0xFFFFË

	)

1662 
	#BKP_DR41_D
 ((
uöt16_t
)0xFFFFË

	)

1665 
	#BKP_DR42_D
 ((
uöt16_t
)0xFFFFË

	)

1668 
	#BKP_RTCCR_CAL
 ((
uöt16_t
)0x007FË

	)

1669 
	#BKP_RTCCR_CCO
 ((
uöt16_t
)0x0080Ë

	)

1670 
	#BKP_RTCCR_ASOE
 ((
uöt16_t
)0x0100Ë

	)

1671 
	#BKP_RTCCR_ASOS
 ((
uöt16_t
)0x0200Ë

	)

1674 
	#BKP_CR_TPE
 ((
uöt8_t
)0x01Ë

	)

1675 
	#BKP_CR_TPAL
 ((
uöt8_t
)0x02Ë

	)

1678 
	#BKP_CSR_CTE
 ((
uöt16_t
)0x0001Ë

	)

1679 
	#BKP_CSR_CTI
 ((
uöt16_t
)0x0002Ë

	)

1680 
	#BKP_CSR_TPIE
 ((
uöt16_t
)0x0004Ë

	)

1681 
	#BKP_CSR_TEF
 ((
uöt16_t
)0x0100Ë

	)

1682 
	#BKP_CSR_TIF
 ((
uöt16_t
)0x0200Ë

	)

1691 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001Ë

	)

1692 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002Ë

	)

1693 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8Ë

	)

1694 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00Ë

	)

1695 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000Ë

	)

1696 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000Ë

	)

1697 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000Ë

	)

1698 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000Ë

	)

1699 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000Ë

	)

1700 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000Ë

	)

1702 #ifde‡
STM32F10X_CL


1703 
	#RCC_CR_PLL2ON
 ((
uöt32_t
)0x04000000Ë

	)

1704 
	#RCC_CR_PLL2RDY
 ((
uöt32_t
)0x08000000Ë

	)

1705 
	#RCC_CR_PLL3ON
 ((
uöt32_t
)0x10000000Ë

	)

1706 
	#RCC_CR_PLL3RDY
 ((
uöt32_t
)0x20000000Ë

	)

1711 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

1712 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

1713 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

1715 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

1716 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

1717 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

1720 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

1721 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

1722 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

1724 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

1725 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

1726 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

1729 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

1730 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

1731 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

1732 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

1733 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

1735 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1736 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

1737 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

1738 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

1739 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

1740 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

1741 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

1742 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

1743 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

1746 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00000700Ë

	)

1747 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000100Ë

	)

1748 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000200Ë

	)

1749 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00000400Ë

	)

1751 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1752 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00000400Ë

	)

1753 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00000500Ë

	)

1754 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00000600Ë

	)

1755 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00000700Ë

	)

1758 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x00003800Ë

	)

1759 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00000800Ë

	)

1760 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00001000Ë

	)

1761 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00002000Ë

	)

1763 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

1764 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00002000Ë

	)

1765 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x00002800Ë

	)

1766 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x00003000Ë

	)

1767 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x00003800Ë

	)

1770 
	#RCC_CFGR_ADCPRE
 ((
uöt32_t
)0x0000C000Ë

	)

1771 
	#RCC_CFGR_ADCPRE_0
 ((
uöt32_t
)0x00004000Ë

	)

1772 
	#RCC_CFGR_ADCPRE_1
 ((
uöt32_t
)0x00008000Ë

	)

1774 
	#RCC_CFGR_ADCPRE_DIV2
 ((
uöt32_t
)0x00000000Ë

	)

1775 
	#RCC_CFGR_ADCPRE_DIV4
 ((
uöt32_t
)0x00004000Ë

	)

1776 
	#RCC_CFGR_ADCPRE_DIV6
 ((
uöt32_t
)0x00008000Ë

	)

1777 
	#RCC_CFGR_ADCPRE_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

1779 
	#RCC_CFGR_PLLSRC
 ((
uöt32_t
)0x00010000Ë

	)

1781 
	#RCC_CFGR_PLLXTPRE
 ((
uöt32_t
)0x00020000Ë

	)

1784 
	#RCC_CFGR_PLLMULL
 ((
uöt32_t
)0x003C0000Ë

	)

1785 
	#RCC_CFGR_PLLMULL_0
 ((
uöt32_t
)0x00040000Ë

	)

1786 
	#RCC_CFGR_PLLMULL_1
 ((
uöt32_t
)0x00080000Ë

	)

1787 
	#RCC_CFGR_PLLMULL_2
 ((
uöt32_t
)0x00100000Ë

	)

1788 
	#RCC_CFGR_PLLMULL_3
 ((
uöt32_t
)0x00200000Ë

	)

1790 #ifde‡
STM32F10X_CL


1791 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1792 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
uöt32_t
)0x00010000Ë

	)

1794 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
uöt32_t
)0x00000000Ë

	)

1795 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1797 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1798 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1799 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1800 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1801 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1802 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1803 
	#RCC_CFGR_PLLMULL6_5
 ((
uöt32_t
)0x00340000Ë

	)

1805 
	#RCC_CFGR_OTGFSPRE
 ((
uöt32_t
)0x00400000Ë

	)

1808 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x0F000000Ë

	)

1809 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1810 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1811 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1812 
	#RCC_CFGR_MCO_3
 ((
uöt32_t
)0x08000000Ë

	)

1814 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1815 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

1816 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

1817 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

1818 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
uöt32_t
)0x07000000Ë

	)

1819 
	#RCC_CFGR_MCO_PLL2CLK
 ((
uöt32_t
)0x08000000Ë

	)

1820 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
uöt32_t
)0x09000000Ë

	)

1821 
	#RCC_CFGR_MCO_Ext_HSE
 ((
uöt32_t
)0x0A000000Ë

	)

1822 
	#RCC_CFGR_MCO_PLL3CLK
 ((
uöt32_t
)0x0B000000Ë

	)

1823 #ñi‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

1824 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1825 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
uöt32_t
)0x00010000Ë

	)

1827 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
uöt32_t
)0x00000000Ë

	)

1828 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1830 
	#RCC_CFGR_PLLMULL2
 ((
uöt32_t
)0x00000000Ë

	)

1831 
	#RCC_CFGR_PLLMULL3
 ((
uöt32_t
)0x00040000Ë

	)

1832 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1833 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1834 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1835 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1836 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1837 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1838 
	#RCC_CFGR_PLLMULL10
 ((
uöt32_t
)0x00200000Ë

	)

1839 
	#RCC_CFGR_PLLMULL11
 ((
uöt32_t
)0x00240000Ë

	)

1840 
	#RCC_CFGR_PLLMULL12
 ((
uöt32_t
)0x00280000Ë

	)

1841 
	#RCC_CFGR_PLLMULL13
 ((
uöt32_t
)0x002C0000Ë

	)

1842 
	#RCC_CFGR_PLLMULL14
 ((
uöt32_t
)0x00300000Ë

	)

1843 
	#RCC_CFGR_PLLMULL15
 ((
uöt32_t
)0x00340000Ë

	)

1844 
	#RCC_CFGR_PLLMULL16
 ((
uöt32_t
)0x00380000Ë

	)

1847 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x07000000Ë

	)

1848 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1849 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1850 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1852 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1853 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

1854 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

1855 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

1856 
	#RCC_CFGR_MCO_PLL
 ((
uöt32_t
)0x07000000Ë

	)

1858 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
uöt32_t
)0x00000000Ë

	)

1859 
	#RCC_CFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00010000Ë

	)

1861 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
uöt32_t
)0x00000000Ë

	)

1862 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
uöt32_t
)0x00020000Ë

	)

1864 
	#RCC_CFGR_PLLMULL2
 ((
uöt32_t
)0x00000000Ë

	)

1865 
	#RCC_CFGR_PLLMULL3
 ((
uöt32_t
)0x00040000Ë

	)

1866 
	#RCC_CFGR_PLLMULL4
 ((
uöt32_t
)0x00080000Ë

	)

1867 
	#RCC_CFGR_PLLMULL5
 ((
uöt32_t
)0x000C0000Ë

	)

1868 
	#RCC_CFGR_PLLMULL6
 ((
uöt32_t
)0x00100000Ë

	)

1869 
	#RCC_CFGR_PLLMULL7
 ((
uöt32_t
)0x00140000Ë

	)

1870 
	#RCC_CFGR_PLLMULL8
 ((
uöt32_t
)0x00180000Ë

	)

1871 
	#RCC_CFGR_PLLMULL9
 ((
uöt32_t
)0x001C0000Ë

	)

1872 
	#RCC_CFGR_PLLMULL10
 ((
uöt32_t
)0x00200000Ë

	)

1873 
	#RCC_CFGR_PLLMULL11
 ((
uöt32_t
)0x00240000Ë

	)

1874 
	#RCC_CFGR_PLLMULL12
 ((
uöt32_t
)0x00280000Ë

	)

1875 
	#RCC_CFGR_PLLMULL13
 ((
uöt32_t
)0x002C0000Ë

	)

1876 
	#RCC_CFGR_PLLMULL14
 ((
uöt32_t
)0x00300000Ë

	)

1877 
	#RCC_CFGR_PLLMULL15
 ((
uöt32_t
)0x00340000Ë

	)

1878 
	#RCC_CFGR_PLLMULL16
 ((
uöt32_t
)0x00380000Ë

	)

1879 
	#RCC_CFGR_USBPRE
 ((
uöt32_t
)0x00400000Ë

	)

1882 
	#RCC_CFGR_MCO
 ((
uöt32_t
)0x07000000Ë

	)

1883 
	#RCC_CFGR_MCO_0
 ((
uöt32_t
)0x01000000Ë

	)

1884 
	#RCC_CFGR_MCO_1
 ((
uöt32_t
)0x02000000Ë

	)

1885 
	#RCC_CFGR_MCO_2
 ((
uöt32_t
)0x04000000Ë

	)

1887 
	#RCC_CFGR_MCO_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

1888 
	#RCC_CFGR_MCO_SYSCLK
 ((
uöt32_t
)0x04000000Ë

	)

1889 
	#RCC_CFGR_MCO_HSI
 ((
uöt32_t
)0x05000000Ë

	)

1890 
	#RCC_CFGR_MCO_HSE
 ((
uöt32_t
)0x06000000Ë

	)

1891 
	#RCC_CFGR_MCO_PLL
 ((
uöt32_t
)0x07000000Ë

	)

1895 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001Ë

	)

1896 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002Ë

	)

1897 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004Ë

	)

1898 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008Ë

	)

1899 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010Ë

	)

1900 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080Ë

	)

1901 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100Ë

	)

1902 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200Ë

	)

1903 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400Ë

	)

1904 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800Ë

	)

1905 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000Ë

	)

1906 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000Ë

	)

1907 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000Ë

	)

1908 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000Ë

	)

1909 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000Ë

	)

1910 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000Ë

	)

1911 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000Ë

	)

1913 #ifde‡
STM32F10X_CL


1914 
	#RCC_CIR_PLL2RDYF
 ((
uöt32_t
)0x00000020Ë

	)

1915 
	#RCC_CIR_PLL3RDYF
 ((
uöt32_t
)0x00000040Ë

	)

1916 
	#RCC_CIR_PLL2RDYIE
 ((
uöt32_t
)0x00002000Ë

	)

1917 
	#RCC_CIR_PLL3RDYIE
 ((
uöt32_t
)0x00004000Ë

	)

1918 
	#RCC_CIR_PLL2RDYC
 ((
uöt32_t
)0x00200000Ë

	)

1919 
	#RCC_CIR_PLL3RDYC
 ((
uöt32_t
)0x00400000Ë

	)

1923 
	#RCC_APB2RSTR_AFIORST
 ((
uöt32_t
)0x00000001Ë

	)

1924 
	#RCC_APB2RSTR_IOPARST
 ((
uöt32_t
)0x00000004Ë

	)

1925 
	#RCC_APB2RSTR_IOPBRST
 ((
uöt32_t
)0x00000008Ë

	)

1926 
	#RCC_APB2RSTR_IOPCRST
 ((
uöt32_t
)0x00000010Ë

	)

1927 
	#RCC_APB2RSTR_IOPDRST
 ((
uöt32_t
)0x00000020Ë

	)

1928 
	#RCC_APB2RSTR_ADC1RST
 ((
uöt32_t
)0x00000200Ë

	)

1930 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
)

1931 
	#RCC_APB2RSTR_ADC2RST
 ((
uöt32_t
)0x00000400Ë

	)

1934 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000800Ë

	)

1935 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000Ë

	)

1936 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00004000Ë

	)

1938 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

1939 
	#RCC_APB2RSTR_TIM15RST
 ((
uöt32_t
)0x00010000Ë

	)

1940 
	#RCC_APB2RSTR_TIM16RST
 ((
uöt32_t
)0x00020000Ë

	)

1941 
	#RCC_APB2RSTR_TIM17RST
 ((
uöt32_t
)0x00040000Ë

	)

1944 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
)

1945 
	#RCC_APB2RSTR_IOPERST
 ((
uöt32_t
)0x00000040Ë

	)

1948 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
)

1949 
	#RCC_APB2RSTR_IOPFRST
 ((
uöt32_t
)0x00000080Ë

	)

1950 
	#RCC_APB2RSTR_IOPGRST
 ((
uöt32_t
)0x00000100Ë

	)

1951 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00002000Ë

	)

1952 
	#RCC_APB2RSTR_ADC3RST
 ((
uöt32_t
)0x00008000Ë

	)

1955 #i‡
deföed
 (
STM32F10X_HD_VL
)

1956 
	#RCC_APB2RSTR_IOPFRST
 ((
uöt32_t
)0x00000080Ë

	)

1957 
	#RCC_APB2RSTR_IOPGRST
 ((
uöt32_t
)0x00000100Ë

	)

1960 #ifde‡
STM32F10X_XL


1961 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00080000Ë

	)

1962 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00100000Ë

	)

1963 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00200000Ë

	)

1967 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001Ë

	)

1968 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002Ë

	)

1969 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800Ë

	)

1970 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000Ë

	)

1971 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000Ë

	)

1973 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
)

1974 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000Ë

	)

1977 
	#RCC_APB1RSTR_BKPRST
 ((
uöt32_t
)0x08000000Ë

	)

1978 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000Ë

	)

1980 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
)

1981 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004Ë

	)

1982 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000Ë

	)

1983 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000Ë

	)

1984 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000Ë

	)

1987 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_MD
Ë|| deföed (
STM32F10X_LD
Ë|| deföed (
STM32F10X_XL
)

1988 
	#RCC_APB1RSTR_USBRST
 ((
uöt32_t
)0x00800000Ë

	)

1991 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_CL
Ë|| deföed (
STM32F10X_XL
)

1992 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008Ë

	)

1993 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010Ë

	)

1994 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020Ë

	)

1995 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000Ë

	)

1996 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000Ë

	)

1997 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000Ë

	)

1998 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000Ë

	)

2001 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2002 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010Ë

	)

2003 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020Ë

	)

2004 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000Ë

	)

2005 
	#RCC_APB1RSTR_CECRST
 ((
uöt32_t
)0x40000000Ë

	)

2008 #i‡
deföed
 (
STM32F10X_HD_VL
)

2009 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008Ë

	)

2010 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040Ë

	)

2011 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080Ë

	)

2012 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100Ë

	)

2013 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000Ë

	)

2014 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000Ë

	)

2015 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000Ë

	)

2018 #ifde‡
STM32F10X_CL


2019 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000Ë

	)

2022 #ifde‡
STM32F10X_XL


2023 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040Ë

	)

2024 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080Ë

	)

2025 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100Ë

	)

2029 
	#RCC_AHBENR_DMA1EN
 ((
uöt16_t
)0x0001Ë

	)

2030 
	#RCC_AHBENR_SRAMEN
 ((
uöt16_t
)0x0004Ë

	)

2031 
	#RCC_AHBENR_FLITFEN
 ((
uöt16_t
)0x0010Ë

	)

2032 
	#RCC_AHBENR_CRCEN
 ((
uöt16_t
)0x0040Ë

	)

2034 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
Ë|| deföed (
STM32F10X_CL
Ë|| deföed (
STM32F10X_HD_VL
)

2035 
	#RCC_AHBENR_DMA2EN
 ((
uöt16_t
)0x0002Ë

	)

2038 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
)

2039 
	#RCC_AHBENR_FSMCEN
 ((
uöt16_t
)0x0100Ë

	)

2040 
	#RCC_AHBENR_SDIOEN
 ((
uöt16_t
)0x0400Ë

	)

2043 #i‡
deföed
 (
STM32F10X_HD_VL
)

2044 
	#RCC_AHBENR_FSMCEN
 ((
uöt16_t
)0x0100Ë

	)

2047 #ifde‡
STM32F10X_CL


2048 
	#RCC_AHBENR_OTGFSEN
 ((
uöt32_t
)0x00001000Ë

	)

2049 
	#RCC_AHBENR_ETHMACEN
 ((
uöt32_t
)0x00004000Ë

	)

2050 
	#RCC_AHBENR_ETHMACTXEN
 ((
uöt32_t
)0x00008000Ë

	)

2051 
	#RCC_AHBENR_ETHMACRXEN
 ((
uöt32_t
)0x00010000Ë

	)

2055 
	#RCC_APB2ENR_AFIOEN
 ((
uöt32_t
)0x00000001Ë

	)

2056 
	#RCC_APB2ENR_IOPAEN
 ((
uöt32_t
)0x00000004Ë

	)

2057 
	#RCC_APB2ENR_IOPBEN
 ((
uöt32_t
)0x00000008Ë

	)

2058 
	#RCC_APB2ENR_IOPCEN
 ((
uöt32_t
)0x00000010Ë

	)

2059 
	#RCC_APB2ENR_IOPDEN
 ((
uöt32_t
)0x00000020Ë

	)

2060 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000200Ë

	)

2062 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
)

2063 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000400Ë

	)

2066 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000800Ë

	)

2067 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000Ë

	)

2068 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00004000Ë

	)

2070 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2071 
	#RCC_APB2ENR_TIM15EN
 ((
uöt32_t
)0x00010000Ë

	)

2072 
	#RCC_APB2ENR_TIM16EN
 ((
uöt32_t
)0x00020000Ë

	)

2073 
	#RCC_APB2ENR_TIM17EN
 ((
uöt32_t
)0x00040000Ë

	)

2076 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
)

2077 
	#RCC_APB2ENR_IOPEEN
 ((
uöt32_t
)0x00000040Ë

	)

2080 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
)

2081 
	#RCC_APB2ENR_IOPFEN
 ((
uöt32_t
)0x00000080Ë

	)

2082 
	#RCC_APB2ENR_IOPGEN
 ((
uöt32_t
)0x00000100Ë

	)

2083 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00002000Ë

	)

2084 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00008000Ë

	)

2087 #i‡
deföed
 (
STM32F10X_HD_VL
)

2088 
	#RCC_APB2ENR_IOPFEN
 ((
uöt32_t
)0x00000080Ë

	)

2089 
	#RCC_APB2ENR_IOPGEN
 ((
uöt32_t
)0x00000100Ë

	)

2092 #ifde‡
STM32F10X_XL


2093 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00080000Ë

	)

2094 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00100000Ë

	)

2095 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00200000Ë

	)

2099 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001Ë

	)

2100 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002Ë

	)

2101 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800Ë

	)

2102 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000Ë

	)

2103 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000Ë

	)

2105 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
)

2106 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000Ë

	)

2109 
	#RCC_APB1ENR_BKPEN
 ((
uöt32_t
)0x08000000Ë

	)

2110 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000Ë

	)

2112 #i‡!
deföed
 (
STM32F10X_LD
Ë&& !deföed (
STM32F10X_LD_VL
)

2113 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004Ë

	)

2114 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000Ë

	)

2115 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000Ë

	)

2116 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000Ë

	)

2119 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_MD
Ë|| deföed (
STM32F10X_LD
)

2120 
	#RCC_APB1ENR_USBEN
 ((
uöt32_t
)0x00800000Ë

	)

2123 #i‡
deföed
 (
STM32F10X_HD
Ë|| deföed (
STM32F10X_CL
)

2124 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008Ë

	)

2125 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010Ë

	)

2126 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020Ë

	)

2127 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000Ë

	)

2128 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000Ë

	)

2129 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000Ë

	)

2130 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000Ë

	)

2133 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2134 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010Ë

	)

2135 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020Ë

	)

2136 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000Ë

	)

2137 
	#RCC_APB1ENR_CECEN
 ((
uöt32_t
)0x40000000Ë

	)

2140 #ifde‡
STM32F10X_HD_VL


2141 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008Ë

	)

2142 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040Ë

	)

2143 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080Ë

	)

2144 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100Ë

	)

2145 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000Ë

	)

2146 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000Ë

	)

2147 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000Ë

	)

2150 #ifde‡
STM32F10X_CL


2151 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000Ë

	)

2154 #ifde‡
STM32F10X_XL


2155 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040Ë

	)

2156 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080Ë

	)

2157 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100Ë

	)

2161 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001Ë

	)

2162 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002Ë

	)

2163 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004Ë

	)

2165 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300Ë

	)

2166 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100Ë

	)

2167 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200Ë

	)

2170 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
uöt32_t
)0x00000000Ë

	)

2171 
	#RCC_BDCR_RTCSEL_LSE
 ((
uöt32_t
)0x00000100Ë

	)

2172 
	#RCC_BDCR_RTCSEL_LSI
 ((
uöt32_t
)0x00000200Ë

	)

2173 
	#RCC_BDCR_RTCSEL_HSE
 ((
uöt32_t
)0x00000300Ë

	)

2175 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000Ë

	)

2176 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000Ë

	)

2179 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001Ë

	)

2180 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002Ë

	)

2181 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000Ë

	)

2182 
	#RCC_CSR_PINRSTF
 ((
uöt32_t
)0x04000000Ë

	)

2183 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000Ë

	)

2184 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000Ë

	)

2185 
	#RCC_CSR_IWDGRSTF
 ((
uöt32_t
)0x20000000Ë

	)

2186 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000Ë

	)

2187 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000Ë

	)

2189 #ifde‡
STM32F10X_CL


2191 
	#RCC_AHBRSTR_OTGFSRST
 ((
uöt32_t
)0x00001000Ë

	)

2192 
	#RCC_AHBRSTR_ETHMACRST
 ((
uöt32_t
)0x00004000Ë

	)

2196 
	#RCC_CFGR2_PREDIV1
 ((
uöt32_t
)0x0000000FË

	)

2197 
	#RCC_CFGR2_PREDIV1_0
 ((
uöt32_t
)0x00000001Ë

	)

2198 
	#RCC_CFGR2_PREDIV1_1
 ((
uöt32_t
)0x00000002Ë

	)

2199 
	#RCC_CFGR2_PREDIV1_2
 ((
uöt32_t
)0x00000004Ë

	)

2200 
	#RCC_CFGR2_PREDIV1_3
 ((
uöt32_t
)0x00000008Ë

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
uöt32_t
)0x00000001Ë

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
uöt32_t
)0x00000002Ë

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
uöt32_t
)0x00000003Ë

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
uöt32_t
)0x00000004Ë

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
uöt32_t
)0x00000005Ë

	)

2208 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
uöt32_t
)0x00000006Ë

	)

2209 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
uöt32_t
)0x00000007Ë

	)

2210 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
uöt32_t
)0x00000008Ë

	)

2211 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
uöt32_t
)0x00000009Ë

	)

2212 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
uöt32_t
)0x0000000AË

	)

2213 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
uöt32_t
)0x0000000BË

	)

2214 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
uöt32_t
)0x0000000CË

	)

2215 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
uöt32_t
)0x0000000DË

	)

2216 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
uöt32_t
)0x0000000EË

	)

2217 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
uöt32_t
)0x0000000FË

	)

2220 
	#RCC_CFGR2_PREDIV2
 ((
uöt32_t
)0x000000F0Ë

	)

2221 
	#RCC_CFGR2_PREDIV2_0
 ((
uöt32_t
)0x00000010Ë

	)

2222 
	#RCC_CFGR2_PREDIV2_1
 ((
uöt32_t
)0x00000020Ë

	)

2223 
	#RCC_CFGR2_PREDIV2_2
 ((
uöt32_t
)0x00000040Ë

	)

2224 
	#RCC_CFGR2_PREDIV2_3
 ((
uöt32_t
)0x00000080Ë

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
uöt32_t
)0x00000010Ë

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
uöt32_t
)0x00000020Ë

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
uöt32_t
)0x00000030Ë

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
uöt32_t
)0x00000040Ë

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
uöt32_t
)0x00000050Ë

	)

2232 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
uöt32_t
)0x00000060Ë

	)

2233 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
uöt32_t
)0x00000070Ë

	)

2234 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
uöt32_t
)0x00000080Ë

	)

2235 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
uöt32_t
)0x00000090Ë

	)

2236 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
uöt32_t
)0x000000A0Ë

	)

2237 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
uöt32_t
)0x000000B0Ë

	)

2238 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
uöt32_t
)0x000000C0Ë

	)

2239 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
uöt32_t
)0x000000D0Ë

	)

2240 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
uöt32_t
)0x000000E0Ë

	)

2241 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
uöt32_t
)0x000000F0Ë

	)

2244 
	#RCC_CFGR2_PLL2MUL
 ((
uöt32_t
)0x00000F00Ë

	)

2245 
	#RCC_CFGR2_PLL2MUL_0
 ((
uöt32_t
)0x00000100Ë

	)

2246 
	#RCC_CFGR2_PLL2MUL_1
 ((
uöt32_t
)0x00000200Ë

	)

2247 
	#RCC_CFGR2_PLL2MUL_2
 ((
uöt32_t
)0x00000400Ë

	)

2248 
	#RCC_CFGR2_PLL2MUL_3
 ((
uöt32_t
)0x00000800Ë

	)

2250 
	#RCC_CFGR2_PLL2MUL8
 ((
uöt32_t
)0x00000600Ë

	)

2251 
	#RCC_CFGR2_PLL2MUL9
 ((
uöt32_t
)0x00000700Ë

	)

2252 
	#RCC_CFGR2_PLL2MUL10
 ((
uöt32_t
)0x00000800Ë

	)

2253 
	#RCC_CFGR2_PLL2MUL11
 ((
uöt32_t
)0x00000900Ë

	)

2254 
	#RCC_CFGR2_PLL2MUL12
 ((
uöt32_t
)0x00000A00Ë

	)

2255 
	#RCC_CFGR2_PLL2MUL13
 ((
uöt32_t
)0x00000B00Ë

	)

2256 
	#RCC_CFGR2_PLL2MUL14
 ((
uöt32_t
)0x00000C00Ë

	)

2257 
	#RCC_CFGR2_PLL2MUL16
 ((
uöt32_t
)0x00000E00Ë

	)

2258 
	#RCC_CFGR2_PLL2MUL20
 ((
uöt32_t
)0x00000F00Ë

	)

2261 
	#RCC_CFGR2_PLL3MUL
 ((
uöt32_t
)0x0000F000Ë

	)

2262 
	#RCC_CFGR2_PLL3MUL_0
 ((
uöt32_t
)0x00001000Ë

	)

2263 
	#RCC_CFGR2_PLL3MUL_1
 ((
uöt32_t
)0x00002000Ë

	)

2264 
	#RCC_CFGR2_PLL3MUL_2
 ((
uöt32_t
)0x00004000Ë

	)

2265 
	#RCC_CFGR2_PLL3MUL_3
 ((
uöt32_t
)0x00008000Ë

	)

2267 
	#RCC_CFGR2_PLL3MUL8
 ((
uöt32_t
)0x00006000Ë

	)

2268 
	#RCC_CFGR2_PLL3MUL9
 ((
uöt32_t
)0x00007000Ë

	)

2269 
	#RCC_CFGR2_PLL3MUL10
 ((
uöt32_t
)0x00008000Ë

	)

2270 
	#RCC_CFGR2_PLL3MUL11
 ((
uöt32_t
)0x00009000Ë

	)

2271 
	#RCC_CFGR2_PLL3MUL12
 ((
uöt32_t
)0x0000A000Ë

	)

2272 
	#RCC_CFGR2_PLL3MUL13
 ((
uöt32_t
)0x0000B000Ë

	)

2273 
	#RCC_CFGR2_PLL3MUL14
 ((
uöt32_t
)0x0000C000Ë

	)

2274 
	#RCC_CFGR2_PLL3MUL16
 ((
uöt32_t
)0x0000E000Ë

	)

2275 
	#RCC_CFGR2_PLL3MUL20
 ((
uöt32_t
)0x0000F000Ë

	)

2277 
	#RCC_CFGR2_PREDIV1SRC
 ((
uöt32_t
)0x00010000Ë

	)

2278 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
uöt32_t
)0x00010000Ë

	)

2279 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
uöt32_t
)0x00000000Ë

	)

2280 
	#RCC_CFGR2_I2S2SRC
 ((
uöt32_t
)0x00020000Ë

	)

2281 
	#RCC_CFGR2_I2S3SRC
 ((
uöt32_t
)0x00040000Ë

	)

2284 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2287 
	#RCC_CFGR2_PREDIV1
 ((
uöt32_t
)0x0000000FË

	)

2288 
	#RCC_CFGR2_PREDIV1_0
 ((
uöt32_t
)0x00000001Ë

	)

2289 
	#RCC_CFGR2_PREDIV1_1
 ((
uöt32_t
)0x00000002Ë

	)

2290 
	#RCC_CFGR2_PREDIV1_2
 ((
uöt32_t
)0x00000004Ë

	)

2291 
	#RCC_CFGR2_PREDIV1_3
 ((
uöt32_t
)0x00000008Ë

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
uöt32_t
)0x00000001Ë

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
uöt32_t
)0x00000002Ë

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
uöt32_t
)0x00000003Ë

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
uöt32_t
)0x00000004Ë

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
uöt32_t
)0x00000005Ë

	)

2299 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
uöt32_t
)0x00000006Ë

	)

2300 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
uöt32_t
)0x00000007Ë

	)

2301 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
uöt32_t
)0x00000008Ë

	)

2302 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
uöt32_t
)0x00000009Ë

	)

2303 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
uöt32_t
)0x0000000AË

	)

2304 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
uöt32_t
)0x0000000BË

	)

2305 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
uöt32_t
)0x0000000CË

	)

2306 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
uöt32_t
)0x0000000DË

	)

2307 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
uöt32_t
)0x0000000EË

	)

2308 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
uöt32_t
)0x0000000FË

	)

2318 
	#GPIO_CRL_MODE
 ((
uöt32_t
)0x33333333Ë

	)

2320 
	#GPIO_CRL_MODE0
 ((
uöt32_t
)0x00000003Ë

	)

2321 
	#GPIO_CRL_MODE0_0
 ((
uöt32_t
)0x00000001Ë

	)

2322 
	#GPIO_CRL_MODE0_1
 ((
uöt32_t
)0x00000002Ë

	)

2324 
	#GPIO_CRL_MODE1
 ((
uöt32_t
)0x00000030Ë

	)

2325 
	#GPIO_CRL_MODE1_0
 ((
uöt32_t
)0x00000010Ë

	)

2326 
	#GPIO_CRL_MODE1_1
 ((
uöt32_t
)0x00000020Ë

	)

2328 
	#GPIO_CRL_MODE2
 ((
uöt32_t
)0x00000300Ë

	)

2329 
	#GPIO_CRL_MODE2_0
 ((
uöt32_t
)0x00000100Ë

	)

2330 
	#GPIO_CRL_MODE2_1
 ((
uöt32_t
)0x00000200Ë

	)

2332 
	#GPIO_CRL_MODE3
 ((
uöt32_t
)0x00003000Ë

	)

2333 
	#GPIO_CRL_MODE3_0
 ((
uöt32_t
)0x00001000Ë

	)

2334 
	#GPIO_CRL_MODE3_1
 ((
uöt32_t
)0x00002000Ë

	)

2336 
	#GPIO_CRL_MODE4
 ((
uöt32_t
)0x00030000Ë

	)

2337 
	#GPIO_CRL_MODE4_0
 ((
uöt32_t
)0x00010000Ë

	)

2338 
	#GPIO_CRL_MODE4_1
 ((
uöt32_t
)0x00020000Ë

	)

2340 
	#GPIO_CRL_MODE5
 ((
uöt32_t
)0x00300000Ë

	)

2341 
	#GPIO_CRL_MODE5_0
 ((
uöt32_t
)0x00100000Ë

	)

2342 
	#GPIO_CRL_MODE5_1
 ((
uöt32_t
)0x00200000Ë

	)

2344 
	#GPIO_CRL_MODE6
 ((
uöt32_t
)0x03000000Ë

	)

2345 
	#GPIO_CRL_MODE6_0
 ((
uöt32_t
)0x01000000Ë

	)

2346 
	#GPIO_CRL_MODE6_1
 ((
uöt32_t
)0x02000000Ë

	)

2348 
	#GPIO_CRL_MODE7
 ((
uöt32_t
)0x30000000Ë

	)

2349 
	#GPIO_CRL_MODE7_0
 ((
uöt32_t
)0x10000000Ë

	)

2350 
	#GPIO_CRL_MODE7_1
 ((
uöt32_t
)0x20000000Ë

	)

2352 
	#GPIO_CRL_CNF
 ((
uöt32_t
)0xCCCCCCCCË

	)

2354 
	#GPIO_CRL_CNF0
 ((
uöt32_t
)0x0000000CË

	)

2355 
	#GPIO_CRL_CNF0_0
 ((
uöt32_t
)0x00000004Ë

	)

2356 
	#GPIO_CRL_CNF0_1
 ((
uöt32_t
)0x00000008Ë

	)

2358 
	#GPIO_CRL_CNF1
 ((
uöt32_t
)0x000000C0Ë

	)

2359 
	#GPIO_CRL_CNF1_0
 ((
uöt32_t
)0x00000040Ë

	)

2360 
	#GPIO_CRL_CNF1_1
 ((
uöt32_t
)0x00000080Ë

	)

2362 
	#GPIO_CRL_CNF2
 ((
uöt32_t
)0x00000C00Ë

	)

2363 
	#GPIO_CRL_CNF2_0
 ((
uöt32_t
)0x00000400Ë

	)

2364 
	#GPIO_CRL_CNF2_1
 ((
uöt32_t
)0x00000800Ë

	)

2366 
	#GPIO_CRL_CNF3
 ((
uöt32_t
)0x0000C000Ë

	)

2367 
	#GPIO_CRL_CNF3_0
 ((
uöt32_t
)0x00004000Ë

	)

2368 
	#GPIO_CRL_CNF3_1
 ((
uöt32_t
)0x00008000Ë

	)

2370 
	#GPIO_CRL_CNF4
 ((
uöt32_t
)0x000C0000Ë

	)

2371 
	#GPIO_CRL_CNF4_0
 ((
uöt32_t
)0x00040000Ë

	)

2372 
	#GPIO_CRL_CNF4_1
 ((
uöt32_t
)0x00080000Ë

	)

2374 
	#GPIO_CRL_CNF5
 ((
uöt32_t
)0x00C00000Ë

	)

2375 
	#GPIO_CRL_CNF5_0
 ((
uöt32_t
)0x00400000Ë

	)

2376 
	#GPIO_CRL_CNF5_1
 ((
uöt32_t
)0x00800000Ë

	)

2378 
	#GPIO_CRL_CNF6
 ((
uöt32_t
)0x0C000000Ë

	)

2379 
	#GPIO_CRL_CNF6_0
 ((
uöt32_t
)0x04000000Ë

	)

2380 
	#GPIO_CRL_CNF6_1
 ((
uöt32_t
)0x08000000Ë

	)

2382 
	#GPIO_CRL_CNF7
 ((
uöt32_t
)0xC0000000Ë

	)

2383 
	#GPIO_CRL_CNF7_0
 ((
uöt32_t
)0x40000000Ë

	)

2384 
	#GPIO_CRL_CNF7_1
 ((
uöt32_t
)0x80000000Ë

	)

2387 
	#GPIO_CRH_MODE
 ((
uöt32_t
)0x33333333Ë

	)

2389 
	#GPIO_CRH_MODE8
 ((
uöt32_t
)0x00000003Ë

	)

2390 
	#GPIO_CRH_MODE8_0
 ((
uöt32_t
)0x00000001Ë

	)

2391 
	#GPIO_CRH_MODE8_1
 ((
uöt32_t
)0x00000002Ë

	)

2393 
	#GPIO_CRH_MODE9
 ((
uöt32_t
)0x00000030Ë

	)

2394 
	#GPIO_CRH_MODE9_0
 ((
uöt32_t
)0x00000010Ë

	)

2395 
	#GPIO_CRH_MODE9_1
 ((
uöt32_t
)0x00000020Ë

	)

2397 
	#GPIO_CRH_MODE10
 ((
uöt32_t
)0x00000300Ë

	)

2398 
	#GPIO_CRH_MODE10_0
 ((
uöt32_t
)0x00000100Ë

	)

2399 
	#GPIO_CRH_MODE10_1
 ((
uöt32_t
)0x00000200Ë

	)

2401 
	#GPIO_CRH_MODE11
 ((
uöt32_t
)0x00003000Ë

	)

2402 
	#GPIO_CRH_MODE11_0
 ((
uöt32_t
)0x00001000Ë

	)

2403 
	#GPIO_CRH_MODE11_1
 ((
uöt32_t
)0x00002000Ë

	)

2405 
	#GPIO_CRH_MODE12
 ((
uöt32_t
)0x00030000Ë

	)

2406 
	#GPIO_CRH_MODE12_0
 ((
uöt32_t
)0x00010000Ë

	)

2407 
	#GPIO_CRH_MODE12_1
 ((
uöt32_t
)0x00020000Ë

	)

2409 
	#GPIO_CRH_MODE13
 ((
uöt32_t
)0x00300000Ë

	)

2410 
	#GPIO_CRH_MODE13_0
 ((
uöt32_t
)0x00100000Ë

	)

2411 
	#GPIO_CRH_MODE13_1
 ((
uöt32_t
)0x00200000Ë

	)

2413 
	#GPIO_CRH_MODE14
 ((
uöt32_t
)0x03000000Ë

	)

2414 
	#GPIO_CRH_MODE14_0
 ((
uöt32_t
)0x01000000Ë

	)

2415 
	#GPIO_CRH_MODE14_1
 ((
uöt32_t
)0x02000000Ë

	)

2417 
	#GPIO_CRH_MODE15
 ((
uöt32_t
)0x30000000Ë

	)

2418 
	#GPIO_CRH_MODE15_0
 ((
uöt32_t
)0x10000000Ë

	)

2419 
	#GPIO_CRH_MODE15_1
 ((
uöt32_t
)0x20000000Ë

	)

2421 
	#GPIO_CRH_CNF
 ((
uöt32_t
)0xCCCCCCCCË

	)

2423 
	#GPIO_CRH_CNF8
 ((
uöt32_t
)0x0000000CË

	)

2424 
	#GPIO_CRH_CNF8_0
 ((
uöt32_t
)0x00000004Ë

	)

2425 
	#GPIO_CRH_CNF8_1
 ((
uöt32_t
)0x00000008Ë

	)

2427 
	#GPIO_CRH_CNF9
 ((
uöt32_t
)0x000000C0Ë

	)

2428 
	#GPIO_CRH_CNF9_0
 ((
uöt32_t
)0x00000040Ë

	)

2429 
	#GPIO_CRH_CNF9_1
 ((
uöt32_t
)0x00000080Ë

	)

2431 
	#GPIO_CRH_CNF10
 ((
uöt32_t
)0x00000C00Ë

	)

2432 
	#GPIO_CRH_CNF10_0
 ((
uöt32_t
)0x00000400Ë

	)

2433 
	#GPIO_CRH_CNF10_1
 ((
uöt32_t
)0x00000800Ë

	)

2435 
	#GPIO_CRH_CNF11
 ((
uöt32_t
)0x0000C000Ë

	)

2436 
	#GPIO_CRH_CNF11_0
 ((
uöt32_t
)0x00004000Ë

	)

2437 
	#GPIO_CRH_CNF11_1
 ((
uöt32_t
)0x00008000Ë

	)

2439 
	#GPIO_CRH_CNF12
 ((
uöt32_t
)0x000C0000Ë

	)

2440 
	#GPIO_CRH_CNF12_0
 ((
uöt32_t
)0x00040000Ë

	)

2441 
	#GPIO_CRH_CNF12_1
 ((
uöt32_t
)0x00080000Ë

	)

2443 
	#GPIO_CRH_CNF13
 ((
uöt32_t
)0x00C00000Ë

	)

2444 
	#GPIO_CRH_CNF13_0
 ((
uöt32_t
)0x00400000Ë

	)

2445 
	#GPIO_CRH_CNF13_1
 ((
uöt32_t
)0x00800000Ë

	)

2447 
	#GPIO_CRH_CNF14
 ((
uöt32_t
)0x0C000000Ë

	)

2448 
	#GPIO_CRH_CNF14_0
 ((
uöt32_t
)0x04000000Ë

	)

2449 
	#GPIO_CRH_CNF14_1
 ((
uöt32_t
)0x08000000Ë

	)

2451 
	#GPIO_CRH_CNF15
 ((
uöt32_t
)0xC0000000Ë

	)

2452 
	#GPIO_CRH_CNF15_0
 ((
uöt32_t
)0x40000000Ë

	)

2453 
	#GPIO_CRH_CNF15_1
 ((
uöt32_t
)0x80000000Ë

	)

2456 
	#GPIO_IDR_IDR0
 ((
uöt16_t
)0x0001Ë

	)

2457 
	#GPIO_IDR_IDR1
 ((
uöt16_t
)0x0002Ë

	)

2458 
	#GPIO_IDR_IDR2
 ((
uöt16_t
)0x0004Ë

	)

2459 
	#GPIO_IDR_IDR3
 ((
uöt16_t
)0x0008Ë

	)

2460 
	#GPIO_IDR_IDR4
 ((
uöt16_t
)0x0010Ë

	)

2461 
	#GPIO_IDR_IDR5
 ((
uöt16_t
)0x0020Ë

	)

2462 
	#GPIO_IDR_IDR6
 ((
uöt16_t
)0x0040Ë

	)

2463 
	#GPIO_IDR_IDR7
 ((
uöt16_t
)0x0080Ë

	)

2464 
	#GPIO_IDR_IDR8
 ((
uöt16_t
)0x0100Ë

	)

2465 
	#GPIO_IDR_IDR9
 ((
uöt16_t
)0x0200Ë

	)

2466 
	#GPIO_IDR_IDR10
 ((
uöt16_t
)0x0400Ë

	)

2467 
	#GPIO_IDR_IDR11
 ((
uöt16_t
)0x0800Ë

	)

2468 
	#GPIO_IDR_IDR12
 ((
uöt16_t
)0x1000Ë

	)

2469 
	#GPIO_IDR_IDR13
 ((
uöt16_t
)0x2000Ë

	)

2470 
	#GPIO_IDR_IDR14
 ((
uöt16_t
)0x4000Ë

	)

2471 
	#GPIO_IDR_IDR15
 ((
uöt16_t
)0x8000Ë

	)

2474 
	#GPIO_ODR_ODR0
 ((
uöt16_t
)0x0001Ë

	)

2475 
	#GPIO_ODR_ODR1
 ((
uöt16_t
)0x0002Ë

	)

2476 
	#GPIO_ODR_ODR2
 ((
uöt16_t
)0x0004Ë

	)

2477 
	#GPIO_ODR_ODR3
 ((
uöt16_t
)0x0008Ë

	)

2478 
	#GPIO_ODR_ODR4
 ((
uöt16_t
)0x0010Ë

	)

2479 
	#GPIO_ODR_ODR5
 ((
uöt16_t
)0x0020Ë

	)

2480 
	#GPIO_ODR_ODR6
 ((
uöt16_t
)0x0040Ë

	)

2481 
	#GPIO_ODR_ODR7
 ((
uöt16_t
)0x0080Ë

	)

2482 
	#GPIO_ODR_ODR8
 ((
uöt16_t
)0x0100Ë

	)

2483 
	#GPIO_ODR_ODR9
 ((
uöt16_t
)0x0200Ë

	)

2484 
	#GPIO_ODR_ODR10
 ((
uöt16_t
)0x0400Ë

	)

2485 
	#GPIO_ODR_ODR11
 ((
uöt16_t
)0x0800Ë

	)

2486 
	#GPIO_ODR_ODR12
 ((
uöt16_t
)0x1000Ë

	)

2487 
	#GPIO_ODR_ODR13
 ((
uöt16_t
)0x2000Ë

	)

2488 
	#GPIO_ODR_ODR14
 ((
uöt16_t
)0x4000Ë

	)

2489 
	#GPIO_ODR_ODR15
 ((
uöt16_t
)0x8000Ë

	)

2492 
	#GPIO_BSRR_BS0
 ((
uöt32_t
)0x00000001Ë

	)

2493 
	#GPIO_BSRR_BS1
 ((
uöt32_t
)0x00000002Ë

	)

2494 
	#GPIO_BSRR_BS2
 ((
uöt32_t
)0x00000004Ë

	)

2495 
	#GPIO_BSRR_BS3
 ((
uöt32_t
)0x00000008Ë

	)

2496 
	#GPIO_BSRR_BS4
 ((
uöt32_t
)0x00000010Ë

	)

2497 
	#GPIO_BSRR_BS5
 ((
uöt32_t
)0x00000020Ë

	)

2498 
	#GPIO_BSRR_BS6
 ((
uöt32_t
)0x00000040Ë

	)

2499 
	#GPIO_BSRR_BS7
 ((
uöt32_t
)0x00000080Ë

	)

2500 
	#GPIO_BSRR_BS8
 ((
uöt32_t
)0x00000100Ë

	)

2501 
	#GPIO_BSRR_BS9
 ((
uöt32_t
)0x00000200Ë

	)

2502 
	#GPIO_BSRR_BS10
 ((
uöt32_t
)0x00000400Ë

	)

2503 
	#GPIO_BSRR_BS11
 ((
uöt32_t
)0x00000800Ë

	)

2504 
	#GPIO_BSRR_BS12
 ((
uöt32_t
)0x00001000Ë

	)

2505 
	#GPIO_BSRR_BS13
 ((
uöt32_t
)0x00002000Ë

	)

2506 
	#GPIO_BSRR_BS14
 ((
uöt32_t
)0x00004000Ë

	)

2507 
	#GPIO_BSRR_BS15
 ((
uöt32_t
)0x00008000Ë

	)

2509 
	#GPIO_BSRR_BR0
 ((
uöt32_t
)0x00010000Ë

	)

2510 
	#GPIO_BSRR_BR1
 ((
uöt32_t
)0x00020000Ë

	)

2511 
	#GPIO_BSRR_BR2
 ((
uöt32_t
)0x00040000Ë

	)

2512 
	#GPIO_BSRR_BR3
 ((
uöt32_t
)0x00080000Ë

	)

2513 
	#GPIO_BSRR_BR4
 ((
uöt32_t
)0x00100000Ë

	)

2514 
	#GPIO_BSRR_BR5
 ((
uöt32_t
)0x00200000Ë

	)

2515 
	#GPIO_BSRR_BR6
 ((
uöt32_t
)0x00400000Ë

	)

2516 
	#GPIO_BSRR_BR7
 ((
uöt32_t
)0x00800000Ë

	)

2517 
	#GPIO_BSRR_BR8
 ((
uöt32_t
)0x01000000Ë

	)

2518 
	#GPIO_BSRR_BR9
 ((
uöt32_t
)0x02000000Ë

	)

2519 
	#GPIO_BSRR_BR10
 ((
uöt32_t
)0x04000000Ë

	)

2520 
	#GPIO_BSRR_BR11
 ((
uöt32_t
)0x08000000Ë

	)

2521 
	#GPIO_BSRR_BR12
 ((
uöt32_t
)0x10000000Ë

	)

2522 
	#GPIO_BSRR_BR13
 ((
uöt32_t
)0x20000000Ë

	)

2523 
	#GPIO_BSRR_BR14
 ((
uöt32_t
)0x40000000Ë

	)

2524 
	#GPIO_BSRR_BR15
 ((
uöt32_t
)0x80000000Ë

	)

2527 
	#GPIO_BRR_BR0
 ((
uöt16_t
)0x0001Ë

	)

2528 
	#GPIO_BRR_BR1
 ((
uöt16_t
)0x0002Ë

	)

2529 
	#GPIO_BRR_BR2
 ((
uöt16_t
)0x0004Ë

	)

2530 
	#GPIO_BRR_BR3
 ((
uöt16_t
)0x0008Ë

	)

2531 
	#GPIO_BRR_BR4
 ((
uöt16_t
)0x0010Ë

	)

2532 
	#GPIO_BRR_BR5
 ((
uöt16_t
)0x0020Ë

	)

2533 
	#GPIO_BRR_BR6
 ((
uöt16_t
)0x0040Ë

	)

2534 
	#GPIO_BRR_BR7
 ((
uöt16_t
)0x0080Ë

	)

2535 
	#GPIO_BRR_BR8
 ((
uöt16_t
)0x0100Ë

	)

2536 
	#GPIO_BRR_BR9
 ((
uöt16_t
)0x0200Ë

	)

2537 
	#GPIO_BRR_BR10
 ((
uöt16_t
)0x0400Ë

	)

2538 
	#GPIO_BRR_BR11
 ((
uöt16_t
)0x0800Ë

	)

2539 
	#GPIO_BRR_BR12
 ((
uöt16_t
)0x1000Ë

	)

2540 
	#GPIO_BRR_BR13
 ((
uöt16_t
)0x2000Ë

	)

2541 
	#GPIO_BRR_BR14
 ((
uöt16_t
)0x4000Ë

	)

2542 
	#GPIO_BRR_BR15
 ((
uöt16_t
)0x8000Ë

	)

2545 
	#GPIO_LCKR_LCK0
 ((
uöt32_t
)0x00000001Ë

	)

2546 
	#GPIO_LCKR_LCK1
 ((
uöt32_t
)0x00000002Ë

	)

2547 
	#GPIO_LCKR_LCK2
 ((
uöt32_t
)0x00000004Ë

	)

2548 
	#GPIO_LCKR_LCK3
 ((
uöt32_t
)0x00000008Ë

	)

2549 
	#GPIO_LCKR_LCK4
 ((
uöt32_t
)0x00000010Ë

	)

2550 
	#GPIO_LCKR_LCK5
 ((
uöt32_t
)0x00000020Ë

	)

2551 
	#GPIO_LCKR_LCK6
 ((
uöt32_t
)0x00000040Ë

	)

2552 
	#GPIO_LCKR_LCK7
 ((
uöt32_t
)0x00000080Ë

	)

2553 
	#GPIO_LCKR_LCK8
 ((
uöt32_t
)0x00000100Ë

	)

2554 
	#GPIO_LCKR_LCK9
 ((
uöt32_t
)0x00000200Ë

	)

2555 
	#GPIO_LCKR_LCK10
 ((
uöt32_t
)0x00000400Ë

	)

2556 
	#GPIO_LCKR_LCK11
 ((
uöt32_t
)0x00000800Ë

	)

2557 
	#GPIO_LCKR_LCK12
 ((
uöt32_t
)0x00001000Ë

	)

2558 
	#GPIO_LCKR_LCK13
 ((
uöt32_t
)0x00002000Ë

	)

2559 
	#GPIO_LCKR_LCK14
 ((
uöt32_t
)0x00004000Ë

	)

2560 
	#GPIO_LCKR_LCK15
 ((
uöt32_t
)0x00008000Ë

	)

2561 
	#GPIO_LCKR_LCKK
 ((
uöt32_t
)0x00010000Ë

	)

2566 
	#AFIO_EVCR_PIN
 ((
uöt8_t
)0x0FË

	)

2567 
	#AFIO_EVCR_PIN_0
 ((
uöt8_t
)0x01Ë

	)

2568 
	#AFIO_EVCR_PIN_1
 ((
uöt8_t
)0x02Ë

	)

2569 
	#AFIO_EVCR_PIN_2
 ((
uöt8_t
)0x04Ë

	)

2570 
	#AFIO_EVCR_PIN_3
 ((
uöt8_t
)0x08Ë

	)

2573 
	#AFIO_EVCR_PIN_PX0
 ((
uöt8_t
)0x00Ë

	)

2574 
	#AFIO_EVCR_PIN_PX1
 ((
uöt8_t
)0x01Ë

	)

2575 
	#AFIO_EVCR_PIN_PX2
 ((
uöt8_t
)0x02Ë

	)

2576 
	#AFIO_EVCR_PIN_PX3
 ((
uöt8_t
)0x03Ë

	)

2577 
	#AFIO_EVCR_PIN_PX4
 ((
uöt8_t
)0x04Ë

	)

2578 
	#AFIO_EVCR_PIN_PX5
 ((
uöt8_t
)0x05Ë

	)

2579 
	#AFIO_EVCR_PIN_PX6
 ((
uöt8_t
)0x06Ë

	)

2580 
	#AFIO_EVCR_PIN_PX7
 ((
uöt8_t
)0x07Ë

	)

2581 
	#AFIO_EVCR_PIN_PX8
 ((
uöt8_t
)0x08Ë

	)

2582 
	#AFIO_EVCR_PIN_PX9
 ((
uöt8_t
)0x09Ë

	)

2583 
	#AFIO_EVCR_PIN_PX10
 ((
uöt8_t
)0x0AË

	)

2584 
	#AFIO_EVCR_PIN_PX11
 ((
uöt8_t
)0x0BË

	)

2585 
	#AFIO_EVCR_PIN_PX12
 ((
uöt8_t
)0x0CË

	)

2586 
	#AFIO_EVCR_PIN_PX13
 ((
uöt8_t
)0x0DË

	)

2587 
	#AFIO_EVCR_PIN_PX14
 ((
uöt8_t
)0x0EË

	)

2588 
	#AFIO_EVCR_PIN_PX15
 ((
uöt8_t
)0x0FË

	)

2590 
	#AFIO_EVCR_PORT
 ((
uöt8_t
)0x70Ë

	)

2591 
	#AFIO_EVCR_PORT_0
 ((
uöt8_t
)0x10Ë

	)

2592 
	#AFIO_EVCR_PORT_1
 ((
uöt8_t
)0x20Ë

	)

2593 
	#AFIO_EVCR_PORT_2
 ((
uöt8_t
)0x40Ë

	)

2596 
	#AFIO_EVCR_PORT_PA
 ((
uöt8_t
)0x00Ë

	)

2597 
	#AFIO_EVCR_PORT_PB
 ((
uöt8_t
)0x10Ë

	)

2598 
	#AFIO_EVCR_PORT_PC
 ((
uöt8_t
)0x20Ë

	)

2599 
	#AFIO_EVCR_PORT_PD
 ((
uöt8_t
)0x30Ë

	)

2600 
	#AFIO_EVCR_PORT_PE
 ((
uöt8_t
)0x40Ë

	)

2602 
	#AFIO_EVCR_EVOE
 ((
uöt8_t
)0x80Ë

	)

2605 
	#AFIO_MAPR_SPI1_REMAP
 ((
uöt32_t
)0x00000001Ë

	)

2606 
	#AFIO_MAPR_I2C1_REMAP
 ((
uöt32_t
)0x00000002Ë

	)

2607 
	#AFIO_MAPR_USART1_REMAP
 ((
uöt32_t
)0x00000004Ë

	)

2608 
	#AFIO_MAPR_USART2_REMAP
 ((
uöt32_t
)0x00000008Ë

	)

2610 
	#AFIO_MAPR_USART3_REMAP
 ((
uöt32_t
)0x00000030Ë

	)

2611 
	#AFIO_MAPR_USART3_REMAP_0
 ((
uöt32_t
)0x00000010Ë

	)

2612 
	#AFIO_MAPR_USART3_REMAP_1
 ((
uöt32_t
)0x00000020Ë

	)

2615 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2616 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000010Ë

	)

2617 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000030Ë

	)

2619 
	#AFIO_MAPR_TIM1_REMAP
 ((
uöt32_t
)0x000000C0Ë

	)

2620 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
uöt32_t
)0x00000040Ë

	)

2621 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
uöt32_t
)0x00000080Ë

	)

2624 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2625 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000040Ë

	)

2626 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
uöt32_t
)0x000000C0Ë

	)

2628 
	#AFIO_MAPR_TIM2_REMAP
 ((
uöt32_t
)0x00000300Ë

	)

2629 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
uöt32_t
)0x00000100Ë

	)

2630 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
uöt32_t
)0x00000200Ë

	)

2633 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2634 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
uöt32_t
)0x00000100Ë

	)

2635 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
uöt32_t
)0x00000200Ë

	)

2636 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000300Ë

	)

2638 
	#AFIO_MAPR_TIM3_REMAP
 ((
uöt32_t
)0x00000C00Ë

	)

2639 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
uöt32_t
)0x00000400Ë

	)

2640 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
uöt32_t
)0x00000800Ë

	)

2643 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
uöt32_t
)0x00000000Ë

	)

2644 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
uöt32_t
)0x00000800Ë

	)

2645 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
uöt32_t
)0x00000C00Ë

	)

2647 
	#AFIO_MAPR_TIM4_REMAP
 ((
uöt32_t
)0x00001000Ë

	)

2649 
	#AFIO_MAPR_CAN_REMAP
 ((
uöt32_t
)0x00006000Ë

	)

2650 
	#AFIO_MAPR_CAN_REMAP_0
 ((
uöt32_t
)0x00002000Ë

	)

2651 
	#AFIO_MAPR_CAN_REMAP_1
 ((
uöt32_t
)0x00004000Ë

	)

2654 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
uöt32_t
)0x00000000Ë

	)

2655 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
uöt32_t
)0x00004000Ë

	)

2656 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
uöt32_t
)0x00006000Ë

	)

2658 
	#AFIO_MAPR_PD01_REMAP
 ((
uöt32_t
)0x00008000Ë

	)

2659 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
uöt32_t
)0x00010000Ë

	)

2660 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
uöt32_t
)0x00020000Ë

	)

2661 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
uöt32_t
)0x00040000Ë

	)

2662 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
uöt32_t
)0x00080000Ë

	)

2663 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
uöt32_t
)0x00100000Ë

	)

2666 
	#AFIO_MAPR_SWJ_CFG
 ((
uöt32_t
)0x07000000Ë

	)

2667 
	#AFIO_MAPR_SWJ_CFG_0
 ((
uöt32_t
)0x01000000Ë

	)

2668 
	#AFIO_MAPR_SWJ_CFG_1
 ((
uöt32_t
)0x02000000Ë

	)

2669 
	#AFIO_MAPR_SWJ_CFG_2
 ((
uöt32_t
)0x04000000Ë

	)

2671 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
uöt32_t
)0x00000000Ë

	)

2672 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
uöt32_t
)0x01000000Ë

	)

2673 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
uöt32_t
)0x02000000Ë

	)

2674 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
uöt32_t
)0x04000000Ë

	)

2676 #ifde‡
STM32F10X_CL


2678 
	#AFIO_MAPR_ETH_REMAP
 ((
uöt32_t
)0x00200000Ë

	)

2681 
	#AFIO_MAPR_CAN2_REMAP
 ((
uöt32_t
)0x00400000Ë

	)

2684 
	#AFIO_MAPR_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

2687 
	#AFIO_MAPR_SPI3_REMAP
 ((
uöt32_t
)0x10000000Ë

	)

2690 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
uöt32_t
)0x20000000Ë

	)

2693 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
uöt32_t
)0x40000000Ë

	)

2697 
	#AFIO_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

2698 
	#AFIO_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

2699 
	#AFIO_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

2700 
	#AFIO_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

2703 
	#AFIO_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

2704 
	#AFIO_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

2705 
	#AFIO_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

2706 
	#AFIO_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

2707 
	#AFIO_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

2708 
	#AFIO_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

2709 
	#AFIO_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

2712 
	#AFIO_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

2713 
	#AFIO_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

2714 
	#AFIO_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

2715 
	#AFIO_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

2716 
	#AFIO_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

2717 
	#AFIO_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

2718 
	#AFIO_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

2721 
	#AFIO_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

2722 
	#AFIO_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

2723 
	#AFIO_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

2724 
	#AFIO_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

2725 
	#AFIO_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

2726 
	#AFIO_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

2727 
	#AFIO_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

2730 
	#AFIO_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

2731 
	#AFIO_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

2732 
	#AFIO_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

2733 
	#AFIO_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

2734 
	#AFIO_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

2735 
	#AFIO_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

2736 
	#AFIO_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

2739 
	#AFIO_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

2740 
	#AFIO_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

2741 
	#AFIO_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

2742 
	#AFIO_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

2745 
	#AFIO_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

2746 
	#AFIO_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

2747 
	#AFIO_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

2748 
	#AFIO_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

2749 
	#AFIO_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

2750 
	#AFIO_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

2751 
	#AFIO_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

2754 
	#AFIO_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

2755 
	#AFIO_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

2756 
	#AFIO_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

2757 
	#AFIO_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

2758 
	#AFIO_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

2759 
	#AFIO_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

2760 
	#AFIO_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

2763 
	#AFIO_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

2764 
	#AFIO_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

2765 
	#AFIO_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

2766 
	#AFIO_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

2767 
	#AFIO_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

2768 
	#AFIO_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

2769 
	#AFIO_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

2772 
	#AFIO_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

2773 
	#AFIO_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

2774 
	#AFIO_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

2775 
	#AFIO_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

2776 
	#AFIO_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

2777 
	#AFIO_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

2778 
	#AFIO_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

2781 
	#AFIO_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

2782 
	#AFIO_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

2783 
	#AFIO_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

2784 
	#AFIO_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

2787 
	#AFIO_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

2788 
	#AFIO_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

2789 
	#AFIO_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

2790 
	#AFIO_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

2791 
	#AFIO_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

2792 
	#AFIO_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

2793 
	#AFIO_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

2796 
	#AFIO_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

2797 
	#AFIO_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

2798 
	#AFIO_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

2799 
	#AFIO_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

2800 
	#AFIO_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

2801 
	#AFIO_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

2802 
	#AFIO_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

2805 
	#AFIO_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

2806 
	#AFIO_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

2807 
	#AFIO_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

2808 
	#AFIO_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

2809 
	#AFIO_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

2810 
	#AFIO_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

2811 
	#AFIO_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

2814 
	#AFIO_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

2815 
	#AFIO_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

2816 
	#AFIO_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

2817 
	#AFIO_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

2818 
	#AFIO_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

2819 
	#AFIO_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

2820 
	#AFIO_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

2823 
	#AFIO_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

2824 
	#AFIO_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

2825 
	#AFIO_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

2826 
	#AFIO_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

2829 
	#AFIO_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

2830 
	#AFIO_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

2831 
	#AFIO_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

2832 
	#AFIO_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

2833 
	#AFIO_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

2834 
	#AFIO_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

2835 
	#AFIO_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

2838 
	#AFIO_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

2839 
	#AFIO_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

2840 
	#AFIO_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

2841 
	#AFIO_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

2842 
	#AFIO_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

2843 
	#AFIO_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

2844 
	#AFIO_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

2847 
	#AFIO_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

2848 
	#AFIO_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

2849 
	#AFIO_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

2850 
	#AFIO_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

2851 
	#AFIO_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

2852 
	#AFIO_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

2853 
	#AFIO_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

2856 
	#AFIO_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

2857 
	#AFIO_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

2858 
	#AFIO_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

2859 
	#AFIO_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

2860 
	#AFIO_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

2861 
	#AFIO_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

2862 
	#AFIO_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

2864 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

2866 
	#AFIO_MAPR2_TIM15_REMAP
 ((
uöt32_t
)0x00000001Ë

	)

2867 
	#AFIO_MAPR2_TIM16_REMAP
 ((
uöt32_t
)0x00000002Ë

	)

2868 
	#AFIO_MAPR2_TIM17_REMAP
 ((
uöt32_t
)0x00000004Ë

	)

2869 
	#AFIO_MAPR2_CEC_REMAP
 ((
uöt32_t
)0x00000008Ë

	)

2870 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
uöt32_t
)0x00000010Ë

	)

2873 #ifde‡
STM32F10X_HD_VL


2874 
	#AFIO_MAPR2_TIM13_REMAP
 ((
uöt32_t
)0x00000100Ë

	)

2875 
	#AFIO_MAPR2_TIM14_REMAP
 ((
uöt32_t
)0x00000200Ë

	)

2876 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
uöt32_t
)0x00000400Ë

	)

2877 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
uöt32_t
)0x00000800Ë

	)

2878 
	#AFIO_MAPR2_TIM12_REMAP
 ((
uöt32_t
)0x00001000Ë

	)

2879 
	#AFIO_MAPR2_MISC_REMAP
 ((
uöt32_t
)0x00002000Ë

	)

2882 #ifde‡
STM32F10X_XL


2884 
	#AFIO_MAPR2_TIM9_REMAP
 ((
uöt32_t
)0x00000020Ë

	)

2885 
	#AFIO_MAPR2_TIM10_REMAP
 ((
uöt32_t
)0x00000040Ë

	)

2886 
	#AFIO_MAPR2_TIM11_REMAP
 ((
uöt32_t
)0x00000080Ë

	)

2887 
	#AFIO_MAPR2_TIM13_REMAP
 ((
uöt32_t
)0x00000100Ë

	)

2888 
	#AFIO_MAPR2_TIM14_REMAP
 ((
uöt32_t
)0x00000200Ë

	)

2889 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
uöt32_t
)0x00000400Ë

	)

2899 
	#SysTick_CTRL_ENABLE
 ((
uöt32_t
)0x00000001Ë

	)

2900 
	#SysTick_CTRL_TICKINT
 ((
uöt32_t
)0x00000002Ë

	)

2901 
	#SysTick_CTRL_CLKSOURCE
 ((
uöt32_t
)0x00000004Ë

	)

2902 
	#SysTick_CTRL_COUNTFLAG
 ((
uöt32_t
)0x00010000Ë

	)

2905 
	#SysTick_LOAD_RELOAD
 ((
uöt32_t
)0x00FFFFFFË

	)

2908 
	#SysTick_VAL_CURRENT
 ((
uöt32_t
)0x00FFFFFFË

	)

2911 
	#SysTick_CALIB_TENMS
 ((
uöt32_t
)0x00FFFFFFË

	)

2912 
	#SysTick_CALIB_SKEW
 ((
uöt32_t
)0x40000000Ë

	)

2913 
	#SysTick_CALIB_NOREF
 ((
uöt32_t
)0x80000000Ë

	)

2922 
	#NVIC_ISER_SETENA
 ((
uöt32_t
)0xFFFFFFFFË

	)

2923 
	#NVIC_ISER_SETENA_0
 ((
uöt32_t
)0x00000001Ë

	)

2924 
	#NVIC_ISER_SETENA_1
 ((
uöt32_t
)0x00000002Ë

	)

2925 
	#NVIC_ISER_SETENA_2
 ((
uöt32_t
)0x00000004Ë

	)

2926 
	#NVIC_ISER_SETENA_3
 ((
uöt32_t
)0x00000008Ë

	)

2927 
	#NVIC_ISER_SETENA_4
 ((
uöt32_t
)0x00000010Ë

	)

2928 
	#NVIC_ISER_SETENA_5
 ((
uöt32_t
)0x00000020Ë

	)

2929 
	#NVIC_ISER_SETENA_6
 ((
uöt32_t
)0x00000040Ë

	)

2930 
	#NVIC_ISER_SETENA_7
 ((
uöt32_t
)0x00000080Ë

	)

2931 
	#NVIC_ISER_SETENA_8
 ((
uöt32_t
)0x00000100Ë

	)

2932 
	#NVIC_ISER_SETENA_9
 ((
uöt32_t
)0x00000200Ë

	)

2933 
	#NVIC_ISER_SETENA_10
 ((
uöt32_t
)0x00000400Ë

	)

2934 
	#NVIC_ISER_SETENA_11
 ((
uöt32_t
)0x00000800Ë

	)

2935 
	#NVIC_ISER_SETENA_12
 ((
uöt32_t
)0x00001000Ë

	)

2936 
	#NVIC_ISER_SETENA_13
 ((
uöt32_t
)0x00002000Ë

	)

2937 
	#NVIC_ISER_SETENA_14
 ((
uöt32_t
)0x00004000Ë

	)

2938 
	#NVIC_ISER_SETENA_15
 ((
uöt32_t
)0x00008000Ë

	)

2939 
	#NVIC_ISER_SETENA_16
 ((
uöt32_t
)0x00010000Ë

	)

2940 
	#NVIC_ISER_SETENA_17
 ((
uöt32_t
)0x00020000Ë

	)

2941 
	#NVIC_ISER_SETENA_18
 ((
uöt32_t
)0x00040000Ë

	)

2942 
	#NVIC_ISER_SETENA_19
 ((
uöt32_t
)0x00080000Ë

	)

2943 
	#NVIC_ISER_SETENA_20
 ((
uöt32_t
)0x00100000Ë

	)

2944 
	#NVIC_ISER_SETENA_21
 ((
uöt32_t
)0x00200000Ë

	)

2945 
	#NVIC_ISER_SETENA_22
 ((
uöt32_t
)0x00400000Ë

	)

2946 
	#NVIC_ISER_SETENA_23
 ((
uöt32_t
)0x00800000Ë

	)

2947 
	#NVIC_ISER_SETENA_24
 ((
uöt32_t
)0x01000000Ë

	)

2948 
	#NVIC_ISER_SETENA_25
 ((
uöt32_t
)0x02000000Ë

	)

2949 
	#NVIC_ISER_SETENA_26
 ((
uöt32_t
)0x04000000Ë

	)

2950 
	#NVIC_ISER_SETENA_27
 ((
uöt32_t
)0x08000000Ë

	)

2951 
	#NVIC_ISER_SETENA_28
 ((
uöt32_t
)0x10000000Ë

	)

2952 
	#NVIC_ISER_SETENA_29
 ((
uöt32_t
)0x20000000Ë

	)

2953 
	#NVIC_ISER_SETENA_30
 ((
uöt32_t
)0x40000000Ë

	)

2954 
	#NVIC_ISER_SETENA_31
 ((
uöt32_t
)0x80000000Ë

	)

2957 
	#NVIC_ICER_CLRENA
 ((
uöt32_t
)0xFFFFFFFFË

	)

2958 
	#NVIC_ICER_CLRENA_0
 ((
uöt32_t
)0x00000001Ë

	)

2959 
	#NVIC_ICER_CLRENA_1
 ((
uöt32_t
)0x00000002Ë

	)

2960 
	#NVIC_ICER_CLRENA_2
 ((
uöt32_t
)0x00000004Ë

	)

2961 
	#NVIC_ICER_CLRENA_3
 ((
uöt32_t
)0x00000008Ë

	)

2962 
	#NVIC_ICER_CLRENA_4
 ((
uöt32_t
)0x00000010Ë

	)

2963 
	#NVIC_ICER_CLRENA_5
 ((
uöt32_t
)0x00000020Ë

	)

2964 
	#NVIC_ICER_CLRENA_6
 ((
uöt32_t
)0x00000040Ë

	)

2965 
	#NVIC_ICER_CLRENA_7
 ((
uöt32_t
)0x00000080Ë

	)

2966 
	#NVIC_ICER_CLRENA_8
 ((
uöt32_t
)0x00000100Ë

	)

2967 
	#NVIC_ICER_CLRENA_9
 ((
uöt32_t
)0x00000200Ë

	)

2968 
	#NVIC_ICER_CLRENA_10
 ((
uöt32_t
)0x00000400Ë

	)

2969 
	#NVIC_ICER_CLRENA_11
 ((
uöt32_t
)0x00000800Ë

	)

2970 
	#NVIC_ICER_CLRENA_12
 ((
uöt32_t
)0x00001000Ë

	)

2971 
	#NVIC_ICER_CLRENA_13
 ((
uöt32_t
)0x00002000Ë

	)

2972 
	#NVIC_ICER_CLRENA_14
 ((
uöt32_t
)0x00004000Ë

	)

2973 
	#NVIC_ICER_CLRENA_15
 ((
uöt32_t
)0x00008000Ë

	)

2974 
	#NVIC_ICER_CLRENA_16
 ((
uöt32_t
)0x00010000Ë

	)

2975 
	#NVIC_ICER_CLRENA_17
 ((
uöt32_t
)0x00020000Ë

	)

2976 
	#NVIC_ICER_CLRENA_18
 ((
uöt32_t
)0x00040000Ë

	)

2977 
	#NVIC_ICER_CLRENA_19
 ((
uöt32_t
)0x00080000Ë

	)

2978 
	#NVIC_ICER_CLRENA_20
 ((
uöt32_t
)0x00100000Ë

	)

2979 
	#NVIC_ICER_CLRENA_21
 ((
uöt32_t
)0x00200000Ë

	)

2980 
	#NVIC_ICER_CLRENA_22
 ((
uöt32_t
)0x00400000Ë

	)

2981 
	#NVIC_ICER_CLRENA_23
 ((
uöt32_t
)0x00800000Ë

	)

2982 
	#NVIC_ICER_CLRENA_24
 ((
uöt32_t
)0x01000000Ë

	)

2983 
	#NVIC_ICER_CLRENA_25
 ((
uöt32_t
)0x02000000Ë

	)

2984 
	#NVIC_ICER_CLRENA_26
 ((
uöt32_t
)0x04000000Ë

	)

2985 
	#NVIC_ICER_CLRENA_27
 ((
uöt32_t
)0x08000000Ë

	)

2986 
	#NVIC_ICER_CLRENA_28
 ((
uöt32_t
)0x10000000Ë

	)

2987 
	#NVIC_ICER_CLRENA_29
 ((
uöt32_t
)0x20000000Ë

	)

2988 
	#NVIC_ICER_CLRENA_30
 ((
uöt32_t
)0x40000000Ë

	)

2989 
	#NVIC_ICER_CLRENA_31
 ((
uöt32_t
)0x80000000Ë

	)

2992 
	#NVIC_ISPR_SETPEND
 ((
uöt32_t
)0xFFFFFFFFË

	)

2993 
	#NVIC_ISPR_SETPEND_0
 ((
uöt32_t
)0x00000001Ë

	)

2994 
	#NVIC_ISPR_SETPEND_1
 ((
uöt32_t
)0x00000002Ë

	)

2995 
	#NVIC_ISPR_SETPEND_2
 ((
uöt32_t
)0x00000004Ë

	)

2996 
	#NVIC_ISPR_SETPEND_3
 ((
uöt32_t
)0x00000008Ë

	)

2997 
	#NVIC_ISPR_SETPEND_4
 ((
uöt32_t
)0x00000010Ë

	)

2998 
	#NVIC_ISPR_SETPEND_5
 ((
uöt32_t
)0x00000020Ë

	)

2999 
	#NVIC_ISPR_SETPEND_6
 ((
uöt32_t
)0x00000040Ë

	)

3000 
	#NVIC_ISPR_SETPEND_7
 ((
uöt32_t
)0x00000080Ë

	)

3001 
	#NVIC_ISPR_SETPEND_8
 ((
uöt32_t
)0x00000100Ë

	)

3002 
	#NVIC_ISPR_SETPEND_9
 ((
uöt32_t
)0x00000200Ë

	)

3003 
	#NVIC_ISPR_SETPEND_10
 ((
uöt32_t
)0x00000400Ë

	)

3004 
	#NVIC_ISPR_SETPEND_11
 ((
uöt32_t
)0x00000800Ë

	)

3005 
	#NVIC_ISPR_SETPEND_12
 ((
uöt32_t
)0x00001000Ë

	)

3006 
	#NVIC_ISPR_SETPEND_13
 ((
uöt32_t
)0x00002000Ë

	)

3007 
	#NVIC_ISPR_SETPEND_14
 ((
uöt32_t
)0x00004000Ë

	)

3008 
	#NVIC_ISPR_SETPEND_15
 ((
uöt32_t
)0x00008000Ë

	)

3009 
	#NVIC_ISPR_SETPEND_16
 ((
uöt32_t
)0x00010000Ë

	)

3010 
	#NVIC_ISPR_SETPEND_17
 ((
uöt32_t
)0x00020000Ë

	)

3011 
	#NVIC_ISPR_SETPEND_18
 ((
uöt32_t
)0x00040000Ë

	)

3012 
	#NVIC_ISPR_SETPEND_19
 ((
uöt32_t
)0x00080000Ë

	)

3013 
	#NVIC_ISPR_SETPEND_20
 ((
uöt32_t
)0x00100000Ë

	)

3014 
	#NVIC_ISPR_SETPEND_21
 ((
uöt32_t
)0x00200000Ë

	)

3015 
	#NVIC_ISPR_SETPEND_22
 ((
uöt32_t
)0x00400000Ë

	)

3016 
	#NVIC_ISPR_SETPEND_23
 ((
uöt32_t
)0x00800000Ë

	)

3017 
	#NVIC_ISPR_SETPEND_24
 ((
uöt32_t
)0x01000000Ë

	)

3018 
	#NVIC_ISPR_SETPEND_25
 ((
uöt32_t
)0x02000000Ë

	)

3019 
	#NVIC_ISPR_SETPEND_26
 ((
uöt32_t
)0x04000000Ë

	)

3020 
	#NVIC_ISPR_SETPEND_27
 ((
uöt32_t
)0x08000000Ë

	)

3021 
	#NVIC_ISPR_SETPEND_28
 ((
uöt32_t
)0x10000000Ë

	)

3022 
	#NVIC_ISPR_SETPEND_29
 ((
uöt32_t
)0x20000000Ë

	)

3023 
	#NVIC_ISPR_SETPEND_30
 ((
uöt32_t
)0x40000000Ë

	)

3024 
	#NVIC_ISPR_SETPEND_31
 ((
uöt32_t
)0x80000000Ë

	)

3027 
	#NVIC_ICPR_CLRPEND
 ((
uöt32_t
)0xFFFFFFFFË

	)

3028 
	#NVIC_ICPR_CLRPEND_0
 ((
uöt32_t
)0x00000001Ë

	)

3029 
	#NVIC_ICPR_CLRPEND_1
 ((
uöt32_t
)0x00000002Ë

	)

3030 
	#NVIC_ICPR_CLRPEND_2
 ((
uöt32_t
)0x00000004Ë

	)

3031 
	#NVIC_ICPR_CLRPEND_3
 ((
uöt32_t
)0x00000008Ë

	)

3032 
	#NVIC_ICPR_CLRPEND_4
 ((
uöt32_t
)0x00000010Ë

	)

3033 
	#NVIC_ICPR_CLRPEND_5
 ((
uöt32_t
)0x00000020Ë

	)

3034 
	#NVIC_ICPR_CLRPEND_6
 ((
uöt32_t
)0x00000040Ë

	)

3035 
	#NVIC_ICPR_CLRPEND_7
 ((
uöt32_t
)0x00000080Ë

	)

3036 
	#NVIC_ICPR_CLRPEND_8
 ((
uöt32_t
)0x00000100Ë

	)

3037 
	#NVIC_ICPR_CLRPEND_9
 ((
uöt32_t
)0x00000200Ë

	)

3038 
	#NVIC_ICPR_CLRPEND_10
 ((
uöt32_t
)0x00000400Ë

	)

3039 
	#NVIC_ICPR_CLRPEND_11
 ((
uöt32_t
)0x00000800Ë

	)

3040 
	#NVIC_ICPR_CLRPEND_12
 ((
uöt32_t
)0x00001000Ë

	)

3041 
	#NVIC_ICPR_CLRPEND_13
 ((
uöt32_t
)0x00002000Ë

	)

3042 
	#NVIC_ICPR_CLRPEND_14
 ((
uöt32_t
)0x00004000Ë

	)

3043 
	#NVIC_ICPR_CLRPEND_15
 ((
uöt32_t
)0x00008000Ë

	)

3044 
	#NVIC_ICPR_CLRPEND_16
 ((
uöt32_t
)0x00010000Ë

	)

3045 
	#NVIC_ICPR_CLRPEND_17
 ((
uöt32_t
)0x00020000Ë

	)

3046 
	#NVIC_ICPR_CLRPEND_18
 ((
uöt32_t
)0x00040000Ë

	)

3047 
	#NVIC_ICPR_CLRPEND_19
 ((
uöt32_t
)0x00080000Ë

	)

3048 
	#NVIC_ICPR_CLRPEND_20
 ((
uöt32_t
)0x00100000Ë

	)

3049 
	#NVIC_ICPR_CLRPEND_21
 ((
uöt32_t
)0x00200000Ë

	)

3050 
	#NVIC_ICPR_CLRPEND_22
 ((
uöt32_t
)0x00400000Ë

	)

3051 
	#NVIC_ICPR_CLRPEND_23
 ((
uöt32_t
)0x00800000Ë

	)

3052 
	#NVIC_ICPR_CLRPEND_24
 ((
uöt32_t
)0x01000000Ë

	)

3053 
	#NVIC_ICPR_CLRPEND_25
 ((
uöt32_t
)0x02000000Ë

	)

3054 
	#NVIC_ICPR_CLRPEND_26
 ((
uöt32_t
)0x04000000Ë

	)

3055 
	#NVIC_ICPR_CLRPEND_27
 ((
uöt32_t
)0x08000000Ë

	)

3056 
	#NVIC_ICPR_CLRPEND_28
 ((
uöt32_t
)0x10000000Ë

	)

3057 
	#NVIC_ICPR_CLRPEND_29
 ((
uöt32_t
)0x20000000Ë

	)

3058 
	#NVIC_ICPR_CLRPEND_30
 ((
uöt32_t
)0x40000000Ë

	)

3059 
	#NVIC_ICPR_CLRPEND_31
 ((
uöt32_t
)0x80000000Ë

	)

3062 
	#NVIC_IABR_ACTIVE
 ((
uöt32_t
)0xFFFFFFFFË

	)

3063 
	#NVIC_IABR_ACTIVE_0
 ((
uöt32_t
)0x00000001Ë

	)

3064 
	#NVIC_IABR_ACTIVE_1
 ((
uöt32_t
)0x00000002Ë

	)

3065 
	#NVIC_IABR_ACTIVE_2
 ((
uöt32_t
)0x00000004Ë

	)

3066 
	#NVIC_IABR_ACTIVE_3
 ((
uöt32_t
)0x00000008Ë

	)

3067 
	#NVIC_IABR_ACTIVE_4
 ((
uöt32_t
)0x00000010Ë

	)

3068 
	#NVIC_IABR_ACTIVE_5
 ((
uöt32_t
)0x00000020Ë

	)

3069 
	#NVIC_IABR_ACTIVE_6
 ((
uöt32_t
)0x00000040Ë

	)

3070 
	#NVIC_IABR_ACTIVE_7
 ((
uöt32_t
)0x00000080Ë

	)

3071 
	#NVIC_IABR_ACTIVE_8
 ((
uöt32_t
)0x00000100Ë

	)

3072 
	#NVIC_IABR_ACTIVE_9
 ((
uöt32_t
)0x00000200Ë

	)

3073 
	#NVIC_IABR_ACTIVE_10
 ((
uöt32_t
)0x00000400Ë

	)

3074 
	#NVIC_IABR_ACTIVE_11
 ((
uöt32_t
)0x00000800Ë

	)

3075 
	#NVIC_IABR_ACTIVE_12
 ((
uöt32_t
)0x00001000Ë

	)

3076 
	#NVIC_IABR_ACTIVE_13
 ((
uöt32_t
)0x00002000Ë

	)

3077 
	#NVIC_IABR_ACTIVE_14
 ((
uöt32_t
)0x00004000Ë

	)

3078 
	#NVIC_IABR_ACTIVE_15
 ((
uöt32_t
)0x00008000Ë

	)

3079 
	#NVIC_IABR_ACTIVE_16
 ((
uöt32_t
)0x00010000Ë

	)

3080 
	#NVIC_IABR_ACTIVE_17
 ((
uöt32_t
)0x00020000Ë

	)

3081 
	#NVIC_IABR_ACTIVE_18
 ((
uöt32_t
)0x00040000Ë

	)

3082 
	#NVIC_IABR_ACTIVE_19
 ((
uöt32_t
)0x00080000Ë

	)

3083 
	#NVIC_IABR_ACTIVE_20
 ((
uöt32_t
)0x00100000Ë

	)

3084 
	#NVIC_IABR_ACTIVE_21
 ((
uöt32_t
)0x00200000Ë

	)

3085 
	#NVIC_IABR_ACTIVE_22
 ((
uöt32_t
)0x00400000Ë

	)

3086 
	#NVIC_IABR_ACTIVE_23
 ((
uöt32_t
)0x00800000Ë

	)

3087 
	#NVIC_IABR_ACTIVE_24
 ((
uöt32_t
)0x01000000Ë

	)

3088 
	#NVIC_IABR_ACTIVE_25
 ((
uöt32_t
)0x02000000Ë

	)

3089 
	#NVIC_IABR_ACTIVE_26
 ((
uöt32_t
)0x04000000Ë

	)

3090 
	#NVIC_IABR_ACTIVE_27
 ((
uöt32_t
)0x08000000Ë

	)

3091 
	#NVIC_IABR_ACTIVE_28
 ((
uöt32_t
)0x10000000Ë

	)

3092 
	#NVIC_IABR_ACTIVE_29
 ((
uöt32_t
)0x20000000Ë

	)

3093 
	#NVIC_IABR_ACTIVE_30
 ((
uöt32_t
)0x40000000Ë

	)

3094 
	#NVIC_IABR_ACTIVE_31
 ((
uöt32_t
)0x80000000Ë

	)

3097 
	#NVIC_IPR0_PRI_0
 ((
uöt32_t
)0x000000FFË

	)

3098 
	#NVIC_IPR0_PRI_1
 ((
uöt32_t
)0x0000FF00Ë

	)

3099 
	#NVIC_IPR0_PRI_2
 ((
uöt32_t
)0x00FF0000Ë

	)

3100 
	#NVIC_IPR0_PRI_3
 ((
uöt32_t
)0xFF000000Ë

	)

3103 
	#NVIC_IPR1_PRI_4
 ((
uöt32_t
)0x000000FFË

	)

3104 
	#NVIC_IPR1_PRI_5
 ((
uöt32_t
)0x0000FF00Ë

	)

3105 
	#NVIC_IPR1_PRI_6
 ((
uöt32_t
)0x00FF0000Ë

	)

3106 
	#NVIC_IPR1_PRI_7
 ((
uöt32_t
)0xFF000000Ë

	)

3109 
	#NVIC_IPR2_PRI_8
 ((
uöt32_t
)0x000000FFË

	)

3110 
	#NVIC_IPR2_PRI_9
 ((
uöt32_t
)0x0000FF00Ë

	)

3111 
	#NVIC_IPR2_PRI_10
 ((
uöt32_t
)0x00FF0000Ë

	)

3112 
	#NVIC_IPR2_PRI_11
 ((
uöt32_t
)0xFF000000Ë

	)

3115 
	#NVIC_IPR3_PRI_12
 ((
uöt32_t
)0x000000FFË

	)

3116 
	#NVIC_IPR3_PRI_13
 ((
uöt32_t
)0x0000FF00Ë

	)

3117 
	#NVIC_IPR3_PRI_14
 ((
uöt32_t
)0x00FF0000Ë

	)

3118 
	#NVIC_IPR3_PRI_15
 ((
uöt32_t
)0xFF000000Ë

	)

3121 
	#NVIC_IPR4_PRI_16
 ((
uöt32_t
)0x000000FFË

	)

3122 
	#NVIC_IPR4_PRI_17
 ((
uöt32_t
)0x0000FF00Ë

	)

3123 
	#NVIC_IPR4_PRI_18
 ((
uöt32_t
)0x00FF0000Ë

	)

3124 
	#NVIC_IPR4_PRI_19
 ((
uöt32_t
)0xFF000000Ë

	)

3127 
	#NVIC_IPR5_PRI_20
 ((
uöt32_t
)0x000000FFË

	)

3128 
	#NVIC_IPR5_PRI_21
 ((
uöt32_t
)0x0000FF00Ë

	)

3129 
	#NVIC_IPR5_PRI_22
 ((
uöt32_t
)0x00FF0000Ë

	)

3130 
	#NVIC_IPR5_PRI_23
 ((
uöt32_t
)0xFF000000Ë

	)

3133 
	#NVIC_IPR6_PRI_24
 ((
uöt32_t
)0x000000FFË

	)

3134 
	#NVIC_IPR6_PRI_25
 ((
uöt32_t
)0x0000FF00Ë

	)

3135 
	#NVIC_IPR6_PRI_26
 ((
uöt32_t
)0x00FF0000Ë

	)

3136 
	#NVIC_IPR6_PRI_27
 ((
uöt32_t
)0xFF000000Ë

	)

3139 
	#NVIC_IPR7_PRI_28
 ((
uöt32_t
)0x000000FFË

	)

3140 
	#NVIC_IPR7_PRI_29
 ((
uöt32_t
)0x0000FF00Ë

	)

3141 
	#NVIC_IPR7_PRI_30
 ((
uöt32_t
)0x00FF0000Ë

	)

3142 
	#NVIC_IPR7_PRI_31
 ((
uöt32_t
)0xFF000000Ë

	)

3145 
	#SCB_CPUID_REVISION
 ((
uöt32_t
)0x0000000FË

	)

3146 
	#SCB_CPUID_PARTNO
 ((
uöt32_t
)0x0000FFF0Ë

	)

3147 
	#SCB_CPUID_C⁄°™t
 ((
uöt32_t
)0x000F0000Ë

	)

3148 
	#SCB_CPUID_VARIANT
 ((
uöt32_t
)0x00F00000Ë

	)

3149 
	#SCB_CPUID_IMPLEMENTER
 ((
uöt32_t
)0xFF000000Ë

	)

3152 
	#SCB_ICSR_VECTACTIVE
 ((
uöt32_t
)0x000001FFË

	)

3153 
	#SCB_ICSR_RETTOBASE
 ((
uöt32_t
)0x00000800Ë

	)

3154 
	#SCB_ICSR_VECTPENDING
 ((
uöt32_t
)0x003FF000Ë

	)

3155 
	#SCB_ICSR_ISRPENDING
 ((
uöt32_t
)0x00400000Ë

	)

3156 
	#SCB_ICSR_ISRPREEMPT
 ((
uöt32_t
)0x00800000Ë

	)

3157 
	#SCB_ICSR_PENDSTCLR
 ((
uöt32_t
)0x02000000Ë

	)

3158 
	#SCB_ICSR_PENDSTSET
 ((
uöt32_t
)0x04000000Ë

	)

3159 
	#SCB_ICSR_PENDSVCLR
 ((
uöt32_t
)0x08000000Ë

	)

3160 
	#SCB_ICSR_PENDSVSET
 ((
uöt32_t
)0x10000000Ë

	)

3161 
	#SCB_ICSR_NMIPENDSET
 ((
uöt32_t
)0x80000000Ë

	)

3164 
	#SCB_VTOR_TBLOFF
 ((
uöt32_t
)0x1FFFFF80Ë

	)

3165 
	#SCB_VTOR_TBLBASE
 ((
uöt32_t
)0x20000000Ë

	)

3168 
	#SCB_AIRCR_VECTRESET
 ((
uöt32_t
)0x00000001Ë

	)

3169 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
uöt32_t
)0x00000002Ë

	)

3170 
	#SCB_AIRCR_SYSRESETREQ
 ((
uöt32_t
)0x00000004Ë

	)

3172 
	#SCB_AIRCR_PRIGROUP
 ((
uöt32_t
)0x00000700Ë

	)

3173 
	#SCB_AIRCR_PRIGROUP_0
 ((
uöt32_t
)0x00000100Ë

	)

3174 
	#SCB_AIRCR_PRIGROUP_1
 ((
uöt32_t
)0x00000200Ë

	)

3175 
	#SCB_AIRCR_PRIGROUP_2
 ((
uöt32_t
)0x00000400Ë

	)

3178 
	#SCB_AIRCR_PRIGROUP0
 ((
uöt32_t
)0x00000000Ë

	)

3179 
	#SCB_AIRCR_PRIGROUP1
 ((
uöt32_t
)0x00000100Ë

	)

3180 
	#SCB_AIRCR_PRIGROUP2
 ((
uöt32_t
)0x00000200Ë

	)

3181 
	#SCB_AIRCR_PRIGROUP3
 ((
uöt32_t
)0x00000300Ë

	)

3182 
	#SCB_AIRCR_PRIGROUP4
 ((
uöt32_t
)0x00000400Ë

	)

3183 
	#SCB_AIRCR_PRIGROUP5
 ((
uöt32_t
)0x00000500Ë

	)

3184 
	#SCB_AIRCR_PRIGROUP6
 ((
uöt32_t
)0x00000600Ë

	)

3185 
	#SCB_AIRCR_PRIGROUP7
 ((
uöt32_t
)0x00000700Ë

	)

3187 
	#SCB_AIRCR_ENDIANESS
 ((
uöt32_t
)0x00008000Ë

	)

3188 
	#SCB_AIRCR_VECTKEY
 ((
uöt32_t
)0xFFFF0000Ë

	)

3191 
	#SCB_SCR_SLEEPONEXIT
 ((
uöt8_t
)0x02Ë

	)

3192 
	#SCB_SCR_SLEEPDEEP
 ((
uöt8_t
)0x04Ë

	)

3193 
	#SCB_SCR_SEVONPEND
 ((
uöt8_t
)0x10Ë

	)

3196 
	#SCB_CCR_NONBASETHRDENA
 ((
uöt16_t
)0x0001Ë

	)

3197 
	#SCB_CCR_USERSETMPEND
 ((
uöt16_t
)0x0002Ë

	)

3198 
	#SCB_CCR_UNALIGN_TRP
 ((
uöt16_t
)0x0008Ë

	)

3199 
	#SCB_CCR_DIV_0_TRP
 ((
uöt16_t
)0x0010Ë

	)

3200 
	#SCB_CCR_BFHFNMIGN
 ((
uöt16_t
)0x0100Ë

	)

3201 
	#SCB_CCR_STKALIGN
 ((
uöt16_t
)0x0200Ë

	)

3204 
	#SCB_SHPR_PRI_N
 ((
uöt32_t
)0x000000FFË

	)

3205 
	#SCB_SHPR_PRI_N1
 ((
uöt32_t
)0x0000FF00Ë

	)

3206 
	#SCB_SHPR_PRI_N2
 ((
uöt32_t
)0x00FF0000Ë

	)

3207 
	#SCB_SHPR_PRI_N3
 ((
uöt32_t
)0xFF000000Ë

	)

3210 
	#SCB_SHCSR_MEMFAULTACT
 ((
uöt32_t
)0x00000001Ë

	)

3211 
	#SCB_SHCSR_BUSFAULTACT
 ((
uöt32_t
)0x00000002Ë

	)

3212 
	#SCB_SHCSR_USGFAULTACT
 ((
uöt32_t
)0x00000008Ë

	)

3213 
	#SCB_SHCSR_SVCALLACT
 ((
uöt32_t
)0x00000080Ë

	)

3214 
	#SCB_SHCSR_MONITORACT
 ((
uöt32_t
)0x00000100Ë

	)

3215 
	#SCB_SHCSR_PENDSVACT
 ((
uöt32_t
)0x00000400Ë

	)

3216 
	#SCB_SHCSR_SYSTICKACT
 ((
uöt32_t
)0x00000800Ë

	)

3217 
	#SCB_SHCSR_USGFAULTPENDED
 ((
uöt32_t
)0x00001000Ë

	)

3218 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
uöt32_t
)0x00002000Ë

	)

3219 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
uöt32_t
)0x00004000Ë

	)

3220 
	#SCB_SHCSR_SVCALLPENDED
 ((
uöt32_t
)0x00008000Ë

	)

3221 
	#SCB_SHCSR_MEMFAULTENA
 ((
uöt32_t
)0x00010000Ë

	)

3222 
	#SCB_SHCSR_BUSFAULTENA
 ((
uöt32_t
)0x00020000Ë

	)

3223 
	#SCB_SHCSR_USGFAULTENA
 ((
uöt32_t
)0x00040000Ë

	)

3227 
	#SCB_CFSR_IACCVIOL
 ((
uöt32_t
)0x00000001Ë

	)

3228 
	#SCB_CFSR_DACCVIOL
 ((
uöt32_t
)0x00000002Ë

	)

3229 
	#SCB_CFSR_MUNSTKERR
 ((
uöt32_t
)0x00000008Ë

	)

3230 
	#SCB_CFSR_MSTKERR
 ((
uöt32_t
)0x00000010Ë

	)

3231 
	#SCB_CFSR_MMARVALID
 ((
uöt32_t
)0x00000080Ë

	)

3233 
	#SCB_CFSR_IBUSERR
 ((
uöt32_t
)0x00000100Ë

	)

3234 
	#SCB_CFSR_PRECISERR
 ((
uöt32_t
)0x00000200Ë

	)

3235 
	#SCB_CFSR_IMPRECISERR
 ((
uöt32_t
)0x00000400Ë

	)

3236 
	#SCB_CFSR_UNSTKERR
 ((
uöt32_t
)0x00000800Ë

	)

3237 
	#SCB_CFSR_STKERR
 ((
uöt32_t
)0x00001000Ë

	)

3238 
	#SCB_CFSR_BFARVALID
 ((
uöt32_t
)0x00008000Ë

	)

3240 
	#SCB_CFSR_UNDEFINSTR
 ((
uöt32_t
)0x00010000Ë

	)

3241 
	#SCB_CFSR_INVSTATE
 ((
uöt32_t
)0x00020000Ë

	)

3242 
	#SCB_CFSR_INVPC
 ((
uöt32_t
)0x00040000Ë

	)

3243 
	#SCB_CFSR_NOCP
 ((
uöt32_t
)0x00080000Ë

	)

3244 
	#SCB_CFSR_UNALIGNED
 ((
uöt32_t
)0x01000000Ë

	)

3245 
	#SCB_CFSR_DIVBYZERO
 ((
uöt32_t
)0x02000000Ë

	)

3248 
	#SCB_HFSR_VECTTBL
 ((
uöt32_t
)0x00000002Ë

	)

3249 
	#SCB_HFSR_FORCED
 ((
uöt32_t
)0x40000000Ë

	)

3250 
	#SCB_HFSR_DEBUGEVT
 ((
uöt32_t
)0x80000000Ë

	)

3253 
	#SCB_DFSR_HALTED
 ((
uöt8_t
)0x01Ë

	)

3254 
	#SCB_DFSR_BKPT
 ((
uöt8_t
)0x02Ë

	)

3255 
	#SCB_DFSR_DWTTRAP
 ((
uöt8_t
)0x04Ë

	)

3256 
	#SCB_DFSR_VCATCH
 ((
uöt8_t
)0x08Ë

	)

3257 
	#SCB_DFSR_EXTERNAL
 ((
uöt8_t
)0x10Ë

	)

3260 
	#SCB_MMFAR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

3263 
	#SCB_BFAR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

3266 
	#SCB_AFSR_IMPDEF
 ((
uöt32_t
)0xFFFFFFFFË

	)

3275 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3276 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3277 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3278 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3279 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3280 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3281 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3282 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3283 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3284 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3285 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3286 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3287 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3288 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3289 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3290 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3291 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3292 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3293 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3294 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3297 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

3298 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

3299 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

3300 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

3301 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

3302 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

3303 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

3304 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

3305 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

3306 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

3307 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

3308 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

3309 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

3310 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

3311 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

3312 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

3313 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

3314 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

3315 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

3316 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

3319 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3320 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3321 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3322 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3323 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3324 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3325 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3326 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3327 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3328 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3329 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3330 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3331 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3332 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3333 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3334 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3335 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3336 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3337 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3338 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3341 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

3342 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

3343 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

3344 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

3345 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

3346 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

3347 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

3348 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

3349 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

3350 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

3351 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

3352 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

3353 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

3354 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

3355 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

3356 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

3357 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

3358 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

3359 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

3360 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

3363 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

3364 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

3365 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

3366 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

3367 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

3368 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

3369 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

3370 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

3371 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

3372 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

3373 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

3374 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

3375 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

3376 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

3377 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

3378 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

3379 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

3380 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

3381 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

3382 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

3385 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

3386 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

3387 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

3388 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

3389 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

3390 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

3391 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

3392 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

3393 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

3394 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

3395 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

3396 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

3397 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

3398 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

3399 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

3400 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

3401 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

3402 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

3403 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

3404 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

3413 
	#DMA_ISR_GIF1
 ((
uöt32_t
)0x00000001Ë

	)

3414 
	#DMA_ISR_TCIF1
 ((
uöt32_t
)0x00000002Ë

	)

3415 
	#DMA_ISR_HTIF1
 ((
uöt32_t
)0x00000004Ë

	)

3416 
	#DMA_ISR_TEIF1
 ((
uöt32_t
)0x00000008Ë

	)

3417 
	#DMA_ISR_GIF2
 ((
uöt32_t
)0x00000010Ë

	)

3418 
	#DMA_ISR_TCIF2
 ((
uöt32_t
)0x00000020Ë

	)

3419 
	#DMA_ISR_HTIF2
 ((
uöt32_t
)0x00000040Ë

	)

3420 
	#DMA_ISR_TEIF2
 ((
uöt32_t
)0x00000080Ë

	)

3421 
	#DMA_ISR_GIF3
 ((
uöt32_t
)0x00000100Ë

	)

3422 
	#DMA_ISR_TCIF3
 ((
uöt32_t
)0x00000200Ë

	)

3423 
	#DMA_ISR_HTIF3
 ((
uöt32_t
)0x00000400Ë

	)

3424 
	#DMA_ISR_TEIF3
 ((
uöt32_t
)0x00000800Ë

	)

3425 
	#DMA_ISR_GIF4
 ((
uöt32_t
)0x00001000Ë

	)

3426 
	#DMA_ISR_TCIF4
 ((
uöt32_t
)0x00002000Ë

	)

3427 
	#DMA_ISR_HTIF4
 ((
uöt32_t
)0x00004000Ë

	)

3428 
	#DMA_ISR_TEIF4
 ((
uöt32_t
)0x00008000Ë

	)

3429 
	#DMA_ISR_GIF5
 ((
uöt32_t
)0x00010000Ë

	)

3430 
	#DMA_ISR_TCIF5
 ((
uöt32_t
)0x00020000Ë

	)

3431 
	#DMA_ISR_HTIF5
 ((
uöt32_t
)0x00040000Ë

	)

3432 
	#DMA_ISR_TEIF5
 ((
uöt32_t
)0x00080000Ë

	)

3433 
	#DMA_ISR_GIF6
 ((
uöt32_t
)0x00100000Ë

	)

3434 
	#DMA_ISR_TCIF6
 ((
uöt32_t
)0x00200000Ë

	)

3435 
	#DMA_ISR_HTIF6
 ((
uöt32_t
)0x00400000Ë

	)

3436 
	#DMA_ISR_TEIF6
 ((
uöt32_t
)0x00800000Ë

	)

3437 
	#DMA_ISR_GIF7
 ((
uöt32_t
)0x01000000Ë

	)

3438 
	#DMA_ISR_TCIF7
 ((
uöt32_t
)0x02000000Ë

	)

3439 
	#DMA_ISR_HTIF7
 ((
uöt32_t
)0x04000000Ë

	)

3440 
	#DMA_ISR_TEIF7
 ((
uöt32_t
)0x08000000Ë

	)

3443 
	#DMA_IFCR_CGIF1
 ((
uöt32_t
)0x00000001Ë

	)

3444 
	#DMA_IFCR_CTCIF1
 ((
uöt32_t
)0x00000002Ë

	)

3445 
	#DMA_IFCR_CHTIF1
 ((
uöt32_t
)0x00000004Ë

	)

3446 
	#DMA_IFCR_CTEIF1
 ((
uöt32_t
)0x00000008Ë

	)

3447 
	#DMA_IFCR_CGIF2
 ((
uöt32_t
)0x00000010Ë

	)

3448 
	#DMA_IFCR_CTCIF2
 ((
uöt32_t
)0x00000020Ë

	)

3449 
	#DMA_IFCR_CHTIF2
 ((
uöt32_t
)0x00000040Ë

	)

3450 
	#DMA_IFCR_CTEIF2
 ((
uöt32_t
)0x00000080Ë

	)

3451 
	#DMA_IFCR_CGIF3
 ((
uöt32_t
)0x00000100Ë

	)

3452 
	#DMA_IFCR_CTCIF3
 ((
uöt32_t
)0x00000200Ë

	)

3453 
	#DMA_IFCR_CHTIF3
 ((
uöt32_t
)0x00000400Ë

	)

3454 
	#DMA_IFCR_CTEIF3
 ((
uöt32_t
)0x00000800Ë

	)

3455 
	#DMA_IFCR_CGIF4
 ((
uöt32_t
)0x00001000Ë

	)

3456 
	#DMA_IFCR_CTCIF4
 ((
uöt32_t
)0x00002000Ë

	)

3457 
	#DMA_IFCR_CHTIF4
 ((
uöt32_t
)0x00004000Ë

	)

3458 
	#DMA_IFCR_CTEIF4
 ((
uöt32_t
)0x00008000Ë

	)

3459 
	#DMA_IFCR_CGIF5
 ((
uöt32_t
)0x00010000Ë

	)

3460 
	#DMA_IFCR_CTCIF5
 ((
uöt32_t
)0x00020000Ë

	)

3461 
	#DMA_IFCR_CHTIF5
 ((
uöt32_t
)0x00040000Ë

	)

3462 
	#DMA_IFCR_CTEIF5
 ((
uöt32_t
)0x00080000Ë

	)

3463 
	#DMA_IFCR_CGIF6
 ((
uöt32_t
)0x00100000Ë

	)

3464 
	#DMA_IFCR_CTCIF6
 ((
uöt32_t
)0x00200000Ë

	)

3465 
	#DMA_IFCR_CHTIF6
 ((
uöt32_t
)0x00400000Ë

	)

3466 
	#DMA_IFCR_CTEIF6
 ((
uöt32_t
)0x00800000Ë

	)

3467 
	#DMA_IFCR_CGIF7
 ((
uöt32_t
)0x01000000Ë

	)

3468 
	#DMA_IFCR_CTCIF7
 ((
uöt32_t
)0x02000000Ë

	)

3469 
	#DMA_IFCR_CHTIF7
 ((
uöt32_t
)0x04000000Ë

	)

3470 
	#DMA_IFCR_CTEIF7
 ((
uöt32_t
)0x08000000Ë

	)

3473 
	#DMA_CCR1_EN
 ((
uöt16_t
)0x0001Ë

	)

3474 
	#DMA_CCR1_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3475 
	#DMA_CCR1_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3476 
	#DMA_CCR1_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3477 
	#DMA_CCR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

3478 
	#DMA_CCR1_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3479 
	#DMA_CCR1_PINC
 ((
uöt16_t
)0x0040Ë

	)

3480 
	#DMA_CCR1_MINC
 ((
uöt16_t
)0x0080Ë

	)

3482 
	#DMA_CCR1_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3483 
	#DMA_CCR1_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3484 
	#DMA_CCR1_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3486 
	#DMA_CCR1_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3487 
	#DMA_CCR1_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3488 
	#DMA_CCR1_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3490 
	#DMA_CCR1_PL
 ((
uöt16_t
)0x3000Ë

	)

3491 
	#DMA_CCR1_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3492 
	#DMA_CCR1_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3494 
	#DMA_CCR1_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3497 
	#DMA_CCR2_EN
 ((
uöt16_t
)0x0001Ë

	)

3498 
	#DMA_CCR2_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3499 
	#DMA_CCR2_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3500 
	#DMA_CCR2_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3501 
	#DMA_CCR2_DIR
 ((
uöt16_t
)0x0010Ë

	)

3502 
	#DMA_CCR2_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3503 
	#DMA_CCR2_PINC
 ((
uöt16_t
)0x0040Ë

	)

3504 
	#DMA_CCR2_MINC
 ((
uöt16_t
)0x0080Ë

	)

3506 
	#DMA_CCR2_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3507 
	#DMA_CCR2_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3508 
	#DMA_CCR2_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3510 
	#DMA_CCR2_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3511 
	#DMA_CCR2_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3512 
	#DMA_CCR2_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3514 
	#DMA_CCR2_PL
 ((
uöt16_t
)0x3000Ë

	)

3515 
	#DMA_CCR2_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3516 
	#DMA_CCR2_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3518 
	#DMA_CCR2_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3521 
	#DMA_CCR3_EN
 ((
uöt16_t
)0x0001Ë

	)

3522 
	#DMA_CCR3_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3523 
	#DMA_CCR3_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3524 
	#DMA_CCR3_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3525 
	#DMA_CCR3_DIR
 ((
uöt16_t
)0x0010Ë

	)

3526 
	#DMA_CCR3_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3527 
	#DMA_CCR3_PINC
 ((
uöt16_t
)0x0040Ë

	)

3528 
	#DMA_CCR3_MINC
 ((
uöt16_t
)0x0080Ë

	)

3530 
	#DMA_CCR3_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3531 
	#DMA_CCR3_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3532 
	#DMA_CCR3_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3534 
	#DMA_CCR3_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3535 
	#DMA_CCR3_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3536 
	#DMA_CCR3_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3538 
	#DMA_CCR3_PL
 ((
uöt16_t
)0x3000Ë

	)

3539 
	#DMA_CCR3_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3540 
	#DMA_CCR3_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3542 
	#DMA_CCR3_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3545 
	#DMA_CCR4_EN
 ((
uöt16_t
)0x0001Ë

	)

3546 
	#DMA_CCR4_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3547 
	#DMA_CCR4_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3548 
	#DMA_CCR4_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3549 
	#DMA_CCR4_DIR
 ((
uöt16_t
)0x0010Ë

	)

3550 
	#DMA_CCR4_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3551 
	#DMA_CCR4_PINC
 ((
uöt16_t
)0x0040Ë

	)

3552 
	#DMA_CCR4_MINC
 ((
uöt16_t
)0x0080Ë

	)

3554 
	#DMA_CCR4_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3555 
	#DMA_CCR4_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3556 
	#DMA_CCR4_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3558 
	#DMA_CCR4_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3559 
	#DMA_CCR4_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3560 
	#DMA_CCR4_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3562 
	#DMA_CCR4_PL
 ((
uöt16_t
)0x3000Ë

	)

3563 
	#DMA_CCR4_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3564 
	#DMA_CCR4_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3566 
	#DMA_CCR4_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3569 
	#DMA_CCR5_EN
 ((
uöt16_t
)0x0001Ë

	)

3570 
	#DMA_CCR5_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3571 
	#DMA_CCR5_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3572 
	#DMA_CCR5_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3573 
	#DMA_CCR5_DIR
 ((
uöt16_t
)0x0010Ë

	)

3574 
	#DMA_CCR5_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3575 
	#DMA_CCR5_PINC
 ((
uöt16_t
)0x0040Ë

	)

3576 
	#DMA_CCR5_MINC
 ((
uöt16_t
)0x0080Ë

	)

3578 
	#DMA_CCR5_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3579 
	#DMA_CCR5_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3580 
	#DMA_CCR5_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3582 
	#DMA_CCR5_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3583 
	#DMA_CCR5_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3584 
	#DMA_CCR5_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3586 
	#DMA_CCR5_PL
 ((
uöt16_t
)0x3000Ë

	)

3587 
	#DMA_CCR5_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3588 
	#DMA_CCR5_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3590 
	#DMA_CCR5_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3593 
	#DMA_CCR6_EN
 ((
uöt16_t
)0x0001Ë

	)

3594 
	#DMA_CCR6_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3595 
	#DMA_CCR6_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3596 
	#DMA_CCR6_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3597 
	#DMA_CCR6_DIR
 ((
uöt16_t
)0x0010Ë

	)

3598 
	#DMA_CCR6_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3599 
	#DMA_CCR6_PINC
 ((
uöt16_t
)0x0040Ë

	)

3600 
	#DMA_CCR6_MINC
 ((
uöt16_t
)0x0080Ë

	)

3602 
	#DMA_CCR6_PSIZE
 ((
uöt16_t
)0x0300Ë

	)

3603 
	#DMA_CCR6_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3604 
	#DMA_CCR6_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3606 
	#DMA_CCR6_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3607 
	#DMA_CCR6_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3608 
	#DMA_CCR6_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3610 
	#DMA_CCR6_PL
 ((
uöt16_t
)0x3000Ë

	)

3611 
	#DMA_CCR6_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3612 
	#DMA_CCR6_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3614 
	#DMA_CCR6_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3617 
	#DMA_CCR7_EN
 ((
uöt16_t
)0x0001Ë

	)

3618 
	#DMA_CCR7_TCIE
 ((
uöt16_t
)0x0002Ë

	)

3619 
	#DMA_CCR7_HTIE
 ((
uöt16_t
)0x0004Ë

	)

3620 
	#DMA_CCR7_TEIE
 ((
uöt16_t
)0x0008Ë

	)

3621 
	#DMA_CCR7_DIR
 ((
uöt16_t
)0x0010Ë

	)

3622 
	#DMA_CCR7_CIRC
 ((
uöt16_t
)0x0020Ë

	)

3623 
	#DMA_CCR7_PINC
 ((
uöt16_t
)0x0040Ë

	)

3624 
	#DMA_CCR7_MINC
 ((
uöt16_t
)0x0080Ë

	)

3626 
	#DMA_CCR7_PSIZE
 , ((
uöt16_t
)0x0300Ë

	)

3627 
	#DMA_CCR7_PSIZE_0
 ((
uöt16_t
)0x0100Ë

	)

3628 
	#DMA_CCR7_PSIZE_1
 ((
uöt16_t
)0x0200Ë

	)

3630 
	#DMA_CCR7_MSIZE
 ((
uöt16_t
)0x0C00Ë

	)

3631 
	#DMA_CCR7_MSIZE_0
 ((
uöt16_t
)0x0400Ë

	)

3632 
	#DMA_CCR7_MSIZE_1
 ((
uöt16_t
)0x0800Ë

	)

3634 
	#DMA_CCR7_PL
 ((
uöt16_t
)0x3000Ë

	)

3635 
	#DMA_CCR7_PL_0
 ((
uöt16_t
)0x1000Ë

	)

3636 
	#DMA_CCR7_PL_1
 ((
uöt16_t
)0x2000Ë

	)

3638 
	#DMA_CCR7_MEM2MEM
 ((
uöt16_t
)0x4000Ë

	)

3641 
	#DMA_CNDTR1_NDT
 ((
uöt16_t
)0xFFFFË

	)

3644 
	#DMA_CNDTR2_NDT
 ((
uöt16_t
)0xFFFFË

	)

3647 
	#DMA_CNDTR3_NDT
 ((
uöt16_t
)0xFFFFË

	)

3650 
	#DMA_CNDTR4_NDT
 ((
uöt16_t
)0xFFFFË

	)

3653 
	#DMA_CNDTR5_NDT
 ((
uöt16_t
)0xFFFFË

	)

3656 
	#DMA_CNDTR6_NDT
 ((
uöt16_t
)0xFFFFË

	)

3659 
	#DMA_CNDTR7_NDT
 ((
uöt16_t
)0xFFFFË

	)

3662 
	#DMA_CPAR1_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3665 
	#DMA_CPAR2_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3668 
	#DMA_CPAR3_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3672 
	#DMA_CPAR4_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3675 
	#DMA_CPAR5_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3678 
	#DMA_CPAR6_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3682 
	#DMA_CPAR7_PA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3685 
	#DMA_CMAR1_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3688 
	#DMA_CMAR2_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3691 
	#DMA_CMAR3_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3695 
	#DMA_CMAR4_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3698 
	#DMA_CMAR5_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3701 
	#DMA_CMAR6_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3704 
	#DMA_CMAR7_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

3713 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

3714 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

3715 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

3716 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

3717 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

3720 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

3721 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

3722 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

3723 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

3724 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

3725 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

3727 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

3728 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

3729 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

3730 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

3731 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

3732 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

3733 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

3734 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

3736 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

3737 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

3738 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

3739 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

3741 
	#ADC_CR1_DUALMOD
 ((
uöt32_t
)0x000F0000Ë

	)

3742 
	#ADC_CR1_DUALMOD_0
 ((
uöt32_t
)0x00010000Ë

	)

3743 
	#ADC_CR1_DUALMOD_1
 ((
uöt32_t
)0x00020000Ë

	)

3744 
	#ADC_CR1_DUALMOD_2
 ((
uöt32_t
)0x00040000Ë

	)

3745 
	#ADC_CR1_DUALMOD_3
 ((
uöt32_t
)0x00080000Ë

	)

3747 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

3748 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

3752 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

3753 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

3754 
	#ADC_CR2_CAL
 ((
uöt32_t
)0x00000004Ë

	)

3755 
	#ADC_CR2_RSTCAL
 ((
uöt32_t
)0x00000008Ë

	)

3756 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

3757 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

3759 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x00007000Ë

	)

3760 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00001000Ë

	)

3761 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00002000Ë

	)

3762 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00004000Ë

	)

3764 
	#ADC_CR2_JEXTTRIG
 ((
uöt32_t
)0x00008000Ë

	)

3766 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x000E0000Ë

	)

3767 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x00020000Ë

	)

3768 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x00040000Ë

	)

3769 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x00080000Ë

	)

3771 
	#ADC_CR2_EXTTRIG
 ((
uöt32_t
)0x00100000Ë

	)

3772 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00200000Ë

	)

3773 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x00400000Ë

	)

3774 
	#ADC_CR2_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

3777 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

3778 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

3779 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

3780 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

3782 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

3783 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

3784 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

3785 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

3787 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

3788 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

3789 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

3790 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

3792 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

3793 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

3794 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

3795 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

3797 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

3798 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

3799 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

3800 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

3802 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

3803 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

3804 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

3805 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

3807 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

3808 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

3809 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

3810 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

3812 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

3813 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

3814 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

3815 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

3818 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

3819 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

3820 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

3821 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

3823 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

3824 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

3825 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

3826 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

3828 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

3829 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

3830 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

3831 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

3833 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

3834 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

3835 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

3836 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

3838 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

3839 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

3840 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

3841 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

3843 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

3844 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

3845 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

3846 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

3848 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

3849 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

3850 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

3851 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

3853 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

3854 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

3855 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

3856 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

3858 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

3859 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

3860 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

3861 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

3863 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

3864 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

3865 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

3866 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

3869 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

3872 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

3875 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

3878 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

3881 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

3884 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

3887 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

3888 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

3889 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

3890 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

3891 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

3892 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

3894 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

3895 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

3896 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

3897 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

3898 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

3899 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

3901 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

3902 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

3903 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

3904 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

3905 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

3906 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

3908 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

3909 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

3910 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

3911 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

3912 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

3913 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

3915 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

3916 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

3917 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

3918 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

3919 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

3922 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

3923 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

3924 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

3925 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

3926 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

3927 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

3929 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

3930 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

3931 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

3932 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

3933 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

3934 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

3936 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

3937 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

3938 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

3939 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

3940 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

3941 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

3943 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

3944 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

3945 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

3946 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

3947 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

3948 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

3950 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

3951 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

3952 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

3953 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

3954 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

3955 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

3957 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

3958 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

3959 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

3960 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

3961 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

3962 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

3965 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

3966 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

3967 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

3968 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

3969 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

3970 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

3972 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

3973 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

3974 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

3975 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

3976 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

3977 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

3979 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

3980 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

3981 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

3982 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

3983 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

3984 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

3986 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

3987 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

3988 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

3989 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

3990 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

3991 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

3993 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

3994 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

3995 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

3996 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

3997 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

3998 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

4000 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

4001 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

4002 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

4003 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

4004 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

4005 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

4008 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

4009 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

4010 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

4011 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

4012 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

4013 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

4015 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

4016 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

4017 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

4018 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

4019 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

4020 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

4022 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

4023 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

4024 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

4025 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

4026 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

4027 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

4029 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

4030 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

4031 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

4032 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

4033 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

4034 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

4036 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

4037 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

4038 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

4041 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

4044 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

4047 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

4050 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

4053 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

4054 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

4063 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

4064 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

4065 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

4067 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

4068 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

4069 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

4070 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

4072 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

4073 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

4074 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

4076 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

4077 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

4078 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

4079 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

4080 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

4082 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

4083 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

4084 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

4085 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

4087 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

4088 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

4089 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

4090 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

4092 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

4093 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

4094 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

4096 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

4097 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

4098 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

4099 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

4100 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

4102 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

4104 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

4105 
	#DAC_CR_DMAUDRIE1
 ((
uöt32_t
)0x00002000Ë

	)

4106 
	#DAC_CR_DMAUDRIE2
 ((
uöt32_t
)0x20000000Ë

	)

4110 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

4111 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

4114 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

4117 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4120 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

4123 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

4126 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4129 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

4132 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

4133 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

4136 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

4137 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

4140 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

4141 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

4144 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

4147 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

4150 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

4151 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

4159 
	#CEC_CFGR_PE
 ((
uöt16_t
)0x0001Ë

	)

4160 
	#CEC_CFGR_IE
 ((
uöt16_t
)0x0002Ë

	)

4161 
	#CEC_CFGR_BTEM
 ((
uöt16_t
)0x0004Ë

	)

4162 
	#CEC_CFGR_BPEM
 ((
uöt16_t
)0x0008Ë

	)

4165 
	#CEC_OAR_OA
 ((
uöt16_t
)0x000FË

	)

4166 
	#CEC_OAR_OA_0
 ((
uöt16_t
)0x0001Ë

	)

4167 
	#CEC_OAR_OA_1
 ((
uöt16_t
)0x0002Ë

	)

4168 
	#CEC_OAR_OA_2
 ((
uöt16_t
)0x0004Ë

	)

4169 
	#CEC_OAR_OA_3
 ((
uöt16_t
)0x0008Ë

	)

4172 
	#CEC_PRES_PRES
 ((
uöt16_t
)0x3FFFË

	)

4175 
	#CEC_ESR_BTE
 ((
uöt16_t
)0x0001Ë

	)

4176 
	#CEC_ESR_BPE
 ((
uöt16_t
)0x0002Ë

	)

4177 
	#CEC_ESR_RBTFE
 ((
uöt16_t
)0x0004Ë

	)

4178 
	#CEC_ESR_SBE
 ((
uöt16_t
)0x0008Ë

	)

4179 
	#CEC_ESR_ACKE
 ((
uöt16_t
)0x0010Ë

	)

4180 
	#CEC_ESR_LINE
 ((
uöt16_t
)0x0020Ë

	)

4181 
	#CEC_ESR_TBTFE
 ((
uöt16_t
)0x0040Ë

	)

4184 
	#CEC_CSR_TSOM
 ((
uöt16_t
)0x0001Ë

	)

4185 
	#CEC_CSR_TEOM
 ((
uöt16_t
)0x0002Ë

	)

4186 
	#CEC_CSR_TERR
 ((
uöt16_t
)0x0004Ë

	)

4187 
	#CEC_CSR_TBTRF
 ((
uöt16_t
)0x0008Ë

	)

4188 
	#CEC_CSR_RSOM
 ((
uöt16_t
)0x0010Ë

	)

4189 
	#CEC_CSR_REOM
 ((
uöt16_t
)0x0020Ë

	)

4190 
	#CEC_CSR_RERR
 ((
uöt16_t
)0x0040Ë

	)

4191 
	#CEC_CSR_RBTF
 ((
uöt16_t
)0x0080Ë

	)

4194 
	#CEC_TXD_TXD
 ((
uöt16_t
)0x00FFË

	)

4197 
	#CEC_RXD_RXD
 ((
uöt16_t
)0x00FFË

	)

4206 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

4207 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

4208 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

4209 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

4210 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

4212 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

4213 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

4214 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

4216 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

4218 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

4219 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

4220 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

4223 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

4224 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

4225 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

4227 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

4228 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

4229 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

4230 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

4232 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

4233 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

4234 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

4235 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

4236 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

4237 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

4238 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

4239 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

4242 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

4243 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

4244 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

4245 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

4247 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

4248 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

4249 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

4250 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

4252 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

4254 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

4255 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

4256 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

4257 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

4258 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

4260 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

4261 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

4262 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

4264 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

4265 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

4268 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

4269 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

4270 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

4271 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

4272 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

4273 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

4274 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

4275 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

4276 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

4277 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

4278 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

4279 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

4280 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

4281 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

4282 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

4285 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

4286 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

4287 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

4288 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

4289 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

4290 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

4291 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

4292 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

4293 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

4294 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

4295 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

4296 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

4299 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

4300 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

4301 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

4302 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

4303 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

4304 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

4305 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

4306 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

4309 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

4310 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

4311 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

4313 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

4314 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

4316 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

4317 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

4318 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

4319 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

4321 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

4323 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

4324 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

4325 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

4327 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

4328 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

4330 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

4331 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

4332 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

4333 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

4335 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

4339 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

4340 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

4341 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

4343 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

4344 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

4345 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

4346 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

4347 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

4349 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

4350 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

4351 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

4353 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

4354 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

4355 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

4356 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

4357 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

4360 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

4361 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

4362 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

4364 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

4365 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

4367 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

4368 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

4369 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

4370 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

4372 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

4374 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

4375 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

4376 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

4378 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

4379 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

4381 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

4382 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

4383 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

4384 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

4386 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

4390 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

4391 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

4392 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

4394 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

4395 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

4396 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

4397 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

4398 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

4400 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

4401 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

4402 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

4404 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

4405 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

4406 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

4407 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

4408 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

4411 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

4412 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

4413 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

4414 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

4415 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

4416 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

4417 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

4418 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

4419 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

4420 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

4421 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

4422 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

4423 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

4424 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

4425 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

4428 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

4431 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

4434 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

4437 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

4440 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

4443 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

4446 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

4449 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

4452 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

4453 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

4454 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

4455 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

4456 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

4457 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

4458 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

4459 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

4460 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

4462 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

4463 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

4464 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

4466 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

4467 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

4468 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

4469 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

4470 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

4471 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

4474 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

4475 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

4476 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

4477 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

4478 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

4479 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

4481 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

4482 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

4483 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

4484 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

4485 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

4486 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

4489 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

4498 
	#RTC_CRH_SECIE
 ((
uöt8_t
)0x01Ë

	)

4499 
	#RTC_CRH_ALRIE
 ((
uöt8_t
)0x02Ë

	)

4500 
	#RTC_CRH_OWIE
 ((
uöt8_t
)0x04Ë

	)

4503 
	#RTC_CRL_SECF
 ((
uöt8_t
)0x01Ë

	)

4504 
	#RTC_CRL_ALRF
 ((
uöt8_t
)0x02Ë

	)

4505 
	#RTC_CRL_OWF
 ((
uöt8_t
)0x04Ë

	)

4506 
	#RTC_CRL_RSF
 ((
uöt8_t
)0x08Ë

	)

4507 
	#RTC_CRL_CNF
 ((
uöt8_t
)0x10Ë

	)

4508 
	#RTC_CRL_RTOFF
 ((
uöt8_t
)0x20Ë

	)

4511 
	#RTC_PRLH_PRL
 ((
uöt16_t
)0x000FË

	)

4514 
	#RTC_PRLL_PRL
 ((
uöt16_t
)0xFFFFË

	)

4517 
	#RTC_DIVH_RTC_DIV
 ((
uöt16_t
)0x000FË

	)

4520 
	#RTC_DIVL_RTC_DIV
 ((
uöt16_t
)0xFFFFË

	)

4523 
	#RTC_CNTH_RTC_CNT
 ((
uöt16_t
)0xFFFFË

	)

4526 
	#RTC_CNTL_RTC_CNT
 ((
uöt16_t
)0xFFFFË

	)

4529 
	#RTC_ALRH_RTC_ALR
 ((
uöt16_t
)0xFFFFË

	)

4532 
	#RTC_ALRL_RTC_ALR
 ((
uöt16_t
)0xFFFFË

	)

4541 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

4544 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

4545 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

4546 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

4547 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

4550 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

4553 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

4554 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

4563 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

4564 
	#WWDG_CR_T0
 ((
uöt8_t
)0x01Ë

	)

4565 
	#WWDG_CR_T1
 ((
uöt8_t
)0x02Ë

	)

4566 
	#WWDG_CR_T2
 ((
uöt8_t
)0x04Ë

	)

4567 
	#WWDG_CR_T3
 ((
uöt8_t
)0x08Ë

	)

4568 
	#WWDG_CR_T4
 ((
uöt8_t
)0x10Ë

	)

4569 
	#WWDG_CR_T5
 ((
uöt8_t
)0x20Ë

	)

4570 
	#WWDG_CR_T6
 ((
uöt8_t
)0x40Ë

	)

4572 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

4575 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

4576 
	#WWDG_CFR_W0
 ((
uöt16_t
)0x0001Ë

	)

4577 
	#WWDG_CFR_W1
 ((
uöt16_t
)0x0002Ë

	)

4578 
	#WWDG_CFR_W2
 ((
uöt16_t
)0x0004Ë

	)

4579 
	#WWDG_CFR_W3
 ((
uöt16_t
)0x0008Ë

	)

4580 
	#WWDG_CFR_W4
 ((
uöt16_t
)0x0010Ë

	)

4581 
	#WWDG_CFR_W5
 ((
uöt16_t
)0x0020Ë

	)

4582 
	#WWDG_CFR_W6
 ((
uöt16_t
)0x0040Ë

	)

4584 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

4585 
	#WWDG_CFR_WDGTB0
 ((
uöt16_t
)0x0080Ë

	)

4586 
	#WWDG_CFR_WDGTB1
 ((
uöt16_t
)0x0100Ë

	)

4588 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

4591 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

4600 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4601 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4603 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4604 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4605 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4607 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4608 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4609 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4611 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4612 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4613 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4614 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4615 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4616 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4617 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4618 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4619 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4620 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4623 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4624 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4626 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4627 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4628 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4630 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4631 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4632 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4634 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4635 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4636 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4637 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4638 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4639 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4640 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4641 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4642 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4643 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4646 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4647 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4649 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4650 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4651 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4653 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4654 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4655 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4657 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4658 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4659 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4660 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4661 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4662 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4663 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4664 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4665 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4666 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4669 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

4670 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

4672 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

4673 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

4674 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

4676 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

4677 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

4678 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

4680 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

4681 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

4682 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

4683 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

4684 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

4685 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

4686 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

4687 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

4688 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

4689 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

4692 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4693 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4694 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4695 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4696 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4698 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4699 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4700 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4701 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4702 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4704 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4705 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4706 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4707 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4708 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4709 
	#FSMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4710 
	#FSMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4711 
	#FSMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4712 
	#FSMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4714 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4715 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4716 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4717 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4718 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4720 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4721 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4722 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4723 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4724 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4726 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4727 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4728 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4729 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4730 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4732 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4733 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4734 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4737 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4738 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4739 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4740 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4741 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4743 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4744 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4745 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4746 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4747 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4749 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4750 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4751 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4752 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4753 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4754 
	#FSMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4755 
	#FSMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4756 
	#FSMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4757 
	#FSMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4759 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4760 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4761 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4762 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4763 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4765 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4766 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4767 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4768 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4769 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4771 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4772 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4773 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4774 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4775 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4777 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4778 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4779 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4782 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4783 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4784 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4785 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4786 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4788 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4789 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4790 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4791 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4792 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4794 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4795 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4796 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4797 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4798 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4799 
	#FSMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4800 
	#FSMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4801 
	#FSMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4802 
	#FSMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4804 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4805 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4806 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4807 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4808 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4810 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4811 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4812 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4813 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4814 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4816 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4817 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4818 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4819 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4820 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4822 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4823 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4824 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4827 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4828 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4829 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4830 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4831 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4833 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4834 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4835 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4836 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4837 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4839 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4840 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4841 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4842 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4843 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4844 
	#FSMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4845 
	#FSMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4846 
	#FSMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4847 
	#FSMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4849 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

4850 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

4851 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

4852 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

4853 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

4855 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4856 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4857 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4858 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4859 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4861 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4862 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4863 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4864 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4865 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4867 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4868 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4869 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4872 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4873 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4874 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4875 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4876 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4878 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4879 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4880 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4881 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4882 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4884 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4885 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4886 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4887 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4888 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4889 
	#FSMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4890 
	#FSMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4891 
	#FSMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4892 
	#FSMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4894 
	#FSMC_BWTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4895 
	#FSMC_BWTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4896 
	#FSMC_BWTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4897 
	#FSMC_BWTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4898 
	#FSMC_BWTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4900 
	#FSMC_BWTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4901 
	#FSMC_BWTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4902 
	#FSMC_BWTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4903 
	#FSMC_BWTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4904 
	#FSMC_BWTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4906 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4907 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4908 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4911 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4912 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4913 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4914 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4915 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4917 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4918 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4919 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4920 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4921 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4923 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4924 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4925 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4926 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4927 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4928 
	#FSMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4929 
	#FSMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4930 
	#FSMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4931 
	#FSMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4933 
	#FSMC_BWTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4934 
	#FSMC_BWTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4935 
	#FSMC_BWTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4936 
	#FSMC_BWTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4937 
	#FSMC_BWTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4939 
	#FSMC_BWTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4940 
	#FSMC_BWTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4941 
	#FSMC_BWTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4942 
	#FSMC_BWTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4943 
	#FSMC_BWTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4945 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4946 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4947 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4950 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4951 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4952 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4953 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4954 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4956 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4957 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4958 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4959 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4960 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

4962 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

4963 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

4964 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

4965 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

4966 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

4967 
	#FSMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

4968 
	#FSMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

4969 
	#FSMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

4970 
	#FSMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

4972 
	#FSMC_BWTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

4973 
	#FSMC_BWTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

4974 
	#FSMC_BWTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

4975 
	#FSMC_BWTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

4976 
	#FSMC_BWTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

4978 
	#FSMC_BWTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

4979 
	#FSMC_BWTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

4980 
	#FSMC_BWTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

4981 
	#FSMC_BWTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

4982 
	#FSMC_BWTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

4984 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

4985 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

4986 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

4989 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

4990 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

4991 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

4992 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

4993 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

4995 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

4996 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

4997 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

4998 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

4999 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5001 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5002 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5003 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5004 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5005 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5006 
	#FSMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

5007 
	#FSMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

5008 
	#FSMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

5009 
	#FSMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

5011 
	#FSMC_BWTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5012 
	#FSMC_BWTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5013 
	#FSMC_BWTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5014 
	#FSMC_BWTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5015 
	#FSMC_BWTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5017 
	#FSMC_BWTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5018 
	#FSMC_BWTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5019 
	#FSMC_BWTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5020 
	#FSMC_BWTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5021 
	#FSMC_BWTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5023 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5024 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5025 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5028 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5029 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5030 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5032 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5033 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5034 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5036 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5038 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5039 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5040 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5041 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5042 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5044 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5045 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5046 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5047 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5048 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5050 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5051 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5052 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5053 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5056 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5057 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5058 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5060 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5061 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5062 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5064 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5066 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5067 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5068 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5069 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5070 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5072 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5073 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5074 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5075 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5076 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5078 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5079 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5080 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5081 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5084 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5085 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5086 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5088 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5089 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5090 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5092 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5094 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5095 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5096 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5097 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5098 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5100 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5101 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5102 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5103 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5104 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5106 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5107 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5108 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5109 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5112 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5113 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5114 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5115 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5116 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5117 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5118 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5121 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

5122 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

5123 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

5124 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

5125 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

5126 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

5127 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5130 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

5131 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

5132 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

5133 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

5134 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

5135 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

5136 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5139 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

5140 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5141 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5142 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5143 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5144 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5145 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5146 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5147 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5149 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5150 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5151 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5152 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5153 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5154 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5155 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5156 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5157 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5159 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5160 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5161 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5162 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5163 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5164 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5165 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5166 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5167 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5169 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5170 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5171 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5172 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5173 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5174 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5175 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5176 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5177 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5180 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

5181 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5182 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5183 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5184 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5185 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5186 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5187 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5188 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5190 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5191 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5192 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5193 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5194 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5195 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5196 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5197 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5198 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5200 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5201 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5202 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5203 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5204 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5205 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5206 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5207 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5208 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5210 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5211 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5212 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5213 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5214 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5215 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5216 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5217 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5218 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5221 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

5222 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5223 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5224 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5225 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5226 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5227 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5228 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5229 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5231 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5232 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5233 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5234 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5235 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5236 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5237 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5238 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5239 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5241 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5242 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5243 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5244 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5245 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5246 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5247 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5248 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5249 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5251 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5252 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5253 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5254 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5255 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5256 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5257 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5258 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5259 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5262 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

5263 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5264 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5265 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5266 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5267 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5268 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5269 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5270 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5272 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5273 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5274 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5275 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5276 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5277 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5278 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5279 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5280 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5282 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5283 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5284 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5285 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5286 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5287 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5288 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5289 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5290 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5292 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5293 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5294 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5295 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5296 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5297 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5298 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5299 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5300 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5303 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

5304 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5305 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5306 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5307 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5308 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5309 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5310 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5311 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5313 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5314 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5315 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5316 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5317 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5318 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5319 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5320 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5321 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5323 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5324 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5325 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5326 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5327 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5328 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5329 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5330 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5331 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5333 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5334 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5335 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5336 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5337 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5338 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5339 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5340 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5341 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5344 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

5345 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5346 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5347 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5348 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5349 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5350 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5351 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5352 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5354 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5355 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5356 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5357 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5358 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5359 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5360 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5361 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5362 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5364 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5365 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5366 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5367 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5368 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5369 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5370 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5371 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5372 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5374 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5375 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5376 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5377 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5378 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5379 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5380 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5381 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5382 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5385 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

5386 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5387 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5388 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5389 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5390 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5391 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5392 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5393 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5395 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5396 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5397 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5398 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5399 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5400 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5401 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5402 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5403 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5405 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5406 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5407 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5408 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5409 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5410 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5411 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5412 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5413 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5415 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5416 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5417 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5418 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5419 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5420 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5421 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5422 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5423 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5426 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5429 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5438 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

5439 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

5440 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

5443 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

5444 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

5445 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

5446 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

5448 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

5449 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

5450 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

5452 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

5453 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

5456 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

5459 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

5461 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

5462 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

5463 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

5465 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

5466 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

5467 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

5468 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

5469 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

5470 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

5471 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

5474 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

5477 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

5480 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

5483 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5486 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5489 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

5492 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

5495 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

5498 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

5499 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

5500 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

5501 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

5503 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

5504 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

5505 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

5506 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

5507 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

5509 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

5510 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

5511 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

5512 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

5515 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

5518 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

5519 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

5520 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

5521 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

5522 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

5523 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

5524 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

5525 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

5526 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

5527 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

5528 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

5529 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

5530 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

5531 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

5532 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

5533 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

5534 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

5535 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

5536 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

5537 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

5538 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

5539 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

5540 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

5541 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

5544 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

5545 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

5546 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

5547 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

5548 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

5549 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

5550 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

5551 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

5552 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

5553 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

5554 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

5555 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

5556 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

5559 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

5560 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

5561 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

5562 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

5563 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

5564 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

5565 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

5566 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

5567 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

5568 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

5569 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

5570 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

5571 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

5572 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

5573 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

5574 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

5575 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

5576 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

5577 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

5578 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

5579 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

5580 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

5581 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

5582 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

5585 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

5588 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

5598 
	#USB_EP0R_EA
 ((
uöt16_t
)0x000FË

	)

5600 
	#USB_EP0R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5601 
	#USB_EP0R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5602 
	#USB_EP0R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5604 
	#USB_EP0R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5605 
	#USB_EP0R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5606 
	#USB_EP0R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5608 
	#USB_EP0R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5609 
	#USB_EP0R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5610 
	#USB_EP0R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5612 
	#USB_EP0R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5614 
	#USB_EP0R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5615 
	#USB_EP0R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5616 
	#USB_EP0R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5618 
	#USB_EP0R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5619 
	#USB_EP0R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5622 
	#USB_EP1R_EA
 ((
uöt16_t
)0x000FË

	)

5624 
	#USB_EP1R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5625 
	#USB_EP1R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5626 
	#USB_EP1R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5628 
	#USB_EP1R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5629 
	#USB_EP1R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5630 
	#USB_EP1R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5632 
	#USB_EP1R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5633 
	#USB_EP1R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5634 
	#USB_EP1R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5636 
	#USB_EP1R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5638 
	#USB_EP1R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5639 
	#USB_EP1R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5640 
	#USB_EP1R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5642 
	#USB_EP1R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5643 
	#USB_EP1R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5646 
	#USB_EP2R_EA
 ((
uöt16_t
)0x000FË

	)

5648 
	#USB_EP2R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5649 
	#USB_EP2R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5650 
	#USB_EP2R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5652 
	#USB_EP2R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5653 
	#USB_EP2R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5654 
	#USB_EP2R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5656 
	#USB_EP2R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5657 
	#USB_EP2R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5658 
	#USB_EP2R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5660 
	#USB_EP2R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5662 
	#USB_EP2R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5663 
	#USB_EP2R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5664 
	#USB_EP2R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5666 
	#USB_EP2R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5667 
	#USB_EP2R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5670 
	#USB_EP3R_EA
 ((
uöt16_t
)0x000FË

	)

5672 
	#USB_EP3R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5673 
	#USB_EP3R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5674 
	#USB_EP3R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5676 
	#USB_EP3R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5677 
	#USB_EP3R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5678 
	#USB_EP3R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5680 
	#USB_EP3R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5681 
	#USB_EP3R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5682 
	#USB_EP3R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5684 
	#USB_EP3R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5686 
	#USB_EP3R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5687 
	#USB_EP3R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5688 
	#USB_EP3R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5690 
	#USB_EP3R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5691 
	#USB_EP3R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5694 
	#USB_EP4R_EA
 ((
uöt16_t
)0x000FË

	)

5696 
	#USB_EP4R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5697 
	#USB_EP4R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5698 
	#USB_EP4R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5700 
	#USB_EP4R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5701 
	#USB_EP4R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5702 
	#USB_EP4R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5704 
	#USB_EP4R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5705 
	#USB_EP4R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5706 
	#USB_EP4R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5708 
	#USB_EP4R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5710 
	#USB_EP4R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5711 
	#USB_EP4R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5712 
	#USB_EP4R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5714 
	#USB_EP4R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5715 
	#USB_EP4R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5718 
	#USB_EP5R_EA
 ((
uöt16_t
)0x000FË

	)

5720 
	#USB_EP5R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5721 
	#USB_EP5R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5722 
	#USB_EP5R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5724 
	#USB_EP5R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5725 
	#USB_EP5R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5726 
	#USB_EP5R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5728 
	#USB_EP5R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5729 
	#USB_EP5R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5730 
	#USB_EP5R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5732 
	#USB_EP5R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5734 
	#USB_EP5R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5735 
	#USB_EP5R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5736 
	#USB_EP5R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5738 
	#USB_EP5R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5739 
	#USB_EP5R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5742 
	#USB_EP6R_EA
 ((
uöt16_t
)0x000FË

	)

5744 
	#USB_EP6R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5745 
	#USB_EP6R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5746 
	#USB_EP6R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5748 
	#USB_EP6R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5749 
	#USB_EP6R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5750 
	#USB_EP6R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5752 
	#USB_EP6R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5753 
	#USB_EP6R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5754 
	#USB_EP6R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5756 
	#USB_EP6R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5758 
	#USB_EP6R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5759 
	#USB_EP6R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5760 
	#USB_EP6R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5762 
	#USB_EP6R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5763 
	#USB_EP6R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5766 
	#USB_EP7R_EA
 ((
uöt16_t
)0x000FË

	)

5768 
	#USB_EP7R_STAT_TX
 ((
uöt16_t
)0x0030Ë

	)

5769 
	#USB_EP7R_STAT_TX_0
 ((
uöt16_t
)0x0010Ë

	)

5770 
	#USB_EP7R_STAT_TX_1
 ((
uöt16_t
)0x0020Ë

	)

5772 
	#USB_EP7R_DTOG_TX
 ((
uöt16_t
)0x0040Ë

	)

5773 
	#USB_EP7R_CTR_TX
 ((
uöt16_t
)0x0080Ë

	)

5774 
	#USB_EP7R_EP_KIND
 ((
uöt16_t
)0x0100Ë

	)

5776 
	#USB_EP7R_EP_TYPE
 ((
uöt16_t
)0x0600Ë

	)

5777 
	#USB_EP7R_EP_TYPE_0
 ((
uöt16_t
)0x0200Ë

	)

5778 
	#USB_EP7R_EP_TYPE_1
 ((
uöt16_t
)0x0400Ë

	)

5780 
	#USB_EP7R_SETUP
 ((
uöt16_t
)0x0800Ë

	)

5782 
	#USB_EP7R_STAT_RX
 ((
uöt16_t
)0x3000Ë

	)

5783 
	#USB_EP7R_STAT_RX_0
 ((
uöt16_t
)0x1000Ë

	)

5784 
	#USB_EP7R_STAT_RX_1
 ((
uöt16_t
)0x2000Ë

	)

5786 
	#USB_EP7R_DTOG_RX
 ((
uöt16_t
)0x4000Ë

	)

5787 
	#USB_EP7R_CTR_RX
 ((
uöt16_t
)0x8000Ë

	)

5791 
	#USB_CNTR_FRES
 ((
uöt16_t
)0x0001Ë

	)

5792 
	#USB_CNTR_PDWN
 ((
uöt16_t
)0x0002Ë

	)

5793 
	#USB_CNTR_LP_MODE
 ((
uöt16_t
)0x0004Ë

	)

5794 
	#USB_CNTR_FSUSP
 ((
uöt16_t
)0x0008Ë

	)

5795 
	#USB_CNTR_RESUME
 ((
uöt16_t
)0x0010Ë

	)

5796 
	#USB_CNTR_ESOFM
 ((
uöt16_t
)0x0100Ë

	)

5797 
	#USB_CNTR_SOFM
 ((
uöt16_t
)0x0200Ë

	)

5798 
	#USB_CNTR_RESETM
 ((
uöt16_t
)0x0400Ë

	)

5799 
	#USB_CNTR_SUSPM
 ((
uöt16_t
)0x0800Ë

	)

5800 
	#USB_CNTR_WKUPM
 ((
uöt16_t
)0x1000Ë

	)

5801 
	#USB_CNTR_ERRM
 ((
uöt16_t
)0x2000Ë

	)

5802 
	#USB_CNTR_PMAOVRM
 ((
uöt16_t
)0x4000Ë

	)

5803 
	#USB_CNTR_CTRM
 ((
uöt16_t
)0x8000Ë

	)

5806 
	#USB_ISTR_EP_ID
 ((
uöt16_t
)0x000FË

	)

5807 
	#USB_ISTR_DIR
 ((
uöt16_t
)0x0010Ë

	)

5808 
	#USB_ISTR_ESOF
 ((
uöt16_t
)0x0100Ë

	)

5809 
	#USB_ISTR_SOF
 ((
uöt16_t
)0x0200Ë

	)

5810 
	#USB_ISTR_RESET
 ((
uöt16_t
)0x0400Ë

	)

5811 
	#USB_ISTR_SUSP
 ((
uöt16_t
)0x0800Ë

	)

5812 
	#USB_ISTR_WKUP
 ((
uöt16_t
)0x1000Ë

	)

5813 
	#USB_ISTR_ERR
 ((
uöt16_t
)0x2000Ë

	)

5814 
	#USB_ISTR_PMAOVR
 ((
uöt16_t
)0x4000Ë

	)

5815 
	#USB_ISTR_CTR
 ((
uöt16_t
)0x8000Ë

	)

5818 
	#USB_FNR_FN
 ((
uöt16_t
)0x07FFË

	)

5819 
	#USB_FNR_LSOF
 ((
uöt16_t
)0x1800Ë

	)

5820 
	#USB_FNR_LCK
 ((
uöt16_t
)0x2000Ë

	)

5821 
	#USB_FNR_RXDM
 ((
uöt16_t
)0x4000Ë

	)

5822 
	#USB_FNR_RXDP
 ((
uöt16_t
)0x8000Ë

	)

5825 
	#USB_DADDR_ADD
 ((
uöt8_t
)0x7FË

	)

5826 
	#USB_DADDR_ADD0
 ((
uöt8_t
)0x01Ë

	)

5827 
	#USB_DADDR_ADD1
 ((
uöt8_t
)0x02Ë

	)

5828 
	#USB_DADDR_ADD2
 ((
uöt8_t
)0x04Ë

	)

5829 
	#USB_DADDR_ADD3
 ((
uöt8_t
)0x08Ë

	)

5830 
	#USB_DADDR_ADD4
 ((
uöt8_t
)0x10Ë

	)

5831 
	#USB_DADDR_ADD5
 ((
uöt8_t
)0x20Ë

	)

5832 
	#USB_DADDR_ADD6
 ((
uöt8_t
)0x40Ë

	)

5834 
	#USB_DADDR_EF
 ((
uöt8_t
)0x80Ë

	)

5837 
	#USB_BTABLE_BTABLE
 ((
uöt16_t
)0xFFF8Ë

	)

5841 
	#USB_ADDR0_TX_ADDR0_TX
 ((
uöt16_t
)0xFFFEË

	)

5844 
	#USB_ADDR1_TX_ADDR1_TX
 ((
uöt16_t
)0xFFFEË

	)

5847 
	#USB_ADDR2_TX_ADDR2_TX
 ((
uöt16_t
)0xFFFEË

	)

5850 
	#USB_ADDR3_TX_ADDR3_TX
 ((
uöt16_t
)0xFFFEË

	)

5853 
	#USB_ADDR4_TX_ADDR4_TX
 ((
uöt16_t
)0xFFFEË

	)

5856 
	#USB_ADDR5_TX_ADDR5_TX
 ((
uöt16_t
)0xFFFEË

	)

5859 
	#USB_ADDR6_TX_ADDR6_TX
 ((
uöt16_t
)0xFFFEË

	)

5862 
	#USB_ADDR7_TX_ADDR7_TX
 ((
uöt16_t
)0xFFFEË

	)

5867 
	#USB_COUNT0_TX_COUNT0_TX
 ((
uöt16_t
)0x03FFË

	)

5870 
	#USB_COUNT1_TX_COUNT1_TX
 ((
uöt16_t
)0x03FFË

	)

5873 
	#USB_COUNT2_TX_COUNT2_TX
 ((
uöt16_t
)0x03FFË

	)

5876 
	#USB_COUNT3_TX_COUNT3_TX
 ((
uöt16_t
)0x03FFË

	)

5879 
	#USB_COUNT4_TX_COUNT4_TX
 ((
uöt16_t
)0x03FFË

	)

5882 
	#USB_COUNT5_TX_COUNT5_TX
 ((
uöt16_t
)0x03FFË

	)

5885 
	#USB_COUNT6_TX_COUNT6_TX
 ((
uöt16_t
)0x03FFË

	)

5888 
	#USB_COUNT7_TX_COUNT7_TX
 ((
uöt16_t
)0x03FFË

	)

5893 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5896 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5899 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5902 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5905 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5908 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5911 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
uöt16_t
)0x000003FFË

	)

5914 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
uöt16_t
)0x03FF0000Ë

	)

5917 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5920 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5923 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5926 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5929 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5932 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5935 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
uöt32_t
)0x000003FFË

	)

5938 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

5943 
	#USB_ADDR0_RX_ADDR0_RX
 ((
uöt16_t
)0xFFFEË

	)

5946 
	#USB_ADDR1_RX_ADDR1_RX
 ((
uöt16_t
)0xFFFEË

	)

5949 
	#USB_ADDR2_RX_ADDR2_RX
 ((
uöt16_t
)0xFFFEË

	)

5952 
	#USB_ADDR3_RX_ADDR3_RX
 ((
uöt16_t
)0xFFFEË

	)

5955 
	#USB_ADDR4_RX_ADDR4_RX
 ((
uöt16_t
)0xFFFEË

	)

5958 
	#USB_ADDR5_RX_ADDR5_RX
 ((
uöt16_t
)0xFFFEË

	)

5961 
	#USB_ADDR6_RX_ADDR6_RX
 ((
uöt16_t
)0xFFFEË

	)

5964 
	#USB_ADDR7_RX_ADDR7_RX
 ((
uöt16_t
)0xFFFEË

	)

5969 
	#USB_COUNT0_RX_COUNT0_RX
 ((
uöt16_t
)0x03FFË

	)

5971 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5972 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5973 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5974 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5975 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5976 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5978 
	#USB_COUNT0_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5981 
	#USB_COUNT1_RX_COUNT1_RX
 ((
uöt16_t
)0x03FFË

	)

5983 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5984 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5985 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5986 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5987 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

5988 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

5990 
	#USB_COUNT1_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

5993 
	#USB_COUNT2_RX_COUNT2_RX
 ((
uöt16_t
)0x03FFË

	)

5995 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

5996 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

5997 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

5998 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

5999 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6000 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6002 
	#USB_COUNT2_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6005 
	#USB_COUNT3_RX_COUNT3_RX
 ((
uöt16_t
)0x03FFË

	)

6007 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6008 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6009 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6010 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6011 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6012 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6014 
	#USB_COUNT3_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6017 
	#USB_COUNT4_RX_COUNT4_RX
 ((
uöt16_t
)0x03FFË

	)

6019 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6020 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6021 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6022 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6023 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6024 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6026 
	#USB_COUNT4_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6029 
	#USB_COUNT5_RX_COUNT5_RX
 ((
uöt16_t
)0x03FFË

	)

6031 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6032 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6033 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6034 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6035 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6036 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6038 
	#USB_COUNT5_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6041 
	#USB_COUNT6_RX_COUNT6_RX
 ((
uöt16_t
)0x03FFË

	)

6043 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6044 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6045 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6046 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6047 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6048 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6050 
	#USB_COUNT6_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6053 
	#USB_COUNT7_RX_COUNT7_RX
 ((
uöt16_t
)0x03FFË

	)

6055 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
uöt16_t
)0x7C00Ë

	)

6056 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
uöt16_t
)0x0400Ë

	)

6057 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
uöt16_t
)0x0800Ë

	)

6058 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
uöt16_t
)0x1000Ë

	)

6059 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
uöt16_t
)0x2000Ë

	)

6060 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
uöt16_t
)0x4000Ë

	)

6062 
	#USB_COUNT7_RX_BLSIZE
 ((
uöt16_t
)0x8000Ë

	)

6067 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6069 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6070 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6071 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6072 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6073 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6074 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6076 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6079 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6081 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6082 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6083 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6084 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6085 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6086 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6088 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6091 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6093 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6094 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6095 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6096 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6097 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6098 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6100 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6103 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6105 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6106 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6107 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6108 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6109 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6110 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6112 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6115 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6117 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6118 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6119 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6120 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6121 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6122 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6124 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6127 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6129 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6130 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6131 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6132 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6133 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6134 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6136 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6139 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6141 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6142 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6143 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6144 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6145 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6146 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6148 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6151 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6153 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6154 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6155 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6156 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6157 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6158 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6160 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6163 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6165 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6166 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6167 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6168 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6169 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6170 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6172 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6175 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6177 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6178 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6179 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6180 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6181 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6182 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6184 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6187 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6189 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6190 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6191 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6192 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6193 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6194 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6196 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6199 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6201 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6202 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6203 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6204 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6205 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6206 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6208 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6211 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6213 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6214 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6215 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6216 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6217 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6218 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6220 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6223 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6225 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6226 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6227 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6228 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6229 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6230 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6232 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6235 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
uöt32_t
)0x000003FFË

	)

6237 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
uöt32_t
)0x00007C00Ë

	)

6238 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
uöt32_t
)0x00000400Ë

	)

6239 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
uöt32_t
)0x00000800Ë

	)

6240 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
uöt32_t
)0x00001000Ë

	)

6241 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
uöt32_t
)0x00002000Ë

	)

6242 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
uöt32_t
)0x00004000Ë

	)

6244 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
uöt32_t
)0x00008000Ë

	)

6247 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
uöt32_t
)0x03FF0000Ë

	)

6249 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
uöt32_t
)0x7C000000Ë

	)

6250 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
uöt32_t
)0x04000000Ë

	)

6251 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
uöt32_t
)0x08000000Ë

	)

6252 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
uöt32_t
)0x10000000Ë

	)

6253 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
uöt32_t
)0x20000000Ë

	)

6254 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
uöt32_t
)0x40000000Ë

	)

6256 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
uöt32_t
)0x80000000Ë

	)

6266 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

6267 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

6268 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

6269 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

6270 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

6271 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

6272 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

6273 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

6274 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

6277 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

6278 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

6279 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

6280 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

6281 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

6282 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

6283 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

6284 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

6285 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

6288 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

6289 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

6290 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

6291 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

6292 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

6293 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

6294 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

6295 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

6296 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

6297 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

6298 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

6299 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

6300 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

6301 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

6302 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

6303 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

6305 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

6306 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

6307 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

6308 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

6310 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

6311 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

6312 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

6313 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

6316 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

6317 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

6318 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

6319 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

6322 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

6323 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

6324 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

6325 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

6328 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

6329 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

6330 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

6331 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

6332 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

6333 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

6334 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

6335 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

6336 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

6337 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

6338 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

6339 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

6340 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

6341 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

6344 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

6345 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

6346 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

6348 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

6349 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

6350 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

6351 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

6353 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

6354 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

6357 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

6358 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

6359 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

6360 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

6361 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

6362 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

6366 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

6367 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6368 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6369 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6370 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6373 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6374 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

6375 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6378 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6379 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6380 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6381 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6384 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6385 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6386 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6387 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6390 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

6391 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6392 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6393 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6394 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6397 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6398 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

6399 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6402 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6403 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6404 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6405 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6408 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6409 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6410 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6411 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6414 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

6415 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6416 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6417 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6418 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6421 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6422 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

6423 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6426 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6427 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6428 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6429 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6432 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6433 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6434 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6435 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6438 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6439 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6440 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6441 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6444 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6445 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

6446 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6449 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6450 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6451 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6452 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6455 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6456 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6457 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6458 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6461 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

6462 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

6463 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

6464 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

6467 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

6468 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

6469 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

6472 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

6473 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

6474 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

6475 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

6478 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

6479 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

6480 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

6481 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

6485 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

6488 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

6489 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

6490 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

6491 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

6492 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

6493 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

6494 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

6495 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

6496 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

6497 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

6498 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

6499 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

6500 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

6501 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

6502 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

6505 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

6506 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

6507 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

6508 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

6509 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

6510 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

6511 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

6512 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

6513 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

6514 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

6515 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

6516 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

6517 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

6518 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

6519 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

6522 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

6523 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

6524 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

6525 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

6526 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

6527 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

6528 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

6529 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

6530 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

6531 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

6532 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

6533 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

6534 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

6535 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

6536 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

6539 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

6540 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

6541 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

6542 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

6543 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

6544 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

6545 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

6546 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

6547 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

6548 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

6549 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

6550 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

6551 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

6552 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

6553 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

6556 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6557 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6558 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6559 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6560 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6561 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6562 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6563 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6564 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6565 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6566 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6567 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6568 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6569 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6570 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6571 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6572 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6573 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6574 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6575 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6576 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6577 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6578 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6579 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6580 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6581 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6582 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6583 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6584 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6585 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6586 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6587 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6590 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6591 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6592 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6593 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6594 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6595 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6596 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6597 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6598 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6599 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6600 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6601 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6602 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6603 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6604 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6605 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6606 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6607 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6608 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6609 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6610 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6611 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6612 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6613 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6614 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6615 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6616 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6617 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6618 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6619 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6620 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6621 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6624 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6625 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6626 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6627 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6628 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6629 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6630 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6631 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6632 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6633 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6634 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6635 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6636 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6637 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6638 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6639 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6640 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6641 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6642 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6643 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6644 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6645 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6646 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6647 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6648 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6649 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6650 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6651 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6652 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6653 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6654 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6655 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6658 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6659 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6660 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6661 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6662 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6663 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6664 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6665 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6666 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6667 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6668 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6669 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6670 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6671 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6672 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6673 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6674 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6675 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6676 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6677 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6678 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6679 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6680 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6681 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6682 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6683 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6684 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6685 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6686 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6687 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6688 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6689 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6692 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6693 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6694 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6695 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6696 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6697 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6698 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6699 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6700 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6701 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6702 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6703 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6704 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6705 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6706 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6707 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6708 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6709 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6710 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6711 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6712 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6713 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6714 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6715 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6716 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6717 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6718 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6719 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6720 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6721 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6722 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6723 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6726 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6727 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6728 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6729 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6730 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6731 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6732 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6733 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6734 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6735 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6736 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6737 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6738 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6739 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6740 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6741 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6742 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6743 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6744 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6745 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6746 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6747 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6748 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6749 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6750 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6751 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6752 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6753 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6754 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6755 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6756 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6757 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6760 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6761 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6762 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6763 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6764 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6765 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6766 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6767 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6768 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6769 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6770 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6771 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6772 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6773 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6774 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6775 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6776 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6777 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6778 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6779 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6780 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6781 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6782 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6783 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6784 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6785 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6786 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6787 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6788 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6789 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6790 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6791 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6794 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6795 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6796 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6797 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6798 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6799 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6800 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6801 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6802 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6803 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6804 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6805 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6806 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6807 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6808 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6809 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6810 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6811 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6812 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6813 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6814 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6815 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6816 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6817 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6818 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6819 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6820 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6821 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6822 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6823 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6824 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6825 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6828 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6829 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6830 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6831 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6832 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6833 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6834 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6835 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6836 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6837 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6838 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6839 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6840 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6841 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6842 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6843 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6844 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6845 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6846 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6847 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6848 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6849 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6850 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6851 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6852 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6853 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6854 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6855 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6856 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6857 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6858 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6859 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6862 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6863 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6864 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6865 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6866 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6867 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6868 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6869 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6870 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6871 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6872 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6873 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6874 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6875 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6876 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6877 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6878 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6879 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6880 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6881 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6882 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6883 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6884 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6885 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6886 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6887 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6888 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6889 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6890 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6891 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6892 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6893 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6896 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6897 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6898 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6899 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6900 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6901 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6902 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6903 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6904 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6905 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6906 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6907 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6908 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6909 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6910 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6911 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6912 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6913 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6914 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6915 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6916 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6917 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6918 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6919 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6920 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6921 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6922 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6923 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6924 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6925 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6926 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6927 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6930 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6931 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6932 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6933 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6934 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6935 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6936 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6937 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6938 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6939 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6940 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6941 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6942 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6943 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6944 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6945 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6946 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6947 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6948 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6949 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6950 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6951 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6952 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6953 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6954 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6955 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6956 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6957 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6958 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6959 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6960 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6961 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6964 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6965 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

6966 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

6967 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

6968 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

6969 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

6970 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

6971 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

6972 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

6973 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

6974 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

6975 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

6976 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

6977 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

6978 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

6979 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

6980 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

6981 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

6982 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

6983 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

6984 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

6985 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

6986 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

6987 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

6988 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

6989 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

6990 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

6991 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

6992 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

6993 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

6994 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

6995 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

6998 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

6999 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7000 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7001 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7002 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7003 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7004 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7005 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7006 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7007 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7008 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7009 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7010 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7011 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7012 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7013 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7014 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7015 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7016 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7017 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7018 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7019 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7020 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7021 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7022 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7023 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7024 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7025 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7026 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7027 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7028 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7029 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7032 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7033 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7034 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7035 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7036 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7037 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7038 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7039 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7040 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7041 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7042 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7043 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7044 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7045 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7046 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7047 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7048 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7049 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7050 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7051 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7052 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7053 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7054 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7055 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7056 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7057 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7058 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7059 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7060 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7061 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7062 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7063 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7066 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7067 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7068 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7069 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7070 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7071 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7072 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7073 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7074 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7075 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7076 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7077 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7078 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7079 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7080 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7081 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7082 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7083 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7084 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7085 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7086 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7087 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7088 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7089 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7090 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7091 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7092 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7093 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7094 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7095 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7096 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7097 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7100 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7101 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7102 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7103 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7104 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7105 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7106 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7107 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7108 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7109 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7110 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7111 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7112 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7113 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7114 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7115 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7116 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7117 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7118 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7119 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7120 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7121 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7122 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7123 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7124 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7125 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7126 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7127 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7128 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7129 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7130 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7131 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7134 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7135 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7136 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7137 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7138 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7139 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7140 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7141 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7142 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7143 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7144 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7145 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7146 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7147 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7148 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7149 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7150 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7151 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7152 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7153 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7154 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7155 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7156 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7157 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7158 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7159 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7160 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7161 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7162 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7163 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7164 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7165 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7168 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7169 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7170 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7171 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7172 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7173 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7174 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7175 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7176 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7177 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7178 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7179 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7180 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7181 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7182 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7183 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7184 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7185 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7186 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7187 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7188 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7189 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7190 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7191 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7192 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7193 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7194 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7195 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7196 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7197 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7198 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7199 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7202 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7203 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7204 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7205 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7206 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7207 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7208 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7209 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7210 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7211 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7212 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7213 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7214 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7215 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7216 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7217 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7218 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7219 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7220 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7221 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7222 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7223 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7224 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7225 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7226 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7227 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7228 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7229 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7230 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7231 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7232 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7233 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7236 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7237 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7238 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7239 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7240 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7241 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7242 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7243 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7244 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7245 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7246 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7247 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7248 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7249 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7250 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7251 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7252 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7253 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7254 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7255 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7256 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7257 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7258 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7259 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7260 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7261 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7262 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7263 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7264 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7265 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7266 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7267 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7270 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7271 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7272 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7273 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7274 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7275 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7276 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7277 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7278 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7279 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7280 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7281 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7282 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7283 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7284 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7285 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7286 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7287 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7288 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7289 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7290 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7291 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7292 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7293 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7294 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7295 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7296 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7297 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7298 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7299 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7300 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7301 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7304 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7305 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7306 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7307 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7308 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7309 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7310 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7311 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7312 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7313 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7314 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7315 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7316 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7317 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7318 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7319 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7320 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7321 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7322 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7323 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7324 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7325 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7326 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7327 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7328 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7329 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7330 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7331 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7332 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7333 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7334 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7335 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7338 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7339 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7340 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7341 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7342 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7343 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7344 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7345 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7346 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7347 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7348 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7349 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7350 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7351 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7352 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7353 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7354 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7355 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7356 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7357 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7358 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7359 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7360 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7361 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7362 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7363 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7364 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7365 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7366 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7367 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7368 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7369 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7372 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7373 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7374 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7375 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7376 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7377 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7378 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7379 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7380 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7381 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7382 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7383 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7384 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7385 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7386 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7387 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7388 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7389 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7390 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7391 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7392 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7393 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7394 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7395 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7396 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7397 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7398 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7399 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7400 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7401 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7402 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7403 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7406 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7407 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7408 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7409 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7410 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7411 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7412 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7413 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7414 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7415 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7416 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7417 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7418 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7419 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7420 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7421 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7422 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7423 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7424 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7425 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7426 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7427 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7428 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7429 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7430 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7431 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7432 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7433 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7434 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7435 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7436 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7437 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7440 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7441 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7442 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7443 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7444 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7445 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7446 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7447 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7448 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7449 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7450 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7451 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7452 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7453 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7454 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7455 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7456 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7457 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7458 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7459 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7460 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7461 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7462 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7463 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7464 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7465 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7466 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7467 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7468 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7469 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7470 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7471 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7474 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

7475 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

7476 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

7477 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

7478 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

7479 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

7480 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

7481 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

7482 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

7483 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

7484 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

7485 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

7486 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

7487 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

7488 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

7489 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

7490 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

7491 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

7492 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

7493 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

7494 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

7495 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

7496 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

7497 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

7498 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

7499 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

7500 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

7501 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

7502 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

7503 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

7504 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

7505 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

7514 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

7515 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

7516 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

7518 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

7519 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

7520 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

7521 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

7523 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

7524 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

7525 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

7526 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

7527 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

7528 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

7529 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

7530 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

7531 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

7532 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

7535 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

7536 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

7537 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

7538 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

7539 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

7540 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

7543 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

7544 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

7545 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

7546 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

7547 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

7548 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

7549 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

7550 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

7553 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

7556 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

7559 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

7562 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

7565 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

7567 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

7568 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

7569 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

7571 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

7573 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

7574 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

7575 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

7577 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

7579 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

7580 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

7581 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

7583 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

7584 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

7587 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

7588 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

7589 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

7598 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

7599 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

7600 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

7601 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

7602 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

7603 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

7604 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

7605 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

7606 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

7607 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

7608 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

7609 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

7610 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

7611 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

7614 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

7615 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

7616 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

7617 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

7618 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

7619 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

7620 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

7622 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

7623 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

7624 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

7625 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

7626 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

7629 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

7630 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

7632 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

7633 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

7634 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

7635 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

7636 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

7637 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

7638 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

7639 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

7640 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

7641 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

7643 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

7646 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

7647 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

7650 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

7653 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

7654 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

7655 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

7656 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

7657 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

7658 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

7659 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

7660 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

7661 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

7662 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

7663 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

7664 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

7665 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

7666 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

7669 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

7670 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

7671 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

7672 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

7673 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

7674 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

7675 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

7676 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

7679 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

7680 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

7681 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

7684 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

7693 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

7694 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

7695 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

7696 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

7697 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

7698 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

7699 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

7700 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

7701 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

7702 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

7705 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

7708 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

7709 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

7712 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

7713 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

7714 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

7715 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

7716 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

7717 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

7718 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

7719 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

7720 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

7721 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

7722 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

7723 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

7724 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

7725 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

7726 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

7729 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

7730 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

7731 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

7732 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

7733 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

7734 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

7735 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

7737 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

7738 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

7739 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

7741 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

7744 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

7745 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

7746 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

7747 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

7748 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

7749 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

7750 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

7751 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

7752 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

7753 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

7754 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

7755 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

7758 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

7759 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

7760 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

7761 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

7762 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

7763 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

7764 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

7765 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

7766 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

7768 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

7777 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFFË

	)

7779 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000Ë

	)

7780 
	#DBGMCU_IDCODE_REV_ID_0
 ((
uöt32_t
)0x00010000Ë

	)

7781 
	#DBGMCU_IDCODE_REV_ID_1
 ((
uöt32_t
)0x00020000Ë

	)

7782 
	#DBGMCU_IDCODE_REV_ID_2
 ((
uöt32_t
)0x00040000Ë

	)

7783 
	#DBGMCU_IDCODE_REV_ID_3
 ((
uöt32_t
)0x00080000Ë

	)

7784 
	#DBGMCU_IDCODE_REV_ID_4
 ((
uöt32_t
)0x00100000Ë

	)

7785 
	#DBGMCU_IDCODE_REV_ID_5
 ((
uöt32_t
)0x00200000Ë

	)

7786 
	#DBGMCU_IDCODE_REV_ID_6
 ((
uöt32_t
)0x00400000Ë

	)

7787 
	#DBGMCU_IDCODE_REV_ID_7
 ((
uöt32_t
)0x00800000Ë

	)

7788 
	#DBGMCU_IDCODE_REV_ID_8
 ((
uöt32_t
)0x01000000Ë

	)

7789 
	#DBGMCU_IDCODE_REV_ID_9
 ((
uöt32_t
)0x02000000Ë

	)

7790 
	#DBGMCU_IDCODE_REV_ID_10
 ((
uöt32_t
)0x04000000Ë

	)

7791 
	#DBGMCU_IDCODE_REV_ID_11
 ((
uöt32_t
)0x08000000Ë

	)

7792 
	#DBGMCU_IDCODE_REV_ID_12
 ((
uöt32_t
)0x10000000Ë

	)

7793 
	#DBGMCU_IDCODE_REV_ID_13
 ((
uöt32_t
)0x20000000Ë

	)

7794 
	#DBGMCU_IDCODE_REV_ID_14
 ((
uöt32_t
)0x40000000Ë

	)

7795 
	#DBGMCU_IDCODE_REV_ID_15
 ((
uöt32_t
)0x80000000Ë

	)

7798 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001Ë

	)

7799 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002Ë

	)

7800 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004Ë

	)

7801 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020Ë

	)

7803 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0Ë

	)

7804 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040Ë

	)

7805 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080Ë

	)

7807 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
uöt32_t
)0x00000100Ë

	)

7808 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000200Ë

	)

7809 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000400Ë

	)

7810 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000800Ë

	)

7811 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
uöt32_t
)0x00001000Ë

	)

7812 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
uöt32_t
)0x00002000Ë

	)

7813 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
uöt32_t
)0x00004000Ë

	)

7814 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00008000Ë

	)

7815 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00010000Ë

	)

7816 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
uöt32_t
)0x00020000Ë

	)

7817 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
uöt32_t
)0x00040000Ë

	)

7818 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
uöt32_t
)0x00080000Ë

	)

7819 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
uöt32_t
)0x00100000Ë

	)

7820 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
uöt32_t
)0x00200000Ë

	)

7821 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
uöt32_t
)0x00400000Ë

	)

7822 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
uöt32_t
)0x00800000Ë

	)

7823 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
uöt32_t
)0x01000000Ë

	)

7824 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
uöt32_t
)0x02000000Ë

	)

7825 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
uöt32_t
)0x04000000Ë

	)

7826 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
uöt32_t
)0x08000000Ë

	)

7827 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
uöt32_t
)0x10000000Ë

	)

7828 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
uöt32_t
)0x20000000Ë

	)

7829 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
uöt32_t
)0x40000000Ë

	)

7838 
	#FLASH_ACR_LATENCY
 ((
uöt8_t
)0x03Ë

	)

7839 
	#FLASH_ACR_LATENCY_0
 ((
uöt8_t
)0x00Ë

	)

7840 
	#FLASH_ACR_LATENCY_1
 ((
uöt8_t
)0x01Ë

	)

7841 
	#FLASH_ACR_LATENCY_2
 ((
uöt8_t
)0x02Ë

	)

7843 
	#FLASH_ACR_HLFCYA
 ((
uöt8_t
)0x08Ë

	)

7844 
	#FLASH_ACR_PRFTBE
 ((
uöt8_t
)0x10Ë

	)

7845 
	#FLASH_ACR_PRFTBS
 ((
uöt8_t
)0x20Ë

	)

7848 
	#FLASH_KEYR_FKEYR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7851 
	#RDP_Key
 ((
uöt16_t
)0x00A5)

	)

7852 
	#FLASH_KEY1
 ((
uöt32_t
)0x45670123)

	)

7853 
	#FLASH_KEY2
 ((
uöt32_t
)0xCDEF89AB)

	)

7856 
	#FLASH_OPTKEYR_OPTKEYR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7859 
	#FLASH_SR_BSY
 ((
uöt8_t
)0x01Ë

	)

7860 
	#FLASH_SR_PGERR
 ((
uöt8_t
)0x04Ë

	)

7861 
	#FLASH_SR_WRPRTERR
 ((
uöt8_t
)0x10Ë

	)

7862 
	#FLASH_SR_EOP
 ((
uöt8_t
)0x20Ë

	)

7865 
	#FLASH_CR_PG
 ((
uöt16_t
)0x0001Ë

	)

7866 
	#FLASH_CR_PER
 ((
uöt16_t
)0x0002Ë

	)

7867 
	#FLASH_CR_MER
 ((
uöt16_t
)0x0004Ë

	)

7868 
	#FLASH_CR_OPTPG
 ((
uöt16_t
)0x0010Ë

	)

7869 
	#FLASH_CR_OPTER
 ((
uöt16_t
)0x0020Ë

	)

7870 
	#FLASH_CR_STRT
 ((
uöt16_t
)0x0040Ë

	)

7871 
	#FLASH_CR_LOCK
 ((
uöt16_t
)0x0080Ë

	)

7872 
	#FLASH_CR_OPTWRE
 ((
uöt16_t
)0x0200Ë

	)

7873 
	#FLASH_CR_ERRIE
 ((
uöt16_t
)0x0400Ë

	)

7874 
	#FLASH_CR_EOPIE
 ((
uöt16_t
)0x1000Ë

	)

7877 
	#FLASH_AR_FAR
 ((
uöt32_t
)0xFFFFFFFFË

	)

7880 
	#FLASH_OBR_OPTERR
 ((
uöt16_t
)0x0001Ë

	)

7881 
	#FLASH_OBR_RDPRT
 ((
uöt16_t
)0x0002Ë

	)

7883 
	#FLASH_OBR_USER
 ((
uöt16_t
)0x03FCË

	)

7884 
	#FLASH_OBR_WDG_SW
 ((
uöt16_t
)0x0004Ë

	)

7885 
	#FLASH_OBR_nRST_STOP
 ((
uöt16_t
)0x0008Ë

	)

7886 
	#FLASH_OBR_nRST_STDBY
 ((
uöt16_t
)0x0010Ë

	)

7887 
	#FLASH_OBR_BFB2
 ((
uöt16_t
)0x0020Ë

	)

7890 
	#FLASH_WRPR_WRP
 ((
uöt32_t
)0xFFFFFFFFË

	)

7895 
	#FLASH_RDP_RDP
 ((
uöt32_t
)0x000000FFË

	)

7896 
	#FLASH_RDP_nRDP
 ((
uöt32_t
)0x0000FF00Ë

	)

7899 
	#FLASH_USER_USER
 ((
uöt32_t
)0x00FF0000Ë

	)

7900 
	#FLASH_USER_nUSER
 ((
uöt32_t
)0xFF000000Ë

	)

7903 
	#FLASH_D©a0_D©a0
 ((
uöt32_t
)0x000000FFË

	)

7904 
	#FLASH_D©a0_nD©a0
 ((
uöt32_t
)0x0000FF00Ë

	)

7907 
	#FLASH_D©a1_D©a1
 ((
uöt32_t
)0x00FF0000Ë

	)

7908 
	#FLASH_D©a1_nD©a1
 ((
uöt32_t
)0xFF000000Ë

	)

7911 
	#FLASH_WRP0_WRP0
 ((
uöt32_t
)0x000000FFË

	)

7912 
	#FLASH_WRP0_nWRP0
 ((
uöt32_t
)0x0000FF00Ë

	)

7915 
	#FLASH_WRP1_WRP1
 ((
uöt32_t
)0x00FF0000Ë

	)

7916 
	#FLASH_WRP1_nWRP1
 ((
uöt32_t
)0xFF000000Ë

	)

7919 
	#FLASH_WRP2_WRP2
 ((
uöt32_t
)0x000000FFË

	)

7920 
	#FLASH_WRP2_nWRP2
 ((
uöt32_t
)0x0000FF00Ë

	)

7923 
	#FLASH_WRP3_WRP3
 ((
uöt32_t
)0x00FF0000Ë

	)

7924 
	#FLASH_WRP3_nWRP3
 ((
uöt32_t
)0xFF000000Ë

	)

7926 #ifde‡
STM32F10X_CL


7931 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

7932 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

7933 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

7934 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

7935 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

7936 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

7937 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

7938 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

7939 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

7940 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

7941 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

7942 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

7943 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

7944 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

7945 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

7946 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

7947 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

7948 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

7949 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

7950 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

7952 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

7953 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

7954 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

7955 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

7956 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

7957 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

7958 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

7961 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

7962 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

7963 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

7964 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

7965 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

7966 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

7967 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

7968 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

7969 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

7970 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

7971 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

7972 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

7973 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

7974 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

7977 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

7980 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

7983 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

7984 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

7985 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

7986 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

7987 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

7988 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

7989 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

7990 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

7993 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

7996 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

7997 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

7998 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

7999 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

8000 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

8001 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

8002 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

8003 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

8004 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

8005 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

8006 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

8009 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

8010 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

8013 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

8027 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

8028 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

8029 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

8030 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

8031 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

8032 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

8033 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

8036 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

8037 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

8038 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

8039 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

8040 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

8043 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

8044 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

8047 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

8050 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8053 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8054 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8055 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8056 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8057 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8058 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8059 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8060 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8061 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8062 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

8065 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8068 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8069 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8070 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8071 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8072 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8073 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8074 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8075 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8076 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8077 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

8080 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8083 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

8084 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

8085 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

8086 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

8087 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

8088 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

8089 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

8090 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

8091 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

8092 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

8095 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

8102 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

8103 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

8104 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

8105 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

8108 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

8109 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

8110 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

8113 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

8114 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

8115 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

8118 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

8119 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

8120 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

8123 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

8124 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

8125 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

8128 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8131 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8134 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8137 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8140 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8143 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

8150 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

8151 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

8152 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

8153 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

8154 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

8155 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

8158 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

8161 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8164 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

8165 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

8168 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

8171 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

8172 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

8175 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

8178 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

8181 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8188 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

8189 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

8190 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

8191 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

8192 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

8193 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

8194 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

8195 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

8196 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

8197 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

8198 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

8199 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

8200 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

8201 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

8202 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

8203 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

8204 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

8205 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

8206 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

8207 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

8208 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

8209 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

8210 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

8211 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

8212 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

8213 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

8214 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

8215 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

8216 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

8217 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

8218 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

8219 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

8220 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

8221 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

8222 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

8223 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

8224 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

8225 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

8228 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

8231 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

8234 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8237 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8240 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

8241 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

8242 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

8243 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

8245 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

8246 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

8247 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

8248 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

8249 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

8250 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

8251 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

8252 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

8253 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

8254 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

8255 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

8256 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

8257 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

8258 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

8259 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

8260 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

8261 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

8262 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

8263 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

8264 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

8265 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

8266 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

8267 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

8268 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

8269 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

8270 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

8271 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

8272 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

8273 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

8274 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

8275 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

8276 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

8279 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

8280 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

8281 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

8282 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

8283 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

8284 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

8285 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

8286 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

8287 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

8288 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

8289 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

8290 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

8291 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

8292 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

8293 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

8294 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

8295 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

8296 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

8297 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

8298 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

8299 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

8300 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

8301 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

8302 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

8305 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

8306 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

8307 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

8308 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

8309 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

8310 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

8311 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

8312 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

8313 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

8314 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

8315 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

8316 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

8317 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

8318 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

8319 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

8322 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

8323 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

8324 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

8325 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

8328 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

8331 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

8334 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

8337 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

8348 #ifde‡
USE_STDPERIPH_DRIVER


8349 
	~"°m32f10x_c⁄f.h
"

8356 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

8358 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

8360 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

8362 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

8364 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

8366 
	#READ_REG
(
REG
Ë((REG))

	)

8368 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

8374 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\stm32f10x_conf.h

30 #i‚de‡
__STM32F10x_CONF_H


31 
	#__STM32F10x_CONF_H


	)

37 
	~"°m32f10x_ˇn.h
"

42 
	~"°m32f10x_exti.h
"

43 
	~"°m32f10x_Êash.h
"

45 
	~"°m32f10x_gpio.h
"

48 
	~"°m32f10x_pwr.h
"

49 
	~"°m32f10x_rcc.h
"

53 
	~"°m32f10x_tim.h
"

54 
	~"°m32f10x_ußπ.h
"

56 
	~"misc.h
"

65 #ifde‡ 
USE_FULL_ASSERT


76 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
uöt8_t
 *)
__FILE__
, 
__LINE__
))

	)

78 
as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
);

80 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\system_stm32f10x.c

65 
	~"°m32f10x.h
"

106 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| (deföed 
STM32F10X_MD_VL
Ë|| (deföed 
STM32F10X_HD_VL
)

108 
	#SYSCLK_FREQ_24MHz
 24000000

	)

115 
	#SYSCLK_FREQ_72MHz
 72000000

	)

121 #i‡
deföed
 (
STM32F10X_HD
Ë|| (deföed 
STM32F10X_XL
Ë|| (deföed 
STM32F10X_HD_VL
)

128 
	#VECT_TAB_OFFSET
 0x0

	)

151 #ifde‡
SYSCLK_FREQ_HSE


152 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_HSE
;

153 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


154 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_24MHz
;

155 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


156 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_36MHz
;

157 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


158 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_48MHz
;

159 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


160 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_56MHz
;

161 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


162 
uöt32_t
 
	gSy°emC‹eClock
 = 
SYSCLK_FREQ_72MHz
;

164 
uöt32_t
 
	gSy°emC‹eClock
 = 
HSI_VALUE
;

167 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

176 
SëSysClock
();

178 #ifde‡
SYSCLK_FREQ_HSE


179 
SëSysClockToHSE
();

180 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


181 
SëSysClockTo24
();

182 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


183 
SëSysClockTo36
();

184 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


185 
SëSysClockTo48
();

186 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


187 
SëSysClockTo56
();

188 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


189 
SëSysClockTo72
();

192 #ifde‡
DATA_IN_ExtSRAM


193 
Sy°emInô_ExtMemCé
();

212 
	$Sy°emInô
 ()

216 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

219 #i‚de‡
STM32F10X_CL


220 
RCC
->
CFGR
 &(
uöt32_t
)0xF8FF0000;

222 
RCC
->
CFGR
 &(
uöt32_t
)0xF0FF0000;

226 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

229 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

232 
RCC
->
CFGR
 &(
uöt32_t
)0xFF80FFFF;

234 #ifde‡
STM32F10X_CL


236 
RCC
->
CR
 &(
uöt32_t
)0xEBFFFFFF;

239 
RCC
->
CIR
 = 0x00FF0000;

242 
RCC
->
CFGR2
 = 0x00000000;

243 #ñi‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| (
deföed
 
STM32F10X_HD_VL
)

245 
RCC
->
CIR
 = 0x009F0000;

248 
RCC
->
CFGR2
 = 0x00000000;

251 
RCC
->
CIR
 = 0x009F0000;

254 #i‡
	`deföed
 (
STM32F10X_HD
Ë|| (
deföed
 
STM32F10X_XL
Ë|| (deföed 
STM32F10X_HD_VL
)

255 #ifde‡
DATA_IN_ExtSRAM


256 
	`Sy°emInô_ExtMemCé
();

262 
	`SëSysClock
();

271 #i‚de‡
__DONT_INIT_VTABLE


272 #ifde‡
VECT_TAB_SRAM


273 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

275 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

278 #w¨nög 
F‹
 
ªÀa£
 
vîsi⁄
 dÿ
nŸ
 
u£
 
	`__DONT_INIT_VTABLE
 (
£e
 
above
).

280 
	}
}

317 
	$Sy°emC‹eClockUpd©e
 ()

319 
uöt32_t
 
tmp
 = 0, 
∂lmuŒ
 = 0, 
∂lsour˚
 = 0;

321 #ifde‡ 
STM32F10X_CL


322 
uöt32_t
 
¥ediv1sour˚
 = 0, 
¥ediv1Á˘‹
 = 0, 
¥ediv2Á˘‹
 = 0, 
∂l2muŒ
 = 0;

325 #i‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| (
deföed
 
STM32F10X_HD_VL
)

326 
uöt32_t
 
¥ediv1Á˘‹
 = 0;

330 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

332 
tmp
)

335 
Sy°emC‹eClock
 = 
HSI_VALUE
;

338 
Sy°emC‹eClock
 = 
HSE_VALUE
;

343 
∂lmuŒ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

344 
∂lsour˚
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

346 #i‚de‡
STM32F10X_CL


347 
∂lmuŒ
 = (Öllmull >> 18) + 2;

349 i‡(
∂lsour˚
 == 0x00)

352 
Sy°emC‹eClock
 = (
HSI_VALUE
 >> 1Ë* 
∂lmuŒ
;

356 #i‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| (
deföed
 
STM32F10X_HD_VL
)

357 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

359 
Sy°emC‹eClock
 = (
HSE_VALUE
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

362 i‡((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
Ë!(
uöt32_t
)
RESET
)

364 
Sy°emC‹eClock
 = (
HSE_VALUE
 >> 1Ë* 
∂lmuŒ
;

368 
Sy°emC‹eClock
 = 
HSE_VALUE
 * 
∂lmuŒ
;

373 
∂lmuŒ
 =Öllmull >> 18;

375 i‡(
∂lmuŒ
 != 0x0D)

377 
∂lmuŒ
 += 2;

381 
∂lmuŒ
 = 13 / 2;

384 i‡(
∂lsour˚
 == 0x00)

387 
Sy°emC‹eClock
 = (
HSI_VALUE
 >> 1Ë* 
∂lmuŒ
;

393 
¥ediv1sour˚
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1SRC
;

394 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

396 i‡(
¥ediv1sour˚
 == 0)

399 
Sy°emC‹eClock
 = (
HSE_VALUE
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

405 
¥ediv2Á˘‹
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
) >> 4) + 1;

406 
∂l2muŒ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
) >> 8 ) + 2;

407 
Sy°emC‹eClock
 = (((
HSE_VALUE
 / 
¥ediv2Á˘‹
Ë* 
∂l2muŒ
Ë/ 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

414 
Sy°emC‹eClock
 = 
HSI_VALUE
;

420 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

422 
Sy°emC‹eClock
 >>
tmp
;

423 
	}
}

430 
	$SëSysClock
()

432 #ifde‡
SYSCLK_FREQ_HSE


433 
	`SëSysClockToHSE
();

434 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


435 
	`SëSysClockTo24
();

436 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


437 
	`SëSysClockTo36
();

438 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


439 
	`SëSysClockTo48
();

440 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


441 
	`SëSysClockTo56
();

442 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


443 
	`SëSysClockTo72
();

448 
	}
}

456 #ifde‡
DATA_IN_ExtSRAM


466 
	$Sy°emInô_ExtMemCé
()

472 
RCC
->
AHBENR
 = 0x00000114;

475 
RCC
->
APB2ENR
 = 0x000001E0;

483 
GPIOD
->
CRL
 = 0x44BB44BB;

484 
GPIOD
->
CRH
 = 0xBBBBBBBB;

486 
GPIOE
->
CRL
 = 0xB44444BB;

487 
GPIOE
->
CRH
 = 0xBBBBBBBB;

489 
GPIOF
->
CRL
 = 0x44BBBBBB;

490 
GPIOF
->
CRH
 = 0xBBBB4444;

492 
GPIOG
->
CRL
 = 0x44BBBBBB;

493 
GPIOG
->
CRH
 = 0x44444B44;

498 
FSMC_B™k1
->
BTCR
[4] = 0x00001011;

499 
FSMC_B™k1
->
BTCR
[5] = 0x00000200;

500 
	}
}

503 #ifde‡
SYSCLK_FREQ_HSE


511 
	$SëSysClockToHSE
()

513 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

517 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

522 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

523 
SèπUpCou¡î
++;

524 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

526 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

528 
HSESètus
 = (
uöt32_t
)0x01;

532 
HSESètus
 = (
uöt32_t
)0x00;

535 i‡(
HSESètus
 =(
uöt32_t
)0x01)

538 #i‡!
deföed
 
STM32F10X_LD_VL
 && !deföed 
STM32F10X_MD_VL
 && !deföed 
STM32F10X_HD_VL


540 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

543 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

545 #i‚de‡
STM32F10X_CL


546 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

548 i‡(
HSE_VALUE
 <= 24000000)

550 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

554 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

560 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

563 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

566 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

569 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

570 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_HSE
;

573 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x04)

581 
	}
}

582 #ñi‡
deföed
 
SYSCLK_FREQ_24MHz


590 
	$SëSysClockTo24
()

592 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

596 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

601 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

602 
SèπUpCou¡î
++;

603 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

605 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

607 
HSESètus
 = (
uöt32_t
)0x01;

611 
HSESètus
 = (
uöt32_t
)0x00;

614 i‡(
HSESètus
 =(
uöt32_t
)0x01)

616 #i‡!
deföed
 
STM32F10X_LD_VL
 && !deföed 
STM32F10X_MD_VL
 && !deföed 
STM32F10X_HD_VL


618 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

621 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

622 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_0
;

626 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

629 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

632 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

634 #ifde‡
STM32F10X_CL


637 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

638 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

639 
RCC_CFGR_PLLMULL6
);

643 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

644 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

645 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

646 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

649 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

651 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

654 #ñi‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

656 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

657 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 | 
RCC_CFGR_PLLMULL6
);

660 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

661 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL6
);

665 
RCC
->
CR
 |
RCC_CR_PLLON
;

668 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

673 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

674 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

677 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

685 
	}
}

686 #ñi‡
deföed
 
SYSCLK_FREQ_36MHz


694 
	$SëSysClockTo36
()

696 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

700 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

705 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

706 
SèπUpCou¡î
++;

707 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

709 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

711 
HSESètus
 = (
uöt32_t
)0x01;

715 
HSESètus
 = (
uöt32_t
)0x00;

718 i‡(
HSESètus
 =(
uöt32_t
)0x01)

721 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

724 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

725 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

728 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

731 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

734 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV1
;

736 #ifde‡
STM32F10X_CL


740 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

741 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

742 
RCC_CFGR_PLLMULL9
);

747 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

748 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

749 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

750 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

753 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

755 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

761 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

762 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL9
);

766 
RCC
->
CR
 |
RCC_CR_PLLON
;

769 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

774 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

775 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

778 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

786 
	}
}

787 #ñi‡
deföed
 
SYSCLK_FREQ_48MHz


795 
	$SëSysClockTo48
()

797 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

801 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

806 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

807 
SèπUpCou¡î
++;

808 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

810 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

812 
HSESètus
 = (
uöt32_t
)0x01;

816 
HSESètus
 = (
uöt32_t
)0x00;

819 i‡(
HSESètus
 =(
uöt32_t
)0x01)

822 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

825 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

826 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_1
;

829 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

832 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

835 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

837 #ifde‡
STM32F10X_CL


842 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

843 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

844 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

845 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

848 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

850 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

856 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

857 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

858 
RCC_CFGR_PLLMULL6
);

861 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

862 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL6
);

866 
RCC
->
CR
 |
RCC_CR_PLLON
;

869 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

874 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

875 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

878 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

886 
	}
}

888 #ñi‡
deföed
 
SYSCLK_FREQ_56MHz


896 
	$SëSysClockTo56
()

898 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

902 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

907 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

908 
SèπUpCou¡î
++;

909 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

911 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

913 
HSESètus
 = (
uöt32_t
)0x01;

917 
HSESètus
 = (
uöt32_t
)0x00;

920 i‡(
HSESètus
 =(
uöt32_t
)0x01)

923 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

926 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

927 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_2
;

930 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

933 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

936 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

938 #ifde‡
STM32F10X_CL


943 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

944 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

945 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

946 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

949 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

951 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

957 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

958 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

959 
RCC_CFGR_PLLMULL7
);

962 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

963 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL7
);

968 
RCC
->
CR
 |
RCC_CR_PLLON
;

971 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

976 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

977 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

980 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

988 
	}
}

990 #ñi‡
deföed
 
SYSCLK_FREQ_72MHz


998 
	$SëSysClockTo72
()

1000 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

1004 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

1009 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

1010 
SèπUpCou¡î
++;

1011 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

1013 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

1015 
HSESètus
 = (
uöt32_t
)0x01;

1019 
HSESètus
 = (
uöt32_t
)0x00;

1022 i‡(
HSESètus
 =(
uöt32_t
)0x01)

1025 
FLASH
->
ACR
 |
FLASH_ACR_PRFTBE
;

1028 
FLASH
->
ACR
 &(
uöt32_t
)((uöt32_t)~
FLASH_ACR_LATENCY
);

1029 
FLASH
->
ACR
 |(
uöt32_t
)
FLASH_ACR_LATENCY_2
;

1033 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_HPRE_DIV1
;

1036 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE2_DIV1
;

1039 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_PPRE1_DIV2
;

1041 #ifde‡
STM32F10X_CL


1046 
RCC
->
CFGR2
 &(
uöt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

1047 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

1048 
RCC
->
CFGR2
 |(
uöt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

1049 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

1052 
RCC
->
CR
 |
RCC_CR_PLL2ON
;

1054 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

1060 
RCC
->
CFGR
 &(
uöt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

1061 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

1062 
RCC_CFGR_PLLMULL9
);

1065 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 |

1066 
RCC_CFGR_PLLMULL
));

1067 
RCC
->
CFGR
 |(
uöt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL9
);

1071 
RCC
->
CR
 |
RCC_CR_PLLON
;

1074 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

1079 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

1080 
RCC
->
CFGR
 |(
uöt32_t
)
RCC_CFGR_SW_PLL
;

1083 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

1091 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\system_stm32f10x.h

33 #i‚de‡
__SYSTEM_STM32F10X_H


34 
	#__SYSTEM_STM32F10X_H


	)

36 #ifde‡
__˝lu•lus


53 
uöt32_t
 
Sy°emC‹eClock
;

79 
Sy°emInô
();

80 
Sy°emC‹eClockUpd©e
();

85 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\gcc_arm.ld

2 
	gMEMORY


4 
FLASH
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x10000

5 
RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x05000

34 
	$ENTRY
(
Re£t_H™dÀr
)

36 
SECTIONS


38 .
ãxt
 :

40 
	`KEEP
(*(.
i§_ve˘‹
))

41 *(.
ãxt
*)

43 
	`KEEP
(*(.
öô
))

44 
	`KEEP
(*(.
föi
))

47 *
¸tbegö
.
	`o
(.
˘‹s
)

48 *
¸tbegö
?.
	`o
(.
˘‹s
)

49 *(
	`EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

50 *(
	`SORT
(.
˘‹s
.*))

51 *(.
˘‹s
)

54 *
¸tbegö
.
	`o
(.
dt‹s
)

55 *
¸tbegö
?.
	`o
(.
dt‹s
)

56 *(
	`EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

57 *(
	`SORT
(.
dt‹s
.*))

58 *(.
dt‹s
)

60 *(.
rod©a
*)

62 
	`KEEP
(*(.
eh_‰ame
*))

63 } > 
FLASH


65 .
ARM
.
exèb
 :

67 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

68 } > 
FLASH


70 
__exidx_°¨t
 = .;

71 .
ARM
.
exidx
 :

73 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

74 } > 
FLASH


75 
__exidx_íd
 = .;

77 
__ëext
 = .;

79 .
d©a
 : 
	`AT
 (
__ëext
)

81 
__d©a_°¨t__
 = .;

82 *(
vèbÀ
)

83 *(.
d©a
*)

85 . = 
	`ALIGN
(4);

87 
	`PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

88 
	`KEEP
(*(.
¥eöô_¨øy
))

89 
	`PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

91 . = 
	`ALIGN
(4);

93 
	`PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

94 
	`KEEP
(*(
	`SORT
(.
öô_¨øy
.*)))

95 
	`KEEP
(*(.
öô_¨øy
))

96 
	`PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

99 . = 
	`ALIGN
(4);

101 
	`PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

102 
	`KEEP
(*(
	`SORT
(.
föi_¨øy
.*)))

103 
	`KEEP
(*(.
föi_¨øy
))

104 
	`PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

106 . = 
	`ALIGN
(4);

108 
__d©a_íd__
 = .;

110 } > 
RAM


112 .
bss
 :

114 
__bss_°¨t__
 = .;

115 *(.
bss
*)

116 *(
COMMON
)

117 
__bss_íd__
 = .;

118 } > 
RAM


120 .
hóp
 :

122 
__íd__
 = .;

123 
íd
 = 
__íd__
;

124 *(.
hóp
*)

125 
__HópLimô
 = .;

126 } > 
RAM


131 .
°ack_dummy
 :

133 *(.
°ack
)

134 } > 
RAM


138 
__SèckT›
 = 
	`ORIGIN
(
RAM
Ë+ 
	`LENGTH
(RAM);

139 
__SèckLimô
 = 
__SèckT›
 - 
	`SIZEOF
(.
°ack_dummy
);

140 
	`PROVIDE
(
__°ack
 = 
__SèckT›
);

143 
	`ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

144 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\SoftTimer.h

1 #i‚de‡
SOFTTIMER_H


2 
	#SOFTTIMER_H


	)

4 
	~"hw_c⁄fig.h
"

5 
	~"v¨.h
"

7 
__IO
 
uöt8_t
 
RódD©aByã
[
READ_DATA_LENGHT
];

12 
__IO
 
	mFœg
;

13 
__IO
 
	mSètus
;

14 
__IO
 
	mLimô
;

15 
__IO
 
	mCou¡
;

16 }
	ttTimî
;

18 
__IO
 
tTimî
 
¥Timî
[
TimîsQTY
];

20 
TimîW‹k
();

21 
__IO
 
Cª©eTimî
(
NumbîTimî
, 
Cou¡Time
);

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\hw_config.h

30 #i‚de‡
__HW_CONFIG_H


31 
	#__HW_CONFIG_H


	)

34 
	~"∂©f‹m_c⁄fig.h
"

35 
	~"usb_ty≥.h
"

43 
Së_Sy°em
();

44 
Së_USBClock
();

45 
GPIO_AINC⁄fig
();

46 
E¡î_LowPowîMode
();

47 
Lóve_LowPowîMode
();

48 
USB_I¡îru±s_C⁄fig
();

49 
USB_CabÀ_C⁄fig
 (
Fun˘i⁄ÆSèã
 
NewSèã
);

50 
RHID_Síd
(
uöt8_t
 
ªp‹t
, uöt8_à
°©e
);

51 
uöt8_t
 
RHIDCheckSèã
();

52 
Gë_SîülNum
();

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\platform_config.h

30 #i‚de‡
__PLATFORM_CONFIG_H


31 
	#__PLATFORM_CONFIG_H


	)

34 #i‡
deföed
 (
STM32F10X_MD
Ë|| deföed (
STM32F10X_HD
Ë|| deföed (
STM32F10X_XL
)

35 
	~"°m32f10x.h
"

45 #i‡!
deföed
 (
USE_STM3210B_EVAL
Ë&& !deföed (
USE_STM3210E_EVAL
Ë&& !deföed (
USE_STM32L152_EVAL
Ë&& !deföed (
USE_STM32L152D_EVAL
)&& !deföed (
USE_STM32373C_EVAL
Ë&& !deföed (
USE_STM32303C_EVAL
)

46 
	#USE_STM3210B_EVAL


	)

56 #i‡
deföed
(
STM32L1XX_MD
Ë|| deföed(
STM32L1XX_HD
Ë|| deföed(
STM32L1XX_MD_PLUS
)

58 
	#ID1
 (0x1FF80050)

	)

59 
	#ID2
 (0x1FF80054)

	)

60 
	#ID3
 (0x1FF80064)

	)

62 #ñi‡
deföed
 (
STM32F37X
Ë|| deföed(
STM32F30X
)

64 
	#ID1
 (0x1FFFF7AC)

	)

65 
	#ID2
 (0x1FFFF7B0)

	)

66 
	#ID3
 (0x1FFFF7B4)

	)

70 
	#ID1
 (0x1FFFF7E8)

	)

71 
	#ID2
 (0x1FFFF7EC)

	)

72 
	#ID3
 (0x1FFFF7F0)

	)

78 
	#BTN1_PORT
 
GPIOC


	)

79 
	#BTN1_PIN
 
GPIO_Pö_0


	)

80 
	#BTN2_PORT
 
GPIOD


	)

81 
	#BTN2_PIN
 
GPIO_Pö_12


	)

83 #ifde‡
möiSTM32F103V


84 
	#RCC_GPIO
 
RCC_APB2Pîùh_GPIOE


	)

85 
	#LED_PORT
 
GPIOE


	)

87 #ifde‡
möiSTM32F103C8


88 
	#RCC_GPIO
 
RCC_APB2Pîùh_GPIOB


	)

89 
	#LED_PORT
 
GPIOB


	)

92 
	#LED1_PIN
 
GPIO_Pö_6


	)

93 
	#LED2_PIN
 
GPIO_Pö_2


	)

94 
	#LED3_PIN
 
GPIO_Pö_7


	)

96 #ifde‡
USE_STM3210B_EVAL


97 
	#USB_DISCONNECT
 
GPIOC


	)

98 
	#USB_DISCONNECT_PIN
 
GPIO_Pö_13


	)

100 
	#RCC_APB2Pîùh_GPIO_DISCONNECT
 
RCC_APB2Pîùh_GPIOD


	)

102 
	#RCC_APB2Pîùh_ALLGPIO
 (
RCC_APB2Pîùh_GPIOA
 \

103 | 
RCC_APB2Pîùh_GPIOB
 \

104 | 
RCC_APB2Pîùh_GPIOC
 \

105 | 
RCC_APB2Pîùh_GPIOD
 \

106 | 
RCC_APB2Pîùh_GPIOE
 )

	)

108 #ñi‡
deföed
 (
USE_STM3210E_EVAL
)

109 
	#USB_DISCONNECT
 
GPIOB


	)

110 
	#USB_DISCONNECT_PIN
 
GPIO_Pö_14


	)

111 
	#RCC_APB2Pîùh_GPIO_DISCONNECT
 
RCC_APB2Pîùh_GPIOB


	)

113 
	#RCC_APB2Pîùh_ALLGPIO
 (
RCC_APB2Pîùh_GPIOA
 \

114 | 
RCC_APB2Pîùh_GPIOB
 \

115 | 
RCC_APB2Pîùh_GPIOC
 \

116 | 
RCC_APB2Pîùh_GPIOD
 \

117 | 
RCC_APB2Pîùh_GPIOE
 \

118 | 
RCC_APB2Pîùh_GPIOF
 \

119 | 
RCC_APB2Pîùh_GPIOG
 )

	)

121 #ñi‡
deföed
 (
USE_STM32L152_EVAL
Ë|| deföed (
USE_STM32L152D_EVAL
)

137 #i‡!
deföed
(
USB_USE_EXTERNAL_PULLUP
)

138 
	#STM32L15_USB_CONNECT
 
	`SYSCFG_USBPuCmd
(
ENABLE
)

	)

139 
	#STM32L15_USB_DISCONNECT
 
	`SYSCFG_USBPuCmd
(
DISABLE
)

	)

141 #ñi‡
deföed
(
USB_USE_EXTERNAL_PULLUP
)

144 
	#USB_DISCONNECT
 
GPIOA


	)

145 
	#USB_DISCONNECT_PIN
 
GPIO_Pö_0


	)

146 
	#RCC_AHBPîùh_GPIO_DISCONNECT
 
RCC_AHBPîùh_GPIOA


	)

147 
	#STM32L15_USB_CONNECT
 
	`GPIO_Re£tBôs
(
USB_DISCONNECT
, 
USB_DISCONNECT_PIN
)

	)

148 
	#STM32L15_USB_DISCONNECT
 
	`GPIO_SëBôs
(
USB_DISCONNECT
, 
USB_DISCONNECT_PIN
)

	)

151 
	#RCC_AHBPîùh_ALLGPIO
 (
RCC_AHBPîùh_GPIOA
 \

152 | 
RCC_AHBPîùh_GPIOB
 \

153 | 
RCC_AHBPîùh_GPIOC
 \

154 | 
RCC_AHBPîùh_GPIOD
 \

155 | 
RCC_AHBPîùh_GPIOE
 \

156 | 
RCC_AHBPîùh_GPIOF
 \

157 | 
RCC_AHBPîùh_GPIOH
)

	)

158 #ñi‡
deföed
 (
USE_STM32373C_EVAL
)

160 
	#USB_DISCONNECT
 
GPIOC


	)

161 
	#USB_DISCONNECT_PIN
 
GPIO_Pö_5


	)

162 
	#RCC_AHBPîùh_GPIO_DISCONNECT
 
RCC_AHBPîùh_GPIOC


	)

164 #ñi‡
deföed
 (
USE_STM32303C_EVAL
)

166 
	#USB_DISCONNECT
 
GPIOB


	)

167 
	#USB_DISCONNECT_PIN
 
GPIO_Pö_8


	)

168 
	#RCC_AHBPîùh_GPIO_DISCONNECT
 
RCC_AHBPîùh_GPIOB


	)

171 
	#RCC_AHBPîùh_ALLGPIO
 (
RCC_AHBPîùh_GPIOA
 \

172 | 
RCC_AHBPîùh_GPIOB
 \

173 | 
RCC_AHBPîùh_GPIOC
 \

174 | 
RCC_AHBPîùh_GPIOD
 \

175 | 
RCC_AHBPîùh_GPIOE
 \

176 | 
RCC_AHBPîùh_GPIOF
 )

	)

177 
	#GPIO_KEY_EXTI_Löe
 
EXTI_Löe18


	)

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\stm32_it.h

30 #i‚de‡
__STM32_IT_H


31 
	#__STM32_IT_H


	)

34 
	~"∂©f‹m_c⁄fig.h
"

41 
NMI_H™dÀr
();

42 
H¨dFau…_H™dÀr
();

43 
MemM™age_H™dÀr
();

44 
BusFau…_H™dÀr
();

45 
UßgeFau…_H™dÀr
();

46 
SVC_H™dÀr
();

47 
DebugM⁄_H™dÀr
();

48 
PídSV_H™dÀr
();

49 
SysTick_H™dÀr
();

50 
USB_LP_CAN1_RX0_IRQH™dÀr
();

51 
USBWakeUp_IRQH™dÀr
();

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_conf.h

30 #i‚de‡
__USB_CONF_H


31 
	#__USB_CONF_H


	)

43 
	#EP_NUM
 (2)

	)

50 
	#BTABLE_ADDRESS
 (0x00)

	)

54 
	#ENDP0_RXADDR
 (0x18)

	)

55 
	#ENDP0_TXADDR
 (0x58)

	)

59 
	#ENDP1_TXADDR
 (0x100)

	)

60 
	#ENDP1_RXADDR
 (0x140)

	)

69 
	#IMR_MSK
 (
CNTR_CTRM
 | 
CNTR_WKUPM
 | 
CNTR_SUSPM
 | 
CNTR_ERRM
 | 
CNTR_SOFM
 \

70 | 
CNTR_ESOFM
 | 
CNTR_RESETM
 )

	)

75 
	#EP2_IN_CÆlback
 
NOP_Pro˚ss


	)

76 
	#EP3_IN_CÆlback
 
NOP_Pro˚ss


	)

77 
	#EP4_IN_CÆlback
 
NOP_Pro˚ss


	)

78 
	#EP5_IN_CÆlback
 
NOP_Pro˚ss


	)

79 
	#EP6_IN_CÆlback
 
NOP_Pro˚ss


	)

80 
	#EP7_IN_CÆlback
 
NOP_Pro˚ss


	)

83 
	#EP2_OUT_CÆlback
 
NOP_Pro˚ss


	)

84 
	#EP3_OUT_CÆlback
 
NOP_Pro˚ss


	)

85 
	#EP4_OUT_CÆlback
 
NOP_Pro˚ss


	)

86 
	#EP5_OUT_CÆlback
 
NOP_Pro˚ss


	)

87 
	#EP6_OUT_CÆlback
 
NOP_Pro˚ss


	)

88 
	#EP7_OUT_CÆlback
 
NOP_Pro˚ss


	)

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_desc.h

30 #i‚de‡
__USB_DESC_H


31 
	#__USB_DESC_H


	)

38 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

39 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

40 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

41 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

42 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

44 
	#HID_DESCRIPTOR_TYPE
 0x21

	)

45 
	#HID_REPORT_DESCRIPTOR_TYPE
 0x22

	)

47 
	#RHID_SIZ_HID_DESC
 0x09

	)

48 
	#RHID_OFF_HID_DESC
 0x12

	)

50 
	#RHID_SIZ_DEVICE_DESC
 18

	)

51 
	#RHID_SIZ_CONFIG_DESC
 41

	)

52 
	#RHID_SIZ_REPORT_DESC
 79

	)

53 
	#RHID_SIZ_STRING_LANGID
 4

	)

54 
	#RHID_SIZ_STRING_VENDOR
 10

	)

55 
	#RHID_SIZ_STRING_PRODUCT
 22

	)

56 
	#RHID_SIZ_STRING_SERIAL
 26

	)

58 
	#STANDARD_ENDPOINT_DESC_SIZE
 0x09

	)

60 
	#DEVICE_VER_H
 0x01

	)

61 
	#DEVICE_VER_L
 0x00

	)

64 
	#wMaxPackëSize
 0x40

	)

65 
	#EP1TxCou¡
 
wMaxPackëSize


	)

66 
	#EP1RxCou¡
 
wMaxPackëSize


	)

68 
	#RPT3_COUNT
 0x3C

69 
	#RPT4_COUNT
 0x10

70 

	)

72 c⁄° 
uöt8_t
 
RHID_Devi˚Des¸ùt‹
[
RHID_SIZ_DEVICE_DESC
];

73 c⁄° 
uöt8_t
 
RHID_C⁄figDes¸ùt‹
[
RHID_SIZ_CONFIG_DESC
];

74 c⁄° 
uöt8_t
 
RHID_Rï‹tDes¸ùt‹
[
RHID_SIZ_REPORT_DESC
];

75 c⁄° 
uöt8_t
 
RHID_SåögL™gID
[
RHID_SIZ_STRING_LANGID
];

76 c⁄° 
uöt8_t
 
RHID_SåögVíd‹
[
RHID_SIZ_STRING_VENDOR
];

77 c⁄° 
uöt8_t
 
RHID_SåögProdu˘
[
RHID_SIZ_STRING_PRODUCT
];

78 
uöt8_t
 
RHID_SåögSîül
[
RHID_SIZ_STRING_SERIAL
];

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_istr.h

30 #i‚de‡
__USB_ISTR_H


31 
	#__USB_ISTR_H


	)

34 
	~"usb_c⁄f.h
"

41 
USB_I°r
();

45 
EP1_IN_CÆlback
();

46 
EP2_IN_CÆlback
();

47 
EP3_IN_CÆlback
();

48 
EP4_IN_CÆlback
();

49 
EP5_IN_CÆlback
();

50 
EP6_IN_CÆlback
();

51 
EP7_IN_CÆlback
();

53 
EP1_OUT_CÆlback
();

54 
EP2_OUT_CÆlback
();

55 
EP3_OUT_CÆlback
();

56 
EP4_OUT_CÆlback
();

57 
EP5_OUT_CÆlback
();

58 
EP6_OUT_CÆlback
();

59 
EP7_OUT_CÆlback
();

61 #ifde‡
CTR_CALLBACK


62 
CTR_CÆlback
();

65 #ifde‡
DOVR_CALLBACK


66 
DOVR_CÆlback
();

69 #ifde‡
ERR_CALLBACK


70 
ERR_CÆlback
();

73 #ifde‡
WKUP_CALLBACK


74 
WKUP_CÆlback
();

77 #ifde‡
SUSP_CALLBACK


78 
SUSP_CÆlback
();

81 #ifde‡
RESET_CALLBACK


82 
RESET_CÆlback
();

85 #ifde‡
SOF_CALLBACK


86 
SOF_CÆlback
();

89 #ifde‡
ESOF_CALLBACK


90 
ESOF_CÆlback
();

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_prop.h

30 #i‚de‡
__USB_PROP_H


31 
	#__USB_PROP_H


	)

35 
	e_HID_REQUESTS


37 
	mGET_REPORT
 = 1,

38 
	mGET_IDLE
,

39 
	mGET_PROTOCOL
,

41 
	mSET_REPORT
 = 9,

42 
	mSET_IDLE
,

43 
	mSET_PROTOCOL


44 } 
	tHID_REQUESTS
;

49 
HID_öô
();

50 
HID_Re£t
();

51 
HID_SëC⁄figuøti⁄
();

52 
HID_SëDevi˚Addªss
 ();

53 
HID_Sètus_In
 ();

54 
HID_Sètus_Out
 ();

55 
RESULT
 
HID_D©a_Sëup
(
uöt8_t
);

56 
RESULT
 
HID_NoD©a_Sëup
(
uöt8_t
);

57 
RESULT
 
HID_Gë_I¡îÁ˚_Sëtög
(
uöt8_t
 
I¡îÁ˚
, uöt8_à
A…î«ãSëtög
);

58 
uöt8_t
 *
HID_GëDevi˚Des¸ùt‹
(
uöt16_t
 );

59 
uöt8_t
 *
HID_GëC⁄figDes¸ùt‹
(
uöt16_t
);

60 
uöt8_t
 *
HID_GëSåögDes¸ùt‹
(
uöt16_t
);

61 
RESULT
 
HID_SëPrŸocﬁ
();

62 
uöt8_t
 *
HID_GëPrŸocﬁVÆue
(
uöt16_t
 
Lígth
);

63 
RESULT
 
HID_SëPrŸocﬁ
();

64 
uöt8_t
 *
HID_GëRï‹tDes¸ùt‹
(
uöt16_t
 
Lígth
);

65 
uöt8_t
 *
HID_GëHIDDes¸ùt‹
(
uöt16_t
 
Lígth
);

68 
	#HID_GëC⁄figuøti⁄
 
NOP_Pro˚ss


	)

70 
	#HID_GëI¡îÁ˚
 
NOP_Pro˚ss


	)

71 
	#HID_SëI¡îÁ˚
 
NOP_Pro˚ss


	)

72 
	#HID_GëSètus
 
NOP_Pro˚ss


	)

73 
	#HID_CÀ¨Fótuª
 
NOP_Pro˚ss


	)

74 
	#HID_SëEndPoötFótuª
 
NOP_Pro˚ss


	)

75 
	#HID_SëDevi˚Fótuª
 
NOP_Pro˚ss


	)

78 
	#REPORT_DESCRIPTOR
 0x22

	)

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_pwr.h

30 #i‚de‡
__USB_PWR_H


31 
	#__USB_PWR_H


	)

35 
	e_RESUME_STATE


37 
	mRESUME_EXTERNAL
,

38 
	mRESUME_INTERNAL
,

39 
	mRESUME_LATER
,

40 
	mRESUME_WAIT
,

41 
	mRESUME_START
,

42 
	mRESUME_ON
,

43 
	mRESUME_OFF
,

44 
	mRESUME_ESOF


45 } 
	tRESUME_STATE
;

47 
	e_DEVICE_STATE


49 
	mUNCONNECTED
,

50 
	mATTACHED
,

51 
	mPOWERED
,

52 
	mSUSPENDED
,

53 
	mADDRESSED
,

54 
	mCONFIGURED


55 } 
	tDEVICE_STATE
;

60 
Su•íd
();

61 
Resume_Inô
();

62 
Resume
(
RESUME_STATE
 
eResumeSëVÆ
);

63 
RESULT
 
PowîOn
();

64 
RESULT
 
PowîOff
();

66 
__IO
 
uöt32_t
 
bDevi˚Sèã
;

67 
__IO
 
boﬁ
 
fSu•ídE«bÀd
;

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\readme.txt

1 
You
 
have
 
to
 
£t
 
the
 
c‹ª˘
 
mem‹y
 
œyout
 
your
 
devi˚
 
ö
Åhê
lökî
 
	gs¸ùt
.

2 
PÀa£
 
check
 
the
 
FLASH
 
™d
 
SRAM
 
	gÀngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\misc.h

30 #i‚de‡
__MISC_H


31 
	#__MISC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt8_t
 
NVIC_IRQCh™√l
;

63 
uöt8_t
 
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
;

67 
uöt8_t
 
NVIC_IRQCh™√lSubPri‹ôy
;

71 
Fun˘i⁄ÆSèã
 
NVIC_IRQCh™√lCmd
;

74 } 
	tNVIC_InôTy≥Def
;

121 
	#NVIC_Ve˘Tab_RAM
 ((
uöt32_t
)0x20000000)

	)

122 
	#NVIC_Ve˘Tab_FLASH
 ((
uöt32_t
)0x08000000)

	)

123 
	#IS_NVIC_VECTTAB
(
VECTTAB
Ë(((VECTTABË=
NVIC_Ve˘Tab_RAM
) || \

124 ((
VECTTAB
Ë=
NVIC_Ve˘Tab_FLASH
))

	)

133 
	#NVIC_LP_SEVONPEND
 ((
uöt8_t
)0x10)

	)

134 
	#NVIC_LP_SLEEPDEEP
 ((
uöt8_t
)0x04)

	)

135 
	#NVIC_LP_SLEEPONEXIT
 ((
uöt8_t
)0x02)

	)

136 
	#IS_NVIC_LP
(
LP
Ë(((LPË=
NVIC_LP_SEVONPEND
) || \

137 ((
LP
Ë=
NVIC_LP_SLEEPDEEP
) || \

138 ((
LP
Ë=
NVIC_LP_SLEEPONEXIT
))

	)

147 
	#NVIC_Pri‹ôyGroup_0
 ((
uöt32_t
)0x700Ë

	)

149 
	#NVIC_Pri‹ôyGroup_1
 ((
uöt32_t
)0x600Ë

	)

151 
	#NVIC_Pri‹ôyGroup_2
 ((
uöt32_t
)0x500Ë

	)

153 
	#NVIC_Pri‹ôyGroup_3
 ((
uöt32_t
)0x400Ë

	)

155 
	#NVIC_Pri‹ôyGroup_4
 ((
uöt32_t
)0x300Ë

	)

158 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
Ë(((GROUPË=
NVIC_Pri‹ôyGroup_0
) || \

159 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_1
) || \

160 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_2
) || \

161 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_3
) || \

162 ((
GROUP
Ë=
NVIC_Pri‹ôyGroup_4
))

	)

164 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

166 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x10)

	)

168 
	#IS_NVIC_OFFSET
(
OFFSET
Ë((OFFSETË< 0x000FFFFF)

	)

178 
	#SysTick_CLKSour˚_HCLK_Div8
 ((
uöt32_t
)0xFFFFFFFB)

	)

179 
	#SysTick_CLKSour˚_HCLK
 ((
uöt32_t
)0x00000004)

	)

180 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
SysTick_CLKSour˚_HCLK
) || \

181 ((
SOURCE
Ë=
SysTick_CLKSour˚_HCLK_Div8
))

	)

202 
NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
);

203 
NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
);

204 
NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
);

205 
NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

206 
SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
);

208 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_adc.h

30 #i‚de‡
__STM32F10x_ADC_H


31 
	#__STM32F10x_ADC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt32_t
 
ADC_Mode
;

62 
Fun˘i⁄ÆSèã
 
ADC_SˇnC⁄vMode
;

66 
Fun˘i⁄ÆSèã
 
ADC_C⁄töuousC⁄vMode
;

70 
uöt32_t
 
ADC_Exã∫ÆTrigC⁄v
;

74 
uöt32_t
 
ADC_D©aAlign
;

77 
uöt8_t
 
ADC_NbrOfCh™√l
;

80 }
	tADC_InôTy≥Def
;

89 
	#IS_ADC_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
ADC1
) || \

90 ((
PERIPH
Ë=
ADC2
) || \

91 ((
PERIPH
Ë=
ADC3
))

	)

93 
	#IS_ADC_DMA_PERIPH
(
PERIPH
Ë(((PERIPHË=
ADC1
) || \

94 ((
PERIPH
Ë=
ADC3
))

	)

100 
	#ADC_Mode_Indïídít
 ((
uöt32_t
)0x00000000)

	)

101 
	#ADC_Mode_RegInjecSimu…
 ((
uöt32_t
)0x00010000)

	)

102 
	#ADC_Mode_RegSimu…_A…îTrig
 ((
uöt32_t
)0x00020000)

	)

103 
	#ADC_Mode_InjecSimu…_Fa°I¡îl
 ((
uöt32_t
)0x00030000)

	)

104 
	#ADC_Mode_InjecSimu…_SlowI¡îl
 ((
uöt32_t
)0x00040000)

	)

105 
	#ADC_Mode_InjecSimu…
 ((
uöt32_t
)0x00050000)

	)

106 
	#ADC_Mode_RegSimu…
 ((
uöt32_t
)0x00060000)

	)

107 
	#ADC_Mode_Fa°I¡îl
 ((
uöt32_t
)0x00070000)

	)

108 
	#ADC_Mode_SlowI¡îl
 ((
uöt32_t
)0x00080000)

	)

109 
	#ADC_Mode_A…îTrig
 ((
uöt32_t
)0x00090000)

	)

111 
	#IS_ADC_MODE
(
MODE
Ë(((MODEË=
ADC_Mode_Indïídít
) || \

112 ((
MODE
Ë=
ADC_Mode_RegInjecSimu…
) || \

113 ((
MODE
Ë=
ADC_Mode_RegSimu…_A…îTrig
) || \

114 ((
MODE
Ë=
ADC_Mode_InjecSimu…_Fa°I¡îl
) || \

115 ((
MODE
Ë=
ADC_Mode_InjecSimu…_SlowI¡îl
) || \

116 ((
MODE
Ë=
ADC_Mode_InjecSimu…
) || \

117 ((
MODE
Ë=
ADC_Mode_RegSimu…
) || \

118 ((
MODE
Ë=
ADC_Mode_Fa°I¡îl
) || \

119 ((
MODE
Ë=
ADC_Mode_SlowI¡îl
) || \

120 ((
MODE
Ë=
ADC_Mode_A…îTrig
))

	)

129 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC1
 ((
uöt32_t
)0x00000000Ë

	)

130 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC2
 ((
uöt32_t
)0x00020000Ë

	)

131 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC2
 ((
uöt32_t
)0x00060000Ë

	)

132 
	#ADC_Exã∫ÆTrigC⁄v_T3_TRGO
 ((
uöt32_t
)0x00080000Ë

	)

133 
	#ADC_Exã∫ÆTrigC⁄v_T4_CC4
 ((
uöt32_t
)0x000A0000Ë

	)

134 
	#ADC_Exã∫ÆTrigC⁄v_Ext_IT11_TIM8_TRGO
 ((
uöt32_t
)0x000C0000Ë

	)

136 
	#ADC_Exã∫ÆTrigC⁄v_T1_CC3
 ((
uöt32_t
)0x00040000Ë

	)

137 
	#ADC_Exã∫ÆTrigC⁄v_N⁄e
 ((
uöt32_t
)0x000E0000Ë

	)

139 
	#ADC_Exã∫ÆTrigC⁄v_T3_CC1
 ((
uöt32_t
)0x00000000Ë

	)

140 
	#ADC_Exã∫ÆTrigC⁄v_T2_CC3
 ((
uöt32_t
)0x00020000Ë

	)

141 
	#ADC_Exã∫ÆTrigC⁄v_T8_CC1
 ((
uöt32_t
)0x00060000Ë

	)

142 
	#ADC_Exã∫ÆTrigC⁄v_T8_TRGO
 ((
uöt32_t
)0x00080000Ë

	)

143 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC1
 ((
uöt32_t
)0x000A0000Ë

	)

144 
	#ADC_Exã∫ÆTrigC⁄v_T5_CC3
 ((
uöt32_t
)0x000C0000Ë

	)

146 
	#IS_ADC_EXT_TRIG
(
REGTRIG
Ë(((REGTRIGË=
ADC_Exã∫ÆTrigC⁄v_T1_CC1
) || \

147 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC2
) || \

148 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T1_CC3
) || \

149 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC2
) || \

150 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_TRGO
) || \

151 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T4_CC4
) || \

152 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_Ext_IT11_TIM8_TRGO
) || \

153 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_N⁄e
) || \

154 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T3_CC1
) || \

155 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T2_CC3
) || \

156 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_CC1
) || \

157 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T8_TRGO
) || \

158 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC1
) || \

159 ((
REGTRIG
Ë=
ADC_Exã∫ÆTrigC⁄v_T5_CC3
))

	)

168 
	#ADC_D©aAlign_Right
 ((
uöt32_t
)0x00000000)

	)

169 
	#ADC_D©aAlign_Le·
 ((
uöt32_t
)0x00000800)

	)

170 
	#IS_ADC_DATA_ALIGN
(
ALIGN
Ë(((ALIGNË=
ADC_D©aAlign_Right
) || \

171 ((
ALIGN
Ë=
ADC_D©aAlign_Le·
))

	)

180 
	#ADC_Ch™√l_0
 ((
uöt8_t
)0x00)

	)

181 
	#ADC_Ch™√l_1
 ((
uöt8_t
)0x01)

	)

182 
	#ADC_Ch™√l_2
 ((
uöt8_t
)0x02)

	)

183 
	#ADC_Ch™√l_3
 ((
uöt8_t
)0x03)

	)

184 
	#ADC_Ch™√l_4
 ((
uöt8_t
)0x04)

	)

185 
	#ADC_Ch™√l_5
 ((
uöt8_t
)0x05)

	)

186 
	#ADC_Ch™√l_6
 ((
uöt8_t
)0x06)

	)

187 
	#ADC_Ch™√l_7
 ((
uöt8_t
)0x07)

	)

188 
	#ADC_Ch™√l_8
 ((
uöt8_t
)0x08)

	)

189 
	#ADC_Ch™√l_9
 ((
uöt8_t
)0x09)

	)

190 
	#ADC_Ch™√l_10
 ((
uöt8_t
)0x0A)

	)

191 
	#ADC_Ch™√l_11
 ((
uöt8_t
)0x0B)

	)

192 
	#ADC_Ch™√l_12
 ((
uöt8_t
)0x0C)

	)

193 
	#ADC_Ch™√l_13
 ((
uöt8_t
)0x0D)

	)

194 
	#ADC_Ch™√l_14
 ((
uöt8_t
)0x0E)

	)

195 
	#ADC_Ch™√l_15
 ((
uöt8_t
)0x0F)

	)

196 
	#ADC_Ch™√l_16
 ((
uöt8_t
)0x10)

	)

197 
	#ADC_Ch™√l_17
 ((
uöt8_t
)0x11)

	)

199 
	#ADC_Ch™√l_TempSís‹
 ((
uöt8_t
)
ADC_Ch™√l_16
)

	)

200 
	#ADC_Ch™√l_Vªföt
 ((
uöt8_t
)
ADC_Ch™√l_17
)

	)

202 
	#IS_ADC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Ch™√l_0
Ë|| ((CHANNELË=
ADC_Ch™√l_1
) || \

203 ((
CHANNEL
Ë=
ADC_Ch™√l_2
Ë|| ((CHANNELË=
ADC_Ch™√l_3
) || \

204 ((
CHANNEL
Ë=
ADC_Ch™√l_4
Ë|| ((CHANNELË=
ADC_Ch™√l_5
) || \

205 ((
CHANNEL
Ë=
ADC_Ch™√l_6
Ë|| ((CHANNELË=
ADC_Ch™√l_7
) || \

206 ((
CHANNEL
Ë=
ADC_Ch™√l_8
Ë|| ((CHANNELË=
ADC_Ch™√l_9
) || \

207 ((
CHANNEL
Ë=
ADC_Ch™√l_10
Ë|| ((CHANNELË=
ADC_Ch™√l_11
) || \

208 ((
CHANNEL
Ë=
ADC_Ch™√l_12
Ë|| ((CHANNELË=
ADC_Ch™√l_13
) || \

209 ((
CHANNEL
Ë=
ADC_Ch™√l_14
Ë|| ((CHANNELË=
ADC_Ch™√l_15
) || \

210 ((
CHANNEL
Ë=
ADC_Ch™√l_16
Ë|| ((CHANNELË=
ADC_Ch™√l_17
))

	)

219 
	#ADC_Sam∂eTime_1Cy˛es5
 ((
uöt8_t
)0x00)

	)

220 
	#ADC_Sam∂eTime_7Cy˛es5
 ((
uöt8_t
)0x01)

	)

221 
	#ADC_Sam∂eTime_13Cy˛es5
 ((
uöt8_t
)0x02)

	)

222 
	#ADC_Sam∂eTime_28Cy˛es5
 ((
uöt8_t
)0x03)

	)

223 
	#ADC_Sam∂eTime_41Cy˛es5
 ((
uöt8_t
)0x04)

	)

224 
	#ADC_Sam∂eTime_55Cy˛es5
 ((
uöt8_t
)0x05)

	)

225 
	#ADC_Sam∂eTime_71Cy˛es5
 ((
uöt8_t
)0x06)

	)

226 
	#ADC_Sam∂eTime_239Cy˛es5
 ((
uöt8_t
)0x07)

	)

227 
	#IS_ADC_SAMPLE_TIME
(
TIME
Ë(((TIMEË=
ADC_Sam∂eTime_1Cy˛es5
) || \

228 ((
TIME
Ë=
ADC_Sam∂eTime_7Cy˛es5
) || \

229 ((
TIME
Ë=
ADC_Sam∂eTime_13Cy˛es5
) || \

230 ((
TIME
Ë=
ADC_Sam∂eTime_28Cy˛es5
) || \

231 ((
TIME
Ë=
ADC_Sam∂eTime_41Cy˛es5
) || \

232 ((
TIME
Ë=
ADC_Sam∂eTime_55Cy˛es5
) || \

233 ((
TIME
Ë=
ADC_Sam∂eTime_71Cy˛es5
) || \

234 ((
TIME
Ë=
ADC_Sam∂eTime_239Cy˛es5
))

	)

243 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
 ((
uöt32_t
)0x00002000Ë

	)

244 
	#ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
 ((
uöt32_t
)0x00003000Ë

	)

245 
	#ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
 ((
uöt32_t
)0x00004000Ë

	)

246 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
 ((
uöt32_t
)0x00005000Ë

	)

247 
	#ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15_TIM8_CC4
 ((
uöt32_t
)0x00006000Ë

	)

249 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
 ((
uöt32_t
)0x00000000Ë

	)

250 
	#ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
 ((
uöt32_t
)0x00001000Ë

	)

251 
	#ADC_Exã∫ÆTrigInjecC⁄v_N⁄e
 ((
uöt32_t
)0x00007000Ë

	)

253 
	#ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
 ((
uöt32_t
)0x00002000Ë

	)

254 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
 ((
uöt32_t
)0x00003000Ë

	)

255 
	#ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
 ((
uöt32_t
)0x00004000Ë

	)

256 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
 ((
uöt32_t
)0x00005000Ë

	)

257 
	#ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
 ((
uöt32_t
)0x00006000Ë

	)

259 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
Ë(((INJTRIGË=
ADC_Exã∫ÆTrigInjecC⁄v_T1_TRGO
) || \

260 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T1_CC4
) || \

261 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_TRGO
) || \

262 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T2_CC1
) || \

263 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T3_CC4
) || \

264 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_TRGO
) || \

265 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_Ext_IT15_TIM8_CC4
) || \

266 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_N⁄e
) || \

267 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T4_CC3
) || \

268 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC2
) || \

269 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T8_CC4
) || \

270 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_TRGO
) || \

271 ((
INJTRIG
Ë=
ADC_Exã∫ÆTrigInjecC⁄v_T5_CC4
))

	)

280 
	#ADC_Inje˘edCh™√l_1
 ((
uöt8_t
)0x14)

	)

281 
	#ADC_Inje˘edCh™√l_2
 ((
uöt8_t
)0x18)

	)

282 
	#ADC_Inje˘edCh™√l_3
 ((
uöt8_t
)0x1C)

	)

283 
	#ADC_Inje˘edCh™√l_4
 ((
uöt8_t
)0x20)

	)

284 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
ADC_Inje˘edCh™√l_1
) || \

285 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_2
) || \

286 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_3
) || \

287 ((
CHANNEL
Ë=
ADC_Inje˘edCh™√l_4
))

	)

296 
	#ADC_A«logW©chdog_SögÀRegE«bÀ
 ((
uöt32_t
)0x00800200)

	)

297 
	#ADC_A«logW©chdog_SögÀInjecE«bÀ
 ((
uöt32_t
)0x00400200)

	)

298 
	#ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
 ((
uöt32_t
)0x00C00200)

	)

299 
	#ADC_A«logW©chdog_AŒRegE«bÀ
 ((
uöt32_t
)0x00800000)

	)

300 
	#ADC_A«logW©chdog_AŒInjecE«bÀ
 ((
uöt32_t
)0x00400000)

	)

301 
	#ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
 ((
uöt32_t
)0x00C00000)

	)

302 
	#ADC_A«logW©chdog_N⁄e
 ((
uöt32_t
)0x00000000)

	)

304 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
Ë(((WATCHDOGË=
ADC_A«logW©chdog_SögÀRegE«bÀ
) || \

305 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀInjecE«bÀ
) || \

306 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_SögÀRegOrInjecE«bÀ
) || \

307 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegE«bÀ
) || \

308 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒInjecE«bÀ
) || \

309 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_AŒRegAŒInjecE«bÀ
) || \

310 ((
WATCHDOG
Ë=
ADC_A«logW©chdog_N⁄e
))

	)

319 
	#ADC_IT_EOC
 ((
uöt16_t
)0x0220)

	)

320 
	#ADC_IT_AWD
 ((
uöt16_t
)0x0140)

	)

321 
	#ADC_IT_JEOC
 ((
uöt16_t
)0x0480)

	)

323 
	#IS_ADC_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xF81FË=0x00Ë&& ((ITË!0x00))

	)

325 
	#IS_ADC_GET_IT
(
IT
Ë(((ITË=
ADC_IT_EOC
Ë|| ((ITË=
ADC_IT_AWD
) || \

326 ((
IT
Ë=
ADC_IT_JEOC
))

	)

335 
	#ADC_FLAG_AWD
 ((
uöt8_t
)0x01)

	)

336 
	#ADC_FLAG_EOC
 ((
uöt8_t
)0x02)

	)

337 
	#ADC_FLAG_JEOC
 ((
uöt8_t
)0x04)

	)

338 
	#ADC_FLAG_JSTRT
 ((
uöt8_t
)0x08)

	)

339 
	#ADC_FLAG_STRT
 ((
uöt8_t
)0x10)

	)

340 
	#IS_ADC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt8_t
)0xE0Ë=0x00Ë&& ((FLAGË!0x00))

	)

341 
	#IS_ADC_GET_FLAG
(
FLAG
Ë(((FLAGË=
ADC_FLAG_AWD
Ë|| ((FLAGË=
ADC_FLAG_EOC
) || \

342 ((
FLAG
Ë=
ADC_FLAG_JEOC
Ë|| ((FLAG)=
ADC_FLAG_JSTRT
) || \

343 ((
FLAG
Ë=
ADC_FLAG_STRT
))

	)

352 
	#IS_ADC_THRESHOLD
(
THRESHOLD
Ë((THRESHOLDË<0xFFF)

	)

362 
	#IS_ADC_OFFSET
(
OFFSET
Ë((OFFSETË<0xFFF)

	)

372 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x4))

	)

382 
	#IS_ADC_INJECTED_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x4))

	)

393 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
Ë(((LENGTHË>0x1Ë&& ((LENGTHË<0x10))

	)

402 
	#IS_ADC_REGULAR_RANK
(
RANK
Ë(((RANKË>0x1Ë&& ((RANKË<0x10))

	)

412 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
Ë(((NUMBERË>0x1Ë&& ((NUMBERË<0x8))

	)

434 
ADC_DeInô
(
ADC_Ty≥Def
* 
ADCx
);

435 
ADC_Inô
(
ADC_Ty≥Def
* 
ADCx
, 
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

436 
ADC_Såu˘Inô
(
ADC_InôTy≥Def
* 
ADC_InôSåu˘
);

437 
ADC_Cmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

438 
ADC_DMACmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

439 
ADC_ITC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

440 
ADC_Re£tCÆibøti⁄
(
ADC_Ty≥Def
* 
ADCx
);

441 
FœgSètus
 
ADC_GëRe£tCÆibøti⁄Sètus
(
ADC_Ty≥Def
* 
ADCx
);

442 
ADC_SèπCÆibøti⁄
(
ADC_Ty≥Def
* 
ADCx
);

443 
FœgSètus
 
ADC_GëCÆibøti⁄Sètus
(
ADC_Ty≥Def
* 
ADCx
);

444 
ADC_So·w¨eSèπC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

445 
FœgSètus
 
ADC_GëSo·w¨eSèπC⁄vSètus
(
ADC_Ty≥Def
* 
ADCx
);

446 
ADC_DiscModeCh™√lCou¡C⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Numbî
);

447 
ADC_DiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

448 
ADC_ReguœrCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

449 
ADC_Exã∫ÆTrigC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

450 
uöt16_t
 
ADC_GëC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
);

451 
uöt32_t
 
ADC_GëDuÆModeC⁄vîsi⁄VÆue
();

452 
ADC_AutoInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

453 
ADC_Inje˘edDiscModeCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

454 
ADC_Exã∫ÆTrigInje˘edC⁄vC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_Exã∫ÆTrigInjecC⁄v
);

455 
ADC_Exã∫ÆTrigInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

456 
ADC_So·w¨eSèπInje˘edC⁄vCmd
(
ADC_Ty≥Def
* 
ADCx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

457 
FœgSètus
 
ADC_GëSo·w¨eSèπInje˘edC⁄vCmdSètus
(
ADC_Ty≥Def
* 
ADCx
);

458 
ADC_Inje˘edCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
, uöt8_à
R™k
, uöt8_à
ADC_Sam∂eTime
);

459 
ADC_Inje˘edSequí˚rLígthC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
Lígth
);

460 
ADC_SëInje˘edOff£t
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
, 
uöt16_t
 
Off£t
);

461 
uöt16_t
 
ADC_GëInje˘edC⁄vîsi⁄VÆue
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Inje˘edCh™√l
);

462 
ADC_A«logW©chdogCmd
(
ADC_Ty≥Def
* 
ADCx
, 
uöt32_t
 
ADC_A«logW©chdog
);

463 
ADC_A«logW©chdogThªshﬁdsC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
HighThªshﬁd
, uöt16_à
LowThªshﬁd
);

464 
ADC_A«logW©chdogSögÀCh™√lC⁄fig
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_Ch™√l
);

465 
ADC_TempSís‹VªfötCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

466 
FœgSètus
 
ADC_GëFœgSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

467 
ADC_CÀ¨Fœg
(
ADC_Ty≥Def
* 
ADCx
, 
uöt8_t
 
ADC_FLAG
);

468 
ITSètus
 
ADC_GëITSètus
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

469 
ADC_CÀ¨ITPídögBô
(
ADC_Ty≥Def
* 
ADCx
, 
uöt16_t
 
ADC_IT
);

471 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_bkp.h

30 #i‚de‡
__STM32F10x_BKP_H


31 
	#__STM32F10x_BKP_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

64 
	#BKP_Tam≥rPöLevñ_High
 ((
uöt16_t
)0x0000)

	)

65 
	#BKP_Tam≥rPöLevñ_Low
 ((
uöt16_t
)0x0001)

	)

66 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
Ë(((LEVELË=
BKP_Tam≥rPöLevñ_High
) || \

67 ((
LEVEL
Ë=
BKP_Tam≥rPöLevñ_Low
))

	)

76 
	#BKP_RTCOuçutSour˚_N⁄e
 ((
uöt16_t
)0x0000)

	)

77 
	#BKP_RTCOuçutSour˚_CÆibClock
 ((
uöt16_t
)0x0080)

	)

78 
	#BKP_RTCOuçutSour˚_Aœrm
 ((
uöt16_t
)0x0100)

	)

79 
	#BKP_RTCOuçutSour˚_Sec⁄d
 ((
uöt16_t
)0x0300)

	)

80 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
Ë(((SOURCEË=
BKP_RTCOuçutSour˚_N⁄e
) || \

81 ((
SOURCE
Ë=
BKP_RTCOuçutSour˚_CÆibClock
) || \

82 ((
SOURCE
Ë=
BKP_RTCOuçutSour˚_Aœrm
) || \

83 ((
SOURCE
Ë=
BKP_RTCOuçutSour˚_Sec⁄d
))

	)

92 
	#BKP_DR1
 ((
uöt16_t
)0x0004)

	)

93 
	#BKP_DR2
 ((
uöt16_t
)0x0008)

	)

94 
	#BKP_DR3
 ((
uöt16_t
)0x000C)

	)

95 
	#BKP_DR4
 ((
uöt16_t
)0x0010)

	)

96 
	#BKP_DR5
 ((
uöt16_t
)0x0014)

	)

97 
	#BKP_DR6
 ((
uöt16_t
)0x0018)

	)

98 
	#BKP_DR7
 ((
uöt16_t
)0x001C)

	)

99 
	#BKP_DR8
 ((
uöt16_t
)0x0020)

	)

100 
	#BKP_DR9
 ((
uöt16_t
)0x0024)

	)

101 
	#BKP_DR10
 ((
uöt16_t
)0x0028)

	)

102 
	#BKP_DR11
 ((
uöt16_t
)0x0040)

	)

103 
	#BKP_DR12
 ((
uöt16_t
)0x0044)

	)

104 
	#BKP_DR13
 ((
uöt16_t
)0x0048)

	)

105 
	#BKP_DR14
 ((
uöt16_t
)0x004C)

	)

106 
	#BKP_DR15
 ((
uöt16_t
)0x0050)

	)

107 
	#BKP_DR16
 ((
uöt16_t
)0x0054)

	)

108 
	#BKP_DR17
 ((
uöt16_t
)0x0058)

	)

109 
	#BKP_DR18
 ((
uöt16_t
)0x005C)

	)

110 
	#BKP_DR19
 ((
uöt16_t
)0x0060)

	)

111 
	#BKP_DR20
 ((
uöt16_t
)0x0064)

	)

112 
	#BKP_DR21
 ((
uöt16_t
)0x0068)

	)

113 
	#BKP_DR22
 ((
uöt16_t
)0x006C)

	)

114 
	#BKP_DR23
 ((
uöt16_t
)0x0070)

	)

115 
	#BKP_DR24
 ((
uöt16_t
)0x0074)

	)

116 
	#BKP_DR25
 ((
uöt16_t
)0x0078)

	)

117 
	#BKP_DR26
 ((
uöt16_t
)0x007C)

	)

118 
	#BKP_DR27
 ((
uöt16_t
)0x0080)

	)

119 
	#BKP_DR28
 ((
uöt16_t
)0x0084)

	)

120 
	#BKP_DR29
 ((
uöt16_t
)0x0088)

	)

121 
	#BKP_DR30
 ((
uöt16_t
)0x008C)

	)

122 
	#BKP_DR31
 ((
uöt16_t
)0x0090)

	)

123 
	#BKP_DR32
 ((
uöt16_t
)0x0094)

	)

124 
	#BKP_DR33
 ((
uöt16_t
)0x0098)

	)

125 
	#BKP_DR34
 ((
uöt16_t
)0x009C)

	)

126 
	#BKP_DR35
 ((
uöt16_t
)0x00A0)

	)

127 
	#BKP_DR36
 ((
uöt16_t
)0x00A4)

	)

128 
	#BKP_DR37
 ((
uöt16_t
)0x00A8)

	)

129 
	#BKP_DR38
 ((
uöt16_t
)0x00AC)

	)

130 
	#BKP_DR39
 ((
uöt16_t
)0x00B0)

	)

131 
	#BKP_DR40
 ((
uöt16_t
)0x00B4)

	)

132 
	#BKP_DR41
 ((
uöt16_t
)0x00B8)

	)

133 
	#BKP_DR42
 ((
uöt16_t
)0x00BC)

	)

135 
	#IS_BKP_DR
(
DR
Ë(((DRË=
BKP_DR1
Ë|| ((DRË=
BKP_DR2
Ë|| ((DRË=
BKP_DR3
) || \

136 ((
DR
Ë=
BKP_DR4
Ë|| ((DRË=
BKP_DR5
Ë|| ((DRË=
BKP_DR6
) || \

137 ((
DR
Ë=
BKP_DR7
Ë|| ((DRË=
BKP_DR8
Ë|| ((DRË=
BKP_DR9
) || \

138 ((
DR
Ë=
BKP_DR10
Ë|| ((DRË=
BKP_DR11
Ë|| ((DRË=
BKP_DR12
) || \

139 ((
DR
Ë=
BKP_DR13
Ë|| ((DRË=
BKP_DR14
Ë|| ((DRË=
BKP_DR15
) || \

140 ((
DR
Ë=
BKP_DR16
Ë|| ((DRË=
BKP_DR17
Ë|| ((DRË=
BKP_DR18
) || \

141 ((
DR
Ë=
BKP_DR19
Ë|| ((DRË=
BKP_DR20
Ë|| ((DRË=
BKP_DR21
) || \

142 ((
DR
Ë=
BKP_DR22
Ë|| ((DRË=
BKP_DR23
Ë|| ((DRË=
BKP_DR24
) || \

143 ((
DR
Ë=
BKP_DR25
Ë|| ((DRË=
BKP_DR26
Ë|| ((DRË=
BKP_DR27
) || \

144 ((
DR
Ë=
BKP_DR28
Ë|| ((DRË=
BKP_DR29
Ë|| ((DRË=
BKP_DR30
) || \

145 ((
DR
Ë=
BKP_DR31
Ë|| ((DRË=
BKP_DR32
Ë|| ((DRË=
BKP_DR33
) || \

146 ((
DR
Ë=
BKP_DR34
Ë|| ((DRË=
BKP_DR35
Ë|| ((DRË=
BKP_DR36
) || \

147 ((
DR
Ë=
BKP_DR37
Ë|| ((DRË=
BKP_DR38
Ë|| ((DRË=
BKP_DR39
) || \

148 ((
DR
Ë=
BKP_DR40
Ë|| ((DRË=
BKP_DR41
Ë|| ((DRË=
BKP_DR42
))

	)

150 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x7F)

	)

171 
BKP_DeInô
();

172 
BKP_Tam≥rPöLevñC⁄fig
(
uöt16_t
 
BKP_Tam≥rPöLevñ
);

173 
BKP_Tam≥rPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

174 
BKP_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
);

175 
BKP_RTCOuçutC⁄fig
(
uöt16_t
 
BKP_RTCOuçutSour˚
);

176 
BKP_SëRTCCÆibøti⁄VÆue
(
uöt8_t
 
CÆibøti⁄VÆue
);

177 
BKP_WrôeBackupRegi°î
(
uöt16_t
 
BKP_DR
, uöt16_à
D©a
);

178 
uöt16_t
 
BKP_RódBackupRegi°î
(uöt16_à
BKP_DR
);

179 
FœgSètus
 
BKP_GëFœgSètus
();

180 
BKP_CÀ¨Fœg
();

181 
ITSètus
 
BKP_GëITSètus
();

182 
BKP_CÀ¨ITPídögBô
();

184 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_can.h

30 #i‚de‡
__STM32F10x_CAN_H


31 
	#__STM32F10x_CAN_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

52 
	#IS_CAN_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
CAN1
) || \

53 ((
PERIPH
Ë=
CAN2
))

	)

61 
uöt16_t
 
CAN_PªsˇÀr
;

64 
uöt8_t
 
CAN_Mode
;

68 
uöt8_t
 
CAN_SJW
;

74 
uöt8_t
 
CAN_BS1
;

78 
uöt8_t
 
CAN_BS2
;

83 
Fun˘i⁄ÆSèã
 
CAN_TTCM
;

87 
Fun˘i⁄ÆSèã
 
CAN_ABOM
;

91 
Fun˘i⁄ÆSèã
 
CAN_AWUM
;

95 
Fun˘i⁄ÆSèã
 
CAN_NART
;

99 
Fun˘i⁄ÆSèã
 
CAN_RFLM
;

103 
Fun˘i⁄ÆSèã
 
CAN_TXFP
;

106 } 
	tCAN_InôTy≥Def
;

114 
uöt16_t
 
CAN_FûãrIdHigh
;

118 
uöt16_t
 
CAN_FûãrIdLow
;

122 
uöt16_t
 
CAN_FûãrMaskIdHigh
;

127 
uöt16_t
 
CAN_FûãrMaskIdLow
;

132 
uöt16_t
 
CAN_FûãrFIFOAssignmít
;

135 
uöt8_t
 
CAN_FûãrNumbî
;

137 
uöt8_t
 
CAN_FûãrMode
;

140 
uöt8_t
 
CAN_FûãrSˇÀ
;

143 
Fun˘i⁄ÆSèã
 
CAN_FûãrA˘iv©i⁄
;

145 } 
	tCAN_FûãrInôTy≥Def
;

153 
uöt32_t
 
StdId
;

156 
uöt32_t
 
ExtId
;

159 
uöt8_t
 
IDE
;

163 
uöt8_t
 
RTR
;

167 
uöt8_t
 
DLC
;

171 
uöt8_t
 
D©a
[8];

173 } 
	tC™TxMsg
;

181 
uöt32_t
 
StdId
;

184 
uöt32_t
 
ExtId
;

187 
uöt8_t
 
IDE
;

191 
uöt8_t
 
RTR
;

195 
uöt8_t
 
DLC
;

198 
uöt8_t
 
D©a
[8];

201 
uöt8_t
 
FMI
;

204 } 
	tC™RxMsg
;

218 
	#CAN_InôSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

219 
	#CAN_InôSètus_Suc˚ss
 ((
uöt8_t
)0x01Ë

	)

229 
	#CAN_Mode_N‹mÆ
 ((
uöt8_t
)0x00Ë

	)

230 
	#CAN_Mode_Lo›Back
 ((
uöt8_t
)0x01Ë

	)

231 
	#CAN_Mode_Sûít
 ((
uöt8_t
)0x02Ë

	)

232 
	#CAN_Mode_Sûít_Lo›Back
 ((
uöt8_t
)0x03Ë

	)

234 
	#IS_CAN_MODE
(
MODE
Ë(((MODEË=
CAN_Mode_N‹mÆ
) || \

235 ((
MODE
Ë=
CAN_Mode_Lo›Back
)|| \

236 ((
MODE
Ë=
CAN_Mode_Sûít
) || \

237 ((
MODE
Ë=
CAN_Mode_Sûít_Lo›Back
))

	)

247 
	#CAN_O≥øtögMode_Inôüliz©i⁄
 ((
uöt8_t
)0x00Ë

	)

248 
	#CAN_O≥øtögMode_N‹mÆ
 ((
uöt8_t
)0x01Ë

	)

249 
	#CAN_O≥øtögMode_SÀï
 ((
uöt8_t
)0x02Ë

	)

252 
	#IS_CAN_OPERATING_MODE
(
MODE
Ë(((MODEË=
CAN_O≥øtögMode_Inôüliz©i⁄
) ||\

253 ((
MODE
Ë=
CAN_O≥øtögMode_N‹mÆ
)|| \

254 ((
MODE
Ë=
CAN_O≥øtögMode_SÀï
))

	)

264 
	#CAN_ModeSètus_Faûed
 ((
uöt8_t
)0x00Ë

	)

265 
	#CAN_ModeSètus_Suc˚ss
 ((
uöt8_t
)!
CAN_ModeSètus_Faûed
Ë

	)

276 
	#CAN_SJW_1tq
 ((
uöt8_t
)0x00Ë

	)

277 
	#CAN_SJW_2tq
 ((
uöt8_t
)0x01Ë

	)

278 
	#CAN_SJW_3tq
 ((
uöt8_t
)0x02Ë

	)

279 
	#CAN_SJW_4tq
 ((
uöt8_t
)0x03Ë

	)

281 
	#IS_CAN_SJW
(
SJW
Ë(((SJWË=
CAN_SJW_1tq
Ë|| ((SJWË=
CAN_SJW_2tq
)|| \

282 ((
SJW
Ë=
CAN_SJW_3tq
Ë|| ((SJWË=
CAN_SJW_4tq
))

	)

291 
	#CAN_BS1_1tq
 ((
uöt8_t
)0x00Ë

	)

292 
	#CAN_BS1_2tq
 ((
uöt8_t
)0x01Ë

	)

293 
	#CAN_BS1_3tq
 ((
uöt8_t
)0x02Ë

	)

294 
	#CAN_BS1_4tq
 ((
uöt8_t
)0x03Ë

	)

295 
	#CAN_BS1_5tq
 ((
uöt8_t
)0x04Ë

	)

296 
	#CAN_BS1_6tq
 ((
uöt8_t
)0x05Ë

	)

297 
	#CAN_BS1_7tq
 ((
uöt8_t
)0x06Ë

	)

298 
	#CAN_BS1_8tq
 ((
uöt8_t
)0x07Ë

	)

299 
	#CAN_BS1_9tq
 ((
uöt8_t
)0x08Ë

	)

300 
	#CAN_BS1_10tq
 ((
uöt8_t
)0x09Ë

	)

301 
	#CAN_BS1_11tq
 ((
uöt8_t
)0x0AË

	)

302 
	#CAN_BS1_12tq
 ((
uöt8_t
)0x0BË

	)

303 
	#CAN_BS1_13tq
 ((
uöt8_t
)0x0CË

	)

304 
	#CAN_BS1_14tq
 ((
uöt8_t
)0x0DË

	)

305 
	#CAN_BS1_15tq
 ((
uöt8_t
)0x0EË

	)

306 
	#CAN_BS1_16tq
 ((
uöt8_t
)0x0FË

	)

308 
	#IS_CAN_BS1
(
BS1
Ë((BS1Ë<
CAN_BS1_16tq
)

	)

317 
	#CAN_BS2_1tq
 ((
uöt8_t
)0x00Ë

	)

318 
	#CAN_BS2_2tq
 ((
uöt8_t
)0x01Ë

	)

319 
	#CAN_BS2_3tq
 ((
uöt8_t
)0x02Ë

	)

320 
	#CAN_BS2_4tq
 ((
uöt8_t
)0x03Ë

	)

321 
	#CAN_BS2_5tq
 ((
uöt8_t
)0x04Ë

	)

322 
	#CAN_BS2_6tq
 ((
uöt8_t
)0x05Ë

	)

323 
	#CAN_BS2_7tq
 ((
uöt8_t
)0x06Ë

	)

324 
	#CAN_BS2_8tq
 ((
uöt8_t
)0x07Ë

	)

326 
	#IS_CAN_BS2
(
BS2
Ë((BS2Ë<
CAN_BS2_8tq
)

	)

336 
	#IS_CAN_PRESCALER
(
PRESCALER
Ë(((PRESCALERË>1Ë&& ((PRESCALERË<1024))

	)

345 #i‚de‡
STM32F10X_CL


346 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
Ë((NUMBERË<13)

	)

348 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
Ë((NUMBERË<27)

	)

358 
	#CAN_FûãrMode_IdMask
 ((
uöt8_t
)0x00Ë

	)

359 
	#CAN_FûãrMode_IdLi°
 ((
uöt8_t
)0x01Ë

	)

361 
	#IS_CAN_FILTER_MODE
(
MODE
Ë(((MODEË=
CAN_FûãrMode_IdMask
) || \

362 ((
MODE
Ë=
CAN_FûãrMode_IdLi°
))

	)

371 
	#CAN_FûãrSˇÀ_16bô
 ((
uöt8_t
)0x00Ë

	)

372 
	#CAN_FûãrSˇÀ_32bô
 ((
uöt8_t
)0x01Ë

	)

374 
	#IS_CAN_FILTER_SCALE
(
SCALE
Ë(((SCALEË=
CAN_FûãrSˇÀ_16bô
) || \

375 ((
SCALE
Ë=
CAN_FûãrSˇÀ_32bô
))

	)

385 
	#CAN_Fûãr_FIFO0
 ((
uöt8_t
)0x00Ë

	)

386 
	#CAN_Fûãr_FIFO1
 ((
uöt8_t
)0x01Ë

	)

387 
	#IS_CAN_FILTER_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FûãrFIFO0
) || \

388 ((
FIFO
Ë=
CAN_FûãrFIFO1
))

	)

396 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
Ë(((BANKNUMBERË>1Ë&& ((BANKNUMBERË<27))

	)

405 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
Ë((TRANSMITMAILBOXË<((
uöt8_t
)0x02))

	)

406 
	#IS_CAN_STDID
(
STDID
Ë((STDIDË<((
uöt32_t
)0x7FF))

	)

407 
	#IS_CAN_EXTID
(
EXTID
Ë((EXTIDË<((
uöt32_t
)0x1FFFFFFF))

	)

408 
	#IS_CAN_DLC
(
DLC
Ë((DLCË<((
uöt8_t
)0x08))

	)

418 
	#CAN_Id_Sènd¨d
 ((
uöt32_t
)0x00000000Ë

	)

419 
	#CAN_Id_Exãnded
 ((
uöt32_t
)0x00000004Ë

	)

420 
	#IS_CAN_IDTYPE
(
IDTYPE
Ë(((IDTYPEË=
CAN_Id_Sènd¨d
) || \

421 ((
IDTYPE
Ë=
CAN_Id_Exãnded
))

	)

430 
	#CAN_RTR_D©a
 ((
uöt32_t
)0x00000000Ë

	)

431 
	#CAN_RTR_RemŸe
 ((
uöt32_t
)0x00000002Ë

	)

432 
	#IS_CAN_RTR
(
RTR
Ë(((RTRË=
CAN_RTR_D©a
Ë|| ((RTRË=
CAN_RTR_RemŸe
))

	)

442 
	#CAN_TxSètus_Faûed
 ((
uöt8_t
)0x00)

	)

443 
	#CAN_TxSètus_Ok
 ((
uöt8_t
)0x01Ë

	)

444 
	#CAN_TxSètus_Pídög
 ((
uöt8_t
)0x02Ë

	)

445 
	#CAN_TxSètus_NoMaûBox
 ((
uöt8_t
)0x04Ë

	)

455 
	#CAN_FIFO0
 ((
uöt8_t
)0x00Ë

	)

456 
	#CAN_FIFO1
 ((
uöt8_t
)0x01Ë

	)

458 
	#IS_CAN_FIFO
(
FIFO
Ë(((FIFOË=
CAN_FIFO0
Ë|| ((FIFOË=
CAN_FIFO1
))

	)

468 
	#CAN_SÀï_Faûed
 ((
uöt8_t
)0x00Ë

	)

469 
	#CAN_SÀï_Ok
 ((
uöt8_t
)0x01Ë

	)

479 
	#CAN_WakeUp_Faûed
 ((
uöt8_t
)0x00Ë

	)

480 
	#CAN_WakeUp_Ok
 ((
uöt8_t
)0x01Ë

	)

491 
	#CAN_Eº‹Code_NoEº
 ((
uöt8_t
)0x00Ë

	)

492 
	#CAN_Eº‹Code_StuffEº
 ((
uöt8_t
)0x10Ë

	)

493 
	#CAN_Eº‹Code_F‹mEº
 ((
uöt8_t
)0x20Ë

	)

494 
	#CAN_Eº‹Code_ACKEº
 ((
uöt8_t
)0x30Ë

	)

495 
	#CAN_Eº‹Code_BôRe˚ssiveEº
 ((
uöt8_t
)0x40Ë

	)

496 
	#CAN_Eº‹Code_BôDomö™tEº
 ((
uöt8_t
)0x50Ë

	)

497 
	#CAN_Eº‹Code_CRCEº
 ((
uöt8_t
)0x60Ë

	)

498 
	#CAN_Eº‹Code_So·w¨eSëEº
 ((
uöt8_t
)0x70Ë

	)

513 
	#CAN_FLAG_RQCP0
 ((
uöt32_t
)0x38000001Ë

	)

514 
	#CAN_FLAG_RQCP1
 ((
uöt32_t
)0x38000100Ë

	)

515 
	#CAN_FLAG_RQCP2
 ((
uöt32_t
)0x38010000Ë

	)

518 
	#CAN_FLAG_FMP0
 ((
uöt32_t
)0x12000003Ë

	)

519 
	#CAN_FLAG_FF0
 ((
uöt32_t
)0x32000008Ë

	)

520 
	#CAN_FLAG_FOV0
 ((
uöt32_t
)0x32000010Ë

	)

521 
	#CAN_FLAG_FMP1
 ((
uöt32_t
)0x14000003Ë

	)

522 
	#CAN_FLAG_FF1
 ((
uöt32_t
)0x34000008Ë

	)

523 
	#CAN_FLAG_FOV1
 ((
uöt32_t
)0x34000010Ë

	)

526 
	#CAN_FLAG_WKU
 ((
uöt32_t
)0x31000008Ë

	)

527 
	#CAN_FLAG_SLAK
 ((
uöt32_t
)0x31000012Ë

	)

532 
	#CAN_FLAG_EWG
 ((
uöt32_t
)0x10F00001Ë

	)

533 
	#CAN_FLAG_EPV
 ((
uöt32_t
)0x10F00002Ë

	)

534 
	#CAN_FLAG_BOF
 ((
uöt32_t
)0x10F00004Ë

	)

535 
	#CAN_FLAG_LEC
 ((
uöt32_t
)0x30F00070Ë

	)

537 
	#IS_CAN_GET_FLAG
(
FLAG
Ë(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_BOF
) || \

538 ((
FLAG
Ë=
CAN_FLAG_EPV
Ë|| ((FLAGË=
CAN_FLAG_EWG
) || \

539 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) || \

540 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FMP0
) || \

541 ((
FLAG
Ë=
CAN_FLAG_FOV1
Ë|| ((FLAGË=
CAN_FLAG_FF1
) || \

542 ((
FLAG
Ë=
CAN_FLAG_FMP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
) || \

543 ((
FLAG
Ë=
CAN_FLAG_RQCP1
)|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

544 ((
FLAG
Ë=
CAN_FLAG_SLAK
 ))

	)

546 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGË=
CAN_FLAG_LEC
Ë|| ((FLAGË=
CAN_FLAG_RQCP2
) || \

547 ((
FLAG
Ë=
CAN_FLAG_RQCP1
Ë|| ((FLAGË=
CAN_FLAG_RQCP0
) || \

548 ((
FLAG
Ë=
CAN_FLAG_FF0
Ë|| ((FLAGË=
CAN_FLAG_FOV0
) ||\

549 ((
FLAG
Ë=
CAN_FLAG_FF1
Ë|| ((FLAGË=
CAN_FLAG_FOV1
) || \

550 ((
FLAG
Ë=
CAN_FLAG_WKU
Ë|| ((FLAGË=
CAN_FLAG_SLAK
))

	)

562 
	#CAN_IT_TME
 ((
uöt32_t
)0x00000001Ë

	)

565 
	#CAN_IT_FMP0
 ((
uöt32_t
)0x00000002Ë

	)

566 
	#CAN_IT_FF0
 ((
uöt32_t
)0x00000004Ë

	)

567 
	#CAN_IT_FOV0
 ((
uöt32_t
)0x00000008Ë

	)

568 
	#CAN_IT_FMP1
 ((
uöt32_t
)0x00000010Ë

	)

569 
	#CAN_IT_FF1
 ((
uöt32_t
)0x00000020Ë

	)

570 
	#CAN_IT_FOV1
 ((
uöt32_t
)0x00000040Ë

	)

573 
	#CAN_IT_WKU
 ((
uöt32_t
)0x00010000Ë

	)

574 
	#CAN_IT_SLK
 ((
uöt32_t
)0x00020000Ë

	)

577 
	#CAN_IT_EWG
 ((
uöt32_t
)0x00000100Ë

	)

578 
	#CAN_IT_EPV
 ((
uöt32_t
)0x00000200Ë

	)

579 
	#CAN_IT_BOF
 ((
uöt32_t
)0x00000400Ë

	)

580 
	#CAN_IT_LEC
 ((
uöt32_t
)0x00000800Ë

	)

581 
	#CAN_IT_ERR
 ((
uöt32_t
)0x00008000Ë

	)

584 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

585 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

586 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

589 
	#IS_CAN_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FMP0
) ||\

590 ((
IT
Ë=
CAN_IT_FF0
Ë|| ((ITË=
CAN_IT_FOV0
) ||\

591 ((
IT
Ë=
CAN_IT_FMP1
Ë|| ((ITË=
CAN_IT_FF1
) ||\

592 ((
IT
Ë=
CAN_IT_FOV1
Ë|| ((ITË=
CAN_IT_EWG
) ||\

593 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

594 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

595 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

	)

597 
	#IS_CAN_CLEAR_IT
(
IT
Ë(((ITË=
CAN_IT_TME
Ë|| ((ITË=
CAN_IT_FF0
) ||\

598 ((
IT
Ë=
CAN_IT_FOV0
)|| ((ITË=
CAN_IT_FF1
) ||\

599 ((
IT
Ë=
CAN_IT_FOV1
)|| ((ITË=
CAN_IT_EWG
) ||\

600 ((
IT
Ë=
CAN_IT_EPV
Ë|| ((ITË=
CAN_IT_BOF
) ||\

601 ((
IT
Ë=
CAN_IT_LEC
Ë|| ((ITË=
CAN_IT_ERR
) ||\

602 ((
IT
Ë=
CAN_IT_WKU
Ë|| ((ITË=
CAN_IT_SLK
))

	)

611 
	#CANINITFAILED
 
CAN_InôSètus_Faûed


	)

612 
	#CANINITOK
 
CAN_InôSètus_Suc˚ss


	)

613 
	#CAN_FûãrFIFO0
 
CAN_Fûãr_FIFO0


	)

614 
	#CAN_FûãrFIFO1
 
CAN_Fûãr_FIFO1


	)

615 
	#CAN_ID_STD
 
CAN_Id_Sènd¨d


	)

616 
	#CAN_ID_EXT
 
CAN_Id_Exãnded


	)

617 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

618 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemŸe


	)

619 
	#CANTXFAILE
 
CAN_TxSètus_Faûed


	)

620 
	#CANTXOK
 
CAN_TxSètus_Ok


	)

621 
	#CANTXPENDING
 
CAN_TxSètus_Pídög


	)

622 
	#CAN_NO_MB
 
CAN_TxSètus_NoMaûBox


	)

623 
	#CANSLEEPFAILED
 
CAN_SÀï_Faûed


	)

624 
	#CANSLEEPOK
 
CAN_SÀï_Ok


	)

625 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faûed


	)

626 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

648 
CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
);

651 
uöt8_t
 
CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

652 
CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
);

653 
CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
);

654 
CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
);

655 
CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

656 
CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

659 
uöt8_t
 
CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
);

660 
uöt8_t
 
CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
TønsmôMaûbox
);

661 
CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
);

664 
CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
);

665 
CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
);

666 
uöt8_t
 
CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
FIFONumbî
);

670 
uöt8_t
 
CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, uöt8_à
CAN_O≥øtögMode
);

671 
uöt8_t
 
CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
);

672 
uöt8_t
 
CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
);

675 
uöt8_t
 
CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
);

676 
uöt8_t
 
CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

677 
uöt8_t
 
CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
);

680 
CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

681 
FœgSètus
 
CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

682 
CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
);

683 
ITSètus
 
CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

684 
CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
);

686 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_cec.h

30 #i‚de‡
__STM32F10x_CEC_H


31 
	#__STM32F10x_CEC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt16_t
 
CEC_BôTimögMode
;

60 
uöt16_t
 
CEC_BôPîiodMode
;

62 }
	tCEC_InôTy≥Def
;

75 
	#CEC_BôTimögStdMode
 ((
uöt16_t
)0x00Ë

	)

76 
	#CEC_BôTimögEºFªeMode
 
CEC_CFGR_BTEM


	)

78 
	#IS_CEC_BIT_TIMING_ERROR_MODE
(
MODE
Ë(((MODEË=
CEC_BôTimögStdMode
) || \

79 ((
MODE
Ë=
CEC_BôTimögEºFªeMode
))

	)

87 
	#CEC_BôPîiodStdMode
 ((
uöt16_t
)0x00Ë

	)

88 
	#CEC_BôPîiodFÀxibÀMode
 
CEC_CFGR_BPEM


	)

90 
	#IS_CEC_BIT_PERIOD_ERROR_MODE
(
MODE
Ë(((MODEË=
CEC_BôPîiodStdMode
) || \

91 ((
MODE
Ë=
CEC_BôPîiodFÀxibÀMode
))

	)

100 
	#CEC_IT_TERR
 
CEC_CSR_TERR


	)

101 
	#CEC_IT_TBTRF
 
CEC_CSR_TBTRF


	)

102 
	#CEC_IT_RERR
 
CEC_CSR_RERR


	)

103 
	#CEC_IT_RBTF
 
CEC_CSR_RBTF


	)

104 
	#IS_CEC_GET_IT
(
IT
Ë(((ITË=
CEC_IT_TERR
Ë|| ((ITË=
CEC_IT_TBTRF
) || \

105 ((
IT
Ë=
CEC_IT_RERR
Ë|| ((ITË=
CEC_IT_RBTF
))

	)

114 
	#IS_CEC_ADDRESS
(
ADDRESS
Ë((ADDRESSË< 0x10)

	)

122 
	#IS_CEC_PRESCALER
(
PRESCALER
Ë((PRESCALERË<0x3FFF)

	)

135 
	#CEC_FLAG_BTE
 ((
uöt32_t
)0x10010000)

	)

136 
	#CEC_FLAG_BPE
 ((
uöt32_t
)0x10020000)

	)

137 
	#CEC_FLAG_RBTFE
 ((
uöt32_t
)0x10040000)

	)

138 
	#CEC_FLAG_SBE
 ((
uöt32_t
)0x10080000)

	)

139 
	#CEC_FLAG_ACKE
 ((
uöt32_t
)0x10100000)

	)

140 
	#CEC_FLAG_LINE
 ((
uöt32_t
)0x10200000)

	)

141 
	#CEC_FLAG_TBTFE
 ((
uöt32_t
)0x10400000)

	)

146 
	#CEC_FLAG_TEOM
 ((
uöt32_t
)0x00000002)

	)

147 
	#CEC_FLAG_TERR
 ((
uöt32_t
)0x00000004)

	)

148 
	#CEC_FLAG_TBTRF
 ((
uöt32_t
)0x00000008)

	)

149 
	#CEC_FLAG_RSOM
 ((
uöt32_t
)0x00000010)

	)

150 
	#CEC_FLAG_REOM
 ((
uöt32_t
)0x00000020)

	)

151 
	#CEC_FLAG_RERR
 ((
uöt32_t
)0x00000040)

	)

152 
	#CEC_FLAG_RBTF
 ((
uöt32_t
)0x00000080)

	)

154 
	#IS_CEC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFF03Ë=0x00Ë&& ((FLAGË!0x00))

	)

156 
	#IS_CEC_GET_FLAG
(
FLAG
Ë(((FLAGË=
CEC_FLAG_BTE
Ë|| ((FLAGË=
CEC_FLAG_BPE
) || \

157 ((
FLAG
Ë=
CEC_FLAG_RBTFE
Ë|| ((FLAG)=
CEC_FLAG_SBE
) || \

158 ((
FLAG
Ë=
CEC_FLAG_ACKE
Ë|| ((FLAGË=
CEC_FLAG_LINE
) || \

159 ((
FLAG
Ë=
CEC_FLAG_TBTFE
Ë|| ((FLAGË=
CEC_FLAG_TEOM
) || \

160 ((
FLAG
Ë=
CEC_FLAG_TERR
Ë|| ((FLAGË=
CEC_FLAG_TBTRF
) || \

161 ((
FLAG
Ë=
CEC_FLAG_RSOM
Ë|| ((FLAGË=
CEC_FLAG_REOM
) || \

162 ((
FLAG
Ë=
CEC_FLAG_RERR
Ë|| ((FLAGË=
CEC_FLAG_RBTF
))

	)

183 
CEC_DeInô
();

184 
CEC_Inô
(
CEC_InôTy≥Def
* 
CEC_InôSåu˘
);

185 
CEC_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

186 
CEC_ITC⁄fig
(
Fun˘i⁄ÆSèã
 
NewSèã
);

187 
CEC_OwnAddªssC⁄fig
(
uöt8_t
 
CEC_OwnAddªss
);

188 
CEC_SëPªsˇÀr
(
uöt16_t
 
CEC_PªsˇÀr
);

189 
CEC_SídD©aByã
(
uöt8_t
 
D©a
);

190 
uöt8_t
 
CEC_Re˚iveD©aByã
();

191 
CEC_SèπOfMesßge
();

192 
CEC_EndOfMesßgeCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

193 
FœgSètus
 
CEC_GëFœgSètus
(
uöt32_t
 
CEC_FLAG
);

194 
CEC_CÀ¨Fœg
(
uöt32_t
 
CEC_FLAG
);

195 
ITSètus
 
CEC_GëITSètus
(
uöt8_t
 
CEC_IT
);

196 
CEC_CÀ¨ITPídögBô
(
uöt16_t
 
CEC_IT
);

198 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_crc.h

30 #i‚de‡
__STM32F10x_CRC_H


31 
	#__STM32F10x_CRC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

76 
CRC_Re£tDR
();

77 
uöt32_t
 
CRC_CÆcCRC
(uöt32_à
D©a
);

78 
uöt32_t
 
CRC_CÆcBlockCRC
(uöt32_à
pBuf„r
[], uöt32_à
Buf„rLígth
);

79 
uöt32_t
 
CRC_GëCRC
();

80 
CRC_SëIDRegi°î
(
uöt8_t
 
IDVÆue
);

81 
uöt8_t
 
CRC_GëIDRegi°î
();

83 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_dac.h

30 #i‚de‡
__STM32F10x_DAC_H


31 
	#__STM32F10x_DAC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt32_t
 
DAC_Triggî
;

61 
uöt32_t
 
DAC_WaveGíî©i⁄
;

65 
uöt32_t
 
DAC_LFSRUnmask_TrüngÀAm∂ôude
;

69 
uöt32_t
 
DAC_OuçutBuf„r
;

71 }
	tDAC_InôTy≥Def
;

85 
	#DAC_Triggî_N⁄e
 ((
uöt32_t
)0x00000000Ë

	)

87 
	#DAC_Triggî_T6_TRGO
 ((
uöt32_t
)0x00000004Ë

	)

88 
	#DAC_Triggî_T8_TRGO
 ((
uöt32_t
)0x0000000CË

	)

90 
	#DAC_Triggî_T3_TRGO
 ((
uöt32_t
)0x0000000CË

	)

92 
	#DAC_Triggî_T7_TRGO
 ((
uöt32_t
)0x00000014Ë

	)

93 
	#DAC_Triggî_T5_TRGO
 ((
uöt32_t
)0x0000001CË

	)

94 
	#DAC_Triggî_T15_TRGO
 ((
uöt32_t
)0x0000001CË

	)

96 
	#DAC_Triggî_T2_TRGO
 ((
uöt32_t
)0x00000024Ë

	)

97 
	#DAC_Triggî_T4_TRGO
 ((
uöt32_t
)0x0000002CË

	)

98 
	#DAC_Triggî_Ext_IT9
 ((
uöt32_t
)0x00000034Ë

	)

99 
	#DAC_Triggî_So·w¨e
 ((
uöt32_t
)0x0000003CË

	)

101 
	#IS_DAC_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
DAC_Triggî_N⁄e
) || \

102 ((
TRIGGER
Ë=
DAC_Triggî_T6_TRGO
) || \

103 ((
TRIGGER
Ë=
DAC_Triggî_T8_TRGO
) || \

104 ((
TRIGGER
Ë=
DAC_Triggî_T7_TRGO
) || \

105 ((
TRIGGER
Ë=
DAC_Triggî_T5_TRGO
) || \

106 ((
TRIGGER
Ë=
DAC_Triggî_T2_TRGO
) || \

107 ((
TRIGGER
Ë=
DAC_Triggî_T4_TRGO
) || \

108 ((
TRIGGER
Ë=
DAC_Triggî_Ext_IT9
) || \

109 ((
TRIGGER
Ë=
DAC_Triggî_So·w¨e
))

	)

119 
	#DAC_WaveGíî©i⁄_N⁄e
 ((
uöt32_t
)0x00000000)

	)

120 
	#DAC_WaveGíî©i⁄_Noi£
 ((
uöt32_t
)0x00000040)

	)

121 
	#DAC_WaveGíî©i⁄_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

122 
	#IS_DAC_GENERATE_WAVE
(
WAVE
Ë(((WAVEË=
DAC_WaveGíî©i⁄_N⁄e
) || \

123 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_Noi£
) || \

124 ((
WAVE
Ë=
DAC_WaveGíî©i⁄_TrüngÀ
))

	)

133 
	#DAC_LFSRUnmask_Bô0
 ((
uöt32_t
)0x00000000Ë

	)

134 
	#DAC_LFSRUnmask_Bôs1_0
 ((
uöt32_t
)0x00000100Ë

	)

135 
	#DAC_LFSRUnmask_Bôs2_0
 ((
uöt32_t
)0x00000200Ë

	)

136 
	#DAC_LFSRUnmask_Bôs3_0
 ((
uöt32_t
)0x00000300Ë

	)

137 
	#DAC_LFSRUnmask_Bôs4_0
 ((
uöt32_t
)0x00000400Ë

	)

138 
	#DAC_LFSRUnmask_Bôs5_0
 ((
uöt32_t
)0x00000500Ë

	)

139 
	#DAC_LFSRUnmask_Bôs6_0
 ((
uöt32_t
)0x00000600Ë

	)

140 
	#DAC_LFSRUnmask_Bôs7_0
 ((
uöt32_t
)0x00000700Ë

	)

141 
	#DAC_LFSRUnmask_Bôs8_0
 ((
uöt32_t
)0x00000800Ë

	)

142 
	#DAC_LFSRUnmask_Bôs9_0
 ((
uöt32_t
)0x00000900Ë

	)

143 
	#DAC_LFSRUnmask_Bôs10_0
 ((
uöt32_t
)0x00000A00Ë

	)

144 
	#DAC_LFSRUnmask_Bôs11_0
 ((
uöt32_t
)0x00000B00Ë

	)

145 
	#DAC_TrüngÀAm∂ôude_1
 ((
uöt32_t
)0x00000000Ë

	)

146 
	#DAC_TrüngÀAm∂ôude_3
 ((
uöt32_t
)0x00000100Ë

	)

147 
	#DAC_TrüngÀAm∂ôude_7
 ((
uöt32_t
)0x00000200Ë

	)

148 
	#DAC_TrüngÀAm∂ôude_15
 ((
uöt32_t
)0x00000300Ë

	)

149 
	#DAC_TrüngÀAm∂ôude_31
 ((
uöt32_t
)0x00000400Ë

	)

150 
	#DAC_TrüngÀAm∂ôude_63
 ((
uöt32_t
)0x00000500Ë

	)

151 
	#DAC_TrüngÀAm∂ôude_127
 ((
uöt32_t
)0x00000600Ë

	)

152 
	#DAC_TrüngÀAm∂ôude_255
 ((
uöt32_t
)0x00000700Ë

	)

153 
	#DAC_TrüngÀAm∂ôude_511
 ((
uöt32_t
)0x00000800Ë

	)

154 
	#DAC_TrüngÀAm∂ôude_1023
 ((
uöt32_t
)0x00000900Ë

	)

155 
	#DAC_TrüngÀAm∂ôude_2047
 ((
uöt32_t
)0x00000A00Ë

	)

156 
	#DAC_TrüngÀAm∂ôude_4095
 ((
uöt32_t
)0x00000B00Ë

	)

158 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
Ë(((VALUEË=
DAC_LFSRUnmask_Bô0
) || \

159 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs1_0
) || \

160 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs2_0
) || \

161 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs3_0
) || \

162 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs4_0
) || \

163 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs5_0
) || \

164 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs6_0
) || \

165 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs7_0
) || \

166 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs8_0
) || \

167 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs9_0
) || \

168 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs10_0
) || \

169 ((
VALUE
Ë=
DAC_LFSRUnmask_Bôs11_0
) || \

170 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1
) || \

171 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_3
) || \

172 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_7
) || \

173 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_15
) || \

174 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_31
) || \

175 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_63
) || \

176 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_127
) || \

177 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_255
) || \

178 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_511
) || \

179 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_1023
) || \

180 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_2047
) || \

181 ((
VALUE
Ë=
DAC_TrüngÀAm∂ôude_4095
))

	)

190 
	#DAC_OuçutBuf„r_E«bÀ
 ((
uöt32_t
)0x00000000)

	)

191 
	#DAC_OuçutBuf„r_DißbÀ
 ((
uöt32_t
)0x00000002)

	)

192 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
Ë(((STATEË=
DAC_OuçutBuf„r_E«bÀ
) || \

193 ((
STATE
Ë=
DAC_OuçutBuf„r_DißbÀ
))

	)

202 
	#DAC_Ch™√l_1
 ((
uöt32_t
)0x00000000)

	)

203 
	#DAC_Ch™√l_2
 ((
uöt32_t
)0x00000010)

	)

204 
	#IS_DAC_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
DAC_Ch™√l_1
) || \

205 ((
CHANNEL
Ë=
DAC_Ch™√l_2
))

	)

214 
	#DAC_Align_12b_R
 ((
uöt32_t
)0x00000000)

	)

215 
	#DAC_Align_12b_L
 ((
uöt32_t
)0x00000004)

	)

216 
	#DAC_Align_8b_R
 ((
uöt32_t
)0x00000008)

	)

217 
	#IS_DAC_ALIGN
(
ALIGN
Ë(((ALIGNË=
DAC_Align_12b_R
) || \

218 ((
ALIGN
Ë=
DAC_Align_12b_L
) || \

219 ((
ALIGN
Ë=
DAC_Align_8b_R
))

	)

228 
	#DAC_Wave_Noi£
 ((
uöt32_t
)0x00000040)

	)

229 
	#DAC_Wave_TrüngÀ
 ((
uöt32_t
)0x00000080)

	)

230 
	#IS_DAC_WAVE
(
WAVE
Ë(((WAVEË=
DAC_Wave_Noi£
) || \

231 ((
WAVE
Ë=
DAC_Wave_TrüngÀ
))

	)

240 
	#IS_DAC_DATA
(
DATA
Ë((DATAË<0xFFF0)

	)

244 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

249 
	#DAC_IT_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

250 
	#IS_DAC_IT
(
IT
Ë(((ITË=
DAC_IT_DMAUDR
))

	)

260 
	#DAC_FLAG_DMAUDR
 ((
uöt32_t
)0x00002000)

	)

261 
	#IS_DAC_FLAG
(
FLAG
Ë(((FLAGË=
DAC_FLAG_DMAUDR
))

	)

284 
DAC_DeInô
();

285 
DAC_Inô
(
uöt32_t
 
DAC_Ch™√l
, 
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

286 
DAC_Såu˘Inô
(
DAC_InôTy≥Def
* 
DAC_InôSåu˘
);

287 
DAC_Cmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

288 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

289 
DAC_ITC⁄fig
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

291 
DAC_DMACmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

292 
DAC_So·w¨eTriggîCmd
(
uöt32_t
 
DAC_Ch™√l
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

293 
DAC_DuÆSo·w¨eTriggîCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

294 
DAC_WaveGíî©i⁄Cmd
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_Wave
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

295 
DAC_SëCh™√l1D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

296 
DAC_SëCh™√l2D©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a
);

297 
DAC_SëDuÆCh™√lD©a
(
uöt32_t
 
DAC_Align
, 
uöt16_t
 
D©a2
, uöt16_à
D©a1
);

298 
uöt16_t
 
DAC_GëD©aOuçutVÆue
(
uöt32_t
 
DAC_Ch™√l
);

299 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

300 
FœgSètus
 
DAC_GëFœgSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

301 
DAC_CÀ¨Fœg
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_FLAG
);

302 
ITSètus
 
DAC_GëITSètus
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

303 
DAC_CÀ¨ITPídögBô
(
uöt32_t
 
DAC_Ch™√l
, uöt32_à
DAC_IT
);

306 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_dbgmcu.h

30 #i‚de‡
__STM32F10x_DBGMCU_H


31 
	#__STM32F10x_DBGMCU_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

60 
	#DBGMCU_SLEEP
 ((
uöt32_t
)0x00000001)

	)

61 
	#DBGMCU_STOP
 ((
uöt32_t
)0x00000002)

	)

62 
	#DBGMCU_STANDBY
 ((
uöt32_t
)0x00000004)

	)

63 
	#DBGMCU_IWDG_STOP
 ((
uöt32_t
)0x00000100)

	)

64 
	#DBGMCU_WWDG_STOP
 ((
uöt32_t
)0x00000200)

	)

65 
	#DBGMCU_TIM1_STOP
 ((
uöt32_t
)0x00000400)

	)

66 
	#DBGMCU_TIM2_STOP
 ((
uöt32_t
)0x00000800)

	)

67 
	#DBGMCU_TIM3_STOP
 ((
uöt32_t
)0x00001000)

	)

68 
	#DBGMCU_TIM4_STOP
 ((
uöt32_t
)0x00002000)

	)

69 
	#DBGMCU_CAN1_STOP
 ((
uöt32_t
)0x00004000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00008000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00010000)

	)

72 
	#DBGMCU_TIM8_STOP
 ((
uöt32_t
)0x00020000)

	)

73 
	#DBGMCU_TIM5_STOP
 ((
uöt32_t
)0x00040000)

	)

74 
	#DBGMCU_TIM6_STOP
 ((
uöt32_t
)0x00080000)

	)

75 
	#DBGMCU_TIM7_STOP
 ((
uöt32_t
)0x00100000)

	)

76 
	#DBGMCU_CAN2_STOP
 ((
uöt32_t
)0x00200000)

	)

77 
	#DBGMCU_TIM15_STOP
 ((
uöt32_t
)0x00400000)

	)

78 
	#DBGMCU_TIM16_STOP
 ((
uöt32_t
)0x00800000)

	)

79 
	#DBGMCU_TIM17_STOP
 ((
uöt32_t
)0x01000000)

	)

80 
	#DBGMCU_TIM12_STOP
 ((
uöt32_t
)0x02000000)

	)

81 
	#DBGMCU_TIM13_STOP
 ((
uöt32_t
)0x04000000)

	)

82 
	#DBGMCU_TIM14_STOP
 ((
uöt32_t
)0x08000000)

	)

83 
	#DBGMCU_TIM9_STOP
 ((
uöt32_t
)0x10000000)

	)

84 
	#DBGMCU_TIM10_STOP
 ((
uöt32_t
)0x20000000)

	)

85 
	#DBGMCU_TIM11_STOP
 ((
uöt32_t
)0x40000000)

	)

87 
	#IS_DBGMCU_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x800000F8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

104 
uöt32_t
 
DBGMCU_GëREVID
();

105 
uöt32_t
 
DBGMCU_GëDEVID
();

106 
DBGMCU_C⁄fig
(
uöt32_t
 
DBGMCU_Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

108 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_dma.h

30 #i‚de‡
__STM32F10x_DMA_H


31 
	#__STM32F10x_DMA_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt32_t
 
DMA_PîùhîÆBa£Addr
;

60 
uöt32_t
 
DMA_Mem‹yBa£Addr
;

62 
uöt32_t
 
DMA_DIR
;

65 
uöt32_t
 
DMA_Buf„rSize
;

69 
uöt32_t
 
DMA_PîùhîÆInc
;

72 
uöt32_t
 
DMA_Mem‹yInc
;

75 
uöt32_t
 
DMA_PîùhîÆD©aSize
;

78 
uöt32_t
 
DMA_Mem‹yD©aSize
;

81 
uöt32_t
 
DMA_Mode
;

86 
uöt32_t
 
DMA_Pri‹ôy
;

89 
uöt32_t
 
DMA_M2M
;

91 }
	tDMA_InôTy≥Def
;

101 
	#IS_DMA_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
DMA1_Ch™√l1
) || \

102 ((
PERIPH
Ë=
DMA1_Ch™√l2
) || \

103 ((
PERIPH
Ë=
DMA1_Ch™√l3
) || \

104 ((
PERIPH
Ë=
DMA1_Ch™√l4
) || \

105 ((
PERIPH
Ë=
DMA1_Ch™√l5
) || \

106 ((
PERIPH
Ë=
DMA1_Ch™√l6
) || \

107 ((
PERIPH
Ë=
DMA1_Ch™√l7
) || \

108 ((
PERIPH
Ë=
DMA2_Ch™√l1
) || \

109 ((
PERIPH
Ë=
DMA2_Ch™√l2
) || \

110 ((
PERIPH
Ë=
DMA2_Ch™√l3
) || \

111 ((
PERIPH
Ë=
DMA2_Ch™√l4
) || \

112 ((
PERIPH
Ë=
DMA2_Ch™√l5
))

	)

118 
	#DMA_DIR_PîùhîÆDST
 ((
uöt32_t
)0x00000010)

	)

119 
	#DMA_DIR_PîùhîÆSRC
 ((
uöt32_t
)0x00000000)

	)

120 
	#IS_DMA_DIR
(
DIR
Ë(((DIRË=
DMA_DIR_PîùhîÆDST
) || \

121 ((
DIR
Ë=
DMA_DIR_PîùhîÆSRC
))

	)

130 
	#DMA_PîùhîÆInc_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

131 
	#DMA_PîùhîÆInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

132 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
Ë(((STATEË=
DMA_PîùhîÆInc_E«bÀ
) || \

133 ((
STATE
Ë=
DMA_PîùhîÆInc_DißbÀ
))

	)

142 
	#DMA_Mem‹yInc_E«bÀ
 ((
uöt32_t
)0x00000080)

	)

143 
	#DMA_Mem‹yInc_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

144 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
Ë(((STATEË=
DMA_Mem‹yInc_E«bÀ
) || \

145 ((
STATE
Ë=
DMA_Mem‹yInc_DißbÀ
))

	)

154 
	#DMA_PîùhîÆD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

155 
	#DMA_PîùhîÆD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00000100)

	)

156 
	#DMA_PîùhîÆD©aSize_W‹d
 ((
uöt32_t
)0x00000200)

	)

157 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_PîùhîÆD©aSize_Byã
) || \

158 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_HÆfW‹d
) || \

159 ((
SIZE
Ë=
DMA_PîùhîÆD©aSize_W‹d
))

	)

168 
	#DMA_Mem‹yD©aSize_Byã
 ((
uöt32_t
)0x00000000)

	)

169 
	#DMA_Mem‹yD©aSize_HÆfW‹d
 ((
uöt32_t
)0x00000400)

	)

170 
	#DMA_Mem‹yD©aSize_W‹d
 ((
uöt32_t
)0x00000800)

	)

171 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
Ë(((SIZEË=
DMA_Mem‹yD©aSize_Byã
) || \

172 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_HÆfW‹d
) || \

173 ((
SIZE
Ë=
DMA_Mem‹yD©aSize_W‹d
))

	)

182 
	#DMA_Mode_Cúcuœr
 ((
uöt32_t
)0x00000020)

	)

183 
	#DMA_Mode_N‹mÆ
 ((
uöt32_t
)0x00000000)

	)

184 
	#IS_DMA_MODE
(
MODE
Ë(((MODEË=
DMA_Mode_Cúcuœr
Ë|| ((MODEË=
DMA_Mode_N‹mÆ
))

	)

193 
	#DMA_Pri‹ôy_VîyHigh
 ((
uöt32_t
)0x00003000)

	)

194 
	#DMA_Pri‹ôy_High
 ((
uöt32_t
)0x00002000)

	)

195 
	#DMA_Pri‹ôy_Medium
 ((
uöt32_t
)0x00001000)

	)

196 
	#DMA_Pri‹ôy_Low
 ((
uöt32_t
)0x00000000)

	)

197 
	#IS_DMA_PRIORITY
(
PRIORITY
Ë(((PRIORITYË=
DMA_Pri‹ôy_VîyHigh
) || \

198 ((
PRIORITY
Ë=
DMA_Pri‹ôy_High
) || \

199 ((
PRIORITY
Ë=
DMA_Pri‹ôy_Medium
) || \

200 ((
PRIORITY
Ë=
DMA_Pri‹ôy_Low
))

	)

209 
	#DMA_M2M_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

210 
	#DMA_M2M_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

211 
	#IS_DMA_M2M_STATE
(
STATE
Ë(((STATEË=
DMA_M2M_E«bÀ
Ë|| ((STATEË=
DMA_M2M_DißbÀ
))

	)

221 
	#DMA_IT_TC
 ((
uöt32_t
)0x00000002)

	)

222 
	#DMA_IT_HT
 ((
uöt32_t
)0x00000004)

	)

223 
	#DMA_IT_TE
 ((
uöt32_t
)0x00000008)

	)

224 
	#IS_DMA_CONFIG_IT
(
IT
Ë((((ITË& 0xFFFFFFF1Ë=0x00Ë&& ((ITË!0x00))

	)

226 
	#DMA1_IT_GL1
 ((
uöt32_t
)0x00000001)

	)

227 
	#DMA1_IT_TC1
 ((
uöt32_t
)0x00000002)

	)

228 
	#DMA1_IT_HT1
 ((
uöt32_t
)0x00000004)

	)

229 
	#DMA1_IT_TE1
 ((
uöt32_t
)0x00000008)

	)

230 
	#DMA1_IT_GL2
 ((
uöt32_t
)0x00000010)

	)

231 
	#DMA1_IT_TC2
 ((
uöt32_t
)0x00000020)

	)

232 
	#DMA1_IT_HT2
 ((
uöt32_t
)0x00000040)

	)

233 
	#DMA1_IT_TE2
 ((
uöt32_t
)0x00000080)

	)

234 
	#DMA1_IT_GL3
 ((
uöt32_t
)0x00000100)

	)

235 
	#DMA1_IT_TC3
 ((
uöt32_t
)0x00000200)

	)

236 
	#DMA1_IT_HT3
 ((
uöt32_t
)0x00000400)

	)

237 
	#DMA1_IT_TE3
 ((
uöt32_t
)0x00000800)

	)

238 
	#DMA1_IT_GL4
 ((
uöt32_t
)0x00001000)

	)

239 
	#DMA1_IT_TC4
 ((
uöt32_t
)0x00002000)

	)

240 
	#DMA1_IT_HT4
 ((
uöt32_t
)0x00004000)

	)

241 
	#DMA1_IT_TE4
 ((
uöt32_t
)0x00008000)

	)

242 
	#DMA1_IT_GL5
 ((
uöt32_t
)0x00010000)

	)

243 
	#DMA1_IT_TC5
 ((
uöt32_t
)0x00020000)

	)

244 
	#DMA1_IT_HT5
 ((
uöt32_t
)0x00040000)

	)

245 
	#DMA1_IT_TE5
 ((
uöt32_t
)0x00080000)

	)

246 
	#DMA1_IT_GL6
 ((
uöt32_t
)0x00100000)

	)

247 
	#DMA1_IT_TC6
 ((
uöt32_t
)0x00200000)

	)

248 
	#DMA1_IT_HT6
 ((
uöt32_t
)0x00400000)

	)

249 
	#DMA1_IT_TE6
 ((
uöt32_t
)0x00800000)

	)

250 
	#DMA1_IT_GL7
 ((
uöt32_t
)0x01000000)

	)

251 
	#DMA1_IT_TC7
 ((
uöt32_t
)0x02000000)

	)

252 
	#DMA1_IT_HT7
 ((
uöt32_t
)0x04000000)

	)

253 
	#DMA1_IT_TE7
 ((
uöt32_t
)0x08000000)

	)

255 
	#DMA2_IT_GL1
 ((
uöt32_t
)0x10000001)

	)

256 
	#DMA2_IT_TC1
 ((
uöt32_t
)0x10000002)

	)

257 
	#DMA2_IT_HT1
 ((
uöt32_t
)0x10000004)

	)

258 
	#DMA2_IT_TE1
 ((
uöt32_t
)0x10000008)

	)

259 
	#DMA2_IT_GL2
 ((
uöt32_t
)0x10000010)

	)

260 
	#DMA2_IT_TC2
 ((
uöt32_t
)0x10000020)

	)

261 
	#DMA2_IT_HT2
 ((
uöt32_t
)0x10000040)

	)

262 
	#DMA2_IT_TE2
 ((
uöt32_t
)0x10000080)

	)

263 
	#DMA2_IT_GL3
 ((
uöt32_t
)0x10000100)

	)

264 
	#DMA2_IT_TC3
 ((
uöt32_t
)0x10000200)

	)

265 
	#DMA2_IT_HT3
 ((
uöt32_t
)0x10000400)

	)

266 
	#DMA2_IT_TE3
 ((
uöt32_t
)0x10000800)

	)

267 
	#DMA2_IT_GL4
 ((
uöt32_t
)0x10001000)

	)

268 
	#DMA2_IT_TC4
 ((
uöt32_t
)0x10002000)

	)

269 
	#DMA2_IT_HT4
 ((
uöt32_t
)0x10004000)

	)

270 
	#DMA2_IT_TE4
 ((
uöt32_t
)0x10008000)

	)

271 
	#DMA2_IT_GL5
 ((
uöt32_t
)0x10010000)

	)

272 
	#DMA2_IT_TC5
 ((
uöt32_t
)0x10020000)

	)

273 
	#DMA2_IT_HT5
 ((
uöt32_t
)0x10040000)

	)

274 
	#DMA2_IT_TE5
 ((
uöt32_t
)0x10080000)

	)

276 
	#IS_DMA_CLEAR_IT
(
IT
Ë(((((ITË& 0xF0000000Ë=0x00Ë|| (((ITË& 0xEFF00000Ë=0x00)Ë&& ((ITË!0x00))

	)

278 
	#IS_DMA_GET_IT
(
IT
Ë(((ITË=
DMA1_IT_GL1
Ë|| ((ITË=
DMA1_IT_TC1
) || \

279 ((
IT
Ë=
DMA1_IT_HT1
Ë|| ((ITË=
DMA1_IT_TE1
) || \

280 ((
IT
Ë=
DMA1_IT_GL2
Ë|| ((ITË=
DMA1_IT_TC2
) || \

281 ((
IT
Ë=
DMA1_IT_HT2
Ë|| ((ITË=
DMA1_IT_TE2
) || \

282 ((
IT
Ë=
DMA1_IT_GL3
Ë|| ((ITË=
DMA1_IT_TC3
) || \

283 ((
IT
Ë=
DMA1_IT_HT3
Ë|| ((ITË=
DMA1_IT_TE3
) || \

284 ((
IT
Ë=
DMA1_IT_GL4
Ë|| ((ITË=
DMA1_IT_TC4
) || \

285 ((
IT
Ë=
DMA1_IT_HT4
Ë|| ((ITË=
DMA1_IT_TE4
) || \

286 ((
IT
Ë=
DMA1_IT_GL5
Ë|| ((ITË=
DMA1_IT_TC5
) || \

287 ((
IT
Ë=
DMA1_IT_HT5
Ë|| ((ITË=
DMA1_IT_TE5
) || \

288 ((
IT
Ë=
DMA1_IT_GL6
Ë|| ((ITË=
DMA1_IT_TC6
) || \

289 ((
IT
Ë=
DMA1_IT_HT6
Ë|| ((ITË=
DMA1_IT_TE6
) || \

290 ((
IT
Ë=
DMA1_IT_GL7
Ë|| ((ITË=
DMA1_IT_TC7
) || \

291 ((
IT
Ë=
DMA1_IT_HT7
Ë|| ((ITË=
DMA1_IT_TE7
) || \

292 ((
IT
Ë=
DMA2_IT_GL1
Ë|| ((ITË=
DMA2_IT_TC1
) || \

293 ((
IT
Ë=
DMA2_IT_HT1
Ë|| ((ITË=
DMA2_IT_TE1
) || \

294 ((
IT
Ë=
DMA2_IT_GL2
Ë|| ((ITË=
DMA2_IT_TC2
) || \

295 ((
IT
Ë=
DMA2_IT_HT2
Ë|| ((ITË=
DMA2_IT_TE2
) || \

296 ((
IT
Ë=
DMA2_IT_GL3
Ë|| ((ITË=
DMA2_IT_TC3
) || \

297 ((
IT
Ë=
DMA2_IT_HT3
Ë|| ((ITË=
DMA2_IT_TE3
) || \

298 ((
IT
Ë=
DMA2_IT_GL4
Ë|| ((ITË=
DMA2_IT_TC4
) || \

299 ((
IT
Ë=
DMA2_IT_HT4
Ë|| ((ITË=
DMA2_IT_TE4
) || \

300 ((
IT
Ë=
DMA2_IT_GL5
Ë|| ((ITË=
DMA2_IT_TC5
) || \

301 ((
IT
Ë=
DMA2_IT_HT5
Ë|| ((ITË=
DMA2_IT_TE5
))

	)

310 
	#DMA1_FLAG_GL1
 ((
uöt32_t
)0x00000001)

	)

311 
	#DMA1_FLAG_TC1
 ((
uöt32_t
)0x00000002)

	)

312 
	#DMA1_FLAG_HT1
 ((
uöt32_t
)0x00000004)

	)

313 
	#DMA1_FLAG_TE1
 ((
uöt32_t
)0x00000008)

	)

314 
	#DMA1_FLAG_GL2
 ((
uöt32_t
)0x00000010)

	)

315 
	#DMA1_FLAG_TC2
 ((
uöt32_t
)0x00000020)

	)

316 
	#DMA1_FLAG_HT2
 ((
uöt32_t
)0x00000040)

	)

317 
	#DMA1_FLAG_TE2
 ((
uöt32_t
)0x00000080)

	)

318 
	#DMA1_FLAG_GL3
 ((
uöt32_t
)0x00000100)

	)

319 
	#DMA1_FLAG_TC3
 ((
uöt32_t
)0x00000200)

	)

320 
	#DMA1_FLAG_HT3
 ((
uöt32_t
)0x00000400)

	)

321 
	#DMA1_FLAG_TE3
 ((
uöt32_t
)0x00000800)

	)

322 
	#DMA1_FLAG_GL4
 ((
uöt32_t
)0x00001000)

	)

323 
	#DMA1_FLAG_TC4
 ((
uöt32_t
)0x00002000)

	)

324 
	#DMA1_FLAG_HT4
 ((
uöt32_t
)0x00004000)

	)

325 
	#DMA1_FLAG_TE4
 ((
uöt32_t
)0x00008000)

	)

326 
	#DMA1_FLAG_GL5
 ((
uöt32_t
)0x00010000)

	)

327 
	#DMA1_FLAG_TC5
 ((
uöt32_t
)0x00020000)

	)

328 
	#DMA1_FLAG_HT5
 ((
uöt32_t
)0x00040000)

	)

329 
	#DMA1_FLAG_TE5
 ((
uöt32_t
)0x00080000)

	)

330 
	#DMA1_FLAG_GL6
 ((
uöt32_t
)0x00100000)

	)

331 
	#DMA1_FLAG_TC6
 ((
uöt32_t
)0x00200000)

	)

332 
	#DMA1_FLAG_HT6
 ((
uöt32_t
)0x00400000)

	)

333 
	#DMA1_FLAG_TE6
 ((
uöt32_t
)0x00800000)

	)

334 
	#DMA1_FLAG_GL7
 ((
uöt32_t
)0x01000000)

	)

335 
	#DMA1_FLAG_TC7
 ((
uöt32_t
)0x02000000)

	)

336 
	#DMA1_FLAG_HT7
 ((
uöt32_t
)0x04000000)

	)

337 
	#DMA1_FLAG_TE7
 ((
uöt32_t
)0x08000000)

	)

339 
	#DMA2_FLAG_GL1
 ((
uöt32_t
)0x10000001)

	)

340 
	#DMA2_FLAG_TC1
 ((
uöt32_t
)0x10000002)

	)

341 
	#DMA2_FLAG_HT1
 ((
uöt32_t
)0x10000004)

	)

342 
	#DMA2_FLAG_TE1
 ((
uöt32_t
)0x10000008)

	)

343 
	#DMA2_FLAG_GL2
 ((
uöt32_t
)0x10000010)

	)

344 
	#DMA2_FLAG_TC2
 ((
uöt32_t
)0x10000020)

	)

345 
	#DMA2_FLAG_HT2
 ((
uöt32_t
)0x10000040)

	)

346 
	#DMA2_FLAG_TE2
 ((
uöt32_t
)0x10000080)

	)

347 
	#DMA2_FLAG_GL3
 ((
uöt32_t
)0x10000100)

	)

348 
	#DMA2_FLAG_TC3
 ((
uöt32_t
)0x10000200)

	)

349 
	#DMA2_FLAG_HT3
 ((
uöt32_t
)0x10000400)

	)

350 
	#DMA2_FLAG_TE3
 ((
uöt32_t
)0x10000800)

	)

351 
	#DMA2_FLAG_GL4
 ((
uöt32_t
)0x10001000)

	)

352 
	#DMA2_FLAG_TC4
 ((
uöt32_t
)0x10002000)

	)

353 
	#DMA2_FLAG_HT4
 ((
uöt32_t
)0x10004000)

	)

354 
	#DMA2_FLAG_TE4
 ((
uöt32_t
)0x10008000)

	)

355 
	#DMA2_FLAG_GL5
 ((
uöt32_t
)0x10010000)

	)

356 
	#DMA2_FLAG_TC5
 ((
uöt32_t
)0x10020000)

	)

357 
	#DMA2_FLAG_HT5
 ((
uöt32_t
)0x10040000)

	)

358 
	#DMA2_FLAG_TE5
 ((
uöt32_t
)0x10080000)

	)

360 
	#IS_DMA_CLEAR_FLAG
(
FLAG
Ë(((((FLAGË& 0xF0000000Ë=0x00Ë|| (((FLAGË& 0xEFF00000Ë=0x00)Ë&& ((FLAGË!0x00))

	)

362 
	#IS_DMA_GET_FLAG
(
FLAG
Ë(((FLAGË=
DMA1_FLAG_GL1
Ë|| ((FLAGË=
DMA1_FLAG_TC1
) || \

363 ((
FLAG
Ë=
DMA1_FLAG_HT1
Ë|| ((FLAGË=
DMA1_FLAG_TE1
) || \

364 ((
FLAG
Ë=
DMA1_FLAG_GL2
Ë|| ((FLAGË=
DMA1_FLAG_TC2
) || \

365 ((
FLAG
Ë=
DMA1_FLAG_HT2
Ë|| ((FLAGË=
DMA1_FLAG_TE2
) || \

366 ((
FLAG
Ë=
DMA1_FLAG_GL3
Ë|| ((FLAGË=
DMA1_FLAG_TC3
) || \

367 ((
FLAG
Ë=
DMA1_FLAG_HT3
Ë|| ((FLAGË=
DMA1_FLAG_TE3
) || \

368 ((
FLAG
Ë=
DMA1_FLAG_GL4
Ë|| ((FLAGË=
DMA1_FLAG_TC4
) || \

369 ((
FLAG
Ë=
DMA1_FLAG_HT4
Ë|| ((FLAGË=
DMA1_FLAG_TE4
) || \

370 ((
FLAG
Ë=
DMA1_FLAG_GL5
Ë|| ((FLAGË=
DMA1_FLAG_TC5
) || \

371 ((
FLAG
Ë=
DMA1_FLAG_HT5
Ë|| ((FLAGË=
DMA1_FLAG_TE5
) || \

372 ((
FLAG
Ë=
DMA1_FLAG_GL6
Ë|| ((FLAGË=
DMA1_FLAG_TC6
) || \

373 ((
FLAG
Ë=
DMA1_FLAG_HT6
Ë|| ((FLAGË=
DMA1_FLAG_TE6
) || \

374 ((
FLAG
Ë=
DMA1_FLAG_GL7
Ë|| ((FLAGË=
DMA1_FLAG_TC7
) || \

375 ((
FLAG
Ë=
DMA1_FLAG_HT7
Ë|| ((FLAGË=
DMA1_FLAG_TE7
) || \

376 ((
FLAG
Ë=
DMA2_FLAG_GL1
Ë|| ((FLAGË=
DMA2_FLAG_TC1
) || \

377 ((
FLAG
Ë=
DMA2_FLAG_HT1
Ë|| ((FLAGË=
DMA2_FLAG_TE1
) || \

378 ((
FLAG
Ë=
DMA2_FLAG_GL2
Ë|| ((FLAGË=
DMA2_FLAG_TC2
) || \

379 ((
FLAG
Ë=
DMA2_FLAG_HT2
Ë|| ((FLAGË=
DMA2_FLAG_TE2
) || \

380 ((
FLAG
Ë=
DMA2_FLAG_GL3
Ë|| ((FLAGË=
DMA2_FLAG_TC3
) || \

381 ((
FLAG
Ë=
DMA2_FLAG_HT3
Ë|| ((FLAGË=
DMA2_FLAG_TE3
) || \

382 ((
FLAG
Ë=
DMA2_FLAG_GL4
Ë|| ((FLAGË=
DMA2_FLAG_TC4
) || \

383 ((
FLAG
Ë=
DMA2_FLAG_HT4
Ë|| ((FLAGË=
DMA2_FLAG_TE4
) || \

384 ((
FLAG
Ë=
DMA2_FLAG_GL5
Ë|| ((FLAGË=
DMA2_FLAG_TC5
) || \

385 ((
FLAG
Ë=
DMA2_FLAG_HT5
Ë|| ((FLAGË=
DMA2_FLAG_TE5
))

	)

394 
	#IS_DMA_BUFFER_SIZE
(
SIZE
Ë(((SIZEË>0x1Ë&& ((SIZEË< 0x10000))

	)

416 
DMA_DeInô
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
);

417 
DMA_Inô
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

418 
DMA_Såu˘Inô
(
DMA_InôTy≥Def
* 
DMA_InôSåu˘
);

419 
DMA_Cmd
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

420 
DMA_ITC⁄fig
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
uöt32_t
 
DMA_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

421 
DMA_SëCuºD©aCou¡î
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
, 
uöt16_t
 
D©aNumbî
);

422 
uöt16_t
 
DMA_GëCuºD©aCou¡î
(
DMA_Ch™√l_Ty≥Def
* 
DMAy_Ch™√lx
);

423 
FœgSètus
 
DMA_GëFœgSètus
(
uöt32_t
 
DMAy_FLAG
);

424 
DMA_CÀ¨Fœg
(
uöt32_t
 
DMAy_FLAG
);

425 
ITSètus
 
DMA_GëITSètus
(
uöt32_t
 
DMAy_IT
);

426 
DMA_CÀ¨ITPídögBô
(
uöt32_t
 
DMAy_IT
);

428 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_exti.h

30 #i‚de‡
__STM32F10x_EXTI_H


31 
	#__STM32F10x_EXTI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
EXTI_Mode_I¡îru±
 = 0x00,

59 
EXTI_Mode_Evít
 = 0x04

60 }
	tEXTIMode_Ty≥Def
;

62 
	#IS_EXTI_MODE
(
MODE
Ë(((MODEË=
EXTI_Mode_I¡îru±
Ë|| ((MODEË=
EXTI_Mode_Evít
))

	)

70 
EXTI_Triggî_Risög
 = 0x08,

71 
EXTI_Triggî_FÆlög
 = 0x0C,

72 
EXTI_Triggî_Risög_FÆlög
 = 0x10

73 }
	tEXTITriggî_Ty≥Def
;

75 
	#IS_EXTI_TRIGGER
(
TRIGGER
Ë(((TRIGGERË=
EXTI_Triggî_Risög
) || \

76 ((
TRIGGER
Ë=
EXTI_Triggî_FÆlög
) || \

77 ((
TRIGGER
Ë=
EXTI_Triggî_Risög_FÆlög
))

	)

84 
uöt32_t
 
EXTI_Löe
;

87 
EXTIMode_Ty≥Def
 
EXTI_Mode
;

90 
EXTITriggî_Ty≥Def
 
EXTI_Triggî
;

93 
Fun˘i⁄ÆSèã
 
EXTI_LöeCmd
;

95 }
	tEXTI_InôTy≥Def
;

109 
	#EXTI_Löe0
 ((
uöt32_t
)0x00001Ë

	)

110 
	#EXTI_Löe1
 ((
uöt32_t
)0x00002Ë

	)

111 
	#EXTI_Löe2
 ((
uöt32_t
)0x00004Ë

	)

112 
	#EXTI_Löe3
 ((
uöt32_t
)0x00008Ë

	)

113 
	#EXTI_Löe4
 ((
uöt32_t
)0x00010Ë

	)

114 
	#EXTI_Löe5
 ((
uöt32_t
)0x00020Ë

	)

115 
	#EXTI_Löe6
 ((
uöt32_t
)0x00040Ë

	)

116 
	#EXTI_Löe7
 ((
uöt32_t
)0x00080Ë

	)

117 
	#EXTI_Löe8
 ((
uöt32_t
)0x00100Ë

	)

118 
	#EXTI_Löe9
 ((
uöt32_t
)0x00200Ë

	)

119 
	#EXTI_Löe10
 ((
uöt32_t
)0x00400Ë

	)

120 
	#EXTI_Löe11
 ((
uöt32_t
)0x00800Ë

	)

121 
	#EXTI_Löe12
 ((
uöt32_t
)0x01000Ë

	)

122 
	#EXTI_Löe13
 ((
uöt32_t
)0x02000Ë

	)

123 
	#EXTI_Löe14
 ((
uöt32_t
)0x04000Ë

	)

124 
	#EXTI_Löe15
 ((
uöt32_t
)0x08000Ë

	)

125 
	#EXTI_Löe16
 ((
uöt32_t
)0x10000Ë

	)

126 
	#EXTI_Löe17
 ((
uöt32_t
)0x20000Ë

	)

127 
	#EXTI_Löe18
 ((
uöt32_t
)0x40000Ë

	)

129 
	#EXTI_Löe19
 ((
uöt32_t
)0x80000Ë

	)

131 
	#IS_EXTI_LINE
(
LINE
Ë((((LINEË& (
uöt32_t
)0xFFF00000Ë=0x00Ë&& ((LINEË!(
uöt16_t
)0x00))

	)

132 
	#IS_GET_EXTI_LINE
(
LINE
Ë(((LINEË=
EXTI_Löe0
Ë|| ((LINEË=
EXTI_Löe1
) || \

133 ((
LINE
Ë=
EXTI_Löe2
Ë|| ((LINEË=
EXTI_Löe3
) || \

134 ((
LINE
Ë=
EXTI_Löe4
Ë|| ((LINEË=
EXTI_Löe5
) || \

135 ((
LINE
Ë=
EXTI_Löe6
Ë|| ((LINEË=
EXTI_Löe7
) || \

136 ((
LINE
Ë=
EXTI_Löe8
Ë|| ((LINEË=
EXTI_Löe9
) || \

137 ((
LINE
Ë=
EXTI_Löe10
Ë|| ((LINEË=
EXTI_Löe11
) || \

138 ((
LINE
Ë=
EXTI_Löe12
Ë|| ((LINEË=
EXTI_Löe13
) || \

139 ((
LINE
Ë=
EXTI_Löe14
Ë|| ((LINEË=
EXTI_Löe15
) || \

140 ((
LINE
Ë=
EXTI_Löe16
Ë|| ((LINEË=
EXTI_Löe17
) || \

141 ((
LINE
Ë=
EXTI_Löe18
Ë|| ((LINEË=
EXTI_Löe19
))

	)

164 
EXTI_DeInô
();

165 
EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

166 
EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
);

167 
EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
);

168 
FœgSètus
 
EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
);

169 
EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
);

170 
ITSètus
 
EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
);

171 
EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
);

173 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_flash.h

30 #i‚de‡
__STM32F10x_FLASH_H


31 
	#__STM32F10x_FLASH_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
FLASH_BUSY
 = 1,

59 
FLASH_ERROR_PG
,

60 
FLASH_ERROR_WRP
,

61 
FLASH_COMPLETE
,

62 
FLASH_TIMEOUT


63 }
	tFLASH_Sètus
;

77 
	#FLASH_L©ícy_0
 ((
uöt32_t
)0x00000000Ë

	)

78 
	#FLASH_L©ícy_1
 ((
uöt32_t
)0x00000001Ë

	)

79 
	#FLASH_L©ícy_2
 ((
uöt32_t
)0x00000002Ë

	)

80 
	#IS_FLASH_LATENCY
(
LATENCY
Ë(((LATENCYË=
FLASH_L©ícy_0
) || \

81 ((
LATENCY
Ë=
FLASH_L©ícy_1
) || \

82 ((
LATENCY
Ë=
FLASH_L©ícy_2
))

	)

91 
	#FLASH_HÆfCy˛eAc˚ss_E«bÀ
 ((
uöt32_t
)0x00000008Ë

	)

92 
	#FLASH_HÆfCy˛eAc˚ss_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

93 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
Ë(((STATEË=
FLASH_HÆfCy˛eAc˚ss_E«bÀ
) || \

94 ((
STATE
Ë=
FLASH_HÆfCy˛eAc˚ss_DißbÀ
))

	)

103 
	#FLASH_Pª„tchBuf„r_E«bÀ
 ((
uöt32_t
)0x00000010Ë

	)

104 
	#FLASH_Pª„tchBuf„r_DißbÀ
 ((
uöt32_t
)0x00000000Ë

	)

105 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
Ë(((STATEË=
FLASH_Pª„tchBuf„r_E«bÀ
) || \

106 ((
STATE
Ë=
FLASH_Pª„tchBuf„r_DißbÀ
))

	)

116 
	#FLASH_WRPrŸ_Pages0to3
 ((
uöt32_t
)0x00000001Ë

	)

117 
	#FLASH_WRPrŸ_Pages4to7
 ((
uöt32_t
)0x00000002Ë

	)

118 
	#FLASH_WRPrŸ_Pages8to11
 ((
uöt32_t
)0x00000004Ë

	)

119 
	#FLASH_WRPrŸ_Pages12to15
 ((
uöt32_t
)0x00000008Ë

	)

120 
	#FLASH_WRPrŸ_Pages16to19
 ((
uöt32_t
)0x00000010Ë

	)

121 
	#FLASH_WRPrŸ_Pages20to23
 ((
uöt32_t
)0x00000020Ë

	)

122 
	#FLASH_WRPrŸ_Pages24to27
 ((
uöt32_t
)0x00000040Ë

	)

123 
	#FLASH_WRPrŸ_Pages28to31
 ((
uöt32_t
)0x00000080Ë

	)

126 
	#FLASH_WRPrŸ_Pages32to35
 ((
uöt32_t
)0x00000100Ë

	)

127 
	#FLASH_WRPrŸ_Pages36to39
 ((
uöt32_t
)0x00000200Ë

	)

128 
	#FLASH_WRPrŸ_Pages40to43
 ((
uöt32_t
)0x00000400Ë

	)

129 
	#FLASH_WRPrŸ_Pages44to47
 ((
uöt32_t
)0x00000800Ë

	)

130 
	#FLASH_WRPrŸ_Pages48to51
 ((
uöt32_t
)0x00001000Ë

	)

131 
	#FLASH_WRPrŸ_Pages52to55
 ((
uöt32_t
)0x00002000Ë

	)

132 
	#FLASH_WRPrŸ_Pages56to59
 ((
uöt32_t
)0x00004000Ë

	)

133 
	#FLASH_WRPrŸ_Pages60to63
 ((
uöt32_t
)0x00008000Ë

	)

134 
	#FLASH_WRPrŸ_Pages64to67
 ((
uöt32_t
)0x00010000Ë

	)

135 
	#FLASH_WRPrŸ_Pages68to71
 ((
uöt32_t
)0x00020000Ë

	)

136 
	#FLASH_WRPrŸ_Pages72to75
 ((
uöt32_t
)0x00040000Ë

	)

137 
	#FLASH_WRPrŸ_Pages76to79
 ((
uöt32_t
)0x00080000Ë

	)

138 
	#FLASH_WRPrŸ_Pages80to83
 ((
uöt32_t
)0x00100000Ë

	)

139 
	#FLASH_WRPrŸ_Pages84to87
 ((
uöt32_t
)0x00200000Ë

	)

140 
	#FLASH_WRPrŸ_Pages88to91
 ((
uöt32_t
)0x00400000Ë

	)

141 
	#FLASH_WRPrŸ_Pages92to95
 ((
uöt32_t
)0x00800000Ë

	)

142 
	#FLASH_WRPrŸ_Pages96to99
 ((
uöt32_t
)0x01000000Ë

	)

143 
	#FLASH_WRPrŸ_Pages100to103
 ((
uöt32_t
)0x02000000Ë

	)

144 
	#FLASH_WRPrŸ_Pages104to107
 ((
uöt32_t
)0x04000000Ë

	)

145 
	#FLASH_WRPrŸ_Pages108to111
 ((
uöt32_t
)0x08000000Ë

	)

146 
	#FLASH_WRPrŸ_Pages112to115
 ((
uöt32_t
)0x10000000Ë

	)

147 
	#FLASH_WRPrŸ_Pages116to119
 ((
uöt32_t
)0x20000000Ë

	)

148 
	#FLASH_WRPrŸ_Pages120to123
 ((
uöt32_t
)0x40000000Ë

	)

149 
	#FLASH_WRPrŸ_Pages124to127
 ((
uöt32_t
)0x80000000Ë

	)

152 
	#FLASH_WRPrŸ_Pages0to1
 ((
uöt32_t
)0x00000001Ë

	)

154 
	#FLASH_WRPrŸ_Pages2to3
 ((
uöt32_t
)0x00000002Ë

	)

156 
	#FLASH_WRPrŸ_Pages4to5
 ((
uöt32_t
)0x00000004Ë

	)

158 
	#FLASH_WRPrŸ_Pages6to7
 ((
uöt32_t
)0x00000008Ë

	)

160 
	#FLASH_WRPrŸ_Pages8to9
 ((
uöt32_t
)0x00000010Ë

	)

162 
	#FLASH_WRPrŸ_Pages10to11
 ((
uöt32_t
)0x00000020Ë

	)

164 
	#FLASH_WRPrŸ_Pages12to13
 ((
uöt32_t
)0x00000040Ë

	)

166 
	#FLASH_WRPrŸ_Pages14to15
 ((
uöt32_t
)0x00000080Ë

	)

168 
	#FLASH_WRPrŸ_Pages16to17
 ((
uöt32_t
)0x00000100Ë

	)

170 
	#FLASH_WRPrŸ_Pages18to19
 ((
uöt32_t
)0x00000200Ë

	)

172 
	#FLASH_WRPrŸ_Pages20to21
 ((
uöt32_t
)0x00000400Ë

	)

174 
	#FLASH_WRPrŸ_Pages22to23
 ((
uöt32_t
)0x00000800Ë

	)

176 
	#FLASH_WRPrŸ_Pages24to25
 ((
uöt32_t
)0x00001000Ë

	)

178 
	#FLASH_WRPrŸ_Pages26to27
 ((
uöt32_t
)0x00002000Ë

	)

180 
	#FLASH_WRPrŸ_Pages28to29
 ((
uöt32_t
)0x00004000Ë

	)

182 
	#FLASH_WRPrŸ_Pages30to31
 ((
uöt32_t
)0x00008000Ë

	)

184 
	#FLASH_WRPrŸ_Pages32to33
 ((
uöt32_t
)0x00010000Ë

	)

186 
	#FLASH_WRPrŸ_Pages34to35
 ((
uöt32_t
)0x00020000Ë

	)

188 
	#FLASH_WRPrŸ_Pages36to37
 ((
uöt32_t
)0x00040000Ë

	)

190 
	#FLASH_WRPrŸ_Pages38to39
 ((
uöt32_t
)0x00080000Ë

	)

192 
	#FLASH_WRPrŸ_Pages40to41
 ((
uöt32_t
)0x00100000Ë

	)

194 
	#FLASH_WRPrŸ_Pages42to43
 ((
uöt32_t
)0x00200000Ë

	)

196 
	#FLASH_WRPrŸ_Pages44to45
 ((
uöt32_t
)0x00400000Ë

	)

198 
	#FLASH_WRPrŸ_Pages46to47
 ((
uöt32_t
)0x00800000Ë

	)

200 
	#FLASH_WRPrŸ_Pages48to49
 ((
uöt32_t
)0x01000000Ë

	)

202 
	#FLASH_WRPrŸ_Pages50to51
 ((
uöt32_t
)0x02000000Ë

	)

204 
	#FLASH_WRPrŸ_Pages52to53
 ((
uöt32_t
)0x04000000Ë

	)

206 
	#FLASH_WRPrŸ_Pages54to55
 ((
uöt32_t
)0x08000000Ë

	)

208 
	#FLASH_WRPrŸ_Pages56to57
 ((
uöt32_t
)0x10000000Ë

	)

210 
	#FLASH_WRPrŸ_Pages58to59
 ((
uöt32_t
)0x20000000Ë

	)

212 
	#FLASH_WRPrŸ_Pages60to61
 ((
uöt32_t
)0x40000000Ë

	)

214 
	#FLASH_WRPrŸ_Pages62to127
 ((
uöt32_t
)0x80000000Ë

	)

215 
	#FLASH_WRPrŸ_Pages62to255
 ((
uöt32_t
)0x80000000Ë

	)

216 
	#FLASH_WRPrŸ_Pages62to511
 ((
uöt32_t
)0x80000000Ë

	)

218 
	#FLASH_WRPrŸ_AŒPages
 ((
uöt32_t
)0xFFFFFFFFË

	)

220 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
Ë(((PAGEË!0x00000000))

	)

222 
	#IS_FLASH_ADDRESS
(
ADDRESS
Ë(((ADDRESSË>0x08000000Ë&& ((ADDRESSË< 0x080FFFFF))

	)

224 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=0x1FFFF804Ë|| ((ADDRESSË=0x1FFFF806))

	)

234 
	#OB_IWDG_SW
 ((
uöt16_t
)0x0001Ë

	)

235 
	#OB_IWDG_HW
 ((
uöt16_t
)0x0000Ë

	)

236 
	#IS_OB_IWDG_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_IWDG_SW
Ë|| ((SOURCEË=
OB_IWDG_HW
))

	)

246 
	#OB_STOP_NoRST
 ((
uöt16_t
)0x0002Ë

	)

247 
	#OB_STOP_RST
 ((
uöt16_t
)0x0000Ë

	)

248 
	#IS_OB_STOP_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STOP_NoRST
Ë|| ((SOURCEË=
OB_STOP_RST
))

	)

258 
	#OB_STDBY_NoRST
 ((
uöt16_t
)0x0004Ë

	)

259 
	#OB_STDBY_RST
 ((
uöt16_t
)0x0000Ë

	)

260 
	#IS_OB_STDBY_SOURCE
(
SOURCE
Ë(((SOURCEË=
OB_STDBY_NoRST
Ë|| ((SOURCEË=
OB_STDBY_RST
))

	)

262 #ifde‡
STM32F10X_XL


269 
	#FLASH_BOOT_B™k1
 ((
uöt16_t
)0x0000Ë

	)

271 
	#FLASH_BOOT_B™k2
 ((
uöt16_t
)0x0001Ë

	)

274 
	#IS_FLASH_BOOT
(
BOOT
Ë(((BOOTË=
FLASH_BOOT_B™k1
Ë|| ((BOOTË=
FLASH_BOOT_B™k2
))

	)

282 #ifde‡
STM32F10X_XL


283 
	#FLASH_IT_BANK2_ERROR
 ((
uöt32_t
)0x80000400Ë

	)

284 
	#FLASH_IT_BANK2_EOP
 ((
uöt32_t
)0x80001000Ë

	)

286 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

287 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

289 
	#FLASH_IT_ERROR
 ((
uöt32_t
)0x00000400Ë

	)

290 
	#FLASH_IT_EOP
 ((
uöt32_t
)0x00001000Ë

	)

291 
	#IS_FLASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0x7FFFEBFFË=0x00000000Ë&& (((ITË!0x00000000)))

	)

293 
	#FLASH_IT_ERROR
 ((
uöt32_t
)0x00000400Ë

	)

294 
	#FLASH_IT_EOP
 ((
uöt32_t
)0x00001000Ë

	)

295 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

296 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

298 
	#IS_FLASH_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFEBFFË=0x00000000Ë&& (((ITË!0x00000000)))

	)

308 #ifde‡
STM32F10X_XL


309 
	#FLASH_FLAG_BANK2_BSY
 ((
uöt32_t
)0x80000001Ë

	)

310 
	#FLASH_FLAG_BANK2_EOP
 ((
uöt32_t
)0x80000020Ë

	)

311 
	#FLASH_FLAG_BANK2_PGERR
 ((
uöt32_t
)0x80000004Ë

	)

312 
	#FLASH_FLAG_BANK2_WRPRTERR
 ((
uöt32_t
)0x80000010Ë

	)

314 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

315 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

316 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

317 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

319 
	#FLASH_FLAG_BSY
 ((
uöt32_t
)0x00000001Ë

	)

320 
	#FLASH_FLAG_EOP
 ((
uöt32_t
)0x00000020Ë

	)

321 
	#FLASH_FLAG_PGERR
 ((
uöt32_t
)0x00000004Ë

	)

322 
	#FLASH_FLAG_WRPRTERR
 ((
uöt32_t
)0x00000010Ë

	)

323 
	#FLASH_FLAG_OPTERR
 ((
uöt32_t
)0x00000001Ë

	)

325 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0x7FFFFFCAË=0x00000000Ë&& ((FLAGË!0x00000000))

	)

326 
	#IS_FLASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
FLASH_FLAG_BSY
Ë|| ((FLAGË=
FLASH_FLAG_EOP
) || \

327 ((
FLAG
Ë=
FLASH_FLAG_PGERR
Ë|| ((FLAGË=
FLASH_FLAG_WRPRTERR
) || \

328 ((
FLAG
Ë=
FLASH_FLAG_OPTERR
)|| \

329 ((
FLAG
Ë=
FLASH_FLAG_BANK1_BSY
Ë|| ((FLAGË=
FLASH_FLAG_BANK1_EOP
) || \

330 ((
FLAG
Ë=
FLASH_FLAG_BANK1_PGERR
Ë|| ((FLAGË=
FLASH_FLAG_BANK1_WRPRTERR
) || \

331 ((
FLAG
Ë=
FLASH_FLAG_BANK2_BSY
Ë|| ((FLAGË=
FLASH_FLAG_BANK2_EOP
) || \

332 ((
FLAG
Ë=
FLASH_FLAG_BANK2_PGERR
Ë|| ((FLAGË=
FLASH_FLAG_BANK2_WRPRTERR
))

	)

334 
	#FLASH_FLAG_BSY
 ((
uöt32_t
)0x00000001Ë

	)

335 
	#FLASH_FLAG_EOP
 ((
uöt32_t
)0x00000020Ë

	)

336 
	#FLASH_FLAG_PGERR
 ((
uöt32_t
)0x00000004Ë

	)

337 
	#FLASH_FLAG_WRPRTERR
 ((
uöt32_t
)0x00000010Ë

	)

338 
	#FLASH_FLAG_OPTERR
 ((
uöt32_t
)0x00000001Ë

	)

340 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

341 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

342 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

343 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

345 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFCAË=0x00000000Ë&& ((FLAGË!0x00000000))

	)

346 
	#IS_FLASH_GET_FLAG
(
FLAG
Ë(((FLAGË=
FLASH_FLAG_BSY
Ë|| ((FLAGË=
FLASH_FLAG_EOP
) || \

347 ((
FLAG
Ë=
FLASH_FLAG_PGERR
Ë|| ((FLAGË=
FLASH_FLAG_WRPRTERR
) || \

348 ((
FLAG
Ë=
FLASH_FLAG_BANK1_BSY
Ë|| ((FLAGË=
FLASH_FLAG_BANK1_EOP
) || \

349 ((
FLAG
Ë=
FLASH_FLAG_BANK1_PGERR
Ë|| ((FLAGË=
FLASH_FLAG_BANK1_WRPRTERR
) || \

350 ((
FLAG
Ë=
FLASH_FLAG_OPTERR
))

	)

374 
FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
);

375 
FLASH_HÆfCy˛eAc˚ssCmd
(
uöt32_t
 
FLASH_HÆfCy˛eAc˚ss
);

376 
FLASH_Pª„tchBuf„rCmd
(
uöt32_t
 
FLASH_Pª„tchBuf„r
);

377 
FLASH_U∆ock
();

378 
FLASH_Lock
();

379 
FLASH_Sètus
 
FLASH_Eø£Page
(
uöt32_t
 
Page_Addªss
);

380 
FLASH_Sètus
 
FLASH_Eø£AŒPages
();

381 
FLASH_Sètus
 
FLASH_Eø£O±i⁄Byãs
();

382 
FLASH_Sètus
 
FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
);

383 
FLASH_Sètus
 
FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
);

384 
FLASH_Sètus
 
FLASH_ProgømO±i⁄ByãD©a
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
);

385 
FLASH_Sètus
 
FLASH_E«bÀWrôePrŸe˘i⁄
(
uöt32_t
 
FLASH_Pages
);

386 
FLASH_Sètus
 
FLASH_RódOutPrŸe˘i⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
);

387 
FLASH_Sètus
 
FLASH_U£rO±i⁄ByãC⁄fig
(
uöt16_t
 
OB_IWDG
, uöt16_à
OB_STOP
, uöt16_à
OB_STDBY
);

388 
uöt32_t
 
FLASH_GëU£rO±i⁄Byã
();

389 
uöt32_t
 
FLASH_GëWrôePrŸe˘i⁄O±i⁄Byã
();

390 
FœgSètus
 
FLASH_GëRódOutPrŸe˘i⁄Sètus
();

391 
FœgSètus
 
FLASH_GëPª„tchBuf„rSètus
();

392 
FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

393 
FœgSètus
 
FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
);

394 
FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
);

395 
FLASH_Sètus
 
FLASH_GëSètus
();

396 
FLASH_Sètus
 
FLASH_WaôF‹La°O≥øti⁄
(
uöt32_t
 
Timeout
);

399 
FLASH_U∆ockB™k1
();

400 
FLASH_LockB™k1
();

401 
FLASH_Sètus
 
FLASH_Eø£AŒB™k1Pages
();

402 
FLASH_Sètus
 
FLASH_GëB™k1Sètus
();

403 
FLASH_Sètus
 
FLASH_WaôF‹La°B™k1O≥øti⁄
(
uöt32_t
 
Timeout
);

405 #ifde‡
STM32F10X_XL


407 
FLASH_U∆ockB™k2
();

408 
FLASH_LockB™k2
();

409 
FLASH_Sètus
 
FLASH_Eø£AŒB™k2Pages
();

410 
FLASH_Sètus
 
FLASH_GëB™k2Sètus
();

411 
FLASH_Sètus
 
FLASH_WaôF‹La°B™k2O≥øti⁄
(
uöt32_t
 
Timeout
);

412 
FLASH_Sètus
 
FLASH_BoŸC⁄fig
(
uöt16_t
 
FLASH_BOOT
);

415 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_fsmc.h

30 #i‚de‡
__STM32F10x_FSMC_H


31 
	#__STM32F10x_FSMC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt32_t
 
FSMC_AddªssSëupTime
;

63 
uöt32_t
 
FSMC_AddªssHﬁdTime
;

68 
uöt32_t
 
FSMC_D©aSëupTime
;

73 
uöt32_t
 
FSMC_BusTu∫AroundDuøti⁄
;

78 
uöt32_t
 
FSMC_CLKDivisi⁄
;

82 
uöt32_t
 
FSMC_D©aL©ícy
;

90 
uöt32_t
 
FSMC_Ac˚ssMode
;

92 }
	tFSMC_NORSRAMTimögInôTy≥Def
;

100 
uöt32_t
 
FSMC_B™k
;

103 
uöt32_t
 
FSMC_D©aAddªssMux
;

107 
uöt32_t
 
FSMC_Mem‹yTy≥
;

111 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

114 
uöt32_t
 
FSMC_Bur°Ac˚ssMode
;

118 
uöt32_t
 
FSMC_Asynchr⁄ousWaô
;

122 
uöt32_t
 
FSMC_WaôSig«lPﬁ¨ôy
;

126 
uöt32_t
 
FSMC_WøpMode
;

130 
uöt32_t
 
FSMC_WaôSig«lA˘ive
;

135 
uöt32_t
 
FSMC_WrôeO≥øti⁄
;

138 
uöt32_t
 
FSMC_WaôSig«l
;

142 
uöt32_t
 
FSMC_ExãndedMode
;

145 
uöt32_t
 
FSMC_WrôeBur°
;

148 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_RódWrôeTimögSåu˘
;

150 
FSMC_NORSRAMTimögInôTy≥Def
* 
FSMC_WrôeTimögSåu˘
;

151 }
	tFSMC_NORSRAMInôTy≥Def
;

159 
uöt32_t
 
FSMC_SëupTime
;

165 
uöt32_t
 
FSMC_WaôSëupTime
;

171 
uöt32_t
 
FSMC_HﬁdSëupTime
;

178 
uöt32_t
 
FSMC_HiZSëupTime
;

183 }
	tFSMC_NAND_PCCARDTimögInôTy≥Def
;

191 
uöt32_t
 
FSMC_B™k
;

194 
uöt32_t
 
FSMC_Waô„©uª
;

197 
uöt32_t
 
FSMC_Mem‹yD©aWidth
;

200 
uöt32_t
 
FSMC_ECC
;

203 
uöt32_t
 
FSMC_ECCPageSize
;

206 
uöt32_t
 
FSMC_TCLRSëupTime
;

210 
uöt32_t
 
FSMC_TARSëupTime
;

214 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

216 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

217 }
	tFSMC_NANDInôTy≥Def
;

225 
uöt32_t
 
FSMC_Waô„©uª
;

228 
uöt32_t
 
FSMC_TCLRSëupTime
;

232 
uöt32_t
 
FSMC_TARSëupTime
;

237 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_Comm⁄S∑˚TimögSåu˘
;

239 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_AâribuãS∑˚TimögSåu˘
;

241 
FSMC_NAND_PCCARDTimögInôTy≥Def
* 
FSMC_IOS∑˚TimögSåu˘
;

242 }
	tFSMC_PCCARDInôTy≥Def
;

255 
	#FSMC_B™k1_NORSRAM1
 ((
uöt32_t
)0x00000000)

	)

256 
	#FSMC_B™k1_NORSRAM2
 ((
uöt32_t
)0x00000002)

	)

257 
	#FSMC_B™k1_NORSRAM3
 ((
uöt32_t
)0x00000004)

	)

258 
	#FSMC_B™k1_NORSRAM4
 ((
uöt32_t
)0x00000006)

	)

266 
	#FSMC_B™k2_NAND
 ((
uöt32_t
)0x00000010)

	)

267 
	#FSMC_B™k3_NAND
 ((
uöt32_t
)0x00000100)

	)

275 
	#FSMC_B™k4_PCCARD
 ((
uöt32_t
)0x00001000)

	)

280 
	#IS_FSMC_NORSRAM_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k1_NORSRAM1
) || \

281 ((
BANK
Ë=
FSMC_B™k1_NORSRAM2
) || \

282 ((
BANK
Ë=
FSMC_B™k1_NORSRAM3
) || \

283 ((
BANK
Ë=
FSMC_B™k1_NORSRAM4
))

	)

285 
	#IS_FSMC_NAND_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

286 ((
BANK
Ë=
FSMC_B™k3_NAND
))

	)

288 
	#IS_FSMC_GETFLAG_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

289 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

290 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

	)

292 
	#IS_FSMC_IT_BANK
(
BANK
Ë(((BANKË=
FSMC_B™k2_NAND
) || \

293 ((
BANK
Ë=
FSMC_B™k3_NAND
) || \

294 ((
BANK
Ë=
FSMC_B™k4_PCCARD
))

	)

304 
	#FSMC_D©aAddªssMux_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

305 
	#FSMC_D©aAddªssMux_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

306 
	#IS_FSMC_MUX
(
MUX
Ë(((MUXË=
FSMC_D©aAddªssMux_DißbÀ
) || \

307 ((
MUX
Ë=
FSMC_D©aAddªssMux_E«bÀ
))

	)

317 
	#FSMC_Mem‹yTy≥_SRAM
 ((
uöt32_t
)0x00000000)

	)

318 
	#FSMC_Mem‹yTy≥_PSRAM
 ((
uöt32_t
)0x00000004)

	)

319 
	#FSMC_Mem‹yTy≥_NOR
 ((
uöt32_t
)0x00000008)

	)

320 
	#IS_FSMC_MEMORY
(
MEMORY
Ë(((MEMORYË=
FSMC_Mem‹yTy≥_SRAM
) || \

321 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_PSRAM
)|| \

322 ((
MEMORY
Ë=
FSMC_Mem‹yTy≥_NOR
))

	)

332 
	#FSMC_Mem‹yD©aWidth_8b
 ((
uöt32_t
)0x00000000)

	)

333 
	#FSMC_Mem‹yD©aWidth_16b
 ((
uöt32_t
)0x00000010)

	)

334 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
Ë(((WIDTHË=
FSMC_Mem‹yD©aWidth_8b
) || \

335 ((
WIDTH
Ë=
FSMC_Mem‹yD©aWidth_16b
))

	)

345 
	#FSMC_Bur°Ac˚ssMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

346 
	#FSMC_Bur°Ac˚ssMode_E«bÀ
 ((
uöt32_t
)0x00000100)

	)

347 
	#IS_FSMC_BURSTMODE
(
STATE
Ë(((STATEË=
FSMC_Bur°Ac˚ssMode_DißbÀ
) || \

348 ((
STATE
Ë=
FSMC_Bur°Ac˚ssMode_E«bÀ
))

	)

356 
	#FSMC_Asynchr⁄ousWaô_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

357 
	#FSMC_Asynchr⁄ousWaô_E«bÀ
 ((
uöt32_t
)0x00008000)

	)

358 
	#IS_FSMC_ASYNWAIT
(
STATE
Ë(((STATEË=
FSMC_Asynchr⁄ousWaô_DißbÀ
) || \

359 ((
STATE
Ë=
FSMC_Asynchr⁄ousWaô_E«bÀ
))

	)

369 
	#FSMC_WaôSig«lPﬁ¨ôy_Low
 ((
uöt32_t
)0x00000000)

	)

370 
	#FSMC_WaôSig«lPﬁ¨ôy_High
 ((
uöt32_t
)0x00000200)

	)

371 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
Ë(((POLARITYË=
FSMC_WaôSig«lPﬁ¨ôy_Low
) || \

372 ((
POLARITY
Ë=
FSMC_WaôSig«lPﬁ¨ôy_High
))

	)

382 
	#FSMC_WøpMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

383 
	#FSMC_WøpMode_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

384 
	#IS_FSMC_WRAP_MODE
(
MODE
Ë(((MODEË=
FSMC_WøpMode_DißbÀ
) || \

385 ((
MODE
Ë=
FSMC_WøpMode_E«bÀ
))

	)

395 
	#FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
 ((
uöt32_t
)0x00000000)

	)

396 
	#FSMC_WaôSig«lA˘ive_DurögWaôSèã
 ((
uöt32_t
)0x00000800)

	)

397 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
Ë(((ACTIVEË=
FSMC_WaôSig«lA˘ive_Bef‹eWaôSèã
) || \

398 ((
ACTIVE
Ë=
FSMC_WaôSig«lA˘ive_DurögWaôSèã
))

	)

408 
	#FSMC_WrôeO≥øti⁄_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

409 
	#FSMC_WrôeO≥øti⁄_E«bÀ
 ((
uöt32_t
)0x00001000)

	)

410 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
Ë(((OPERATIONË=
FSMC_WrôeO≥øti⁄_DißbÀ
) || \

411 ((
OPERATION
Ë=
FSMC_WrôeO≥øti⁄_E«bÀ
))

	)

421 
	#FSMC_WaôSig«l_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

422 
	#FSMC_WaôSig«l_E«bÀ
 ((
uöt32_t
)0x00002000)

	)

423 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
Ë(((SIGNALË=
FSMC_WaôSig«l_DißbÀ
) || \

424 ((
SIGNAL
Ë=
FSMC_WaôSig«l_E«bÀ
))

	)

433 
	#FSMC_ExãndedMode_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

434 
	#FSMC_ExãndedMode_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

436 
	#IS_FSMC_EXTENDED_MODE
(
MODE
Ë(((MODEË=
FSMC_ExãndedMode_DißbÀ
) || \

437 ((
MODE
Ë=
FSMC_ExãndedMode_E«bÀ
))

	)

447 
	#FSMC_WrôeBur°_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

448 
	#FSMC_WrôeBur°_E«bÀ
 ((
uöt32_t
)0x00080000)

	)

449 
	#IS_FSMC_WRITE_BURST
(
BURST
Ë(((BURSTË=
FSMC_WrôeBur°_DißbÀ
) || \

450 ((
BURST
Ë=
FSMC_WrôeBur°_E«bÀ
))

	)

459 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
Ë((TIMEË<0xF)

	)

469 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
Ë((TIMEË<0xF)

	)

479 
	#IS_FSMC_DATASETUP_TIME
(
TIME
Ë(((TIMEË> 0Ë&& ((TIMEË<0xFF))

	)

489 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
Ë((TIMEË<0xF)

	)

499 
	#IS_FSMC_CLK_DIV
(
DIV
Ë((DIVË<0xF)

	)

509 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
Ë((LATENCYË<0xF)

	)

519 
	#FSMC_Ac˚ssMode_A
 ((
uöt32_t
)0x00000000)

	)

520 
	#FSMC_Ac˚ssMode_B
 ((
uöt32_t
)0x10000000)

	)

521 
	#FSMC_Ac˚ssMode_C
 ((
uöt32_t
)0x20000000)

	)

522 
	#FSMC_Ac˚ssMode_D
 ((
uöt32_t
)0x30000000)

	)

523 
	#IS_FSMC_ACCESS_MODE
(
MODE
Ë(((MODEË=
FSMC_Ac˚ssMode_A
) || \

524 ((
MODE
Ë=
FSMC_Ac˚ssMode_B
) || \

525 ((
MODE
Ë=
FSMC_Ac˚ssMode_C
) || \

526 ((
MODE
Ë=
FSMC_Ac˚ssMode_D
))

	)

544 
	#FSMC_Waô„©uª_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

545 
	#FSMC_Waô„©uª_E«bÀ
 ((
uöt32_t
)0x00000002)

	)

546 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
Ë(((FEATUREË=
FSMC_Waô„©uª_DißbÀ
) || \

547 ((
FEATURE
Ë=
FSMC_Waô„©uª_E«bÀ
))

	)

558 
	#FSMC_ECC_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

559 
	#FSMC_ECC_E«bÀ
 ((
uöt32_t
)0x00000040)

	)

560 
	#IS_FSMC_ECC_STATE
(
STATE
Ë(((STATEË=
FSMC_ECC_DißbÀ
) || \

561 ((
STATE
Ë=
FSMC_ECC_E«bÀ
))

	)

571 
	#FSMC_ECCPageSize_256Byãs
 ((
uöt32_t
)0x00000000)

	)

572 
	#FSMC_ECCPageSize_512Byãs
 ((
uöt32_t
)0x00020000)

	)

573 
	#FSMC_ECCPageSize_1024Byãs
 ((
uöt32_t
)0x00040000)

	)

574 
	#FSMC_ECCPageSize_2048Byãs
 ((
uöt32_t
)0x00060000)

	)

575 
	#FSMC_ECCPageSize_4096Byãs
 ((
uöt32_t
)0x00080000)

	)

576 
	#FSMC_ECCPageSize_8192Byãs
 ((
uöt32_t
)0x000A0000)

	)

577 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
Ë(((SIZEË=
FSMC_ECCPageSize_256Byãs
) || \

578 ((
SIZE
Ë=
FSMC_ECCPageSize_512Byãs
) || \

579 ((
SIZE
Ë=
FSMC_ECCPageSize_1024Byãs
) || \

580 ((
SIZE
Ë=
FSMC_ECCPageSize_2048Byãs
) || \

581 ((
SIZE
Ë=
FSMC_ECCPageSize_4096Byãs
) || \

582 ((
SIZE
Ë=
FSMC_ECCPageSize_8192Byãs
))

	)

592 
	#IS_FSMC_TCLR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

602 
	#IS_FSMC_TAR_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

612 
	#IS_FSMC_SETUP_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

622 
	#IS_FSMC_WAIT_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

632 
	#IS_FSMC_HOLD_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

642 
	#IS_FSMC_HIZ_TIME
(
TIME
Ë((TIMEË<0xFF)

	)

652 
	#FSMC_IT_RisögEdge
 ((
uöt32_t
)0x00000008)

	)

653 
	#FSMC_IT_Levñ
 ((
uöt32_t
)0x00000010)

	)

654 
	#FSMC_IT_FÆlögEdge
 ((
uöt32_t
)0x00000020)

	)

655 
	#IS_FSMC_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFFFFFFC7Ë=0x00000000Ë&& ((ITË!0x00000000))

	)

656 
	#IS_FSMC_GET_IT
(
IT
Ë(((ITË=
FSMC_IT_RisögEdge
) || \

657 ((
IT
Ë=
FSMC_IT_Levñ
) || \

658 ((
IT
Ë=
FSMC_IT_FÆlögEdge
))

	)

667 
	#FSMC_FLAG_RisögEdge
 ((
uöt32_t
)0x00000001)

	)

668 
	#FSMC_FLAG_Levñ
 ((
uöt32_t
)0x00000002)

	)

669 
	#FSMC_FLAG_FÆlögEdge
 ((
uöt32_t
)0x00000004)

	)

670 
	#FSMC_FLAG_FEMPT
 ((
uöt32_t
)0x00000040)

	)

671 
	#IS_FSMC_GET_FLAG
(
FLAG
Ë(((FLAGË=
FSMC_FLAG_RisögEdge
) || \

672 ((
FLAG
Ë=
FSMC_FLAG_Levñ
) || \

673 ((
FLAG
Ë=
FSMC_FLAG_FÆlögEdge
) || \

674 ((
FLAG
Ë=
FSMC_FLAG_FEMPT
))

	)

676 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFFFFFFF8Ë=0x00000000Ë&& ((FLAGË!0x00000000))

	)

702 
FSMC_NORSRAMDeInô
(
uöt32_t
 
FSMC_B™k
);

703 
FSMC_NANDDeInô
(
uöt32_t
 
FSMC_B™k
);

704 
FSMC_PCCARDDeInô
();

705 
FSMC_NORSRAMInô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

706 
FSMC_NANDInô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

707 
FSMC_PCCARDInô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

708 
FSMC_NORSRAMSåu˘Inô
(
FSMC_NORSRAMInôTy≥Def
* 
FSMC_NORSRAMInôSåu˘
);

709 
FSMC_NANDSåu˘Inô
(
FSMC_NANDInôTy≥Def
* 
FSMC_NANDInôSåu˘
);

710 
FSMC_PCCARDSåu˘Inô
(
FSMC_PCCARDInôTy≥Def
* 
FSMC_PCCARDInôSåu˘
);

711 
FSMC_NORSRAMCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

712 
FSMC_NANDCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

713 
FSMC_PCCARDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

714 
FSMC_NANDECCCmd
(
uöt32_t
 
FSMC_B™k
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

715 
uöt32_t
 
FSMC_GëECC
(uöt32_à
FSMC_B™k
);

716 
FSMC_ITC⁄fig
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

717 
FœgSètus
 
FSMC_GëFœgSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

718 
FSMC_CÀ¨Fœg
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_FLAG
);

719 
ITSètus
 
FSMC_GëITSètus
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

720 
FSMC_CÀ¨ITPídögBô
(
uöt32_t
 
FSMC_B™k
, uöt32_à
FSMC_IT
);

722 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_gpio.h

30 #i‚de‡
__STM32F10x_GPIO_H


31 
	#__STM32F10x_GPIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

52 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
GPIOA
) || \

53 ((
PERIPH
Ë=
GPIOB
) || \

54 ((
PERIPH
Ë=
GPIOC
) || \

55 ((
PERIPH
Ë=
GPIOD
) || \

56 ((
PERIPH
Ë=
GPIOE
) || \

57 ((
PERIPH
Ë=
GPIOF
) || \

58 ((
PERIPH
Ë=
GPIOG
))

	)

66 
GPIO_S≥ed_10MHz
 = 1,

67 
GPIO_S≥ed_2MHz
,

68 
GPIO_S≥ed_50MHz


69 }
	tGPIOS≥ed_Ty≥Def
;

70 
	#IS_GPIO_SPEED
(
SPEED
Ë(((SPEEDË=
GPIO_S≥ed_10MHz
Ë|| ((SPEEDË=
GPIO_S≥ed_2MHz
) || \

71 ((
SPEED
Ë=
GPIO_S≥ed_50MHz
))

	)

78 { 
GPIO_Mode_AIN
 = 0x0,

79 
GPIO_Mode_IN_FLOATING
 = 0x04,

80 
GPIO_Mode_IPD
 = 0x28,

81 
GPIO_Mode_IPU
 = 0x48,

82 
GPIO_Mode_Out_OD
 = 0x14,

83 
GPIO_Mode_Out_PP
 = 0x10,

84 
GPIO_Mode_AF_OD
 = 0x1C,

85 
GPIO_Mode_AF_PP
 = 0x18

86 }
	tGPIOMode_Ty≥Def
;

88 
	#IS_GPIO_MODE
(
MODE
Ë(((MODEË=
GPIO_Mode_AIN
Ë|| ((MODEË=
GPIO_Mode_IN_FLOATING
) || \

89 ((
MODE
Ë=
GPIO_Mode_IPD
Ë|| ((MODEË=
GPIO_Mode_IPU
) || \

90 ((
MODE
Ë=
GPIO_Mode_Out_OD
Ë|| ((MODEË=
GPIO_Mode_Out_PP
) || \

91 ((
MODE
Ë=
GPIO_Mode_AF_OD
Ë|| ((MODEË=
GPIO_Mode_AF_PP
))

	)

99 
uöt16_t
 
GPIO_Pö
;

102 
GPIOS≥ed_Ty≥Def
 
GPIO_S≥ed
;

105 
GPIOMode_Ty≥Def
 
GPIO_Mode
;

107 }
	tGPIO_InôTy≥Def
;

115 { 
Bô_RESET
 = 0,

116 
Bô_SET


117 }
	tBôA˘i⁄
;

119 
	#IS_GPIO_BIT_ACTION
(
ACTION
Ë(((ACTIONË=
Bô_RESET
Ë|| ((ACTIONË=
Bô_SET
))

	)

133 
	#GPIO_Pö_0
 ((
uöt16_t
)0x0001Ë

	)

134 
	#GPIO_Pö_1
 ((
uöt16_t
)0x0002Ë

	)

135 
	#GPIO_Pö_2
 ((
uöt16_t
)0x0004Ë

	)

136 
	#GPIO_Pö_3
 ((
uöt16_t
)0x0008Ë

	)

137 
	#GPIO_Pö_4
 ((
uöt16_t
)0x0010Ë

	)

138 
	#GPIO_Pö_5
 ((
uöt16_t
)0x0020Ë

	)

139 
	#GPIO_Pö_6
 ((
uöt16_t
)0x0040Ë

	)

140 
	#GPIO_Pö_7
 ((
uöt16_t
)0x0080Ë

	)

141 
	#GPIO_Pö_8
 ((
uöt16_t
)0x0100Ë

	)

142 
	#GPIO_Pö_9
 ((
uöt16_t
)0x0200Ë

	)

143 
	#GPIO_Pö_10
 ((
uöt16_t
)0x0400Ë

	)

144 
	#GPIO_Pö_11
 ((
uöt16_t
)0x0800Ë

	)

145 
	#GPIO_Pö_12
 ((
uöt16_t
)0x1000Ë

	)

146 
	#GPIO_Pö_13
 ((
uöt16_t
)0x2000Ë

	)

147 
	#GPIO_Pö_14
 ((
uöt16_t
)0x4000Ë

	)

148 
	#GPIO_Pö_15
 ((
uöt16_t
)0x8000Ë

	)

149 
	#GPIO_Pö_AŒ
 ((
uöt16_t
)0xFFFFË

	)

151 
	#IS_GPIO_PIN
(
PIN
Ë((((PINË& (
uöt16_t
)0x00Ë=0x00Ë&& ((PINË!(uöt16_t)0x00))

	)

153 
	#IS_GET_GPIO_PIN
(
PIN
Ë(((PINË=
GPIO_Pö_0
) || \

154 ((
PIN
Ë=
GPIO_Pö_1
) || \

155 ((
PIN
Ë=
GPIO_Pö_2
) || \

156 ((
PIN
Ë=
GPIO_Pö_3
) || \

157 ((
PIN
Ë=
GPIO_Pö_4
) || \

158 ((
PIN
Ë=
GPIO_Pö_5
) || \

159 ((
PIN
Ë=
GPIO_Pö_6
) || \

160 ((
PIN
Ë=
GPIO_Pö_7
) || \

161 ((
PIN
Ë=
GPIO_Pö_8
) || \

162 ((
PIN
Ë=
GPIO_Pö_9
) || \

163 ((
PIN
Ë=
GPIO_Pö_10
) || \

164 ((
PIN
Ë=
GPIO_Pö_11
) || \

165 ((
PIN
Ë=
GPIO_Pö_12
) || \

166 ((
PIN
Ë=
GPIO_Pö_13
) || \

167 ((
PIN
Ë=
GPIO_Pö_14
) || \

168 ((
PIN
Ë=
GPIO_Pö_15
))

	)

178 
	#GPIO_Rem≠_SPI1
 ((
uöt32_t
)0x00000001Ë

	)

179 
	#GPIO_Rem≠_I2C1
 ((
uöt32_t
)0x00000002Ë

	)

180 
	#GPIO_Rem≠_USART1
 ((
uöt32_t
)0x00000004Ë

	)

181 
	#GPIO_Rem≠_USART2
 ((
uöt32_t
)0x00000008Ë

	)

182 
	#GPIO_P¨tülRem≠_USART3
 ((
uöt32_t
)0x00140010Ë

	)

183 
	#GPIO_FuŒRem≠_USART3
 ((
uöt32_t
)0x00140030Ë

	)

184 
	#GPIO_P¨tülRem≠_TIM1
 ((
uöt32_t
)0x00160040Ë

	)

185 
	#GPIO_FuŒRem≠_TIM1
 ((
uöt32_t
)0x001600C0Ë

	)

186 
	#GPIO_P¨tülRem≠1_TIM2
 ((
uöt32_t
)0x00180100Ë

	)

187 
	#GPIO_P¨tülRem≠2_TIM2
 ((
uöt32_t
)0x00180200Ë

	)

188 
	#GPIO_FuŒRem≠_TIM2
 ((
uöt32_t
)0x00180300Ë

	)

189 
	#GPIO_P¨tülRem≠_TIM3
 ((
uöt32_t
)0x001A0800Ë

	)

190 
	#GPIO_FuŒRem≠_TIM3
 ((
uöt32_t
)0x001A0C00Ë

	)

191 
	#GPIO_Rem≠_TIM4
 ((
uöt32_t
)0x00001000Ë

	)

192 
	#GPIO_Rem≠1_CAN1
 ((
uöt32_t
)0x001D4000Ë

	)

193 
	#GPIO_Rem≠2_CAN1
 ((
uöt32_t
)0x001D6000Ë

	)

194 
	#GPIO_Rem≠_PD01
 ((
uöt32_t
)0x00008000Ë

	)

195 
	#GPIO_Rem≠_TIM5CH4_LSI
 ((
uöt32_t
)0x00200001Ë

	)

196 
	#GPIO_Rem≠_ADC1_ETRGINJ
 ((
uöt32_t
)0x00200002Ë

	)

197 
	#GPIO_Rem≠_ADC1_ETRGREG
 ((
uöt32_t
)0x00200004Ë

	)

198 
	#GPIO_Rem≠_ADC2_ETRGINJ
 ((
uöt32_t
)0x00200008Ë

	)

199 
	#GPIO_Rem≠_ADC2_ETRGREG
 ((
uöt32_t
)0x00200010Ë

	)

200 
	#GPIO_Rem≠_ETH
 ((
uöt32_t
)0x00200020Ë

	)

201 
	#GPIO_Rem≠_CAN2
 ((
uöt32_t
)0x00200040Ë

	)

202 
	#GPIO_Rem≠_SWJ_NoJTRST
 ((
uöt32_t
)0x00300100Ë

	)

203 
	#GPIO_Rem≠_SWJ_JTAGDißbÀ
 ((
uöt32_t
)0x00300200Ë

	)

204 
	#GPIO_Rem≠_SWJ_DißbÀ
 ((
uöt32_t
)0x00300400Ë

	)

205 
	#GPIO_Rem≠_SPI3
 ((
uöt32_t
)0x00201100Ë

	)

206 
	#GPIO_Rem≠_TIM2ITR1_PTP_SOF
 ((
uöt32_t
)0x00202000Ë

	)

209 
	#GPIO_Rem≠_PTP_PPS
 ((
uöt32_t
)0x00204000Ë

	)

211 
	#GPIO_Rem≠_TIM15
 ((
uöt32_t
)0x80000001Ë

	)

212 
	#GPIO_Rem≠_TIM16
 ((
uöt32_t
)0x80000002Ë

	)

213 
	#GPIO_Rem≠_TIM17
 ((
uöt32_t
)0x80000004Ë

	)

214 
	#GPIO_Rem≠_CEC
 ((
uöt32_t
)0x80000008Ë

	)

215 
	#GPIO_Rem≠_TIM1_DMA
 ((
uöt32_t
)0x80000010Ë

	)

217 
	#GPIO_Rem≠_TIM9
 ((
uöt32_t
)0x80000020Ë

	)

218 
	#GPIO_Rem≠_TIM10
 ((
uöt32_t
)0x80000040Ë

	)

219 
	#GPIO_Rem≠_TIM11
 ((
uöt32_t
)0x80000080Ë

	)

220 
	#GPIO_Rem≠_TIM13
 ((
uöt32_t
)0x80000100Ë

	)

221 
	#GPIO_Rem≠_TIM14
 ((
uöt32_t
)0x80000200Ë

	)

222 
	#GPIO_Rem≠_FSMC_NADV
 ((
uöt32_t
)0x80000400Ë

	)

224 
	#GPIO_Rem≠_TIM67_DAC_DMA
 ((
uöt32_t
)0x80000800Ë

	)

225 
	#GPIO_Rem≠_TIM12
 ((
uöt32_t
)0x80001000Ë

	)

226 
	#GPIO_Rem≠_MISC
 ((
uöt32_t
)0x80002000Ë

	)

229 
	#IS_GPIO_REMAP
(
REMAP
Ë(((REMAPË=
GPIO_Rem≠_SPI1
Ë|| ((REMAPË=
GPIO_Rem≠_I2C1
) || \

230 ((
REMAP
Ë=
GPIO_Rem≠_USART1
Ë|| ((REMAPË=
GPIO_Rem≠_USART2
) || \

231 ((
REMAP
Ë=
GPIO_P¨tülRem≠_USART3
Ë|| ((REMAPË=
GPIO_FuŒRem≠_USART3
) || \

232 ((
REMAP
Ë=
GPIO_P¨tülRem≠_TIM1
Ë|| ((REMAPË=
GPIO_FuŒRem≠_TIM1
) || \

233 ((
REMAP
Ë=
GPIO_P¨tülRem≠1_TIM2
Ë|| ((REMAPË=
GPIO_P¨tülRem≠2_TIM2
) || \

234 ((
REMAP
Ë=
GPIO_FuŒRem≠_TIM2
Ë|| ((REMAPË=
GPIO_P¨tülRem≠_TIM3
) || \

235 ((
REMAP
Ë=
GPIO_FuŒRem≠_TIM3
Ë|| ((REMAPË=
GPIO_Rem≠_TIM4
) || \

236 ((
REMAP
Ë=
GPIO_Rem≠1_CAN1
Ë|| ((REMAPË=
GPIO_Rem≠2_CAN1
) || \

237 ((
REMAP
Ë=
GPIO_Rem≠_PD01
Ë|| ((REMAPË=
GPIO_Rem≠_TIM5CH4_LSI
) || \

238 ((
REMAP
Ë=
GPIO_Rem≠_ADC1_ETRGINJ
Ë||((REMAPË=
GPIO_Rem≠_ADC1_ETRGREG
) || \

239 ((
REMAP
Ë=
GPIO_Rem≠_ADC2_ETRGINJ
Ë||((REMAPË=
GPIO_Rem≠_ADC2_ETRGREG
) || \

240 ((
REMAP
Ë=
GPIO_Rem≠_ETH
Ë||((REMAPË=
GPIO_Rem≠_CAN2
) || \

241 ((
REMAP
Ë=
GPIO_Rem≠_SWJ_NoJTRST
Ë|| ((REMAPË=
GPIO_Rem≠_SWJ_JTAGDißbÀ
) || \

242 ((
REMAP
Ë=
GPIO_Rem≠_SWJ_DißbÀ
)|| ((REMAPË=
GPIO_Rem≠_SPI3
) || \

243 ((
REMAP
Ë=
GPIO_Rem≠_TIM2ITR1_PTP_SOF
Ë|| ((REMAPË=
GPIO_Rem≠_PTP_PPS
) || \

244 ((
REMAP
Ë=
GPIO_Rem≠_TIM15
Ë|| ((REMAPË=
GPIO_Rem≠_TIM16
) || \

245 ((
REMAP
Ë=
GPIO_Rem≠_TIM17
Ë|| ((REMAPË=
GPIO_Rem≠_CEC
) || \

246 ((
REMAP
Ë=
GPIO_Rem≠_TIM1_DMA
Ë|| ((REMAPË=
GPIO_Rem≠_TIM9
) || \

247 ((
REMAP
Ë=
GPIO_Rem≠_TIM10
Ë|| ((REMAPË=
GPIO_Rem≠_TIM11
) || \

248 ((
REMAP
Ë=
GPIO_Rem≠_TIM13
Ë|| ((REMAPË=
GPIO_Rem≠_TIM14
) || \

249 ((
REMAP
Ë=
GPIO_Rem≠_FSMC_NADV
Ë|| ((REMAPË=
GPIO_Rem≠_TIM67_DAC_DMA
) || \

250 ((
REMAP
Ë=
GPIO_Rem≠_TIM12
Ë|| ((REMAPË=
GPIO_Rem≠_MISC
))

	)

260 
	#GPIO_P‹tSour˚GPIOA
 ((
uöt8_t
)0x00)

	)

261 
	#GPIO_P‹tSour˚GPIOB
 ((
uöt8_t
)0x01)

	)

262 
	#GPIO_P‹tSour˚GPIOC
 ((
uöt8_t
)0x02)

	)

263 
	#GPIO_P‹tSour˚GPIOD
 ((
uöt8_t
)0x03)

	)

264 
	#GPIO_P‹tSour˚GPIOE
 ((
uöt8_t
)0x04)

	)

265 
	#GPIO_P‹tSour˚GPIOF
 ((
uöt8_t
)0x05)

	)

266 
	#GPIO_P‹tSour˚GPIOG
 ((
uöt8_t
)0x06)

	)

267 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
Ë(((PORTSOURCEË=
GPIO_P‹tSour˚GPIOA
) || \

268 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOB
) || \

269 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOC
) || \

270 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOD
) || \

271 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOE
))

	)

273 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
Ë(((PORTSOURCEË=
GPIO_P‹tSour˚GPIOA
) || \

274 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOB
) || \

275 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOC
) || \

276 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOD
) || \

277 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOE
) || \

278 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOF
) || \

279 ((
PORTSOURCE
Ë=
GPIO_P‹tSour˚GPIOG
))

	)

289 
	#GPIO_PöSour˚0
 ((
uöt8_t
)0x00)

	)

290 
	#GPIO_PöSour˚1
 ((
uöt8_t
)0x01)

	)

291 
	#GPIO_PöSour˚2
 ((
uöt8_t
)0x02)

	)

292 
	#GPIO_PöSour˚3
 ((
uöt8_t
)0x03)

	)

293 
	#GPIO_PöSour˚4
 ((
uöt8_t
)0x04)

	)

294 
	#GPIO_PöSour˚5
 ((
uöt8_t
)0x05)

	)

295 
	#GPIO_PöSour˚6
 ((
uöt8_t
)0x06)

	)

296 
	#GPIO_PöSour˚7
 ((
uöt8_t
)0x07)

	)

297 
	#GPIO_PöSour˚8
 ((
uöt8_t
)0x08)

	)

298 
	#GPIO_PöSour˚9
 ((
uöt8_t
)0x09)

	)

299 
	#GPIO_PöSour˚10
 ((
uöt8_t
)0x0A)

	)

300 
	#GPIO_PöSour˚11
 ((
uöt8_t
)0x0B)

	)

301 
	#GPIO_PöSour˚12
 ((
uöt8_t
)0x0C)

	)

302 
	#GPIO_PöSour˚13
 ((
uöt8_t
)0x0D)

	)

303 
	#GPIO_PöSour˚14
 ((
uöt8_t
)0x0E)

	)

304 
	#GPIO_PöSour˚15
 ((
uöt8_t
)0x0F)

	)

306 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
Ë(((PINSOURCEË=
GPIO_PöSour˚0
) || \

307 ((
PINSOURCE
Ë=
GPIO_PöSour˚1
) || \

308 ((
PINSOURCE
Ë=
GPIO_PöSour˚2
) || \

309 ((
PINSOURCE
Ë=
GPIO_PöSour˚3
) || \

310 ((
PINSOURCE
Ë=
GPIO_PöSour˚4
) || \

311 ((
PINSOURCE
Ë=
GPIO_PöSour˚5
) || \

312 ((
PINSOURCE
Ë=
GPIO_PöSour˚6
) || \

313 ((
PINSOURCE
Ë=
GPIO_PöSour˚7
) || \

314 ((
PINSOURCE
Ë=
GPIO_PöSour˚8
) || \

315 ((
PINSOURCE
Ë=
GPIO_PöSour˚9
) || \

316 ((
PINSOURCE
Ë=
GPIO_PöSour˚10
) || \

317 ((
PINSOURCE
Ë=
GPIO_PöSour˚11
) || \

318 ((
PINSOURCE
Ë=
GPIO_PöSour˚12
) || \

319 ((
PINSOURCE
Ë=
GPIO_PöSour˚13
) || \

320 ((
PINSOURCE
Ë=
GPIO_PöSour˚14
) || \

321 ((
PINSOURCE
Ë=
GPIO_PöSour˚15
))

	)

330 
	#GPIO_ETH_MedüI¡îÁ˚_MII
 ((
u32
)0x00000000)

	)

331 
	#GPIO_ETH_MedüI¡îÁ˚_RMII
 ((
u32
)0x00000001)

	)

333 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
Ë(((INTERFACEË=
GPIO_ETH_MedüI¡îÁ˚_MII
) || \

334 ((
INTERFACE
Ë=
GPIO_ETH_MedüI¡îÁ˚_RMII
))

	)

355 
GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
);

356 
GPIO_AFIODeInô
();

357 
GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

358 
GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
);

359 
uöt8_t
 
GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

360 
uöt16_t
 
GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

361 
uöt8_t
 
GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

362 
uöt16_t
 
GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
);

363 
GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

364 
GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

365 
GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
);

366 
GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
);

367 
GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

368 
GPIO_EvítOuçutC⁄fig
(
uöt8_t
 
GPIO_P‹tSour˚
, uöt8_à
GPIO_PöSour˚
);

369 
GPIO_EvítOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

370 
GPIO_PöRem≠C⁄fig
(
uöt32_t
 
GPIO_Rem≠
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

371 
GPIO_EXTILöeC⁄fig
(
uöt8_t
 
GPIO_P‹tSour˚
, uöt8_à
GPIO_PöSour˚
);

372 
GPIO_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
GPIO_ETH_MedüI¡îÁ˚
);

374 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_i2c.h

30 #i‚de‡
__STM32F10x_I2C_H


31 
	#__STM32F10x_I2C_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt32_t
 
I2C_ClockS≥ed
;

61 
uöt16_t
 
I2C_Mode
;

64 
uöt16_t
 
I2C_DutyCy˛e
;

67 
uöt16_t
 
I2C_OwnAddªss1
;

70 
uöt16_t
 
I2C_Ack
;

73 
uöt16_t
 
I2C_AcknowÀdgedAddªss
;

75 }
	tI2C_InôTy≥Def
;

86 
	#IS_I2C_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
I2C1
) || \

87 ((
PERIPH
Ë=
I2C2
))

	)

92 
	#I2C_Mode_I2C
 ((
uöt16_t
)0x0000)

	)

93 
	#I2C_Mode_SMBusDevi˚
 ((
uöt16_t
)0x0002)

	)

94 
	#I2C_Mode_SMBusHo°
 ((
uöt16_t
)0x000A)

	)

95 
	#IS_I2C_MODE
(
MODE
Ë(((MODEË=
I2C_Mode_I2C
) || \

96 ((
MODE
Ë=
I2C_Mode_SMBusDevi˚
) || \

97 ((
MODE
Ë=
I2C_Mode_SMBusHo°
))

	)

106 
	#I2C_DutyCy˛e_16_9
 ((
uöt16_t
)0x4000Ë

	)

107 
	#I2C_DutyCy˛e_2
 ((
uöt16_t
)0xBFFFË

	)

108 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
Ë(((CYCLEË=
I2C_DutyCy˛e_16_9
) || \

109 ((
CYCLE
Ë=
I2C_DutyCy˛e_2
))

	)

118 
	#I2C_Ack_E«bÀ
 ((
uöt16_t
)0x0400)

	)

119 
	#I2C_Ack_DißbÀ
 ((
uöt16_t
)0x0000)

	)

120 
	#IS_I2C_ACK_STATE
(
STATE
Ë(((STATEË=
I2C_Ack_E«bÀ
) || \

121 ((
STATE
Ë=
I2C_Ack_DißbÀ
))

	)

130 
	#I2C_Dúe˘i⁄_Tønsmôãr
 ((
uöt8_t
)0x00)

	)

131 
	#I2C_Dúe˘i⁄_Re˚ivî
 ((
uöt8_t
)0x01)

	)

132 
	#IS_I2C_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
I2C_Dúe˘i⁄_Tønsmôãr
) || \

133 ((
DIRECTION
Ë=
I2C_Dúe˘i⁄_Re˚ivî
))

	)

142 
	#I2C_AcknowÀdgedAddªss_7bô
 ((
uöt16_t
)0x4000)

	)

143 
	#I2C_AcknowÀdgedAddªss_10bô
 ((
uöt16_t
)0xC000)

	)

144 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
Ë(((ADDRESSË=
I2C_AcknowÀdgedAddªss_7bô
) || \

145 ((
ADDRESS
Ë=
I2C_AcknowÀdgedAddªss_10bô
))

	)

154 
	#I2C_Regi°î_CR1
 ((
uöt8_t
)0x00)

	)

155 
	#I2C_Regi°î_CR2
 ((
uöt8_t
)0x04)

	)

156 
	#I2C_Regi°î_OAR1
 ((
uöt8_t
)0x08)

	)

157 
	#I2C_Regi°î_OAR2
 ((
uöt8_t
)0x0C)

	)

158 
	#I2C_Regi°î_DR
 ((
uöt8_t
)0x10)

	)

159 
	#I2C_Regi°î_SR1
 ((
uöt8_t
)0x14)

	)

160 
	#I2C_Regi°î_SR2
 ((
uöt8_t
)0x18)

	)

161 
	#I2C_Regi°î_CCR
 ((
uöt8_t
)0x1C)

	)

162 
	#I2C_Regi°î_TRISE
 ((
uöt8_t
)0x20)

	)

163 
	#IS_I2C_REGISTER
(
REGISTER
Ë(((REGISTERË=
I2C_Regi°î_CR1
) || \

164 ((
REGISTER
Ë=
I2C_Regi°î_CR2
) || \

165 ((
REGISTER
Ë=
I2C_Regi°î_OAR1
) || \

166 ((
REGISTER
Ë=
I2C_Regi°î_OAR2
) || \

167 ((
REGISTER
Ë=
I2C_Regi°î_DR
) || \

168 ((
REGISTER
Ë=
I2C_Regi°î_SR1
) || \

169 ((
REGISTER
Ë=
I2C_Regi°î_SR2
) || \

170 ((
REGISTER
Ë=
I2C_Regi°î_CCR
) || \

171 ((
REGISTER
Ë=
I2C_Regi°î_TRISE
))

	)

180 
	#I2C_SMBusAÀπ_Low
 ((
uöt16_t
)0x2000)

	)

181 
	#I2C_SMBusAÀπ_High
 ((
uöt16_t
)0xDFFF)

	)

182 
	#IS_I2C_SMBUS_ALERT
(
ALERT
Ë(((ALERTË=
I2C_SMBusAÀπ_Low
) || \

183 ((
ALERT
Ë=
I2C_SMBusAÀπ_High
))

	)

192 
	#I2C_PECPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

193 
	#I2C_PECPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

194 
	#IS_I2C_PEC_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_PECPosôi⁄_Next
) || \

195 ((
POSITION
Ë=
I2C_PECPosôi⁄_Cuºít
))

	)

204 
	#I2C_NACKPosôi⁄_Next
 ((
uöt16_t
)0x0800)

	)

205 
	#I2C_NACKPosôi⁄_Cuºít
 ((
uöt16_t
)0xF7FF)

	)

206 
	#IS_I2C_NACK_POSITION
(
POSITION
Ë(((POSITIONË=
I2C_NACKPosôi⁄_Next
) || \

207 ((
POSITION
Ë=
I2C_NACKPosôi⁄_Cuºít
))

	)

216 
	#I2C_IT_BUF
 ((
uöt16_t
)0x0400)

	)

217 
	#I2C_IT_EVT
 ((
uöt16_t
)0x0200)

	)

218 
	#I2C_IT_ERR
 ((
uöt16_t
)0x0100)

	)

219 
	#IS_I2C_CONFIG_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xF8FFË=0x00Ë&& ((ITË!0x00))

	)

228 
	#I2C_IT_SMBALERT
 ((
uöt32_t
)0x01008000)

	)

229 
	#I2C_IT_TIMEOUT
 ((
uöt32_t
)0x01004000)

	)

230 
	#I2C_IT_PECERR
 ((
uöt32_t
)0x01001000)

	)

231 
	#I2C_IT_OVR
 ((
uöt32_t
)0x01000800)

	)

232 
	#I2C_IT_AF
 ((
uöt32_t
)0x01000400)

	)

233 
	#I2C_IT_ARLO
 ((
uöt32_t
)0x01000200)

	)

234 
	#I2C_IT_BERR
 ((
uöt32_t
)0x01000100)

	)

235 
	#I2C_IT_TXE
 ((
uöt32_t
)0x06000080)

	)

236 
	#I2C_IT_RXNE
 ((
uöt32_t
)0x06000040)

	)

237 
	#I2C_IT_STOPF
 ((
uöt32_t
)0x02000010)

	)

238 
	#I2C_IT_ADD10
 ((
uöt32_t
)0x02000008)

	)

239 
	#I2C_IT_BTF
 ((
uöt32_t
)0x02000004)

	)

240 
	#I2C_IT_ADDR
 ((
uöt32_t
)0x02000002)

	)

241 
	#I2C_IT_SB
 ((
uöt32_t
)0x02000001)

	)

243 
	#IS_I2C_CLEAR_IT
(
IT
Ë((((ITË& (
uöt16_t
)0x20FFË=0x00Ë&& ((ITË!(uöt16_t)0x00))

	)

245 
	#IS_I2C_GET_IT
(
IT
Ë(((ITË=
I2C_IT_SMBALERT
Ë|| ((ITË=
I2C_IT_TIMEOUT
) || \

246 ((
IT
Ë=
I2C_IT_PECERR
Ë|| ((ITË=
I2C_IT_OVR
) || \

247 ((
IT
Ë=
I2C_IT_AF
Ë|| ((ITË=
I2C_IT_ARLO
) || \

248 ((
IT
Ë=
I2C_IT_BERR
Ë|| ((ITË=
I2C_IT_TXE
) || \

249 ((
IT
Ë=
I2C_IT_RXNE
Ë|| ((ITË=
I2C_IT_STOPF
) || \

250 ((
IT
Ë=
I2C_IT_ADD10
Ë|| ((ITË=
I2C_IT_BTF
) || \

251 ((
IT
Ë=
I2C_IT_ADDR
Ë|| ((ITË=
I2C_IT_SB
))

	)

264 
	#I2C_FLAG_DUALF
 ((
uöt32_t
)0x00800000)

	)

265 
	#I2C_FLAG_SMBHOST
 ((
uöt32_t
)0x00400000)

	)

266 
	#I2C_FLAG_SMBDEFAULT
 ((
uöt32_t
)0x00200000)

	)

267 
	#I2C_FLAG_GENCALL
 ((
uöt32_t
)0x00100000)

	)

268 
	#I2C_FLAG_TRA
 ((
uöt32_t
)0x00040000)

	)

269 
	#I2C_FLAG_BUSY
 ((
uöt32_t
)0x00020000)

	)

270 
	#I2C_FLAG_MSL
 ((
uöt32_t
)0x00010000)

	)

276 
	#I2C_FLAG_SMBALERT
 ((
uöt32_t
)0x10008000)

	)

277 
	#I2C_FLAG_TIMEOUT
 ((
uöt32_t
)0x10004000)

	)

278 
	#I2C_FLAG_PECERR
 ((
uöt32_t
)0x10001000)

	)

279 
	#I2C_FLAG_OVR
 ((
uöt32_t
)0x10000800)

	)

280 
	#I2C_FLAG_AF
 ((
uöt32_t
)0x10000400)

	)

281 
	#I2C_FLAG_ARLO
 ((
uöt32_t
)0x10000200)

	)

282 
	#I2C_FLAG_BERR
 ((
uöt32_t
)0x10000100)

	)

283 
	#I2C_FLAG_TXE
 ((
uöt32_t
)0x10000080)

	)

284 
	#I2C_FLAG_RXNE
 ((
uöt32_t
)0x10000040)

	)

285 
	#I2C_FLAG_STOPF
 ((
uöt32_t
)0x10000010)

	)

286 
	#I2C_FLAG_ADD10
 ((
uöt32_t
)0x10000008)

	)

287 
	#I2C_FLAG_BTF
 ((
uöt32_t
)0x10000004)

	)

288 
	#I2C_FLAG_ADDR
 ((
uöt32_t
)0x10000002)

	)

289 
	#I2C_FLAG_SB
 ((
uöt32_t
)0x10000001)

	)

291 
	#IS_I2C_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0x20FFË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

293 
	#IS_I2C_GET_FLAG
(
FLAG
Ë(((FLAGË=
I2C_FLAG_DUALF
Ë|| ((FLAGË=
I2C_FLAG_SMBHOST
) || \

294 ((
FLAG
Ë=
I2C_FLAG_SMBDEFAULT
Ë|| ((FLAGË=
I2C_FLAG_GENCALL
) || \

295 ((
FLAG
Ë=
I2C_FLAG_TRA
Ë|| ((FLAGË=
I2C_FLAG_BUSY
) || \

296 ((
FLAG
Ë=
I2C_FLAG_MSL
Ë|| ((FLAGË=
I2C_FLAG_SMBALERT
) || \

297 ((
FLAG
Ë=
I2C_FLAG_TIMEOUT
Ë|| ((FLAGË=
I2C_FLAG_PECERR
) || \

298 ((
FLAG
Ë=
I2C_FLAG_OVR
Ë|| ((FLAGË=
I2C_FLAG_AF
) || \

299 ((
FLAG
Ë=
I2C_FLAG_ARLO
Ë|| ((FLAGË=
I2C_FLAG_BERR
) || \

300 ((
FLAG
Ë=
I2C_FLAG_TXE
Ë|| ((FLAGË=
I2C_FLAG_RXNE
) || \

301 ((
FLAG
Ë=
I2C_FLAG_STOPF
Ë|| ((FLAGË=
I2C_FLAG_ADD10
) || \

302 ((
FLAG
Ë=
I2C_FLAG_BTF
Ë|| ((FLAGË=
I2C_FLAG_ADDR
) || \

303 ((
FLAG
Ë=
I2C_FLAG_SB
))

	)

325 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
uöt32_t
)0x00030001Ë

	)

353 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
uöt32_t
)0x00070082Ë

	)

354 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
uöt32_t
)0x00030002Ë

	)

356 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
uöt32_t
)0x00030008Ë

	)

389 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
uöt32_t
)0x00030040Ë

	)

393 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00070080Ë

	)

395 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00070084Ë

	)

430 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00020002Ë

	)

431 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
uöt32_t
)0x00060082Ë

	)

434 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00820000Ë

	)

435 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
uöt32_t
)0x00860080Ë

	)

438 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
uöt32_t
)0x00120000Ë

	)

469 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
uöt32_t
)0x00020040Ë

	)

471 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
uöt32_t
)0x00000010Ë

	)

475 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
uöt32_t
)0x00060084Ë

	)

476 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
uöt32_t
)0x00060080Ë

	)

478 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
uöt32_t
)0x00000400Ë

	)

482 
	#IS_I2C_EVENT
(
EVENT
Ë(((EVENTË=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

483 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

484 ((
EVENT
Ë=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

485 ((
EVENT
Ë=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

486 ((
EVENT
Ë=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

487 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

488 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

489 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

490 ((
EVENT
Ë=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

491 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

492 ((
EVENT
Ë=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

493 ((
EVENT
Ë=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

494 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_SELECT
) || \

495 ((
EVENT
Ë=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

496 ((
EVENT
Ë=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

497 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

498 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

499 ((
EVENT
Ë=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

500 ((
EVENT
Ë=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

501 ((
EVENT
Ë=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

510 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
Ë((ADDRESS1Ë<0x3FF)

	)

519 
	#IS_I2C_CLOCK_SPEED
(
SPEED
Ë(((SPEEDË>0x1Ë&& ((SPEEDË<400000))

	)

540 
I2C_DeInô
(
I2C_Ty≥Def
* 
I2Cx
);

541 
I2C_Inô
(
I2C_Ty≥Def
* 
I2Cx
, 
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

542 
I2C_Såu˘Inô
(
I2C_InôTy≥Def
* 
I2C_InôSåu˘
);

543 
I2C_Cmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

544 
I2C_DMACmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

545 
I2C_DMALa°Tøns„rCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

546 
I2C_Gíî©eSTART
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

547 
I2C_Gíî©eSTOP
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

548 
I2C_AcknowÀdgeC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

549 
I2C_OwnAddªss2C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
);

550 
I2C_DuÆAddªssCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

551 
I2C_GíîÆCÆlCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

552 
I2C_ITC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

553 
I2C_SídD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
D©a
);

554 
uöt8_t
 
I2C_Re˚iveD©a
(
I2C_Ty≥Def
* 
I2Cx
);

555 
I2C_Síd7bôAddªss
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Addªss
, uöt8_à
I2C_Dúe˘i⁄
);

556 
uöt16_t
 
I2C_RódRegi°î
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
I2C_Regi°î
);

557 
I2C_So·w¨eRe£tCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

558 
I2C_NACKPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_NACKPosôi⁄
);

559 
I2C_SMBusAÀπC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_SMBusAÀπ
);

560 
I2C_TønsmôPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

561 
I2C_PECPosôi⁄C⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_PECPosôi⁄
);

562 
I2C_CÆcuœãPEC
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

563 
uöt8_t
 
I2C_GëPEC
(
I2C_Ty≥Def
* 
I2Cx
);

564 
I2C_ARPCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

565 
I2C_SåëchClockCmd
(
I2C_Ty≥Def
* 
I2Cx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

566 
I2C_Fa°ModeDutyCy˛eC⁄fig
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt16_t
 
I2C_DutyCy˛e
);

651 
Eº‹Sètus
 
I2C_CheckEvít
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_EVENT
);

657 
uöt32_t
 
I2C_GëLa°Evít
(
I2C_Ty≥Def
* 
I2Cx
);

663 
FœgSètus
 
I2C_GëFœgSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

669 
I2C_CÀ¨Fœg
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_FLAG
);

670 
ITSètus
 
I2C_GëITSètus
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

671 
I2C_CÀ¨ITPídögBô
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt32_t
 
I2C_IT
);

673 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_iwdg.h

30 #i‚de‡
__STM32F10x_IWDG_H


31 
	#__STM32F10x_IWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

64 
	#IWDG_WrôeAc˚ss_E«bÀ
 ((
uöt16_t
)0x5555)

	)

65 
	#IWDG_WrôeAc˚ss_DißbÀ
 ((
uöt16_t
)0x0000)

	)

66 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
Ë(((ACCESSË=
IWDG_WrôeAc˚ss_E«bÀ
) || \

67 ((
ACCESS
Ë=
IWDG_WrôeAc˚ss_DißbÀ
))

	)

76 
	#IWDG_PªsˇÀr_4
 ((
uöt8_t
)0x00)

	)

77 
	#IWDG_PªsˇÀr_8
 ((
uöt8_t
)0x01)

	)

78 
	#IWDG_PªsˇÀr_16
 ((
uöt8_t
)0x02)

	)

79 
	#IWDG_PªsˇÀr_32
 ((
uöt8_t
)0x03)

	)

80 
	#IWDG_PªsˇÀr_64
 ((
uöt8_t
)0x04)

	)

81 
	#IWDG_PªsˇÀr_128
 ((
uöt8_t
)0x05)

	)

82 
	#IWDG_PªsˇÀr_256
 ((
uöt8_t
)0x06)

	)

83 
	#IS_IWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
IWDG_PªsˇÀr_4
) || \

84 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_8
) || \

85 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_16
) || \

86 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_32
) || \

87 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_64
) || \

88 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_128
)|| \

89 ((
PRESCALER
Ë=
IWDG_PªsˇÀr_256
))

	)

98 
	#IWDG_FLAG_PVU
 ((
uöt16_t
)0x0001)

	)

99 
	#IWDG_FLAG_RVU
 ((
uöt16_t
)0x0002)

	)

100 
	#IS_IWDG_FLAG
(
FLAG
Ë(((FLAGË=
IWDG_FLAG_PVU
Ë|| ((FLAGË=
IWDG_FLAG_RVU
))

	)

101 
	#IS_IWDG_RELOAD
(
RELOAD
Ë((RELOADË<0xFFF)

	)

122 
IWDG_WrôeAc˚ssCmd
(
uöt16_t
 
IWDG_WrôeAc˚ss
);

123 
IWDG_SëPªsˇÀr
(
uöt8_t
 
IWDG_PªsˇÀr
);

124 
IWDG_SëRñﬂd
(
uöt16_t
 
Rñﬂd
);

125 
IWDG_RñﬂdCou¡î
();

126 
IWDG_E«bÀ
();

127 
FœgSètus
 
IWDG_GëFœgSètus
(
uöt16_t
 
IWDG_FLAG
);

129 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_pwr.h

30 #i‚de‡
__STM32F10x_PWR_H


31 
	#__STM32F10x_PWR_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

64 
	#PWR_PVDLevñ_2V2
 ((
uöt32_t
)0x00000000)

	)

65 
	#PWR_PVDLevñ_2V3
 ((
uöt32_t
)0x00000020)

	)

66 
	#PWR_PVDLevñ_2V4
 ((
uöt32_t
)0x00000040)

	)

67 
	#PWR_PVDLevñ_2V5
 ((
uöt32_t
)0x00000060)

	)

68 
	#PWR_PVDLevñ_2V6
 ((
uöt32_t
)0x00000080)

	)

69 
	#PWR_PVDLevñ_2V7
 ((
uöt32_t
)0x000000A0)

	)

70 
	#PWR_PVDLevñ_2V8
 ((
uöt32_t
)0x000000C0)

	)

71 
	#PWR_PVDLevñ_2V9
 ((
uöt32_t
)0x000000E0)

	)

72 
	#IS_PWR_PVD_LEVEL
(
LEVEL
Ë(((LEVELË=
PWR_PVDLevñ_2V2
Ë|| ((LEVELË=
PWR_PVDLevñ_2V3
)|| \

73 ((
LEVEL
Ë=
PWR_PVDLevñ_2V4
Ë|| ((LEVELË=
PWR_PVDLevñ_2V5
)|| \

74 ((
LEVEL
Ë=
PWR_PVDLevñ_2V6
Ë|| ((LEVELË=
PWR_PVDLevñ_2V7
)|| \

75 ((
LEVEL
Ë=
PWR_PVDLevñ_2V8
Ë|| ((LEVELË=
PWR_PVDLevñ_2V9
))

	)

84 
	#PWR_Reguœt‹_ON
 ((
uöt32_t
)0x00000000)

	)

85 
	#PWR_Reguœt‹_LowPowî
 ((
uöt32_t
)0x00000001)

	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
Ë(((REGULATORË=
PWR_Reguœt‹_ON
) || \

87 ((
REGULATOR
Ë=
PWR_Reguœt‹_LowPowî
))

	)

96 
	#PWR_STOPE¡ry_WFI
 ((
uöt8_t
)0x01)

	)

97 
	#PWR_STOPE¡ry_WFE
 ((
uöt8_t
)0x02)

	)

98 
	#IS_PWR_STOP_ENTRY
(
ENTRY
Ë(((ENTRYË=
PWR_STOPE¡ry_WFI
Ë|| ((ENTRYË=
PWR_STOPE¡ry_WFE
))

	)

108 
	#PWR_FLAG_WU
 ((
uöt32_t
)0x00000001)

	)

109 
	#PWR_FLAG_SB
 ((
uöt32_t
)0x00000002)

	)

110 
	#PWR_FLAG_PVDO
 ((
uöt32_t
)0x00000004)

	)

111 
	#IS_PWR_GET_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
) || \

112 ((
FLAG
Ë=
PWR_FLAG_PVDO
))

	)

114 
	#IS_PWR_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
PWR_FLAG_WU
Ë|| ((FLAGË=
PWR_FLAG_SB
))

	)

135 
PWR_DeInô
();

136 
PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

137 
PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

138 
PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
);

139 
PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

140 
PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
);

141 
PWR_E¡îSTANDBYMode
();

142 
FœgSètus
 
PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
);

143 
PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
);

145 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_rcc.h

30 #i‚de‡
__STM32F10x_RCC_H


31 
	#__STM32F10x_RCC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

54 
uöt32_t
 
SYSCLK_Fªquícy
;

55 
uöt32_t
 
HCLK_Fªquícy
;

56 
uöt32_t
 
PCLK1_Fªquícy
;

57 
uöt32_t
 
PCLK2_Fªquícy
;

58 
uöt32_t
 
ADCCLK_Fªquícy
;

59 }
	tRCC_ClocksTy≥Def
;

73 
	#RCC_HSE_OFF
 ((
uöt32_t
)0x00000000)

	)

74 
	#RCC_HSE_ON
 ((
uöt32_t
)0x00010000)

	)

75 
	#RCC_HSE_By∑ss
 ((
uöt32_t
)0x00040000)

	)

76 
	#IS_RCC_HSE
(
HSE
Ë(((HSEË=
RCC_HSE_OFF
Ë|| ((HSEË=
RCC_HSE_ON
) || \

77 ((
HSE
Ë=
RCC_HSE_By∑ss
))

	)

87 
	#RCC_PLLSour˚_HSI_Div2
 ((
uöt32_t
)0x00000000)

	)

89 #i‡!
deföed
 (
STM32F10X_LD_VL
Ë&& !deföed (
STM32F10X_MD_VL
Ë&& !deföed (
STM32F10X_HD_VL
Ë&& !deföed (
STM32F10X_CL
)

90 
	#RCC_PLLSour˚_HSE_Div1
 ((
uöt32_t
)0x00010000)

	)

91 
	#RCC_PLLSour˚_HSE_Div2
 ((
uöt32_t
)0x00030000)

	)

92 
	#IS_RCC_PLL_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSour˚_HSI_Div2
) || \

93 ((
SOURCE
Ë=
RCC_PLLSour˚_HSE_Div1
) || \

94 ((
SOURCE
Ë=
RCC_PLLSour˚_HSE_Div2
))

	)

96 
	#RCC_PLLSour˚_PREDIV1
 ((
uöt32_t
)0x00010000)

	)

97 
	#IS_RCC_PLL_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSour˚_HSI_Div2
) || \

98 ((
SOURCE
Ë=
RCC_PLLSour˚_PREDIV1
))

	)

108 #i‚de‡
STM32F10X_CL


109 
	#RCC_PLLMul_2
 ((
uöt32_t
)0x00000000)

	)

110 
	#RCC_PLLMul_3
 ((
uöt32_t
)0x00040000)

	)

111 
	#RCC_PLLMul_4
 ((
uöt32_t
)0x00080000)

	)

112 
	#RCC_PLLMul_5
 ((
uöt32_t
)0x000C0000)

	)

113 
	#RCC_PLLMul_6
 ((
uöt32_t
)0x00100000)

	)

114 
	#RCC_PLLMul_7
 ((
uöt32_t
)0x00140000)

	)

115 
	#RCC_PLLMul_8
 ((
uöt32_t
)0x00180000)

	)

116 
	#RCC_PLLMul_9
 ((
uöt32_t
)0x001C0000)

	)

117 
	#RCC_PLLMul_10
 ((
uöt32_t
)0x00200000)

	)

118 
	#RCC_PLLMul_11
 ((
uöt32_t
)0x00240000)

	)

119 
	#RCC_PLLMul_12
 ((
uöt32_t
)0x00280000)

	)

120 
	#RCC_PLLMul_13
 ((
uöt32_t
)0x002C0000)

	)

121 
	#RCC_PLLMul_14
 ((
uöt32_t
)0x00300000)

	)

122 
	#RCC_PLLMul_15
 ((
uöt32_t
)0x00340000)

	)

123 
	#RCC_PLLMul_16
 ((
uöt32_t
)0x00380000)

	)

124 
	#IS_RCC_PLL_MUL
(
MUL
Ë(((MULË=
RCC_PLLMul_2
Ë|| ((MULË=
RCC_PLLMul_3
) || \

125 ((
MUL
Ë=
RCC_PLLMul_4
Ë|| ((MULË=
RCC_PLLMul_5
) || \

126 ((
MUL
Ë=
RCC_PLLMul_6
Ë|| ((MULË=
RCC_PLLMul_7
) || \

127 ((
MUL
Ë=
RCC_PLLMul_8
Ë|| ((MULË=
RCC_PLLMul_9
) || \

128 ((
MUL
Ë=
RCC_PLLMul_10
Ë|| ((MULË=
RCC_PLLMul_11
) || \

129 ((
MUL
Ë=
RCC_PLLMul_12
Ë|| ((MULË=
RCC_PLLMul_13
) || \

130 ((
MUL
Ë=
RCC_PLLMul_14
Ë|| ((MULË=
RCC_PLLMul_15
) || \

131 ((
MUL
Ë=
RCC_PLLMul_16
))

	)

134 
	#RCC_PLLMul_4
 ((
uöt32_t
)0x00080000)

	)

135 
	#RCC_PLLMul_5
 ((
uöt32_t
)0x000C0000)

	)

136 
	#RCC_PLLMul_6
 ((
uöt32_t
)0x00100000)

	)

137 
	#RCC_PLLMul_7
 ((
uöt32_t
)0x00140000)

	)

138 
	#RCC_PLLMul_8
 ((
uöt32_t
)0x00180000)

	)

139 
	#RCC_PLLMul_9
 ((
uöt32_t
)0x001C0000)

	)

140 
	#RCC_PLLMul_6_5
 ((
uöt32_t
)0x00340000)

	)

142 
	#IS_RCC_PLL_MUL
(
MUL
Ë(((MULË=
RCC_PLLMul_4
Ë|| ((MULË=
RCC_PLLMul_5
) || \

143 ((
MUL
Ë=
RCC_PLLMul_6
Ë|| ((MULË=
RCC_PLLMul_7
) || \

144 ((
MUL
Ë=
RCC_PLLMul_8
Ë|| ((MULË=
RCC_PLLMul_9
) || \

145 ((
MUL
Ë=
RCC_PLLMul_6_5
))

	)

154 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
Ë|| deföed (
STM32F10X_CL
)

155 
	#RCC_PREDIV1_Div1
 ((
uöt32_t
)0x00000000)

	)

156 
	#RCC_PREDIV1_Div2
 ((
uöt32_t
)0x00000001)

	)

157 
	#RCC_PREDIV1_Div3
 ((
uöt32_t
)0x00000002)

	)

158 
	#RCC_PREDIV1_Div4
 ((
uöt32_t
)0x00000003)

	)

159 
	#RCC_PREDIV1_Div5
 ((
uöt32_t
)0x00000004)

	)

160 
	#RCC_PREDIV1_Div6
 ((
uöt32_t
)0x00000005)

	)

161 
	#RCC_PREDIV1_Div7
 ((
uöt32_t
)0x00000006)

	)

162 
	#RCC_PREDIV1_Div8
 ((
uöt32_t
)0x00000007)

	)

163 
	#RCC_PREDIV1_Div9
 ((
uöt32_t
)0x00000008)

	)

164 
	#RCC_PREDIV1_Div10
 ((
uöt32_t
)0x00000009)

	)

165 
	#RCC_PREDIV1_Div11
 ((
uöt32_t
)0x0000000A)

	)

166 
	#RCC_PREDIV1_Div12
 ((
uöt32_t
)0x0000000B)

	)

167 
	#RCC_PREDIV1_Div13
 ((
uöt32_t
)0x0000000C)

	)

168 
	#RCC_PREDIV1_Div14
 ((
uöt32_t
)0x0000000D)

	)

169 
	#RCC_PREDIV1_Div15
 ((
uöt32_t
)0x0000000E)

	)

170 
	#RCC_PREDIV1_Div16
 ((
uöt32_t
)0x0000000F)

	)

172 
	#IS_RCC_PREDIV1
(
PREDIV1
Ë(((PREDIV1Ë=
RCC_PREDIV1_Div1
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div2
) || \

173 ((
PREDIV1
Ë=
RCC_PREDIV1_Div3
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div4
) || \

174 ((
PREDIV1
Ë=
RCC_PREDIV1_Div5
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div6
) || \

175 ((
PREDIV1
Ë=
RCC_PREDIV1_Div7
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div8
) || \

176 ((
PREDIV1
Ë=
RCC_PREDIV1_Div9
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div10
) || \

177 ((
PREDIV1
Ë=
RCC_PREDIV1_Div11
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div12
) || \

178 ((
PREDIV1
Ë=
RCC_PREDIV1_Div13
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div14
) || \

179 ((
PREDIV1
Ë=
RCC_PREDIV1_Div15
Ë|| ((PREDIV1Ë=
RCC_PREDIV1_Div16
))

	)

189 #ifde‡
STM32F10X_CL


191 
	#RCC_PREDIV1_Sour˚_HSE
 ((
uöt32_t
)0x00000000)

	)

192 
	#RCC_PREDIV1_Sour˚_PLL2
 ((
uöt32_t
)0x00010000)

	)

194 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PREDIV1_Sour˚_HSE
) || \

195 ((
SOURCE
Ë=
RCC_PREDIV1_Sour˚_PLL2
))

	)

196 #ñi‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

198 
	#RCC_PREDIV1_Sour˚_HSE
 ((
uöt32_t
)0x00000000)

	)

200 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PREDIV1_Sour˚_HSE
))

	)

206 #ifde‡
STM32F10X_CL


211 
	#RCC_PREDIV2_Div1
 ((
uöt32_t
)0x00000000)

	)

212 
	#RCC_PREDIV2_Div2
 ((
uöt32_t
)0x00000010)

	)

213 
	#RCC_PREDIV2_Div3
 ((
uöt32_t
)0x00000020)

	)

214 
	#RCC_PREDIV2_Div4
 ((
uöt32_t
)0x00000030)

	)

215 
	#RCC_PREDIV2_Div5
 ((
uöt32_t
)0x00000040)

	)

216 
	#RCC_PREDIV2_Div6
 ((
uöt32_t
)0x00000050)

	)

217 
	#RCC_PREDIV2_Div7
 ((
uöt32_t
)0x00000060)

	)

218 
	#RCC_PREDIV2_Div8
 ((
uöt32_t
)0x00000070)

	)

219 
	#RCC_PREDIV2_Div9
 ((
uöt32_t
)0x00000080)

	)

220 
	#RCC_PREDIV2_Div10
 ((
uöt32_t
)0x00000090)

	)

221 
	#RCC_PREDIV2_Div11
 ((
uöt32_t
)0x000000A0)

	)

222 
	#RCC_PREDIV2_Div12
 ((
uöt32_t
)0x000000B0)

	)

223 
	#RCC_PREDIV2_Div13
 ((
uöt32_t
)0x000000C0)

	)

224 
	#RCC_PREDIV2_Div14
 ((
uöt32_t
)0x000000D0)

	)

225 
	#RCC_PREDIV2_Div15
 ((
uöt32_t
)0x000000E0)

	)

226 
	#RCC_PREDIV2_Div16
 ((
uöt32_t
)0x000000F0)

	)

228 
	#IS_RCC_PREDIV2
(
PREDIV2
Ë(((PREDIV2Ë=
RCC_PREDIV2_Div1
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div2
) || \

229 ((
PREDIV2
Ë=
RCC_PREDIV2_Div3
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div4
) || \

230 ((
PREDIV2
Ë=
RCC_PREDIV2_Div5
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div6
) || \

231 ((
PREDIV2
Ë=
RCC_PREDIV2_Div7
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div8
) || \

232 ((
PREDIV2
Ë=
RCC_PREDIV2_Div9
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div10
) || \

233 ((
PREDIV2
Ë=
RCC_PREDIV2_Div11
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div12
) || \

234 ((
PREDIV2
Ë=
RCC_PREDIV2_Div13
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div14
) || \

235 ((
PREDIV2
Ë=
RCC_PREDIV2_Div15
Ë|| ((PREDIV2Ë=
RCC_PREDIV2_Div16
))

	)

245 
	#RCC_PLL2Mul_8
 ((
uöt32_t
)0x00000600)

	)

246 
	#RCC_PLL2Mul_9
 ((
uöt32_t
)0x00000700)

	)

247 
	#RCC_PLL2Mul_10
 ((
uöt32_t
)0x00000800)

	)

248 
	#RCC_PLL2Mul_11
 ((
uöt32_t
)0x00000900)

	)

249 
	#RCC_PLL2Mul_12
 ((
uöt32_t
)0x00000A00)

	)

250 
	#RCC_PLL2Mul_13
 ((
uöt32_t
)0x00000B00)

	)

251 
	#RCC_PLL2Mul_14
 ((
uöt32_t
)0x00000C00)

	)

252 
	#RCC_PLL2Mul_16
 ((
uöt32_t
)0x00000E00)

	)

253 
	#RCC_PLL2Mul_20
 ((
uöt32_t
)0x00000F00)

	)

255 
	#IS_RCC_PLL2_MUL
(
MUL
Ë(((MULË=
RCC_PLL2Mul_8
Ë|| ((MULË=
RCC_PLL2Mul_9
) || \

256 ((
MUL
Ë=
RCC_PLL2Mul_10
Ë|| ((MULË=
RCC_PLL2Mul_11
) || \

257 ((
MUL
Ë=
RCC_PLL2Mul_12
Ë|| ((MULË=
RCC_PLL2Mul_13
) || \

258 ((
MUL
Ë=
RCC_PLL2Mul_14
Ë|| ((MULË=
RCC_PLL2Mul_16
) || \

259 ((
MUL
Ë=
RCC_PLL2Mul_20
))

	)

269 
	#RCC_PLL3Mul_8
 ((
uöt32_t
)0x00006000)

	)

270 
	#RCC_PLL3Mul_9
 ((
uöt32_t
)0x00007000)

	)

271 
	#RCC_PLL3Mul_10
 ((
uöt32_t
)0x00008000)

	)

272 
	#RCC_PLL3Mul_11
 ((
uöt32_t
)0x00009000)

	)

273 
	#RCC_PLL3Mul_12
 ((
uöt32_t
)0x0000A000)

	)

274 
	#RCC_PLL3Mul_13
 ((
uöt32_t
)0x0000B000)

	)

275 
	#RCC_PLL3Mul_14
 ((
uöt32_t
)0x0000C000)

	)

276 
	#RCC_PLL3Mul_16
 ((
uöt32_t
)0x0000E000)

	)

277 
	#RCC_PLL3Mul_20
 ((
uöt32_t
)0x0000F000)

	)

279 
	#IS_RCC_PLL3_MUL
(
MUL
Ë(((MULË=
RCC_PLL3Mul_8
Ë|| ((MULË=
RCC_PLL3Mul_9
) || \

280 ((
MUL
Ë=
RCC_PLL3Mul_10
Ë|| ((MULË=
RCC_PLL3Mul_11
) || \

281 ((
MUL
Ë=
RCC_PLL3Mul_12
Ë|| ((MULË=
RCC_PLL3Mul_13
) || \

282 ((
MUL
Ë=
RCC_PLL3Mul_14
Ë|| ((MULË=
RCC_PLL3Mul_16
) || \

283 ((
MUL
Ë=
RCC_PLL3Mul_20
))

	)

295 
	#RCC_SYSCLKSour˚_HSI
 ((
uöt32_t
)0x00000000)

	)

296 
	#RCC_SYSCLKSour˚_HSE
 ((
uöt32_t
)0x00000001)

	)

297 
	#RCC_SYSCLKSour˚_PLLCLK
 ((
uöt32_t
)0x00000002)

	)

298 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSour˚_HSI
) || \

299 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_HSE
) || \

300 ((
SOURCE
Ë=
RCC_SYSCLKSour˚_PLLCLK
))

	)

309 
	#RCC_SYSCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

310 
	#RCC_SYSCLK_Div2
 ((
uöt32_t
)0x00000080)

	)

311 
	#RCC_SYSCLK_Div4
 ((
uöt32_t
)0x00000090)

	)

312 
	#RCC_SYSCLK_Div8
 ((
uöt32_t
)0x000000A0)

	)

313 
	#RCC_SYSCLK_Div16
 ((
uöt32_t
)0x000000B0)

	)

314 
	#RCC_SYSCLK_Div64
 ((
uöt32_t
)0x000000C0)

	)

315 
	#RCC_SYSCLK_Div128
 ((
uöt32_t
)0x000000D0)

	)

316 
	#RCC_SYSCLK_Div256
 ((
uöt32_t
)0x000000E0)

	)

317 
	#RCC_SYSCLK_Div512
 ((
uöt32_t
)0x000000F0)

	)

318 
	#IS_RCC_HCLK
(
HCLK
Ë(((HCLKË=
RCC_SYSCLK_Div1
Ë|| ((HCLKË=
RCC_SYSCLK_Div2
) || \

319 ((
HCLK
Ë=
RCC_SYSCLK_Div4
Ë|| ((HCLKË=
RCC_SYSCLK_Div8
) || \

320 ((
HCLK
Ë=
RCC_SYSCLK_Div16
Ë|| ((HCLKË=
RCC_SYSCLK_Div64
) || \

321 ((
HCLK
Ë=
RCC_SYSCLK_Div128
Ë|| ((HCLKË=
RCC_SYSCLK_Div256
) || \

322 ((
HCLK
Ë=
RCC_SYSCLK_Div512
))

	)

331 
	#RCC_HCLK_Div1
 ((
uöt32_t
)0x00000000)

	)

332 
	#RCC_HCLK_Div2
 ((
uöt32_t
)0x00000400)

	)

333 
	#RCC_HCLK_Div4
 ((
uöt32_t
)0x00000500)

	)

334 
	#RCC_HCLK_Div8
 ((
uöt32_t
)0x00000600)

	)

335 
	#RCC_HCLK_Div16
 ((
uöt32_t
)0x00000700)

	)

336 
	#IS_RCC_PCLK
(
PCLK
Ë(((PCLKË=
RCC_HCLK_Div1
Ë|| ((PCLKË=
RCC_HCLK_Div2
) || \

337 ((
PCLK
Ë=
RCC_HCLK_Div4
Ë|| ((PCLKË=
RCC_HCLK_Div8
) || \

338 ((
PCLK
Ë=
RCC_HCLK_Div16
))

	)

347 
	#RCC_IT_LSIRDY
 ((
uöt8_t
)0x01)

	)

348 
	#RCC_IT_LSERDY
 ((
uöt8_t
)0x02)

	)

349 
	#RCC_IT_HSIRDY
 ((
uöt8_t
)0x04)

	)

350 
	#RCC_IT_HSERDY
 ((
uöt8_t
)0x08)

	)

351 
	#RCC_IT_PLLRDY
 ((
uöt8_t
)0x10)

	)

352 
	#RCC_IT_CSS
 ((
uöt8_t
)0x80)

	)

354 #i‚de‡
STM32F10X_CL


355 
	#IS_RCC_IT
(
IT
Ë((((ITË& (
uöt8_t
)0xE0Ë=0x00Ë&& ((ITË!0x00))

	)

356 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

357 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

358 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_CSS
))

	)

359 
	#IS_RCC_CLEAR_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x60Ë=0x00Ë&& ((ITË!0x00))

	)

361 
	#RCC_IT_PLL2RDY
 ((
uöt8_t
)0x20)

	)

362 
	#RCC_IT_PLL3RDY
 ((
uöt8_t
)0x40)

	)

363 
	#IS_RCC_IT
(
IT
Ë((((ITË& (
uöt8_t
)0x80Ë=0x00Ë&& ((ITË!0x00))

	)

364 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

365 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

366 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_CSS
) || \

367 ((
IT
Ë=
RCC_IT_PLL2RDY
Ë|| ((ITË=
RCC_IT_PLL3RDY
))

	)

368 
	#IS_RCC_CLEAR_IT
(
IT
Ë((ITË!0x00)

	)

376 #i‚de‡
STM32F10X_CL


381 
	#RCC_USBCLKSour˚_PLLCLK_1Div5
 ((
uöt8_t
)0x00)

	)

382 
	#RCC_USBCLKSour˚_PLLCLK_Div1
 ((
uöt8_t
)0x01)

	)

384 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_USBCLKSour˚_PLLCLK_1Div5
) || \

385 ((
SOURCE
Ë=
RCC_USBCLKSour˚_PLLCLK_Div1
))

	)

393 
	#RCC_OTGFSCLKSour˚_PLLVCO_Div3
 ((
uöt8_t
)0x00)

	)

394 
	#RCC_OTGFSCLKSour˚_PLLVCO_Div2
 ((
uöt8_t
)0x01)

	)

396 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_OTGFSCLKSour˚_PLLVCO_Div3
) || \

397 ((
SOURCE
Ë=
RCC_OTGFSCLKSour˚_PLLVCO_Div2
))

	)

404 #ifde‡
STM32F10X_CL


408 
	#RCC_I2S2CLKSour˚_SYSCLK
 ((
uöt8_t
)0x00)

	)

409 
	#RCC_I2S2CLKSour˚_PLL3_VCO
 ((
uöt8_t
)0x01)

	)

411 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2S2CLKSour˚_SYSCLK
) || \

412 ((
SOURCE
Ë=
RCC_I2S2CLKSour˚_PLL3_VCO
))

	)

420 
	#RCC_I2S3CLKSour˚_SYSCLK
 ((
uöt8_t
)0x00)

	)

421 
	#RCC_I2S3CLKSour˚_PLL3_VCO
 ((
uöt8_t
)0x01)

	)

423 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_I2S3CLKSour˚_SYSCLK
) || \

424 ((
SOURCE
Ë=
RCC_I2S3CLKSour˚_PLL3_VCO
))

	)

435 
	#RCC_PCLK2_Div2
 ((
uöt32_t
)0x00000000)

	)

436 
	#RCC_PCLK2_Div4
 ((
uöt32_t
)0x00004000)

	)

437 
	#RCC_PCLK2_Div6
 ((
uöt32_t
)0x00008000)

	)

438 
	#RCC_PCLK2_Div8
 ((
uöt32_t
)0x0000C000)

	)

439 
	#IS_RCC_ADCCLK
(
ADCCLK
Ë(((ADCCLKË=
RCC_PCLK2_Div2
Ë|| ((ADCCLKË=
RCC_PCLK2_Div4
) || \

440 ((
ADCCLK
Ë=
RCC_PCLK2_Div6
Ë|| ((ADCCLKË=
RCC_PCLK2_Div8
))

	)

449 
	#RCC_LSE_OFF
 ((
uöt8_t
)0x00)

	)

450 
	#RCC_LSE_ON
 ((
uöt8_t
)0x01)

	)

451 
	#RCC_LSE_By∑ss
 ((
uöt8_t
)0x04)

	)

452 
	#IS_RCC_LSE
(
LSE
Ë(((LSEË=
RCC_LSE_OFF
Ë|| ((LSEË=
RCC_LSE_ON
) || \

453 ((
LSE
Ë=
RCC_LSE_By∑ss
))

	)

462 
	#RCC_RTCCLKSour˚_LSE
 ((
uöt32_t
)0x00000100)

	)

463 
	#RCC_RTCCLKSour˚_LSI
 ((
uöt32_t
)0x00000200)

	)

464 
	#RCC_RTCCLKSour˚_HSE_Div128
 ((
uöt32_t
)0x00000300)

	)

465 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_RTCCLKSour˚_LSE
) || \

466 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_LSI
) || \

467 ((
SOURCE
Ë=
RCC_RTCCLKSour˚_HSE_Div128
))

	)

476 
	#RCC_AHBPîùh_DMA1
 ((
uöt32_t
)0x00000001)

	)

477 
	#RCC_AHBPîùh_DMA2
 ((
uöt32_t
)0x00000002)

	)

478 
	#RCC_AHBPîùh_SRAM
 ((
uöt32_t
)0x00000004)

	)

479 
	#RCC_AHBPîùh_FLITF
 ((
uöt32_t
)0x00000010)

	)

480 
	#RCC_AHBPîùh_CRC
 ((
uöt32_t
)0x00000040)

	)

482 #i‚de‡
STM32F10X_CL


483 
	#RCC_AHBPîùh_FSMC
 ((
uöt32_t
)0x00000100)

	)

484 
	#RCC_AHBPîùh_SDIO
 ((
uöt32_t
)0x00000400)

	)

485 
	#IS_RCC_AHB_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFAA8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

487 
	#RCC_AHBPîùh_OTG_FS
 ((
uöt32_t
)0x00001000)

	)

488 
	#RCC_AHBPîùh_ETH_MAC
 ((
uöt32_t
)0x00004000)

	)

489 
	#RCC_AHBPîùh_ETH_MAC_Tx
 ((
uöt32_t
)0x00008000)

	)

490 
	#RCC_AHBPîùh_ETH_MAC_Rx
 ((
uöt32_t
)0x00010000)

	)

492 
	#IS_RCC_AHB_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFE2FA8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

493 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
Ë((((PERIPHË& 0xFFFFAFFFË=0x00Ë&& ((PERIPHË!0x00))

	)

503 
	#RCC_APB2Pîùh_AFIO
 ((
uöt32_t
)0x00000001)

	)

504 
	#RCC_APB2Pîùh_GPIOA
 ((
uöt32_t
)0x00000004)

	)

505 
	#RCC_APB2Pîùh_GPIOB
 ((
uöt32_t
)0x00000008)

	)

506 
	#RCC_APB2Pîùh_GPIOC
 ((
uöt32_t
)0x00000010)

	)

507 
	#RCC_APB2Pîùh_GPIOD
 ((
uöt32_t
)0x00000020)

	)

508 
	#RCC_APB2Pîùh_GPIOE
 ((
uöt32_t
)0x00000040)

	)

509 
	#RCC_APB2Pîùh_GPIOF
 ((
uöt32_t
)0x00000080)

	)

510 
	#RCC_APB2Pîùh_GPIOG
 ((
uöt32_t
)0x00000100)

	)

511 
	#RCC_APB2Pîùh_ADC1
 ((
uöt32_t
)0x00000200)

	)

512 
	#RCC_APB2Pîùh_ADC2
 ((
uöt32_t
)0x00000400)

	)

513 
	#RCC_APB2Pîùh_TIM1
 ((
uöt32_t
)0x00000800)

	)

514 
	#RCC_APB2Pîùh_SPI1
 ((
uöt32_t
)0x00001000)

	)

515 
	#RCC_APB2Pîùh_TIM8
 ((
uöt32_t
)0x00002000)

	)

516 
	#RCC_APB2Pîùh_USART1
 ((
uöt32_t
)0x00004000)

	)

517 
	#RCC_APB2Pîùh_ADC3
 ((
uöt32_t
)0x00008000)

	)

518 
	#RCC_APB2Pîùh_TIM15
 ((
uöt32_t
)0x00010000)

	)

519 
	#RCC_APB2Pîùh_TIM16
 ((
uöt32_t
)0x00020000)

	)

520 
	#RCC_APB2Pîùh_TIM17
 ((
uöt32_t
)0x00040000)

	)

521 
	#RCC_APB2Pîùh_TIM9
 ((
uöt32_t
)0x00080000)

	)

522 
	#RCC_APB2Pîùh_TIM10
 ((
uöt32_t
)0x00100000)

	)

523 
	#RCC_APB2Pîùh_TIM11
 ((
uöt32_t
)0x00200000)

	)

525 
	#IS_RCC_APB2_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFC00002Ë=0x00Ë&& ((PERIPHË!0x00))

	)

534 
	#RCC_APB1Pîùh_TIM2
 ((
uöt32_t
)0x00000001)

	)

535 
	#RCC_APB1Pîùh_TIM3
 ((
uöt32_t
)0x00000002)

	)

536 
	#RCC_APB1Pîùh_TIM4
 ((
uöt32_t
)0x00000004)

	)

537 
	#RCC_APB1Pîùh_TIM5
 ((
uöt32_t
)0x00000008)

	)

538 
	#RCC_APB1Pîùh_TIM6
 ((
uöt32_t
)0x00000010)

	)

539 
	#RCC_APB1Pîùh_TIM7
 ((
uöt32_t
)0x00000020)

	)

540 
	#RCC_APB1Pîùh_TIM12
 ((
uöt32_t
)0x00000040)

	)

541 
	#RCC_APB1Pîùh_TIM13
 ((
uöt32_t
)0x00000080)

	)

542 
	#RCC_APB1Pîùh_TIM14
 ((
uöt32_t
)0x00000100)

	)

543 
	#RCC_APB1Pîùh_WWDG
 ((
uöt32_t
)0x00000800)

	)

544 
	#RCC_APB1Pîùh_SPI2
 ((
uöt32_t
)0x00004000)

	)

545 
	#RCC_APB1Pîùh_SPI3
 ((
uöt32_t
)0x00008000)

	)

546 
	#RCC_APB1Pîùh_USART2
 ((
uöt32_t
)0x00020000)

	)

547 
	#RCC_APB1Pîùh_USART3
 ((
uöt32_t
)0x00040000)

	)

548 
	#RCC_APB1Pîùh_UART4
 ((
uöt32_t
)0x00080000)

	)

549 
	#RCC_APB1Pîùh_UART5
 ((
uöt32_t
)0x00100000)

	)

550 
	#RCC_APB1Pîùh_I2C1
 ((
uöt32_t
)0x00200000)

	)

551 
	#RCC_APB1Pîùh_I2C2
 ((
uöt32_t
)0x00400000)

	)

552 
	#RCC_APB1Pîùh_USB
 ((
uöt32_t
)0x00800000)

	)

553 
	#RCC_APB1Pîùh_CAN1
 ((
uöt32_t
)0x02000000)

	)

554 
	#RCC_APB1Pîùh_CAN2
 ((
uöt32_t
)0x04000000)

	)

555 
	#RCC_APB1Pîùh_BKP
 ((
uöt32_t
)0x08000000)

	)

556 
	#RCC_APB1Pîùh_PWR
 ((
uöt32_t
)0x10000000)

	)

557 
	#RCC_APB1Pîùh_DAC
 ((
uöt32_t
)0x20000000)

	)

558 
	#RCC_APB1Pîùh_CEC
 ((
uöt32_t
)0x40000000)

	)

560 
	#IS_RCC_APB1_PERIPH
(
PERIPH
Ë((((PERIPHË& 0x81013600Ë=0x00Ë&& ((PERIPHË!0x00))

	)

570 
	#RCC_MCO_NoClock
 ((
uöt8_t
)0x00)

	)

571 
	#RCC_MCO_SYSCLK
 ((
uöt8_t
)0x04)

	)

572 
	#RCC_MCO_HSI
 ((
uöt8_t
)0x05)

	)

573 
	#RCC_MCO_HSE
 ((
uöt8_t
)0x06)

	)

574 
	#RCC_MCO_PLLCLK_Div2
 ((
uöt8_t
)0x07)

	)

576 #i‚de‡
STM32F10X_CL


577 
	#IS_RCC_MCO
(
MCO
Ë(((MCOË=
RCC_MCO_NoClock
Ë|| ((MCOË=
RCC_MCO_HSI
) || \

578 ((
MCO
Ë=
RCC_MCO_SYSCLK
Ë|| ((MCOË=
RCC_MCO_HSE
) || \

579 ((
MCO
Ë=
RCC_MCO_PLLCLK_Div2
))

	)

581 
	#RCC_MCO_PLL2CLK
 ((
uöt8_t
)0x08)

	)

582 
	#RCC_MCO_PLL3CLK_Div2
 ((
uöt8_t
)0x09)

	)

583 
	#RCC_MCO_XT1
 ((
uöt8_t
)0x0A)

	)

584 
	#RCC_MCO_PLL3CLK
 ((
uöt8_t
)0x0B)

	)

586 
	#IS_RCC_MCO
(
MCO
Ë(((MCOË=
RCC_MCO_NoClock
Ë|| ((MCOË=
RCC_MCO_HSI
) || \

587 ((
MCO
Ë=
RCC_MCO_SYSCLK
Ë|| ((MCOË=
RCC_MCO_HSE
) || \

588 ((
MCO
Ë=
RCC_MCO_PLLCLK_Div2
Ë|| ((MCOË=
RCC_MCO_PLL2CLK
) || \

589 ((
MCO
Ë=
RCC_MCO_PLL3CLK_Div2
Ë|| ((MCOË=
RCC_MCO_XT1
) || \

590 ((
MCO
Ë=
RCC_MCO_PLL3CLK
))

	)

601 
	#RCC_FLAG_HSIRDY
 ((
uöt8_t
)0x21)

	)

602 
	#RCC_FLAG_HSERDY
 ((
uöt8_t
)0x31)

	)

603 
	#RCC_FLAG_PLLRDY
 ((
uöt8_t
)0x39)

	)

604 
	#RCC_FLAG_LSERDY
 ((
uöt8_t
)0x41)

	)

605 
	#RCC_FLAG_LSIRDY
 ((
uöt8_t
)0x61)

	)

606 
	#RCC_FLAG_PINRST
 ((
uöt8_t
)0x7A)

	)

607 
	#RCC_FLAG_PORRST
 ((
uöt8_t
)0x7B)

	)

608 
	#RCC_FLAG_SFTRST
 ((
uöt8_t
)0x7C)

	)

609 
	#RCC_FLAG_IWDGRST
 ((
uöt8_t
)0x7D)

	)

610 
	#RCC_FLAG_WWDGRST
 ((
uöt8_t
)0x7E)

	)

611 
	#RCC_FLAG_LPWRRST
 ((
uöt8_t
)0x7F)

	)

613 #i‚de‡
STM32F10X_CL


614 
	#IS_RCC_FLAG
(
FLAG
Ë(((FLAGË=
RCC_FLAG_HSIRDY
Ë|| ((FLAGË=
RCC_FLAG_HSERDY
) || \

615 ((
FLAG
Ë=
RCC_FLAG_PLLRDY
Ë|| ((FLAGË=
RCC_FLAG_LSERDY
) || \

616 ((
FLAG
Ë=
RCC_FLAG_LSIRDY
Ë|| ((FLAGË=
RCC_FLAG_PINRST
) || \

617 ((
FLAG
Ë=
RCC_FLAG_PORRST
Ë|| ((FLAGË=
RCC_FLAG_SFTRST
) || \

618 ((
FLAG
Ë=
RCC_FLAG_IWDGRST
)|| ((FLAGË=
RCC_FLAG_WWDGRST
)|| \

619 ((
FLAG
Ë=
RCC_FLAG_LPWRRST
))

	)

621 
	#RCC_FLAG_PLL2RDY
 ((
uöt8_t
)0x3B)

	)

622 
	#RCC_FLAG_PLL3RDY
 ((
uöt8_t
)0x3D)

	)

623 
	#IS_RCC_FLAG
(
FLAG
Ë(((FLAGË=
RCC_FLAG_HSIRDY
Ë|| ((FLAGË=
RCC_FLAG_HSERDY
) || \

624 ((
FLAG
Ë=
RCC_FLAG_PLLRDY
Ë|| ((FLAGË=
RCC_FLAG_LSERDY
) || \

625 ((
FLAG
Ë=
RCC_FLAG_PLL2RDY
Ë|| ((FLAGË=
RCC_FLAG_PLL3RDY
) || \

626 ((
FLAG
Ë=
RCC_FLAG_LSIRDY
Ë|| ((FLAGË=
RCC_FLAG_PINRST
) || \

627 ((
FLAG
Ë=
RCC_FLAG_PORRST
Ë|| ((FLAGË=
RCC_FLAG_SFTRST
) || \

628 ((
FLAG
Ë=
RCC_FLAG_IWDGRST
)|| ((FLAGË=
RCC_FLAG_WWDGRST
)|| \

629 ((
FLAG
Ë=
RCC_FLAG_LPWRRST
))

	)

632 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x1F)

	)

653 
RCC_DeInô
();

654 
RCC_HSEC⁄fig
(
uöt32_t
 
RCC_HSE
);

655 
Eº‹Sètus
 
RCC_WaôF‹HSESèπUp
();

656 
RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
);

657 
RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

658 
RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
RCC_PLLMul
);

659 
RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

661 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
Ë|| deföed (
STM32F10X_CL
)

662 
RCC_PREDIV1C⁄fig
(
uöt32_t
 
RCC_PREDIV1_Sour˚
, uöt32_à
RCC_PREDIV1_Div
);

665 #ifde‡ 
STM32F10X_CL


666 
RCC_PREDIV2C⁄fig
(
uöt32_t
 
RCC_PREDIV2_Div
);

667 
RCC_PLL2C⁄fig
(
uöt32_t
 
RCC_PLL2Mul
);

668 
RCC_PLL2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

669 
RCC_PLL3C⁄fig
(
uöt32_t
 
RCC_PLL3Mul
);

670 
RCC_PLL3Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

673 
RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
);

674 
uöt8_t
 
RCC_GëSYSCLKSour˚
();

675 
RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
);

676 
RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
);

677 
RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
);

678 
RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

680 #i‚de‡
STM32F10X_CL


681 
RCC_USBCLKC⁄fig
(
uöt32_t
 
RCC_USBCLKSour˚
);

683 
RCC_OTGFSCLKC⁄fig
(
uöt32_t
 
RCC_OTGFSCLKSour˚
);

686 
RCC_ADCCLKC⁄fig
(
uöt32_t
 
RCC_PCLK2
);

688 #ifde‡
STM32F10X_CL


689 
RCC_I2S2CLKC⁄fig
(
uöt32_t
 
RCC_I2S2CLKSour˚
);

690 
RCC_I2S3CLKC⁄fig
(
uöt32_t
 
RCC_I2S3CLKSour˚
);

693 
RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
);

694 
RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

695 
RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
);

696 
RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

697 
RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
);

698 
RCC_AHBPîùhClockCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

699 
RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

700 
RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

702 #ifde‡
STM32F10X_CL


703 
RCC_AHBPîùhRe£tCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

706 
RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

707 
RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

708 
RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

709 
RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

710 
RCC_MCOC⁄fig
(
uöt8_t
 
RCC_MCO
);

711 
FœgSètus
 
RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
);

712 
RCC_CÀ¨Fœg
();

713 
ITSètus
 
RCC_GëITSètus
(
uöt8_t
 
RCC_IT
);

714 
RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
);

716 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_rtc.h

30 #i‚de‡
__STM32F10x_RTC_H


31 
	#__STM32F10x_RTC_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

64 
	#RTC_IT_OW
 ((
uöt16_t
)0x0004Ë

	)

65 
	#RTC_IT_ALR
 ((
uöt16_t
)0x0002Ë

	)

66 
	#RTC_IT_SEC
 ((
uöt16_t
)0x0001Ë

	)

67 
	#IS_RTC_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFFF8Ë=0x00Ë&& ((ITË!0x00))

	)

68 
	#IS_RTC_GET_IT
(
IT
Ë(((ITË=
RTC_IT_OW
Ë|| ((ITË=
RTC_IT_ALR
) || \

69 ((
IT
Ë=
RTC_IT_SEC
))

	)

78 
	#RTC_FLAG_RTOFF
 ((
uöt16_t
)0x0020Ë

	)

79 
	#RTC_FLAG_RSF
 ((
uöt16_t
)0x0008Ë

	)

80 
	#RTC_FLAG_OW
 ((
uöt16_t
)0x0004Ë

	)

81 
	#RTC_FLAG_ALR
 ((
uöt16_t
)0x0002Ë

	)

82 
	#RTC_FLAG_SEC
 ((
uöt16_t
)0x0001Ë

	)

83 
	#IS_RTC_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFFF0Ë=0x00Ë&& ((FLAGË!0x00))

	)

84 
	#IS_RTC_GET_FLAG
(
FLAG
Ë(((FLAGË=
RTC_FLAG_RTOFF
Ë|| ((FLAGË=
RTC_FLAG_RSF
) || \

85 ((
FLAG
Ë=
RTC_FLAG_OW
Ë|| ((FLAGË=
RTC_FLAG_ALR
) || \

86 ((
FLAG
Ë=
RTC_FLAG_SEC
))

	)

87 
	#IS_RTC_PRESCALER
(
PRESCALER
Ë((PRESCALERË<0xFFFFF)

	)

109 
RTC_ITC⁄fig
(
uöt16_t
 
RTC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

110 
RTC_E¡îC⁄figMode
();

111 
RTC_ExôC⁄figMode
();

112 
uöt32_t
 
RTC_GëCou¡î
();

113 
RTC_SëCou¡î
(
uöt32_t
 
Cou¡îVÆue
);

114 
RTC_SëPªsˇÀr
(
uöt32_t
 
PªsˇÀrVÆue
);

115 
RTC_SëAœrm
(
uöt32_t
 
AœrmVÆue
);

116 
uöt32_t
 
RTC_GëDividî
();

117 
RTC_WaôF‹La°Task
();

118 
RTC_WaôF‹Synchro
();

119 
FœgSètus
 
RTC_GëFœgSètus
(
uöt16_t
 
RTC_FLAG
);

120 
RTC_CÀ¨Fœg
(
uöt16_t
 
RTC_FLAG
);

121 
ITSètus
 
RTC_GëITSètus
(
uöt16_t
 
RTC_IT
);

122 
RTC_CÀ¨ITPídögBô
(
uöt16_t
 
RTC_IT
);

124 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_sdio.h

30 #i‚de‡
__STM32F10x_SDIO_H


31 
	#__STM32F10x_SDIO_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

54 
uöt32_t
 
SDIO_ClockEdge
;

57 
uöt32_t
 
SDIO_ClockBy∑ss
;

61 
uöt32_t
 
SDIO_ClockPowîSave
;

65 
uöt32_t
 
SDIO_BusWide
;

68 
uöt32_t
 
SDIO_H¨dw¨eFlowC⁄åﬁ
;

71 
uöt8_t
 
SDIO_ClockDiv
;

74 } 
	tSDIO_InôTy≥Def
;

78 
uöt32_t
 
SDIO_Argumít
;

83 
uöt32_t
 
SDIO_CmdIndex
;

85 
uöt32_t
 
SDIO_Re•⁄£
;

88 
uöt32_t
 
SDIO_Waô
;

91 
uöt32_t
 
SDIO_CPSM
;

94 } 
	tSDIO_CmdInôTy≥Def
;

98 
uöt32_t
 
SDIO_D©aTimeOut
;

100 
uöt32_t
 
SDIO_D©aLígth
;

102 
uöt32_t
 
SDIO_D©aBlockSize
;

105 
uöt32_t
 
SDIO_Tøns„rDú
;

109 
uöt32_t
 
SDIO_Tøns„rMode
;

112 
uöt32_t
 
SDIO_DPSM
;

115 } 
	tSDIO_D©aInôTy≥Def
;

129 
	#SDIO_ClockEdge_Risög
 ((
uöt32_t
)0x00000000)

	)

130 
	#SDIO_ClockEdge_FÆlög
 ((
uöt32_t
)0x00002000)

	)

131 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
Ë(((EDGEË=
SDIO_ClockEdge_Risög
) || \

132 ((
EDGE
Ë=
SDIO_ClockEdge_FÆlög
))

	)

141 
	#SDIO_ClockBy∑ss_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

142 
	#SDIO_ClockBy∑ss_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

143 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
Ë(((BYPASSË=
SDIO_ClockBy∑ss_DißbÀ
) || \

144 ((
BYPASS
Ë=
SDIO_ClockBy∑ss_E«bÀ
))

	)

153 
	#SDIO_ClockPowîSave_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

154 
	#SDIO_ClockPowîSave_E«bÀ
 ((
uöt32_t
)0x00000200)

	)

155 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
Ë(((SAVEË=
SDIO_ClockPowîSave_DißbÀ
) || \

156 ((
SAVE
Ë=
SDIO_ClockPowîSave_E«bÀ
))

	)

165 
	#SDIO_BusWide_1b
 ((
uöt32_t
)0x00000000)

	)

166 
	#SDIO_BusWide_4b
 ((
uöt32_t
)0x00000800)

	)

167 
	#SDIO_BusWide_8b
 ((
uöt32_t
)0x00001000)

	)

168 
	#IS_SDIO_BUS_WIDE
(
WIDE
Ë(((WIDEË=
SDIO_BusWide_1b
Ë|| ((WIDEË=
SDIO_BusWide_4b
) || \

169 ((
WIDE
Ë=
SDIO_BusWide_8b
))

	)

179 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

180 
	#SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
 ((
uöt32_t
)0x00004000)

	)

181 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
Ë(((CONTROLË=
SDIO_H¨dw¨eFlowC⁄åﬁ_DißbÀ
) || \

182 ((
CONTROL
Ë=
SDIO_H¨dw¨eFlowC⁄åﬁ_E«bÀ
))

	)

191 
	#SDIO_PowîSèã_OFF
 ((
uöt32_t
)0x00000000)

	)

192 
	#SDIO_PowîSèã_ON
 ((
uöt32_t
)0x00000003)

	)

193 
	#IS_SDIO_POWER_STATE
(
STATE
Ë(((STATEË=
SDIO_PowîSèã_OFF
Ë|| ((STATEË=
SDIO_PowîSèã_ON
))

	)

203 
	#SDIO_IT_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

204 
	#SDIO_IT_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

205 
	#SDIO_IT_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

206 
	#SDIO_IT_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

207 
	#SDIO_IT_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

208 
	#SDIO_IT_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

209 
	#SDIO_IT_CMDREND
 ((
uöt32_t
)0x00000040)

	)

210 
	#SDIO_IT_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

211 
	#SDIO_IT_DATAEND
 ((
uöt32_t
)0x00000100)

	)

212 
	#SDIO_IT_STBITERR
 ((
uöt32_t
)0x00000200)

	)

213 
	#SDIO_IT_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

214 
	#SDIO_IT_CMDACT
 ((
uöt32_t
)0x00000800)

	)

215 
	#SDIO_IT_TXACT
 ((
uöt32_t
)0x00001000)

	)

216 
	#SDIO_IT_RXACT
 ((
uöt32_t
)0x00002000)

	)

217 
	#SDIO_IT_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

218 
	#SDIO_IT_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

219 
	#SDIO_IT_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

220 
	#SDIO_IT_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

221 
	#SDIO_IT_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

222 
	#SDIO_IT_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

223 
	#SDIO_IT_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

224 
	#SDIO_IT_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

225 
	#SDIO_IT_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

226 
	#SDIO_IT_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

227 
	#IS_SDIO_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF000000Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

236 
	#IS_SDIO_CMD_INDEX
(
INDEX
Ë((INDEXË< 0x40)

	)

245 
	#SDIO_Re•⁄£_No
 ((
uöt32_t
)0x00000000)

	)

246 
	#SDIO_Re•⁄£_Sh‹t
 ((
uöt32_t
)0x00000040)

	)

247 
	#SDIO_Re•⁄£_L⁄g
 ((
uöt32_t
)0x000000C0)

	)

248 
	#IS_SDIO_RESPONSE
(
RESPONSE
Ë(((RESPONSEË=
SDIO_Re•⁄£_No
) || \

249 ((
RESPONSE
Ë=
SDIO_Re•⁄£_Sh‹t
) || \

250 ((
RESPONSE
Ë=
SDIO_Re•⁄£_L⁄g
))

	)

259 
	#SDIO_Waô_No
 ((
uöt32_t
)0x00000000Ë

	)

260 
	#SDIO_Waô_IT
 ((
uöt32_t
)0x00000100Ë

	)

261 
	#SDIO_Waô_Píd
 ((
uöt32_t
)0x00000200Ë

	)

262 
	#IS_SDIO_WAIT
(
WAIT
Ë(((WAITË=
SDIO_Waô_No
Ë|| ((WAITË=
SDIO_Waô_IT
) || \

263 ((
WAIT
Ë=
SDIO_Waô_Píd
))

	)

272 
	#SDIO_CPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

273 
	#SDIO_CPSM_E«bÀ
 ((
uöt32_t
)0x00000400)

	)

274 
	#IS_SDIO_CPSM
(
CPSM
Ë(((CPSMË=
SDIO_CPSM_E«bÀ
Ë|| ((CPSMË=
SDIO_CPSM_DißbÀ
))

	)

283 
	#SDIO_RESP1
 ((
uöt32_t
)0x00000000)

	)

284 
	#SDIO_RESP2
 ((
uöt32_t
)0x00000004)

	)

285 
	#SDIO_RESP3
 ((
uöt32_t
)0x00000008)

	)

286 
	#SDIO_RESP4
 ((
uöt32_t
)0x0000000C)

	)

287 
	#IS_SDIO_RESP
(
RESP
Ë(((RESPË=
SDIO_RESP1
Ë|| ((RESPË=
SDIO_RESP2
) || \

288 ((
RESP
Ë=
SDIO_RESP3
Ë|| ((RESPË=
SDIO_RESP4
))

	)

297 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
Ë((LENGTHË<0x01FFFFFF)

	)

306 
	#SDIO_D©aBlockSize_1b
 ((
uöt32_t
)0x00000000)

	)

307 
	#SDIO_D©aBlockSize_2b
 ((
uöt32_t
)0x00000010)

	)

308 
	#SDIO_D©aBlockSize_4b
 ((
uöt32_t
)0x00000020)

	)

309 
	#SDIO_D©aBlockSize_8b
 ((
uöt32_t
)0x00000030)

	)

310 
	#SDIO_D©aBlockSize_16b
 ((
uöt32_t
)0x00000040)

	)

311 
	#SDIO_D©aBlockSize_32b
 ((
uöt32_t
)0x00000050)

	)

312 
	#SDIO_D©aBlockSize_64b
 ((
uöt32_t
)0x00000060)

	)

313 
	#SDIO_D©aBlockSize_128b
 ((
uöt32_t
)0x00000070)

	)

314 
	#SDIO_D©aBlockSize_256b
 ((
uöt32_t
)0x00000080)

	)

315 
	#SDIO_D©aBlockSize_512b
 ((
uöt32_t
)0x00000090)

	)

316 
	#SDIO_D©aBlockSize_1024b
 ((
uöt32_t
)0x000000A0)

	)

317 
	#SDIO_D©aBlockSize_2048b
 ((
uöt32_t
)0x000000B0)

	)

318 
	#SDIO_D©aBlockSize_4096b
 ((
uöt32_t
)0x000000C0)

	)

319 
	#SDIO_D©aBlockSize_8192b
 ((
uöt32_t
)0x000000D0)

	)

320 
	#SDIO_D©aBlockSize_16384b
 ((
uöt32_t
)0x000000E0)

	)

321 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
Ë(((SIZEË=
SDIO_D©aBlockSize_1b
) || \

322 ((
SIZE
Ë=
SDIO_D©aBlockSize_2b
) || \

323 ((
SIZE
Ë=
SDIO_D©aBlockSize_4b
) || \

324 ((
SIZE
Ë=
SDIO_D©aBlockSize_8b
) || \

325 ((
SIZE
Ë=
SDIO_D©aBlockSize_16b
) || \

326 ((
SIZE
Ë=
SDIO_D©aBlockSize_32b
) || \

327 ((
SIZE
Ë=
SDIO_D©aBlockSize_64b
) || \

328 ((
SIZE
Ë=
SDIO_D©aBlockSize_128b
) || \

329 ((
SIZE
Ë=
SDIO_D©aBlockSize_256b
) || \

330 ((
SIZE
Ë=
SDIO_D©aBlockSize_512b
) || \

331 ((
SIZE
Ë=
SDIO_D©aBlockSize_1024b
) || \

332 ((
SIZE
Ë=
SDIO_D©aBlockSize_2048b
) || \

333 ((
SIZE
Ë=
SDIO_D©aBlockSize_4096b
) || \

334 ((
SIZE
Ë=
SDIO_D©aBlockSize_8192b
) || \

335 ((
SIZE
Ë=
SDIO_D©aBlockSize_16384b
))

	)

344 
	#SDIO_Tøns„rDú_ToC¨d
 ((
uöt32_t
)0x00000000)

	)

345 
	#SDIO_Tøns„rDú_ToSDIO
 ((
uöt32_t
)0x00000002)

	)

346 
	#IS_SDIO_TRANSFER_DIR
(
DIR
Ë(((DIRË=
SDIO_Tøns„rDú_ToC¨d
) || \

347 ((
DIR
Ë=
SDIO_Tøns„rDú_ToSDIO
))

	)

356 
	#SDIO_Tøns„rMode_Block
 ((
uöt32_t
)0x00000000)

	)

357 
	#SDIO_Tøns„rMode_Såóm
 ((
uöt32_t
)0x00000004)

	)

358 
	#IS_SDIO_TRANSFER_MODE
(
MODE
Ë(((MODEË=
SDIO_Tøns„rMode_Såóm
) || \

359 ((
MODE
Ë=
SDIO_Tøns„rMode_Block
))

	)

368 
	#SDIO_DPSM_DißbÀ
 ((
uöt32_t
)0x00000000)

	)

369 
	#SDIO_DPSM_E«bÀ
 ((
uöt32_t
)0x00000001)

	)

370 
	#IS_SDIO_DPSM
(
DPSM
Ë(((DPSMË=
SDIO_DPSM_E«bÀ
Ë|| ((DPSMË=
SDIO_DPSM_DißbÀ
))

	)

379 
	#SDIO_FLAG_CCRCFAIL
 ((
uöt32_t
)0x00000001)

	)

380 
	#SDIO_FLAG_DCRCFAIL
 ((
uöt32_t
)0x00000002)

	)

381 
	#SDIO_FLAG_CTIMEOUT
 ((
uöt32_t
)0x00000004)

	)

382 
	#SDIO_FLAG_DTIMEOUT
 ((
uöt32_t
)0x00000008)

	)

383 
	#SDIO_FLAG_TXUNDERR
 ((
uöt32_t
)0x00000010)

	)

384 
	#SDIO_FLAG_RXOVERR
 ((
uöt32_t
)0x00000020)

	)

385 
	#SDIO_FLAG_CMDREND
 ((
uöt32_t
)0x00000040)

	)

386 
	#SDIO_FLAG_CMDSENT
 ((
uöt32_t
)0x00000080)

	)

387 
	#SDIO_FLAG_DATAEND
 ((
uöt32_t
)0x00000100)

	)

388 
	#SDIO_FLAG_STBITERR
 ((
uöt32_t
)0x00000200)

	)

389 
	#SDIO_FLAG_DBCKEND
 ((
uöt32_t
)0x00000400)

	)

390 
	#SDIO_FLAG_CMDACT
 ((
uöt32_t
)0x00000800)

	)

391 
	#SDIO_FLAG_TXACT
 ((
uöt32_t
)0x00001000)

	)

392 
	#SDIO_FLAG_RXACT
 ((
uöt32_t
)0x00002000)

	)

393 
	#SDIO_FLAG_TXFIFOHE
 ((
uöt32_t
)0x00004000)

	)

394 
	#SDIO_FLAG_RXFIFOHF
 ((
uöt32_t
)0x00008000)

	)

395 
	#SDIO_FLAG_TXFIFOF
 ((
uöt32_t
)0x00010000)

	)

396 
	#SDIO_FLAG_RXFIFOF
 ((
uöt32_t
)0x00020000)

	)

397 
	#SDIO_FLAG_TXFIFOE
 ((
uöt32_t
)0x00040000)

	)

398 
	#SDIO_FLAG_RXFIFOE
 ((
uöt32_t
)0x00080000)

	)

399 
	#SDIO_FLAG_TXDAVL
 ((
uöt32_t
)0x00100000)

	)

400 
	#SDIO_FLAG_RXDAVL
 ((
uöt32_t
)0x00200000)

	)

401 
	#SDIO_FLAG_SDIOIT
 ((
uöt32_t
)0x00400000)

	)

402 
	#SDIO_FLAG_CEATAEND
 ((
uöt32_t
)0x00800000)

	)

403 
	#IS_SDIO_FLAG
(
FLAG
Ë(((FLAGË=
SDIO_FLAG_CCRCFAIL
) || \

404 ((
FLAG
Ë=
SDIO_FLAG_DCRCFAIL
) || \

405 ((
FLAG
Ë=
SDIO_FLAG_CTIMEOUT
) || \

406 ((
FLAG
Ë=
SDIO_FLAG_DTIMEOUT
) || \

407 ((
FLAG
Ë=
SDIO_FLAG_TXUNDERR
) || \

408 ((
FLAG
Ë=
SDIO_FLAG_RXOVERR
) || \

409 ((
FLAG
Ë=
SDIO_FLAG_CMDREND
) || \

410 ((
FLAG
Ë=
SDIO_FLAG_CMDSENT
) || \

411 ((
FLAG
Ë=
SDIO_FLAG_DATAEND
) || \

412 ((
FLAG
Ë=
SDIO_FLAG_STBITERR
) || \

413 ((
FLAG
Ë=
SDIO_FLAG_DBCKEND
) || \

414 ((
FLAG
Ë=
SDIO_FLAG_CMDACT
) || \

415 ((
FLAG
Ë=
SDIO_FLAG_TXACT
) || \

416 ((
FLAG
Ë=
SDIO_FLAG_RXACT
) || \

417 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOHE
) || \

418 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOHF
) || \

419 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOF
) || \

420 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOF
) || \

421 ((
FLAG
Ë=
SDIO_FLAG_TXFIFOE
) || \

422 ((
FLAG
Ë=
SDIO_FLAG_RXFIFOE
) || \

423 ((
FLAG
Ë=
SDIO_FLAG_TXDAVL
) || \

424 ((
FLAG
Ë=
SDIO_FLAG_RXDAVL
) || \

425 ((
FLAG
Ë=
SDIO_FLAG_SDIOIT
) || \

426 ((
FLAG
Ë=
SDIO_FLAG_CEATAEND
))

	)

428 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((FLAGË!(uöt32_t)0x00))

	)

430 
	#IS_SDIO_GET_IT
(
IT
Ë(((ITË=
SDIO_IT_CCRCFAIL
) || \

431 ((
IT
Ë=
SDIO_IT_DCRCFAIL
) || \

432 ((
IT
Ë=
SDIO_IT_CTIMEOUT
) || \

433 ((
IT
Ë=
SDIO_IT_DTIMEOUT
) || \

434 ((
IT
Ë=
SDIO_IT_TXUNDERR
) || \

435 ((
IT
Ë=
SDIO_IT_RXOVERR
) || \

436 ((
IT
Ë=
SDIO_IT_CMDREND
) || \

437 ((
IT
Ë=
SDIO_IT_CMDSENT
) || \

438 ((
IT
Ë=
SDIO_IT_DATAEND
) || \

439 ((
IT
Ë=
SDIO_IT_STBITERR
) || \

440 ((
IT
Ë=
SDIO_IT_DBCKEND
) || \

441 ((
IT
Ë=
SDIO_IT_CMDACT
) || \

442 ((
IT
Ë=
SDIO_IT_TXACT
) || \

443 ((
IT
Ë=
SDIO_IT_RXACT
) || \

444 ((
IT
Ë=
SDIO_IT_TXFIFOHE
) || \

445 ((
IT
Ë=
SDIO_IT_RXFIFOHF
) || \

446 ((
IT
Ë=
SDIO_IT_TXFIFOF
) || \

447 ((
IT
Ë=
SDIO_IT_RXFIFOF
) || \

448 ((
IT
Ë=
SDIO_IT_TXFIFOE
) || \

449 ((
IT
Ë=
SDIO_IT_RXFIFOE
) || \

450 ((
IT
Ë=
SDIO_IT_TXDAVL
) || \

451 ((
IT
Ë=
SDIO_IT_RXDAVL
) || \

452 ((
IT
Ë=
SDIO_IT_SDIOIT
) || \

453 ((
IT
Ë=
SDIO_IT_CEATAEND
))

	)

455 
	#IS_SDIO_CLEAR_IT
(
IT
Ë((((ITË& (
uöt32_t
)0xFF3FF800Ë=0x00Ë&& ((ITË!(uöt32_t)0x00))

	)

465 
	#SDIO_RódWaôMode_CLK
 ((
uöt32_t
)0x00000001)

	)

466 
	#SDIO_RódWaôMode_DATA2
 ((
uöt32_t
)0x00000000)

	)

467 
	#IS_SDIO_READWAIT_MODE
(
MODE
Ë(((MODEË=
SDIO_RódWaôMode_CLK
) || \

468 ((
MODE
Ë=
SDIO_RódWaôMode_DATA2
))

	)

489 
SDIO_DeInô
();

490 
SDIO_Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

491 
SDIO_Såu˘Inô
(
SDIO_InôTy≥Def
* 
SDIO_InôSåu˘
);

492 
SDIO_ClockCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

493 
SDIO_SëPowîSèã
(
uöt32_t
 
SDIO_PowîSèã
);

494 
uöt32_t
 
SDIO_GëPowîSèã
();

495 
SDIO_ITC⁄fig
(
uöt32_t
 
SDIO_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

496 
SDIO_DMACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

497 
SDIO_SídComm™d
(
SDIO_CmdInôTy≥Def
 *
SDIO_CmdInôSåu˘
);

498 
SDIO_CmdSåu˘Inô
(
SDIO_CmdInôTy≥Def
* 
SDIO_CmdInôSåu˘
);

499 
uöt8_t
 
SDIO_GëComm™dRe•⁄£
();

500 
uöt32_t
 
SDIO_GëRe•⁄£
(uöt32_à
SDIO_RESP
);

501 
SDIO_D©aC⁄fig
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

502 
SDIO_D©aSåu˘Inô
(
SDIO_D©aInôTy≥Def
* 
SDIO_D©aInôSåu˘
);

503 
uöt32_t
 
SDIO_GëD©aCou¡î
();

504 
uöt32_t
 
SDIO_RódD©a
();

505 
SDIO_WrôeD©a
(
uöt32_t
 
D©a
);

506 
uöt32_t
 
SDIO_GëFIFOCou¡
();

507 
SDIO_SèπSDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

508 
SDIO_St›SDIORódWaô
(
Fun˘i⁄ÆSèã
 
NewSèã
);

509 
SDIO_SëSDIORódWaôMode
(
uöt32_t
 
SDIO_RódWaôMode
);

510 
SDIO_SëSDIOO≥øti⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
);

511 
SDIO_SídSDIOSu•ídCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

512 
SDIO_Comm™dCom∂ëi⁄Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

513 
SDIO_CEATAITCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

514 
SDIO_SídCEATACmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

515 
FœgSètus
 
SDIO_GëFœgSètus
(
uöt32_t
 
SDIO_FLAG
);

516 
SDIO_CÀ¨Fœg
(
uöt32_t
 
SDIO_FLAG
);

517 
ITSètus
 
SDIO_GëITSètus
(
uöt32_t
 
SDIO_IT
);

518 
SDIO_CÀ¨ITPídögBô
(
uöt32_t
 
SDIO_IT
);

520 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_spi.h

30 #i‚de‡
__STM32F10x_SPI_H


31 
	#__STM32F10x_SPI_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt16_t
 
SPI_Dúe˘i⁄
;

61 
uöt16_t
 
SPI_Mode
;

64 
uöt16_t
 
SPI_D©aSize
;

67 
uöt16_t
 
SPI_CPOL
;

70 
uöt16_t
 
SPI_CPHA
;

73 
uöt16_t
 
SPI_NSS
;

77 
uöt16_t
 
SPI_BaudR©ePªsˇÀr
;

83 
uöt16_t
 
SPI_Fú°Bô
;

86 
uöt16_t
 
SPI_CRCPﬁynomül
;

87 }
	tSPI_InôTy≥Def
;

96 
uöt16_t
 
I2S_Mode
;

99 
uöt16_t
 
I2S_Sènd¨d
;

102 
uöt16_t
 
I2S_D©aF‹m©
;

105 
uöt16_t
 
I2S_MCLKOuçut
;

108 
uöt32_t
 
I2S_AudioFªq
;

111 
uöt16_t
 
I2S_CPOL
;

113 }
	tI2S_InôTy≥Def
;

123 
	#IS_SPI_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI1
) || \

124 ((
PERIPH
Ë=
SPI2
) || \

125 ((
PERIPH
Ë=
SPI3
))

	)

127 
	#IS_SPI_23_PERIPH
(
PERIPH
Ë(((PERIPHË=
SPI2
) || \

128 ((
PERIPH
Ë=
SPI3
))

	)

134 
	#SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
 ((
uöt16_t
)0x0000)

	)

135 
	#SPI_Dúe˘i⁄_2Löes_RxO∆y
 ((
uöt16_t
)0x0400)

	)

136 
	#SPI_Dúe˘i⁄_1Löe_Rx
 ((
uöt16_t
)0x8000)

	)

137 
	#SPI_Dúe˘i⁄_1Löe_Tx
 ((
uöt16_t
)0xC000)

	)

138 
	#IS_SPI_DIRECTION_MODE
(
MODE
Ë(((MODEË=
SPI_Dúe˘i⁄_2Löes_FuŒDu∂ex
) || \

139 ((
MODE
Ë=
SPI_Dúe˘i⁄_2Löes_RxO∆y
) || \

140 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Rx
) || \

141 ((
MODE
Ë=
SPI_Dúe˘i⁄_1Löe_Tx
))

	)

150 
	#SPI_Mode_Ma°î
 ((
uöt16_t
)0x0104)

	)

151 
	#SPI_Mode_Sœve
 ((
uöt16_t
)0x0000)

	)

152 
	#IS_SPI_MODE
(
MODE
Ë(((MODEË=
SPI_Mode_Ma°î
) || \

153 ((
MODE
Ë=
SPI_Mode_Sœve
))

	)

162 
	#SPI_D©aSize_16b
 ((
uöt16_t
)0x0800)

	)

163 
	#SPI_D©aSize_8b
 ((
uöt16_t
)0x0000)

	)

164 
	#IS_SPI_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SPI_D©aSize_16b
) || \

165 ((
DATASIZE
Ë=
SPI_D©aSize_8b
))

	)

174 
	#SPI_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

175 
	#SPI_CPOL_High
 ((
uöt16_t
)0x0002)

	)

176 
	#IS_SPI_CPOL
(
CPOL
Ë(((CPOLË=
SPI_CPOL_Low
) || \

177 ((
CPOL
Ë=
SPI_CPOL_High
))

	)

186 
	#SPI_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

187 
	#SPI_CPHA_2Edge
 ((
uöt16_t
)0x0001)

	)

188 
	#IS_SPI_CPHA
(
CPHA
Ë(((CPHAË=
SPI_CPHA_1Edge
) || \

189 ((
CPHA
Ë=
SPI_CPHA_2Edge
))

	)

198 
	#SPI_NSS_So·
 ((
uöt16_t
)0x0200)

	)

199 
	#SPI_NSS_H¨d
 ((
uöt16_t
)0x0000)

	)

200 
	#IS_SPI_NSS
(
NSS
Ë(((NSSË=
SPI_NSS_So·
) || \

201 ((
NSS
Ë=
SPI_NSS_H¨d
))

	)

210 
	#SPI_BaudR©ePªsˇÀr_2
 ((
uöt16_t
)0x0000)

	)

211 
	#SPI_BaudR©ePªsˇÀr_4
 ((
uöt16_t
)0x0008)

	)

212 
	#SPI_BaudR©ePªsˇÀr_8
 ((
uöt16_t
)0x0010)

	)

213 
	#SPI_BaudR©ePªsˇÀr_16
 ((
uöt16_t
)0x0018)

	)

214 
	#SPI_BaudR©ePªsˇÀr_32
 ((
uöt16_t
)0x0020)

	)

215 
	#SPI_BaudR©ePªsˇÀr_64
 ((
uöt16_t
)0x0028)

	)

216 
	#SPI_BaudR©ePªsˇÀr_128
 ((
uöt16_t
)0x0030)

	)

217 
	#SPI_BaudR©ePªsˇÀr_256
 ((
uöt16_t
)0x0038)

	)

218 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
SPI_BaudR©ePªsˇÀr_2
) || \

219 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_4
) || \

220 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_8
) || \

221 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_16
) || \

222 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_32
) || \

223 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_64
) || \

224 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_128
) || \

225 ((
PRESCALER
Ë=
SPI_BaudR©ePªsˇÀr_256
))

	)

234 
	#SPI_Fú°Bô_MSB
 ((
uöt16_t
)0x0000)

	)

235 
	#SPI_Fú°Bô_LSB
 ((
uöt16_t
)0x0080)

	)

236 
	#IS_SPI_FIRST_BIT
(
BIT
Ë(((BITË=
SPI_Fú°Bô_MSB
) || \

237 ((
BIT
Ë=
SPI_Fú°Bô_LSB
))

	)

246 
	#I2S_Mode_SœveTx
 ((
uöt16_t
)0x0000)

	)

247 
	#I2S_Mode_SœveRx
 ((
uöt16_t
)0x0100)

	)

248 
	#I2S_Mode_Ma°îTx
 ((
uöt16_t
)0x0200)

	)

249 
	#I2S_Mode_Ma°îRx
 ((
uöt16_t
)0x0300)

	)

250 
	#IS_I2S_MODE
(
MODE
Ë(((MODEË=
I2S_Mode_SœveTx
) || \

251 ((
MODE
Ë=
I2S_Mode_SœveRx
) || \

252 ((
MODE
Ë=
I2S_Mode_Ma°îTx
) || \

253 ((
MODE
Ë=
I2S_Mode_Ma°îRx
Ë)

	)

262 
	#I2S_Sènd¨d_Phûlùs
 ((
uöt16_t
)0x0000)

	)

263 
	#I2S_Sènd¨d_MSB
 ((
uöt16_t
)0x0010)

	)

264 
	#I2S_Sènd¨d_LSB
 ((
uöt16_t
)0x0020)

	)

265 
	#I2S_Sènd¨d_PCMSh‹t
 ((
uöt16_t
)0x0030)

	)

266 
	#I2S_Sènd¨d_PCML⁄g
 ((
uöt16_t
)0x00B0)

	)

267 
	#IS_I2S_STANDARD
(
STANDARD
Ë(((STANDARDË=
I2S_Sènd¨d_Phûlùs
) || \

268 ((
STANDARD
Ë=
I2S_Sènd¨d_MSB
) || \

269 ((
STANDARD
Ë=
I2S_Sènd¨d_LSB
) || \

270 ((
STANDARD
Ë=
I2S_Sènd¨d_PCMSh‹t
) || \

271 ((
STANDARD
Ë=
I2S_Sènd¨d_PCML⁄g
))

	)

280 
	#I2S_D©aF‹m©_16b
 ((
uöt16_t
)0x0000)

	)

281 
	#I2S_D©aF‹m©_16bexãnded
 ((
uöt16_t
)0x0001)

	)

282 
	#I2S_D©aF‹m©_24b
 ((
uöt16_t
)0x0003)

	)

283 
	#I2S_D©aF‹m©_32b
 ((
uöt16_t
)0x0005)

	)

284 
	#IS_I2S_DATA_FORMAT
(
FORMAT
Ë(((FORMATË=
I2S_D©aF‹m©_16b
) || \

285 ((
FORMAT
Ë=
I2S_D©aF‹m©_16bexãnded
) || \

286 ((
FORMAT
Ë=
I2S_D©aF‹m©_24b
) || \

287 ((
FORMAT
Ë=
I2S_D©aF‹m©_32b
))

	)

296 
	#I2S_MCLKOuçut_E«bÀ
 ((
uöt16_t
)0x0200)

	)

297 
	#I2S_MCLKOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

298 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
Ë(((OUTPUTË=
I2S_MCLKOuçut_E«bÀ
) || \

299 ((
OUTPUT
Ë=
I2S_MCLKOuçut_DißbÀ
))

	)

308 
	#I2S_AudioFªq_192k
 ((
uöt32_t
)192000)

	)

309 
	#I2S_AudioFªq_96k
 ((
uöt32_t
)96000)

	)

310 
	#I2S_AudioFªq_48k
 ((
uöt32_t
)48000)

	)

311 
	#I2S_AudioFªq_44k
 ((
uöt32_t
)44100)

	)

312 
	#I2S_AudioFªq_32k
 ((
uöt32_t
)32000)

	)

313 
	#I2S_AudioFªq_22k
 ((
uöt32_t
)22050)

	)

314 
	#I2S_AudioFªq_16k
 ((
uöt32_t
)16000)

	)

315 
	#I2S_AudioFªq_11k
 ((
uöt32_t
)11025)

	)

316 
	#I2S_AudioFªq_8k
 ((
uöt32_t
)8000)

	)

317 
	#I2S_AudioFªq_DeÁu…
 ((
uöt32_t
)2)

	)

319 
	#IS_I2S_AUDIO_FREQ
(
FREQ
Ë((((FREQË>
I2S_AudioFªq_8k
) && \

320 ((
FREQ
Ë<
I2S_AudioFªq_192k
)) || \

321 ((
FREQ
Ë=
I2S_AudioFªq_DeÁu…
))

	)

330 
	#I2S_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

331 
	#I2S_CPOL_High
 ((
uöt16_t
)0x0008)

	)

332 
	#IS_I2S_CPOL
(
CPOL
Ë(((CPOLË=
I2S_CPOL_Low
) || \

333 ((
CPOL
Ë=
I2S_CPOL_High
))

	)

342 
	#SPI_I2S_DMAReq_Tx
 ((
uöt16_t
)0x0002)

	)

343 
	#SPI_I2S_DMAReq_Rx
 ((
uöt16_t
)0x0001)

	)

344 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFFFCË=0x00Ë&& ((DMAREQË!0x00))

	)

353 
	#SPI_NSSI¡î«lSo·_Së
 ((
uöt16_t
)0x0100)

	)

354 
	#SPI_NSSI¡î«lSo·_Re£t
 ((
uöt16_t
)0xFEFF)

	)

355 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
Ë(((INTERNALË=
SPI_NSSI¡î«lSo·_Së
) || \

356 ((
INTERNAL
Ë=
SPI_NSSI¡î«lSo·_Re£t
))

	)

365 
	#SPI_CRC_Tx
 ((
uöt8_t
)0x00)

	)

366 
	#SPI_CRC_Rx
 ((
uöt8_t
)0x01)

	)

367 
	#IS_SPI_CRC
(
CRC
Ë(((CRCË=
SPI_CRC_Tx
Ë|| ((CRCË=
SPI_CRC_Rx
))

	)

376 
	#SPI_Dúe˘i⁄_Rx
 ((
uöt16_t
)0xBFFF)

	)

377 
	#SPI_Dúe˘i⁄_Tx
 ((
uöt16_t
)0x4000)

	)

378 
	#IS_SPI_DIRECTION
(
DIRECTION
Ë(((DIRECTIONË=
SPI_Dúe˘i⁄_Rx
) || \

379 ((
DIRECTION
Ë=
SPI_Dúe˘i⁄_Tx
))

	)

388 
	#SPI_I2S_IT_TXE
 ((
uöt8_t
)0x71)

	)

389 
	#SPI_I2S_IT_RXNE
 ((
uöt8_t
)0x60)

	)

390 
	#SPI_I2S_IT_ERR
 ((
uöt8_t
)0x50)

	)

391 
	#IS_SPI_I2S_CONFIG_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_TXE
) || \

392 ((
IT
Ë=
SPI_I2S_IT_RXNE
) || \

393 ((
IT
Ë=
SPI_I2S_IT_ERR
))

	)

394 
	#SPI_I2S_IT_OVR
 ((
uöt8_t
)0x56)

	)

395 
	#SPI_IT_MODF
 ((
uöt8_t
)0x55)

	)

396 
	#SPI_IT_CRCERR
 ((
uöt8_t
)0x54)

	)

397 
	#I2S_IT_UDR
 ((
uöt8_t
)0x53)

	)

398 
	#IS_SPI_I2S_CLEAR_IT
(
IT
Ë(((ITË=
SPI_IT_CRCERR
))

	)

399 
	#IS_SPI_I2S_GET_IT
(
IT
Ë(((ITË=
SPI_I2S_IT_RXNE
Ë|| ((ITË=
SPI_I2S_IT_TXE
) || \

400 ((
IT
Ë=
I2S_IT_UDR
Ë|| ((ITË=
SPI_IT_CRCERR
) || \

401 ((
IT
Ë=
SPI_IT_MODF
Ë|| ((ITË=
SPI_I2S_IT_OVR
))

	)

410 
	#SPI_I2S_FLAG_RXNE
 ((
uöt16_t
)0x0001)

	)

411 
	#SPI_I2S_FLAG_TXE
 ((
uöt16_t
)0x0002)

	)

412 
	#I2S_FLAG_CHSIDE
 ((
uöt16_t
)0x0004)

	)

413 
	#I2S_FLAG_UDR
 ((
uöt16_t
)0x0008)

	)

414 
	#SPI_FLAG_CRCERR
 ((
uöt16_t
)0x0010)

	)

415 
	#SPI_FLAG_MODF
 ((
uöt16_t
)0x0020)

	)

416 
	#SPI_I2S_FLAG_OVR
 ((
uöt16_t
)0x0040)

	)

417 
	#SPI_I2S_FLAG_BSY
 ((
uöt16_t
)0x0080)

	)

418 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
Ë(((FLAGË=
SPI_FLAG_CRCERR
))

	)

419 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
Ë(((FLAGË=
SPI_I2S_FLAG_BSY
Ë|| ((FLAGË=
SPI_I2S_FLAG_OVR
) || \

420 ((
FLAG
Ë=
SPI_FLAG_MODF
Ë|| ((FLAGË=
SPI_FLAG_CRCERR
) || \

421 ((
FLAG
Ë=
I2S_FLAG_UDR
Ë|| ((FLAGË=
I2S_FLAG_CHSIDE
) || \

422 ((
FLAG
Ë=
SPI_I2S_FLAG_TXE
Ë|| ((FLAGË=
SPI_I2S_FLAG_RXNE
))

	)

431 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
Ë((POLYNOMIALË>0x1)

	)

452 
SPI_I2S_DeInô
(
SPI_Ty≥Def
* 
SPIx
);

453 
SPI_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

454 
I2S_Inô
(
SPI_Ty≥Def
* 
SPIx
, 
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

455 
SPI_Såu˘Inô
(
SPI_InôTy≥Def
* 
SPI_InôSåu˘
);

456 
I2S_Såu˘Inô
(
I2S_InôTy≥Def
* 
I2S_InôSåu˘
);

457 
SPI_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

458 
I2S_Cmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

459 
SPI_I2S_ITC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

460 
SPI_I2S_DMACmd
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

461 
SPI_I2S_SídD©a
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
D©a
);

462 
uöt16_t
 
SPI_I2S_Re˚iveD©a
(
SPI_Ty≥Def
* 
SPIx
);

463 
SPI_NSSI¡î«lSo·w¨eC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_NSSI¡î«lSo·
);

464 
SPI_SSOuçutCmd
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

465 
SPI_D©aSizeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_D©aSize
);

466 
SPI_TønsmôCRC
(
SPI_Ty≥Def
* 
SPIx
);

467 
SPI_CÆcuœãCRC
(
SPI_Ty≥Def
* 
SPIx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

468 
uöt16_t
 
SPI_GëCRC
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_CRC
);

469 
uöt16_t
 
SPI_GëCRCPﬁynomül
(
SPI_Ty≥Def
* 
SPIx
);

470 
SPI_BiDúe˘i⁄ÆLöeC⁄fig
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_Dúe˘i⁄
);

471 
FœgSètus
 
SPI_I2S_GëFœgSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

472 
SPI_I2S_CÀ¨Fœg
(
SPI_Ty≥Def
* 
SPIx
, 
uöt16_t
 
SPI_I2S_FLAG
);

473 
ITSètus
 
SPI_I2S_GëITSètus
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

474 
SPI_I2S_CÀ¨ITPídögBô
(
SPI_Ty≥Def
* 
SPIx
, 
uöt8_t
 
SPI_I2S_IT
);

476 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_tim.h

30 #i‚de‡
__STM32F10x_TIM_H


31 
	#__STM32F10x_TIM_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

59 
uöt16_t
 
TIM_PªsˇÀr
;

62 
uöt16_t
 
TIM_Cou¡îMode
;

65 
uöt16_t
 
TIM_Pîiod
;

69 
uöt16_t
 
TIM_ClockDivisi⁄
;

72 
uöt8_t
 
TIM_Rïëôi⁄Cou¡î
;

80 } 
	tTIM_TimeBa£InôTy≥Def
;

88 
uöt16_t
 
TIM_OCMode
;

91 
uöt16_t
 
TIM_OuçutSèã
;

94 
uöt16_t
 
TIM_OuçutNSèã
;

98 
uöt16_t
 
TIM_Pul£
;

101 
uöt16_t
 
TIM_OCPﬁ¨ôy
;

104 
uöt16_t
 
TIM_OCNPﬁ¨ôy
;

108 
uöt16_t
 
TIM_OCIdÀSèã
;

112 
uöt16_t
 
TIM_OCNIdÀSèã
;

115 } 
	tTIM_OCInôTy≥Def
;

124 
uöt16_t
 
TIM_Ch™√l
;

127 
uöt16_t
 
TIM_ICPﬁ¨ôy
;

130 
uöt16_t
 
TIM_ICSñe˘i⁄
;

133 
uöt16_t
 
TIM_ICPªsˇÀr
;

136 
uöt16_t
 
TIM_ICFûãr
;

138 } 
	tTIM_ICInôTy≥Def
;

148 
uöt16_t
 
TIM_OSSRSèã
;

151 
uöt16_t
 
TIM_OSSISèã
;

154 
uöt16_t
 
TIM_LOCKLevñ
;

157 
uöt16_t
 
TIM_DódTime
;

161 
uöt16_t
 
TIM_Bªak
;

164 
uöt16_t
 
TIM_BªakPﬁ¨ôy
;

167 
uöt16_t
 
TIM_Autom©icOuçut
;

169 } 
	tTIM_BDTRInôTy≥Def
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

176 ((
PERIPH
Ë=
TIM2
) || \

177 ((
PERIPH
Ë=
TIM3
) || \

178 ((
PERIPH
Ë=
TIM4
) || \

179 ((
PERIPH
Ë=
TIM5
) || \

180 ((
PERIPH
Ë=
TIM6
) || \

181 ((
PERIPH
Ë=
TIM7
) || \

182 ((
PERIPH
Ë=
TIM8
) || \

183 ((
PERIPH
Ë=
TIM9
) || \

184 ((
PERIPH
Ë=
TIM10
)|| \

185 ((
PERIPH
Ë=
TIM11
)|| \

186 ((
PERIPH
Ë=
TIM12
)|| \

187 ((
PERIPH
Ë=
TIM13
)|| \

188 ((
PERIPH
Ë=
TIM14
)|| \

189 ((
PERIPH
Ë=
TIM15
)|| \

190 ((
PERIPH
Ë=
TIM16
)|| \

191 ((
PERIPH
Ë=
TIM17
))

	)

194 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

195 ((
PERIPH
Ë=
TIM8
))

	)

198 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

199 ((
PERIPH
Ë=
TIM8
) || \

200 ((
PERIPH
Ë=
TIM15
)|| \

201 ((
PERIPH
Ë=
TIM16
)|| \

202 ((
PERIPH
Ë=
TIM17
))

	)

205 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

206 ((
PERIPH
Ë=
TIM2
) || \

207 ((
PERIPH
Ë=
TIM3
) || \

208 ((
PERIPH
Ë=
TIM4
) || \

209 ((
PERIPH
Ë=
TIM5
) || \

210 ((
PERIPH
Ë=
TIM8
))

	)

213 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

214 ((
PERIPH
Ë=
TIM2
) || \

215 ((
PERIPH
Ë=
TIM3
) || \

216 ((
PERIPH
Ë=
TIM4
) || \

217 ((
PERIPH
Ë=
TIM5
) || \

218 ((
PERIPH
Ë=
TIM8
) || \

219 ((
PERIPH
Ë=
TIM15
)|| \

220 ((
PERIPH
Ë=
TIM16
)|| \

221 ((
PERIPH
Ë=
TIM17
))

	)

224 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

225 ((
PERIPH
Ë=
TIM2
) || \

226 ((
PERIPH
Ë=
TIM3
) || \

227 ((
PERIPH
Ë=
TIM4
) || \

228 ((
PERIPH
Ë=
TIM5
) || \

229 ((
PERIPH
Ë=
TIM8
) || \

230 ((
PERIPH
Ë=
TIM15
))

	)

233 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

234 ((
PERIPH
Ë=
TIM2
) || \

235 ((
PERIPH
Ë=
TIM3
) || \

236 ((
PERIPH
Ë=
TIM4
) || \

237 ((
PERIPH
Ë=
TIM5
) || \

238 ((
PERIPH
Ë=
TIM8
) || \

239 ((
PERIPH
Ë=
TIM9
) || \

240 ((
PERIPH
Ë=
TIM12
)|| \

241 ((
PERIPH
Ë=
TIM15
))

	)

244 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

245 ((
PERIPH
Ë=
TIM2
) || \

246 ((
PERIPH
Ë=
TIM3
) || \

247 ((
PERIPH
Ë=
TIM4
) || \

248 ((
PERIPH
Ë=
TIM5
) || \

249 ((
PERIPH
Ë=
TIM6
) || \

250 ((
PERIPH
Ë=
TIM7
) || \

251 ((
PERIPH
Ë=
TIM8
) || \

252 ((
PERIPH
Ë=
TIM9
) || \

253 ((
PERIPH
Ë=
TIM12
)|| \

254 ((
PERIPH
Ë=
TIM15
))

	)

257 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

258 ((
PERIPH
Ë=
TIM2
) || \

259 ((
PERIPH
Ë=
TIM3
) || \

260 ((
PERIPH
Ë=
TIM4
) || \

261 ((
PERIPH
Ë=
TIM5
) || \

262 ((
PERIPH
Ë=
TIM8
) || \

263 ((
PERIPH
Ë=
TIM9
) || \

264 ((
PERIPH
Ë=
TIM10
)|| \

265 ((
PERIPH
Ë=
TIM11
)|| \

266 ((
PERIPH
Ë=
TIM12
)|| \

267 ((
PERIPH
Ë=
TIM13
)|| \

268 ((
PERIPH
Ë=
TIM14
)|| \

269 ((
PERIPH
Ë=
TIM15
)|| \

270 ((
PERIPH
Ë=
TIM16
)|| \

271 ((
PERIPH
Ë=
TIM17
))

	)

274 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
Ë(((PERIPHË=
TIM1
) || \

275 ((
PERIPH
Ë=
TIM2
) || \

276 ((
PERIPH
Ë=
TIM3
) || \

277 ((
PERIPH
Ë=
TIM4
) || \

278 ((
PERIPH
Ë=
TIM5
) || \

279 ((
PERIPH
Ë=
TIM6
) || \

280 ((
PERIPH
Ë=
TIM7
) || \

281 ((
PERIPH
Ë=
TIM8
) || \

282 ((
PERIPH
Ë=
TIM15
)|| \

283 ((
PERIPH
Ë=
TIM16
)|| \

284 ((
PERIPH
Ë=
TIM17
))

	)

294 
	#TIM_OCMode_Timög
 ((
uöt16_t
)0x0000)

	)

295 
	#TIM_OCMode_A˘ive
 ((
uöt16_t
)0x0010)

	)

296 
	#TIM_OCMode_I«˘ive
 ((
uöt16_t
)0x0020)

	)

297 
	#TIM_OCMode_ToggÀ
 ((
uöt16_t
)0x0030)

	)

298 
	#TIM_OCMode_PWM1
 ((
uöt16_t
)0x0060)

	)

299 
	#TIM_OCMode_PWM2
 ((
uöt16_t
)0x0070)

	)

300 
	#IS_TIM_OC_MODE
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
) || \

301 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

302 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

303 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

304 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

305 ((
MODE
Ë=
TIM_OCMode_PWM2
))

	)

306 
	#IS_TIM_OCM
(
MODE
Ë(((MODEË=
TIM_OCMode_Timög
) || \

307 ((
MODE
Ë=
TIM_OCMode_A˘ive
) || \

308 ((
MODE
Ë=
TIM_OCMode_I«˘ive
) || \

309 ((
MODE
Ë=
TIM_OCMode_ToggÀ
)|| \

310 ((
MODE
Ë=
TIM_OCMode_PWM1
) || \

311 ((
MODE
Ë=
TIM_OCMode_PWM2
) || \

312 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

313 ((
MODE
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

	)

322 
	#TIM_OPMode_SögÀ
 ((
uöt16_t
)0x0008)

	)

323 
	#TIM_OPMode_Rïëôive
 ((
uöt16_t
)0x0000)

	)

324 
	#IS_TIM_OPM_MODE
(
MODE
Ë(((MODEË=
TIM_OPMode_SögÀ
) || \

325 ((
MODE
Ë=
TIM_OPMode_Rïëôive
))

	)

334 
	#TIM_Ch™√l_1
 ((
uöt16_t
)0x0000)

	)

335 
	#TIM_Ch™√l_2
 ((
uöt16_t
)0x0004)

	)

336 
	#TIM_Ch™√l_3
 ((
uöt16_t
)0x0008)

	)

337 
	#TIM_Ch™√l_4
 ((
uöt16_t
)0x000C)

	)

338 
	#IS_TIM_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

339 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

340 ((
CHANNEL
Ë=
TIM_Ch™√l_3
) || \

341 ((
CHANNEL
Ë=
TIM_Ch™√l_4
))

	)

342 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

343 ((
CHANNEL
Ë=
TIM_Ch™√l_2
))

	)

344 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
Ë(((CHANNELË=
TIM_Ch™√l_1
) || \

345 ((
CHANNEL
Ë=
TIM_Ch™√l_2
) || \

346 ((
CHANNEL
Ë=
TIM_Ch™√l_3
))

	)

355 
	#TIM_CKD_DIV1
 ((
uöt16_t
)0x0000)

	)

356 
	#TIM_CKD_DIV2
 ((
uöt16_t
)0x0100)

	)

357 
	#TIM_CKD_DIV4
 ((
uöt16_t
)0x0200)

	)

358 
	#IS_TIM_CKD_DIV
(
DIV
Ë(((DIVË=
TIM_CKD_DIV1
) || \

359 ((
DIV
Ë=
TIM_CKD_DIV2
) || \

360 ((
DIV
Ë=
TIM_CKD_DIV4
))

	)

369 
	#TIM_Cou¡îMode_Up
 ((
uöt16_t
)0x0000)

	)

370 
	#TIM_Cou¡îMode_Down
 ((
uöt16_t
)0x0010)

	)

371 
	#TIM_Cou¡îMode_CíãrAlig√d1
 ((
uöt16_t
)0x0020)

	)

372 
	#TIM_Cou¡îMode_CíãrAlig√d2
 ((
uöt16_t
)0x0040)

	)

373 
	#TIM_Cou¡îMode_CíãrAlig√d3
 ((
uöt16_t
)0x0060)

	)

374 
	#IS_TIM_COUNTER_MODE
(
MODE
Ë(((MODEË=
TIM_Cou¡îMode_Up
) || \

375 ((
MODE
Ë=
TIM_Cou¡îMode_Down
) || \

376 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d1
) || \

377 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d2
) || \

378 ((
MODE
Ë=
TIM_Cou¡îMode_CíãrAlig√d3
))

	)

387 
	#TIM_OCPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

388 
	#TIM_OCPﬁ¨ôy_Low
 ((
uöt16_t
)0x0002)

	)

389 
	#IS_TIM_OC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCPﬁ¨ôy_High
) || \

390 ((
POLARITY
Ë=
TIM_OCPﬁ¨ôy_Low
))

	)

399 
	#TIM_OCNPﬁ¨ôy_High
 ((
uöt16_t
)0x0000)

	)

400 
	#TIM_OCNPﬁ¨ôy_Low
 ((
uöt16_t
)0x0008)

	)

401 
	#IS_TIM_OCN_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_OCNPﬁ¨ôy_High
) || \

402 ((
POLARITY
Ë=
TIM_OCNPﬁ¨ôy_Low
))

	)

411 
	#TIM_OuçutSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

412 
	#TIM_OuçutSèã_E«bÀ
 ((
uöt16_t
)0x0001)

	)

413 
	#IS_TIM_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutSèã_DißbÀ
) || \

414 ((
STATE
Ë=
TIM_OuçutSèã_E«bÀ
))

	)

423 
	#TIM_OuçutNSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

424 
	#TIM_OuçutNSèã_E«bÀ
 ((
uöt16_t
)0x0004)

	)

425 
	#IS_TIM_OUTPUTN_STATE
(
STATE
Ë(((STATEË=
TIM_OuçutNSèã_DißbÀ
) || \

426 ((
STATE
Ë=
TIM_OuçutNSèã_E«bÀ
))

	)

435 
	#TIM_CCx_E«bÀ
 ((
uöt16_t
)0x0001)

	)

436 
	#TIM_CCx_DißbÀ
 ((
uöt16_t
)0x0000)

	)

437 
	#IS_TIM_CCX
(
CCX
Ë(((CCXË=
TIM_CCx_E«bÀ
) || \

438 ((
CCX
Ë=
TIM_CCx_DißbÀ
))

	)

447 
	#TIM_CCxN_E«bÀ
 ((
uöt16_t
)0x0004)

	)

448 
	#TIM_CCxN_DißbÀ
 ((
uöt16_t
)0x0000)

	)

449 
	#IS_TIM_CCXN
(
CCXN
Ë(((CCXNË=
TIM_CCxN_E«bÀ
) || \

450 ((
CCXN
Ë=
TIM_CCxN_DißbÀ
))

	)

459 
	#TIM_Bªak_E«bÀ
 ((
uöt16_t
)0x1000)

	)

460 
	#TIM_Bªak_DißbÀ
 ((
uöt16_t
)0x0000)

	)

461 
	#IS_TIM_BREAK_STATE
(
STATE
Ë(((STATEË=
TIM_Bªak_E«bÀ
) || \

462 ((
STATE
Ë=
TIM_Bªak_DißbÀ
))

	)

471 
	#TIM_BªakPﬁ¨ôy_Low
 ((
uöt16_t
)0x0000)

	)

472 
	#TIM_BªakPﬁ¨ôy_High
 ((
uöt16_t
)0x2000)

	)

473 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_BªakPﬁ¨ôy_Low
) || \

474 ((
POLARITY
Ë=
TIM_BªakPﬁ¨ôy_High
))

	)

483 
	#TIM_Autom©icOuçut_E«bÀ
 ((
uöt16_t
)0x4000)

	)

484 
	#TIM_Autom©icOuçut_DißbÀ
 ((
uöt16_t
)0x0000)

	)

485 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
Ë(((STATEË=
TIM_Autom©icOuçut_E«bÀ
) || \

486 ((
STATE
Ë=
TIM_Autom©icOuçut_DißbÀ
))

	)

495 
	#TIM_LOCKLevñ_OFF
 ((
uöt16_t
)0x0000)

	)

496 
	#TIM_LOCKLevñ_1
 ((
uöt16_t
)0x0100)

	)

497 
	#TIM_LOCKLevñ_2
 ((
uöt16_t
)0x0200)

	)

498 
	#TIM_LOCKLevñ_3
 ((
uöt16_t
)0x0300)

	)

499 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
Ë(((LEVELË=
TIM_LOCKLevñ_OFF
) || \

500 ((
LEVEL
Ë=
TIM_LOCKLevñ_1
) || \

501 ((
LEVEL
Ë=
TIM_LOCKLevñ_2
) || \

502 ((
LEVEL
Ë=
TIM_LOCKLevñ_3
))

	)

511 
	#TIM_OSSISèã_E«bÀ
 ((
uöt16_t
)0x0400)

	)

512 
	#TIM_OSSISèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

513 
	#IS_TIM_OSSI_STATE
(
STATE
Ë(((STATEË=
TIM_OSSISèã_E«bÀ
) || \

514 ((
STATE
Ë=
TIM_OSSISèã_DißbÀ
))

	)

523 
	#TIM_OSSRSèã_E«bÀ
 ((
uöt16_t
)0x0800)

	)

524 
	#TIM_OSSRSèã_DißbÀ
 ((
uöt16_t
)0x0000)

	)

525 
	#IS_TIM_OSSR_STATE
(
STATE
Ë(((STATEË=
TIM_OSSRSèã_E«bÀ
) || \

526 ((
STATE
Ë=
TIM_OSSRSèã_DißbÀ
))

	)

535 
	#TIM_OCIdÀSèã_Së
 ((
uöt16_t
)0x0100)

	)

536 
	#TIM_OCIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

537 
	#IS_TIM_OCIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCIdÀSèã_Së
) || \

538 ((
STATE
Ë=
TIM_OCIdÀSèã_Re£t
))

	)

547 
	#TIM_OCNIdÀSèã_Së
 ((
uöt16_t
)0x0200)

	)

548 
	#TIM_OCNIdÀSèã_Re£t
 ((
uöt16_t
)0x0000)

	)

549 
	#IS_TIM_OCNIDLE_STATE
(
STATE
Ë(((STATEË=
TIM_OCNIdÀSèã_Së
) || \

550 ((
STATE
Ë=
TIM_OCNIdÀSèã_Re£t
))

	)

559 
	#TIM_ICPﬁ¨ôy_Risög
 ((
uöt16_t
)0x0000)

	)

560 
	#TIM_ICPﬁ¨ôy_FÆlög
 ((
uöt16_t
)0x0002)

	)

561 
	#TIM_ICPﬁ¨ôy_BŸhEdge
 ((
uöt16_t
)0x000A)

	)

562 
	#IS_TIM_IC_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ICPﬁ¨ôy_Risög
) || \

563 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_FÆlög
))

	)

564 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
Ë(((POLARITYË=
TIM_ICPﬁ¨ôy_Risög
) || \

565 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_FÆlög
)|| \

566 ((
POLARITY
Ë=
TIM_ICPﬁ¨ôy_BŸhEdge
))

	)

575 
	#TIM_ICSñe˘i⁄_Dúe˘TI
 ((
uöt16_t
)0x0001Ë

	)

577 
	#TIM_ICSñe˘i⁄_Indúe˘TI
 ((
uöt16_t
)0x0002Ë

	)

579 
	#TIM_ICSñe˘i⁄_TRC
 ((
uöt16_t
)0x0003Ë

	)

580 
	#IS_TIM_IC_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_ICSñe˘i⁄_Dúe˘TI
) || \

581 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_Indúe˘TI
) || \

582 ((
SELECTION
Ë=
TIM_ICSñe˘i⁄_TRC
))

	)

591 
	#TIM_ICPSC_DIV1
 ((
uöt16_t
)0x0000Ë

	)

592 
	#TIM_ICPSC_DIV2
 ((
uöt16_t
)0x0004Ë

	)

593 
	#TIM_ICPSC_DIV4
 ((
uöt16_t
)0x0008Ë

	)

594 
	#TIM_ICPSC_DIV8
 ((
uöt16_t
)0x000CË

	)

595 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ICPSC_DIV1
) || \

596 ((
PRESCALER
Ë=
TIM_ICPSC_DIV2
) || \

597 ((
PRESCALER
Ë=
TIM_ICPSC_DIV4
) || \

598 ((
PRESCALER
Ë=
TIM_ICPSC_DIV8
))

	)

607 
	#TIM_IT_Upd©e
 ((
uöt16_t
)0x0001)

	)

608 
	#TIM_IT_CC1
 ((
uöt16_t
)0x0002)

	)

609 
	#TIM_IT_CC2
 ((
uöt16_t
)0x0004)

	)

610 
	#TIM_IT_CC3
 ((
uöt16_t
)0x0008)

	)

611 
	#TIM_IT_CC4
 ((
uöt16_t
)0x0010)

	)

612 
	#TIM_IT_COM
 ((
uöt16_t
)0x0020)

	)

613 
	#TIM_IT_Triggî
 ((
uöt16_t
)0x0040)

	)

614 
	#TIM_IT_Bªak
 ((
uöt16_t
)0x0080)

	)

615 
	#IS_TIM_IT
(
IT
Ë((((ITË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((ITË!0x0000))

	)

617 
	#IS_TIM_GET_IT
(
IT
Ë(((ITË=
TIM_IT_Upd©e
) || \

618 ((
IT
Ë=
TIM_IT_CC1
) || \

619 ((
IT
Ë=
TIM_IT_CC2
) || \

620 ((
IT
Ë=
TIM_IT_CC3
) || \

621 ((
IT
Ë=
TIM_IT_CC4
) || \

622 ((
IT
Ë=
TIM_IT_COM
) || \

623 ((
IT
Ë=
TIM_IT_Triggî
) || \

624 ((
IT
Ë=
TIM_IT_Bªak
))

	)

633 
	#TIM_DMABa£_CR1
 ((
uöt16_t
)0x0000)

	)

634 
	#TIM_DMABa£_CR2
 ((
uöt16_t
)0x0001)

	)

635 
	#TIM_DMABa£_SMCR
 ((
uöt16_t
)0x0002)

	)

636 
	#TIM_DMABa£_DIER
 ((
uöt16_t
)0x0003)

	)

637 
	#TIM_DMABa£_SR
 ((
uöt16_t
)0x0004)

	)

638 
	#TIM_DMABa£_EGR
 ((
uöt16_t
)0x0005)

	)

639 
	#TIM_DMABa£_CCMR1
 ((
uöt16_t
)0x0006)

	)

640 
	#TIM_DMABa£_CCMR2
 ((
uöt16_t
)0x0007)

	)

641 
	#TIM_DMABa£_CCER
 ((
uöt16_t
)0x0008)

	)

642 
	#TIM_DMABa£_CNT
 ((
uöt16_t
)0x0009)

	)

643 
	#TIM_DMABa£_PSC
 ((
uöt16_t
)0x000A)

	)

644 
	#TIM_DMABa£_ARR
 ((
uöt16_t
)0x000B)

	)

645 
	#TIM_DMABa£_RCR
 ((
uöt16_t
)0x000C)

	)

646 
	#TIM_DMABa£_CCR1
 ((
uöt16_t
)0x000D)

	)

647 
	#TIM_DMABa£_CCR2
 ((
uöt16_t
)0x000E)

	)

648 
	#TIM_DMABa£_CCR3
 ((
uöt16_t
)0x000F)

	)

649 
	#TIM_DMABa£_CCR4
 ((
uöt16_t
)0x0010)

	)

650 
	#TIM_DMABa£_BDTR
 ((
uöt16_t
)0x0011)

	)

651 
	#TIM_DMABa£_DCR
 ((
uöt16_t
)0x0012)

	)

652 
	#IS_TIM_DMA_BASE
(
BASE
Ë(((BASEË=
TIM_DMABa£_CR1
) || \

653 ((
BASE
Ë=
TIM_DMABa£_CR2
) || \

654 ((
BASE
Ë=
TIM_DMABa£_SMCR
) || \

655 ((
BASE
Ë=
TIM_DMABa£_DIER
) || \

656 ((
BASE
Ë=
TIM_DMABa£_SR
) || \

657 ((
BASE
Ë=
TIM_DMABa£_EGR
) || \

658 ((
BASE
Ë=
TIM_DMABa£_CCMR1
) || \

659 ((
BASE
Ë=
TIM_DMABa£_CCMR2
) || \

660 ((
BASE
Ë=
TIM_DMABa£_CCER
) || \

661 ((
BASE
Ë=
TIM_DMABa£_CNT
) || \

662 ((
BASE
Ë=
TIM_DMABa£_PSC
) || \

663 ((
BASE
Ë=
TIM_DMABa£_ARR
) || \

664 ((
BASE
Ë=
TIM_DMABa£_RCR
) || \

665 ((
BASE
Ë=
TIM_DMABa£_CCR1
) || \

666 ((
BASE
Ë=
TIM_DMABa£_CCR2
) || \

667 ((
BASE
Ë=
TIM_DMABa£_CCR3
) || \

668 ((
BASE
Ë=
TIM_DMABa£_CCR4
) || \

669 ((
BASE
Ë=
TIM_DMABa£_BDTR
) || \

670 ((
BASE
Ë=
TIM_DMABa£_DCR
))

	)

679 
	#TIM_DMABur°Lígth_1Tøns„r
 ((
uöt16_t
)0x0000)

	)

680 
	#TIM_DMABur°Lígth_2Tøns„rs
 ((
uöt16_t
)0x0100)

	)

681 
	#TIM_DMABur°Lígth_3Tøns„rs
 ((
uöt16_t
)0x0200)

	)

682 
	#TIM_DMABur°Lígth_4Tøns„rs
 ((
uöt16_t
)0x0300)

	)

683 
	#TIM_DMABur°Lígth_5Tøns„rs
 ((
uöt16_t
)0x0400)

	)

684 
	#TIM_DMABur°Lígth_6Tøns„rs
 ((
uöt16_t
)0x0500)

	)

685 
	#TIM_DMABur°Lígth_7Tøns„rs
 ((
uöt16_t
)0x0600)

	)

686 
	#TIM_DMABur°Lígth_8Tøns„rs
 ((
uöt16_t
)0x0700)

	)

687 
	#TIM_DMABur°Lígth_9Tøns„rs
 ((
uöt16_t
)0x0800)

	)

688 
	#TIM_DMABur°Lígth_10Tøns„rs
 ((
uöt16_t
)0x0900)

	)

689 
	#TIM_DMABur°Lígth_11Tøns„rs
 ((
uöt16_t
)0x0A00)

	)

690 
	#TIM_DMABur°Lígth_12Tøns„rs
 ((
uöt16_t
)0x0B00)

	)

691 
	#TIM_DMABur°Lígth_13Tøns„rs
 ((
uöt16_t
)0x0C00)

	)

692 
	#TIM_DMABur°Lígth_14Tøns„rs
 ((
uöt16_t
)0x0D00)

	)

693 
	#TIM_DMABur°Lígth_15Tøns„rs
 ((
uöt16_t
)0x0E00)

	)

694 
	#TIM_DMABur°Lígth_16Tøns„rs
 ((
uöt16_t
)0x0F00)

	)

695 
	#TIM_DMABur°Lígth_17Tøns„rs
 ((
uöt16_t
)0x1000)

	)

696 
	#TIM_DMABur°Lígth_18Tøns„rs
 ((
uöt16_t
)0x1100)

	)

697 
	#IS_TIM_DMA_LENGTH
(
LENGTH
Ë(((LENGTHË=
TIM_DMABur°Lígth_1Tøns„r
) || \

698 ((
LENGTH
Ë=
TIM_DMABur°Lígth_2Tøns„rs
) || \

699 ((
LENGTH
Ë=
TIM_DMABur°Lígth_3Tøns„rs
) || \

700 ((
LENGTH
Ë=
TIM_DMABur°Lígth_4Tøns„rs
) || \

701 ((
LENGTH
Ë=
TIM_DMABur°Lígth_5Tøns„rs
) || \

702 ((
LENGTH
Ë=
TIM_DMABur°Lígth_6Tøns„rs
) || \

703 ((
LENGTH
Ë=
TIM_DMABur°Lígth_7Tøns„rs
) || \

704 ((
LENGTH
Ë=
TIM_DMABur°Lígth_8Tøns„rs
) || \

705 ((
LENGTH
Ë=
TIM_DMABur°Lígth_9Tøns„rs
) || \

706 ((
LENGTH
Ë=
TIM_DMABur°Lígth_10Tøns„rs
) || \

707 ((
LENGTH
Ë=
TIM_DMABur°Lígth_11Tøns„rs
) || \

708 ((
LENGTH
Ë=
TIM_DMABur°Lígth_12Tøns„rs
) || \

709 ((
LENGTH
Ë=
TIM_DMABur°Lígth_13Tøns„rs
) || \

710 ((
LENGTH
Ë=
TIM_DMABur°Lígth_14Tøns„rs
) || \

711 ((
LENGTH
Ë=
TIM_DMABur°Lígth_15Tøns„rs
) || \

712 ((
LENGTH
Ë=
TIM_DMABur°Lígth_16Tøns„rs
) || \

713 ((
LENGTH
Ë=
TIM_DMABur°Lígth_17Tøns„rs
) || \

714 ((
LENGTH
Ë=
TIM_DMABur°Lígth_18Tøns„rs
))

	)

723 
	#TIM_DMA_Upd©e
 ((
uöt16_t
)0x0100)

	)

724 
	#TIM_DMA_CC1
 ((
uöt16_t
)0x0200)

	)

725 
	#TIM_DMA_CC2
 ((
uöt16_t
)0x0400)

	)

726 
	#TIM_DMA_CC3
 ((
uöt16_t
)0x0800)

	)

727 
	#TIM_DMA_CC4
 ((
uöt16_t
)0x1000)

	)

728 
	#TIM_DMA_COM
 ((
uöt16_t
)0x2000)

	)

729 
	#TIM_DMA_Triggî
 ((
uöt16_t
)0x4000)

	)

730 
	#IS_TIM_DMA_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0x80FFË=0x0000Ë&& ((SOURCEË!0x0000))

	)

740 
	#TIM_ExtTRGPSC_OFF
 ((
uöt16_t
)0x0000)

	)

741 
	#TIM_ExtTRGPSC_DIV2
 ((
uöt16_t
)0x1000)

	)

742 
	#TIM_ExtTRGPSC_DIV4
 ((
uöt16_t
)0x2000)

	)

743 
	#TIM_ExtTRGPSC_DIV8
 ((
uöt16_t
)0x3000)

	)

744 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
TIM_ExtTRGPSC_OFF
) || \

745 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV2
) || \

746 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV4
) || \

747 ((
PRESCALER
Ë=
TIM_ExtTRGPSC_DIV8
))

	)

756 
	#TIM_TS_ITR0
 ((
uöt16_t
)0x0000)

	)

757 
	#TIM_TS_ITR1
 ((
uöt16_t
)0x0010)

	)

758 
	#TIM_TS_ITR2
 ((
uöt16_t
)0x0020)

	)

759 
	#TIM_TS_ITR3
 ((
uöt16_t
)0x0030)

	)

760 
	#TIM_TS_TI1F_ED
 ((
uöt16_t
)0x0040)

	)

761 
	#TIM_TS_TI1FP1
 ((
uöt16_t
)0x0050)

	)

762 
	#TIM_TS_TI2FP2
 ((
uöt16_t
)0x0060)

	)

763 
	#TIM_TS_ETRF
 ((
uöt16_t
)0x0070)

	)

764 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
) || \

765 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

766 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

767 ((
SELECTION
Ë=
TIM_TS_ITR3
) || \

768 ((
SELECTION
Ë=
TIM_TS_TI1F_ED
) || \

769 ((
SELECTION
Ë=
TIM_TS_TI1FP1
) || \

770 ((
SELECTION
Ë=
TIM_TS_TI2FP2
) || \

771 ((
SELECTION
Ë=
TIM_TS_ETRF
))

	)

772 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
Ë(((SELECTIONË=
TIM_TS_ITR0
) || \

773 ((
SELECTION
Ë=
TIM_TS_ITR1
) || \

774 ((
SELECTION
Ë=
TIM_TS_ITR2
) || \

775 ((
SELECTION
Ë=
TIM_TS_ITR3
))

	)

784 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1
 ((
uöt16_t
)0x0050)

	)

785 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI2
 ((
uöt16_t
)0x0060)

	)

786 
	#TIM_TIxExã∫ÆCLK1Sour˚_TI1ED
 ((
uöt16_t
)0x0040)

	)

787 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_TIxExã∫ÆCLK1Sour˚_TI1
) || \

788 ((
SOURCE
Ë=
TIM_TIxExã∫ÆCLK1Sour˚_TI2
) || \

789 ((
SOURCE
Ë=
TIM_TIxExã∫ÆCLK1Sour˚_TI1ED
))

	)

797 
	#TIM_ExtTRGPﬁ¨ôy_Invîãd
 ((
uöt16_t
)0x8000)

	)

798 
	#TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
 ((
uöt16_t
)0x0000)

	)

799 
	#IS_TIM_EXT_POLARITY
(
POLARITY
Ë(((POLARITYË=
TIM_ExtTRGPﬁ¨ôy_Invîãd
) || \

800 ((
POLARITY
Ë=
TIM_ExtTRGPﬁ¨ôy_N⁄Invîãd
))

	)

809 
	#TIM_PSCRñﬂdMode_Upd©e
 ((
uöt16_t
)0x0000)

	)

810 
	#TIM_PSCRñﬂdMode_Immedüã
 ((
uöt16_t
)0x0001)

	)

811 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
Ë(((RELOADË=
TIM_PSCRñﬂdMode_Upd©e
) || \

812 ((
RELOAD
Ë=
TIM_PSCRñﬂdMode_Immedüã
))

	)

821 
	#TIM_F‹˚dA˘i⁄_A˘ive
 ((
uöt16_t
)0x0050)

	)

822 
	#TIM_F‹˚dA˘i⁄_InA˘ive
 ((
uöt16_t
)0x0040)

	)

823 
	#IS_TIM_FORCED_ACTION
(
ACTION
Ë(((ACTIONË=
TIM_F‹˚dA˘i⁄_A˘ive
) || \

824 ((
ACTION
Ë=
TIM_F‹˚dA˘i⁄_InA˘ive
))

	)

833 
	#TIM_EncodîMode_TI1
 ((
uöt16_t
)0x0001)

	)

834 
	#TIM_EncodîMode_TI2
 ((
uöt16_t
)0x0002)

	)

835 
	#TIM_EncodîMode_TI12
 ((
uöt16_t
)0x0003)

	)

836 
	#IS_TIM_ENCODER_MODE
(
MODE
Ë(((MODEË=
TIM_EncodîMode_TI1
) || \

837 ((
MODE
Ë=
TIM_EncodîMode_TI2
) || \

838 ((
MODE
Ë=
TIM_EncodîMode_TI12
))

	)

848 
	#TIM_EvítSour˚_Upd©e
 ((
uöt16_t
)0x0001)

	)

849 
	#TIM_EvítSour˚_CC1
 ((
uöt16_t
)0x0002)

	)

850 
	#TIM_EvítSour˚_CC2
 ((
uöt16_t
)0x0004)

	)

851 
	#TIM_EvítSour˚_CC3
 ((
uöt16_t
)0x0008)

	)

852 
	#TIM_EvítSour˚_CC4
 ((
uöt16_t
)0x0010)

	)

853 
	#TIM_EvítSour˚_COM
 ((
uöt16_t
)0x0020)

	)

854 
	#TIM_EvítSour˚_Triggî
 ((
uöt16_t
)0x0040)

	)

855 
	#TIM_EvítSour˚_Bªak
 ((
uöt16_t
)0x0080)

	)

856 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
Ë((((SOURCEË& (
uöt16_t
)0xFF00Ë=0x0000Ë&& ((SOURCEË!0x0000))

	)

866 
	#TIM_Upd©eSour˚_GlobÆ
 ((
uöt16_t
)0x0000Ë

	)

869 
	#TIM_Upd©eSour˚_Reguœr
 ((
uöt16_t
)0x0001Ë

	)

870 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_Upd©eSour˚_GlobÆ
) || \

871 ((
SOURCE
Ë=
TIM_Upd©eSour˚_Reguœr
))

	)

880 
	#TIM_OCPªlﬂd_E«bÀ
 ((
uöt16_t
)0x0008)

	)

881 
	#TIM_OCPªlﬂd_DißbÀ
 ((
uöt16_t
)0x0000)

	)

882 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
Ë(((STATEË=
TIM_OCPªlﬂd_E«bÀ
) || \

883 ((
STATE
Ë=
TIM_OCPªlﬂd_DißbÀ
))

	)

892 
	#TIM_OCFa°_E«bÀ
 ((
uöt16_t
)0x0004)

	)

893 
	#TIM_OCFa°_DißbÀ
 ((
uöt16_t
)0x0000)

	)

894 
	#IS_TIM_OCFAST_STATE
(
STATE
Ë(((STATEË=
TIM_OCFa°_E«bÀ
) || \

895 ((
STATE
Ë=
TIM_OCFa°_DißbÀ
))

	)

905 
	#TIM_OCCÀ¨_E«bÀ
 ((
uöt16_t
)0x0080)

	)

906 
	#TIM_OCCÀ¨_DißbÀ
 ((
uöt16_t
)0x0000)

	)

907 
	#IS_TIM_OCCLEAR_STATE
(
STATE
Ë(((STATEË=
TIM_OCCÀ¨_E«bÀ
) || \

908 ((
STATE
Ë=
TIM_OCCÀ¨_DißbÀ
))

	)

917 
	#TIM_TRGOSour˚_Re£t
 ((
uöt16_t
)0x0000)

	)

918 
	#TIM_TRGOSour˚_E«bÀ
 ((
uöt16_t
)0x0010)

	)

919 
	#TIM_TRGOSour˚_Upd©e
 ((
uöt16_t
)0x0020)

	)

920 
	#TIM_TRGOSour˚_OC1
 ((
uöt16_t
)0x0030)

	)

921 
	#TIM_TRGOSour˚_OC1Ref
 ((
uöt16_t
)0x0040)

	)

922 
	#TIM_TRGOSour˚_OC2Ref
 ((
uöt16_t
)0x0050)

	)

923 
	#TIM_TRGOSour˚_OC3Ref
 ((
uöt16_t
)0x0060)

	)

924 
	#TIM_TRGOSour˚_OC4Ref
 ((
uöt16_t
)0x0070)

	)

925 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
Ë(((SOURCEË=
TIM_TRGOSour˚_Re£t
) || \

926 ((
SOURCE
Ë=
TIM_TRGOSour˚_E«bÀ
) || \

927 ((
SOURCE
Ë=
TIM_TRGOSour˚_Upd©e
) || \

928 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1
) || \

929 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC1Ref
) || \

930 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC2Ref
) || \

931 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC3Ref
) || \

932 ((
SOURCE
Ë=
TIM_TRGOSour˚_OC4Ref
))

	)

941 
	#TIM_SœveMode_Re£t
 ((
uöt16_t
)0x0004)

	)

942 
	#TIM_SœveMode_G©ed
 ((
uöt16_t
)0x0005)

	)

943 
	#TIM_SœveMode_Triggî
 ((
uöt16_t
)0x0006)

	)

944 
	#TIM_SœveMode_Exã∫Æ1
 ((
uöt16_t
)0x0007)

	)

945 
	#IS_TIM_SLAVE_MODE
(
MODE
Ë(((MODEË=
TIM_SœveMode_Re£t
) || \

946 ((
MODE
Ë=
TIM_SœveMode_G©ed
) || \

947 ((
MODE
Ë=
TIM_SœveMode_Triggî
) || \

948 ((
MODE
Ë=
TIM_SœveMode_Exã∫Æ1
))

	)

957 
	#TIM_Ma°îSœveMode_E«bÀ
 ((
uöt16_t
)0x0080)

	)

958 
	#TIM_Ma°îSœveMode_DißbÀ
 ((
uöt16_t
)0x0000)

	)

959 
	#IS_TIM_MSM_STATE
(
STATE
Ë(((STATEË=
TIM_Ma°îSœveMode_E«bÀ
) || \

960 ((
STATE
Ë=
TIM_Ma°îSœveMode_DißbÀ
))

	)

969 
	#TIM_FLAG_Upd©e
 ((
uöt16_t
)0x0001)

	)

970 
	#TIM_FLAG_CC1
 ((
uöt16_t
)0x0002)

	)

971 
	#TIM_FLAG_CC2
 ((
uöt16_t
)0x0004)

	)

972 
	#TIM_FLAG_CC3
 ((
uöt16_t
)0x0008)

	)

973 
	#TIM_FLAG_CC4
 ((
uöt16_t
)0x0010)

	)

974 
	#TIM_FLAG_COM
 ((
uöt16_t
)0x0020)

	)

975 
	#TIM_FLAG_Triggî
 ((
uöt16_t
)0x0040)

	)

976 
	#TIM_FLAG_Bªak
 ((
uöt16_t
)0x0080)

	)

977 
	#TIM_FLAG_CC1OF
 ((
uöt16_t
)0x0200)

	)

978 
	#TIM_FLAG_CC2OF
 ((
uöt16_t
)0x0400)

	)

979 
	#TIM_FLAG_CC3OF
 ((
uöt16_t
)0x0800)

	)

980 
	#TIM_FLAG_CC4OF
 ((
uöt16_t
)0x1000)

	)

981 
	#IS_TIM_GET_FLAG
(
FLAG
Ë(((FLAGË=
TIM_FLAG_Upd©e
) || \

982 ((
FLAG
Ë=
TIM_FLAG_CC1
) || \

983 ((
FLAG
Ë=
TIM_FLAG_CC2
) || \

984 ((
FLAG
Ë=
TIM_FLAG_CC3
) || \

985 ((
FLAG
Ë=
TIM_FLAG_CC4
) || \

986 ((
FLAG
Ë=
TIM_FLAG_COM
) || \

987 ((
FLAG
Ë=
TIM_FLAG_Triggî
) || \

988 ((
FLAG
Ë=
TIM_FLAG_Bªak
) || \

989 ((
FLAG
Ë=
TIM_FLAG_CC1OF
) || \

990 ((
FLAG
Ë=
TIM_FLAG_CC2OF
) || \

991 ((
FLAG
Ë=
TIM_FLAG_CC3OF
) || \

992 ((
FLAG
Ë=
TIM_FLAG_CC4OF
))

	)

995 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
Ë((((TIM_FLAGË& (
uöt16_t
)0xE100Ë=0x0000Ë&& ((TIM_FLAGË!0x0000))

	)

1004 
	#IS_TIM_IC_FILTER
(
ICFILTER
Ë((ICFILTERË<0xF)

	)

1013 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
Ë((EXTFILTERË<0xF)

	)

1022 
	#TIM_DMABur°Lígth_1Byã
 
TIM_DMABur°Lígth_1Tøns„r


	)

1023 
	#TIM_DMABur°Lígth_2Byãs
 
TIM_DMABur°Lígth_2Tøns„rs


	)

1024 
	#TIM_DMABur°Lígth_3Byãs
 
TIM_DMABur°Lígth_3Tøns„rs


	)

1025 
	#TIM_DMABur°Lígth_4Byãs
 
TIM_DMABur°Lígth_4Tøns„rs


	)

1026 
	#TIM_DMABur°Lígth_5Byãs
 
TIM_DMABur°Lígth_5Tøns„rs


	)

1027 
	#TIM_DMABur°Lígth_6Byãs
 
TIM_DMABur°Lígth_6Tøns„rs


	)

1028 
	#TIM_DMABur°Lígth_7Byãs
 
TIM_DMABur°Lígth_7Tøns„rs


	)

1029 
	#TIM_DMABur°Lígth_8Byãs
 
TIM_DMABur°Lígth_8Tøns„rs


	)

1030 
	#TIM_DMABur°Lígth_9Byãs
 
TIM_DMABur°Lígth_9Tøns„rs


	)

1031 
	#TIM_DMABur°Lígth_10Byãs
 
TIM_DMABur°Lígth_10Tøns„rs


	)

1032 
	#TIM_DMABur°Lígth_11Byãs
 
TIM_DMABur°Lígth_11Tøns„rs


	)

1033 
	#TIM_DMABur°Lígth_12Byãs
 
TIM_DMABur°Lígth_12Tøns„rs


	)

1034 
	#TIM_DMABur°Lígth_13Byãs
 
TIM_DMABur°Lígth_13Tøns„rs


	)

1035 
	#TIM_DMABur°Lígth_14Byãs
 
TIM_DMABur°Lígth_14Tøns„rs


	)

1036 
	#TIM_DMABur°Lígth_15Byãs
 
TIM_DMABur°Lígth_15Tøns„rs


	)

1037 
	#TIM_DMABur°Lígth_16Byãs
 
TIM_DMABur°Lígth_16Tøns„rs


	)

1038 
	#TIM_DMABur°Lígth_17Byãs
 
TIM_DMABur°Lígth_17Tøns„rs


	)

1039 
	#TIM_DMABur°Lígth_18Byãs
 
TIM_DMABur°Lígth_18Tøns„rs


	)

1060 
TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
);

1061 
TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1062 
TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1063 
TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1064 
TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1065 
TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1066 
TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1067 
TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1068 
TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
);

1069 
TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
);

1070 
TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
);

1071 
TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
);

1072 
TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
);

1073 
TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1074 
TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1075 
TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1076 
TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
);

1077 
TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
);

1078 
TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1079 
TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
);

1080 
TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1081 
TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

1082 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
);

1083 
TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1084 
uöt16_t
 
ExtTRGFûãr
);

1085 
TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

1086 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
);

1087 
TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1088 
uöt16_t
 
ExtTRGFûãr
);

1089 
TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
);

1090 
TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
);

1091 
TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
);

1092 
TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

1093 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
);

1094 
TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1095 
TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1096 
TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1097 
TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
);

1098 
TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1099 
TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1100 
TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1101 
TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1102 
TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1103 
TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1104 
TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1105 
TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
);

1106 
TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1107 
TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1108 
TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1109 
TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
);

1110 
TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1111 
TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1112 
TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1113 
TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
);

1114 
TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1115 
TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1116 
TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1117 
TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1118 
TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1119 
TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
);

1120 
TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
);

1121 
TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
);

1122 
TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
);

1123 
TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
);

1124 
TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1125 
TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
);

1126 
TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

1127 
TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
);

1128 
TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
);

1129 
TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
);

1130 
TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
);

1131 
TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Cou¡î
);

1132 
TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Aut‹ñﬂd
);

1133 
TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª1
);

1134 
TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª2
);

1135 
TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª3
);

1136 
TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª4
);

1137 
TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1138 
TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1139 
TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1140 
TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
);

1141 
TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
);

1142 
uöt16_t
 
TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
);

1143 
uöt16_t
 
TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
);

1144 
uöt16_t
 
TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
);

1145 
uöt16_t
 
TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
);

1146 
uöt16_t
 
TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
);

1147 
uöt16_t
 
TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
);

1148 
FœgSètus
 
TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1149 
TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
);

1150 
ITSètus
 
TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1151 
TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
);

1153 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_usart.h

30 #i‚de‡
__STM32F10x_USART_H


31 
	#__STM32F10x_USART_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

58 
uöt32_t
 
USART_BaudR©e
;

63 
uöt16_t
 
USART_W‹dLígth
;

66 
uöt16_t
 
USART_St›Bôs
;

69 
uöt16_t
 
USART_P¨ôy
;

76 
uöt16_t
 
USART_Mode
;

79 
uöt16_t
 
USART_H¨dw¨eFlowC⁄åﬁ
;

82 } 
	tUSART_InôTy≥Def
;

91 
uöt16_t
 
USART_Clock
;

94 
uöt16_t
 
USART_CPOL
;

97 
uöt16_t
 
USART_CPHA
;

100 
uöt16_t
 
USART_La°Bô
;

103 } 
	tUSART_ClockInôTy≥Def
;

113 
	#IS_USART_ALL_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

114 ((
PERIPH
Ë=
USART2
) || \

115 ((
PERIPH
Ë=
USART3
) || \

116 ((
PERIPH
Ë=
UART4
) || \

117 ((
PERIPH
Ë=
UART5
))

	)

119 
	#IS_USART_123_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

120 ((
PERIPH
Ë=
USART2
) || \

121 ((
PERIPH
Ë=
USART3
))

	)

123 
	#IS_USART_1234_PERIPH
(
PERIPH
Ë(((PERIPHË=
USART1
) || \

124 ((
PERIPH
Ë=
USART2
) || \

125 ((
PERIPH
Ë=
USART3
) || \

126 ((
PERIPH
Ë=
UART4
))

	)

131 
	#USART_W‹dLígth_8b
 ((
uöt16_t
)0x0000)

	)

132 
	#USART_W‹dLígth_9b
 ((
uöt16_t
)0x1000)

	)

134 
	#IS_USART_WORD_LENGTH
(
LENGTH
Ë(((LENGTHË=
USART_W‹dLígth_8b
) || \

135 ((
LENGTH
Ë=
USART_W‹dLígth_9b
))

	)

144 
	#USART_St›Bôs_1
 ((
uöt16_t
)0x0000)

	)

145 
	#USART_St›Bôs_0_5
 ((
uöt16_t
)0x1000)

	)

146 
	#USART_St›Bôs_2
 ((
uöt16_t
)0x2000)

	)

147 
	#USART_St›Bôs_1_5
 ((
uöt16_t
)0x3000)

	)

148 
	#IS_USART_STOPBITS
(
STOPBITS
Ë(((STOPBITSË=
USART_St›Bôs_1
) || \

149 ((
STOPBITS
Ë=
USART_St›Bôs_0_5
) || \

150 ((
STOPBITS
Ë=
USART_St›Bôs_2
) || \

151 ((
STOPBITS
Ë=
USART_St›Bôs_1_5
))

	)

160 
	#USART_P¨ôy_No
 ((
uöt16_t
)0x0000)

	)

161 
	#USART_P¨ôy_Eví
 ((
uöt16_t
)0x0400)

	)

162 
	#USART_P¨ôy_Odd
 ((
uöt16_t
)0x0600)

	)

163 
	#IS_USART_PARITY
(
PARITY
Ë(((PARITYË=
USART_P¨ôy_No
) || \

164 ((
PARITY
Ë=
USART_P¨ôy_Eví
) || \

165 ((
PARITY
Ë=
USART_P¨ôy_Odd
))

	)

174 
	#USART_Mode_Rx
 ((
uöt16_t
)0x0004)

	)

175 
	#USART_Mode_Tx
 ((
uöt16_t
)0x0008)

	)

176 
	#IS_USART_MODE
(
MODE
Ë((((MODEË& (
uöt16_t
)0xFFF3Ë=0x00Ë&& ((MODEË!(uöt16_t)0x00))

	)

184 
	#USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
 ((
uöt16_t
)0x0000)

	)

185 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS
 ((
uöt16_t
)0x0100)

	)

186 
	#USART_H¨dw¨eFlowC⁄åﬁ_CTS
 ((
uöt16_t
)0x0200)

	)

187 
	#USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
 ((
uöt16_t
)0x0300)

	)

188 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

189 (((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
) || \

190 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS
) || \

191 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_CTS
) || \

192 ((
CONTROL
Ë=
USART_H¨dw¨eFlowC⁄åﬁ_RTS_CTS
))

	)

200 
	#USART_Clock_DißbÀ
 ((
uöt16_t
)0x0000)

	)

201 
	#USART_Clock_E«bÀ
 ((
uöt16_t
)0x0800)

	)

202 
	#IS_USART_CLOCK
(
CLOCK
Ë(((CLOCKË=
USART_Clock_DißbÀ
) || \

203 ((
CLOCK
Ë=
USART_Clock_E«bÀ
))

	)

212 
	#USART_CPOL_Low
 ((
uöt16_t
)0x0000)

	)

213 
	#USART_CPOL_High
 ((
uöt16_t
)0x0400)

	)

214 
	#IS_USART_CPOL
(
CPOL
Ë(((CPOLË=
USART_CPOL_Low
Ë|| ((CPOLË=
USART_CPOL_High
))

	)

224 
	#USART_CPHA_1Edge
 ((
uöt16_t
)0x0000)

	)

225 
	#USART_CPHA_2Edge
 ((
uöt16_t
)0x0200)

	)

226 
	#IS_USART_CPHA
(
CPHA
Ë(((CPHAË=
USART_CPHA_1Edge
Ë|| ((CPHAË=
USART_CPHA_2Edge
))

	)

236 
	#USART_La°Bô_DißbÀ
 ((
uöt16_t
)0x0000)

	)

237 
	#USART_La°Bô_E«bÀ
 ((
uöt16_t
)0x0100)

	)

238 
	#IS_USART_LASTBIT
(
LASTBIT
Ë(((LASTBITË=
USART_La°Bô_DißbÀ
) || \

239 ((
LASTBIT
Ë=
USART_La°Bô_E«bÀ
))

	)

248 
	#USART_IT_PE
 ((
uöt16_t
)0x0028)

	)

249 
	#USART_IT_TXE
 ((
uöt16_t
)0x0727)

	)

250 
	#USART_IT_TC
 ((
uöt16_t
)0x0626)

	)

251 
	#USART_IT_RXNE
 ((
uöt16_t
)0x0525)

	)

252 
	#USART_IT_ORE_RX
 ((
uöt16_t
)0x0325Ë

	)

253 
	#USART_IT_IDLE
 ((
uöt16_t
)0x0424)

	)

254 
	#USART_IT_LBD
 ((
uöt16_t
)0x0846)

	)

255 
	#USART_IT_CTS
 ((
uöt16_t
)0x096A)

	)

256 
	#USART_IT_ERR
 ((
uöt16_t
)0x0060)

	)

257 
	#USART_IT_ORE_ER
 ((
uöt16_t
)0x0360Ë

	)

258 
	#USART_IT_NE
 ((
uöt16_t
)0x0260)

	)

259 
	#USART_IT_FE
 ((
uöt16_t
)0x0160)

	)

264 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

269 
	#IS_USART_CONFIG_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
) || \

270 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

271 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

272 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ERR
))

	)

274 
	#IS_USART_GET_IT
(
IT
Ë(((ITË=
USART_IT_PE
Ë|| ((ITË=
USART_IT_TXE
) || \

275 ((
IT
Ë=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

276 ((
IT
Ë=
USART_IT_IDLE
Ë|| ((ITË=
USART_IT_LBD
) || \

277 ((
IT
Ë=
USART_IT_CTS
Ë|| ((ITË=
USART_IT_ORE
) || \

278 ((
IT
Ë=
USART_IT_ORE_RX
Ë|| ((ITË=
USART_IT_ORE_ER
) || \

279 ((
IT
Ë=
USART_IT_NE
Ë|| ((ITË=
USART_IT_FE
))

	)

281 
	#IS_USART_CLEAR_IT
(
IT
Ë(((ITË=
USART_IT_TC
Ë|| ((ITË=
USART_IT_RXNE
) || \

282 ((
IT
Ë=
USART_IT_LBD
Ë|| ((ITË=
USART_IT_CTS
))

	)

291 
	#USART_DMAReq_Tx
 ((
uöt16_t
)0x0080)

	)

292 
	#USART_DMAReq_Rx
 ((
uöt16_t
)0x0040)

	)

293 
	#IS_USART_DMAREQ
(
DMAREQ
Ë((((DMAREQË& (
uöt16_t
)0xFF3FË=0x00Ë&& ((DMAREQË!(uöt16_t)0x00))

	)

303 
	#USART_WakeUp_IdÀLöe
 ((
uöt16_t
)0x0000)

	)

304 
	#USART_WakeUp_AddªssM¨k
 ((
uöt16_t
)0x0800)

	)

305 
	#IS_USART_WAKEUP
(
WAKEUP
Ë(((WAKEUPË=
USART_WakeUp_IdÀLöe
) || \

306 ((
WAKEUP
Ë=
USART_WakeUp_AddªssM¨k
))

	)

315 
	#USART_LINBªakDëe˘Lígth_10b
 ((
uöt16_t
)0x0000)

	)

316 
	#USART_LINBªakDëe˘Lígth_11b
 ((
uöt16_t
)0x0020)

	)

317 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

318 (((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_10b
) || \

319 ((
LENGTH
Ë=
USART_LINBªakDëe˘Lígth_11b
))

	)

328 
	#USART_IrDAMode_LowPowî
 ((
uöt16_t
)0x0004)

	)

329 
	#USART_IrDAMode_N‹mÆ
 ((
uöt16_t
)0x0000)

	)

330 
	#IS_USART_IRDA_MODE
(
MODE
Ë(((MODEË=
USART_IrDAMode_LowPowî
) || \

331 ((
MODE
Ë=
USART_IrDAMode_N‹mÆ
))

	)

340 
	#USART_FLAG_CTS
 ((
uöt16_t
)0x0200)

	)

341 
	#USART_FLAG_LBD
 ((
uöt16_t
)0x0100)

	)

342 
	#USART_FLAG_TXE
 ((
uöt16_t
)0x0080)

	)

343 
	#USART_FLAG_TC
 ((
uöt16_t
)0x0040)

	)

344 
	#USART_FLAG_RXNE
 ((
uöt16_t
)0x0020)

	)

345 
	#USART_FLAG_IDLE
 ((
uöt16_t
)0x0010)

	)

346 
	#USART_FLAG_ORE
 ((
uöt16_t
)0x0008)

	)

347 
	#USART_FLAG_NE
 ((
uöt16_t
)0x0004)

	)

348 
	#USART_FLAG_FE
 ((
uöt16_t
)0x0002)

	)

349 
	#USART_FLAG_PE
 ((
uöt16_t
)0x0001)

	)

350 
	#IS_USART_FLAG
(
FLAG
Ë(((FLAGË=
USART_FLAG_PE
Ë|| ((FLAGË=
USART_FLAG_TXE
) || \

351 ((
FLAG
Ë=
USART_FLAG_TC
Ë|| ((FLAGË=
USART_FLAG_RXNE
) || \

352 ((
FLAG
Ë=
USART_FLAG_IDLE
Ë|| ((FLAGË=
USART_FLAG_LBD
) || \

353 ((
FLAG
Ë=
USART_FLAG_CTS
Ë|| ((FLAGË=
USART_FLAG_ORE
) || \

354 ((
FLAG
Ë=
USART_FLAG_NE
Ë|| ((FLAGË=
USART_FLAG_FE
))

	)

356 
	#IS_USART_CLEAR_FLAG
(
FLAG
Ë((((FLAGË& (
uöt16_t
)0xFC9FË=0x00Ë&& ((FLAGË!(uöt16_t)0x00))

	)

358 
	#IS_USART_BAUDRATE
(
BAUDRATE
Ë(((BAUDRATEË> 0Ë&& ((BAUDRATEË< 0x0044AA21))

	)

359 
	#IS_USART_ADDRESS
(
ADDRESS
Ë((ADDRESSË<0xF)

	)

360 
	#IS_USART_DATA
(
DATA
Ë((DATAË<0x1FF)

	)

382 
USART_DeInô
(
USART_Ty≥Def
* 
USARTx
);

383 
USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
);

384 
USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
);

385 
USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

386 
USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
);

387 
USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

388 
USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

389 
USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

390 
USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
);

391 
USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
);

392 
USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

393 
USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
);

394 
USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

395 
USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
);

396 
uöt16_t
 
USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
);

397 
USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
);

398 
USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
);

399 
USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
);

400 
USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

401 
USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

402 
USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

403 
USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

404 
USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

405 
USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
);

406 
USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

407 
FœgSètus
 
USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

408 
USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
);

409 
ITSètus
 
USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

410 
USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
);

412 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_wwdg.h

30 #i‚de‡
__STM32F10x_WWDG_H


31 
	#__STM32F10x_WWDG_H


	)

33 #ifde‡
__˝lu•lus


38 
	~"°m32f10x.h
"

64 
	#WWDG_PªsˇÀr_1
 ((
uöt32_t
)0x00000000)

	)

65 
	#WWDG_PªsˇÀr_2
 ((
uöt32_t
)0x00000080)

	)

66 
	#WWDG_PªsˇÀr_4
 ((
uöt32_t
)0x00000100)

	)

67 
	#WWDG_PªsˇÀr_8
 ((
uöt32_t
)0x00000180)

	)

68 
	#IS_WWDG_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
WWDG_PªsˇÀr_1
) || \

69 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_2
) || \

70 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_4
) || \

71 ((
PRESCALER
Ë=
WWDG_PªsˇÀr_8
))

	)

72 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
Ë((VALUEË<0x7F)

	)

73 
	#IS_WWDG_COUNTER
(
COUNTER
Ë(((COUNTERË>0x40Ë&& ((COUNTERË<0x7F))

	)

94 
WWDG_DeInô
();

95 
WWDG_SëPªsˇÀr
(
uöt32_t
 
WWDG_PªsˇÀr
);

96 
WWDG_SëWödowVÆue
(
uöt8_t
 
WödowVÆue
);

97 
WWDG_E«bÀIT
();

98 
WWDG_SëCou¡î
(
uöt8_t
 
Cou¡î
);

99 
WWDG_E«bÀ
(
uöt8_t
 
Cou¡î
);

100 
FœgSètus
 
WWDG_GëFœgSètus
();

101 
WWDG_CÀ¨Fœg
();

103 #ifde‡
__˝lu•lus


	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\misc.c

30 
	~"misc.h
"

53 
	#AIRCR_VECTKEY_MASK
 ((
uöt32_t
)0x05FA0000)

	)

102 
	$NVIC_Pri‹ôyGroupC⁄fig
(
uöt32_t
 
NVIC_Pri‹ôyGroup
)

105 
	`as£π_∑øm
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_Pri‹ôyGroup
));

108 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_Pri‹ôyGroup
;

109 
	}
}

118 
	$NVIC_Inô
(
NVIC_InôTy≥Def
* 
NVIC_InôSåu˘
)

120 
uöt32_t
 
tmµri‹ôy
 = 0x00, 
tmµª
 = 0x00, 
tmpsub
 = 0x0F;

123 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
));

124 
	`as£π_∑øm
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
));

125 
	`as£π_∑øm
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
));

127 i‡(
NVIC_InôSåu˘
->
NVIC_IRQCh™√lCmd
 !
DISABLE
)

130 
tmµri‹ôy
 = (0x700 - ((
SCB
->
AIRCR
Ë& (
uöt32_t
)0x700))>> 0x08;

131 
tmµª
 = (0x4 - 
tmµri‹ôy
);

132 
tmpsub
 =Åmpsub >> 
tmµri‹ôy
;

134 
tmµri‹ôy
 = (
uöt32_t
)
NVIC_InôSåu˘
->
NVIC_IRQCh™√lPªem±i⁄Pri‹ôy
 << 
tmµª
;

135 
tmµri‹ôy
 |
NVIC_InôSåu˘
->
NVIC_IRQCh™√lSubPri‹ôy
 & 
tmpsub
;

136 
tmµri‹ôy
 =Åmppriority << 0x04;

138 
NVIC
->
IP
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
] = 
tmµri‹ôy
;

141 
NVIC
->
ISER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

142 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

147 
NVIC
->
ICER
[
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 >> 0x05] =

148 (
uöt32_t
)0x01 << (
NVIC_InôSåu˘
->
NVIC_IRQCh™√l
 & (
uöt8_t
)0x1F);

150 
	}
}

162 
	$NVIC_SëVe˘‹TabÀ
(
uöt32_t
 
NVIC_Ve˘Tab
, uöt32_à
Off£t
)

165 
	`as£π_∑øm
(
	`IS_NVIC_VECTTAB
(
NVIC_Ve˘Tab
));

166 
	`as£π_∑øm
(
	`IS_NVIC_OFFSET
(
Off£t
));

168 
SCB
->
VTOR
 = 
NVIC_Ve˘Tab
 | (
Off£t
 & (
uöt32_t
)0x1FFFFF80);

169 
	}
}

181 
	$NVIC_Sy°emLPC⁄fig
(
uöt8_t
 
LowPowîMode
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

184 
	`as£π_∑øm
(
	`IS_NVIC_LP
(
LowPowîMode
));

185 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

187 i‡(
NewSèã
 !
DISABLE
)

189 
SCB
->
SCR
 |
LowPowîMode
;

193 
SCB
->
SCR
 &(
uöt32_t
)(~(uöt32_t)
LowPowîMode
);

195 
	}
}

205 
	$SysTick_CLKSour˚C⁄fig
(
uöt32_t
 
SysTick_CLKSour˚
)

208 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour˚
));

209 i‡(
SysTick_CLKSour˚
 =
SysTick_CLKSour˚_HCLK
)

211 
SysTick
->
CTRL
 |
SysTick_CLKSour˚_HCLK
;

215 
SysTick
->
CTRL
 &
SysTick_CLKSour˚_HCLK_Div8
;

217 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_can.c

29 
	~"°m32f10x_ˇn.h
"

30 
	~"°m32f10x_rcc.h
"

55 
	#MCR_DBF
 ((
uöt32_t
)0x00010000Ë

	)

58 
	#TMIDxR_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

61 
	#FMR_FINIT
 ((
uöt32_t
)0x00000001Ë

	)

64 
	#INAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

66 
	#SLAK_TIMEOUT
 ((
uöt32_t
)0x0000FFFF)

	)

71 
	#CAN_FLAGS_TSR
 ((
uöt32_t
)0x08000000)

	)

73 
	#CAN_FLAGS_RF1R
 ((
uöt32_t
)0x04000000)

	)

75 
	#CAN_FLAGS_RF0R
 ((
uöt32_t
)0x02000000)

	)

77 
	#CAN_FLAGS_MSR
 ((
uöt32_t
)0x01000000)

	)

79 
	#CAN_FLAGS_ESR
 ((
uöt32_t
)0x00F00000)

	)

82 
	#CAN_TXMAILBOX_0
 ((
uöt8_t
)0x00)

	)

83 
	#CAN_TXMAILBOX_1
 ((
uöt8_t
)0x01)

	)

84 
	#CAN_TXMAILBOX_2
 ((
uöt8_t
)0x02)

	)

88 
	#CAN_MODE_MASK
 ((
uöt32_t
Ë0x00000003)

	)

113 
ITSètus
 
CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
);

128 
	$CAN_DeInô
(
CAN_Ty≥Def
* 
CANx
)

131 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

133 i‡(
CANx
 =
CAN1
)

136 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
ENABLE
);

138 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN1
, 
DISABLE
);

143 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
ENABLE
);

145 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_CAN2
, 
DISABLE
);

147 
	}
}

160 
uöt8_t
 
	$CAN_Inô
(
CAN_Ty≥Def
* 
CANx
, 
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

162 
uöt8_t
 
InôSètus
 = 
CAN_InôSètus_Faûed
;

163 
uöt32_t
 
waô_ack
 = 0x00000000;

165 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

166 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TTCM
));

167 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_ABOM
));

168 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_AWUM
));

169 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_NART
));

170 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_RFLM
));

171 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_InôSåu˘
->
CAN_TXFP
));

172 
	`as£π_∑øm
(
	`IS_CAN_MODE
(
CAN_InôSåu˘
->
CAN_Mode
));

173 
	`as£π_∑øm
(
	`IS_CAN_SJW
(
CAN_InôSåu˘
->
CAN_SJW
));

174 
	`as£π_∑øm
(
	`IS_CAN_BS1
(
CAN_InôSåu˘
->
CAN_BS1
));

175 
	`as£π_∑øm
(
	`IS_CAN_BS2
(
CAN_InôSåu˘
->
CAN_BS2
));

176 
	`as£π_∑øm
(
	`IS_CAN_PRESCALER
(
CAN_InôSåu˘
->
CAN_PªsˇÀr
));

179 
CANx
->
MCR
 &(~(
uöt32_t
)
CAN_MCR_SLEEP
);

182 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

185 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë!CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

187 
waô_ack
++;

191 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

193 
InôSètus
 = 
CAN_InôSètus_Faûed
;

198 i‡(
CAN_InôSåu˘
->
CAN_TTCM
 =
ENABLE
)

200 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

204 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TTCM
;

208 i‡(
CAN_InôSåu˘
->
CAN_ABOM
 =
ENABLE
)

210 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

214 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_ABOM
;

218 i‡(
CAN_InôSåu˘
->
CAN_AWUM
 =
ENABLE
)

220 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

224 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_AWUM
;

228 i‡(
CAN_InôSåu˘
->
CAN_NART
 =
ENABLE
)

230 
CANx
->
MCR
 |
CAN_MCR_NART
;

234 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_NART
;

238 i‡(
CAN_InôSåu˘
->
CAN_RFLM
 =
ENABLE
)

240 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

244 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_RFLM
;

248 i‡(
CAN_InôSåu˘
->
CAN_TXFP
 =
ENABLE
)

250 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

254 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_TXFP
;

258 
CANx
->
BTR
 = (
uöt32_t
)((uöt32_t)
CAN_InôSåu˘
->
CAN_Mode
 << 30) | \

259 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_SJW
 << 24) | \

260 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS1
 << 16) | \

261 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_BS2
 << 20) | \

262 ((
uöt32_t
)
CAN_InôSåu˘
->
CAN_PªsˇÀr
 - 1);

265 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_INRQ
;

268 
waô_ack
 = 0;

270 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
Ë=CAN_MSR_INAKË&& (
waô_ack
 !
INAK_TIMEOUT
))

272 
waô_ack
++;

276 i‡((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

278 
InôSètus
 = 
CAN_InôSètus_Faûed
;

282 
InôSètus
 = 
CAN_InôSètus_Suc˚ss
 ;

287  
InôSètus
;

288 
	}
}

298 
	$CAN_FûãrInô
(
CAN_FûãrInôTy≥Def
* 
CAN_FûãrInôSåu˘
)

300 
uöt32_t
 
fûãr_numbî_bô_pos
 = 0;

302 
	`as£π_∑øm
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
));

303 
	`as£π_∑øm
(
	`IS_CAN_FILTER_MODE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
));

304 
	`as£π_∑øm
(
	`IS_CAN_FILTER_SCALE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
));

305 
	`as£π_∑øm
(
	`IS_CAN_FILTER_FIFO
(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
));

306 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
));

308 
fûãr_numbî_bô_pos
 = ((
uöt32_t
)1Ë<< 
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
;

311 
CAN1
->
FMR
 |
FMR_FINIT
;

314 
CAN1
->
FA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

317 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_16bô
)

320 
CAN1
->
FS1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

324 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

325 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
) << 16) |

326 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

330 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

331 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

332 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
);

335 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrSˇÀ
 =
CAN_FûãrSˇÀ_32bô
)

338 
CAN1
->
FS1R
 |
fûãr_numbî_bô_pos
;

340 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR1
 =

341 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdHigh
) << 16) |

342 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrIdLow
);

344 
CAN1
->
sFûãrRegi°î
[
CAN_FûãrInôSåu˘
->
CAN_FûãrNumbî
].
FR2
 =

345 ((0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdHigh
) << 16) |

346 (0x0000FFFF & (
uöt32_t
)
CAN_FûãrInôSåu˘
->
CAN_FûãrMaskIdLow
);

350 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrMode
 =
CAN_FûãrMode_IdMask
)

353 
CAN1
->
FM1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

358 
CAN1
->
FM1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

362 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO0
)

365 
CAN1
->
FFA1R
 &~(
uöt32_t
)
fûãr_numbî_bô_pos
;

368 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrFIFOAssignmít
 =
CAN_Fûãr_FIFO1
)

371 
CAN1
->
FFA1R
 |(
uöt32_t
)
fûãr_numbî_bô_pos
;

375 i‡(
CAN_FûãrInôSåu˘
->
CAN_FûãrA˘iv©i⁄
 =
ENABLE
)

377 
CAN1
->
FA1R
 |
fûãr_numbî_bô_pos
;

381 
CAN1
->
FMR
 &~
FMR_FINIT
;

382 
	}
}

390 
	$CAN_Såu˘Inô
(
CAN_InôTy≥Def
* 
CAN_InôSåu˘
)

395 
CAN_InôSåu˘
->
CAN_TTCM
 = 
DISABLE
;

398 
CAN_InôSåu˘
->
CAN_ABOM
 = 
DISABLE
;

401 
CAN_InôSåu˘
->
CAN_AWUM
 = 
DISABLE
;

404 
CAN_InôSåu˘
->
CAN_NART
 = 
DISABLE
;

407 
CAN_InôSåu˘
->
CAN_RFLM
 = 
DISABLE
;

410 
CAN_InôSåu˘
->
CAN_TXFP
 = 
DISABLE
;

413 
CAN_InôSåu˘
->
CAN_Mode
 = 
CAN_Mode_N‹mÆ
;

416 
CAN_InôSåu˘
->
CAN_SJW
 = 
CAN_SJW_1tq
;

419 
CAN_InôSåu˘
->
CAN_BS1
 = 
CAN_BS1_4tq
;

422 
CAN_InôSåu˘
->
CAN_BS2
 = 
CAN_BS2_3tq
;

425 
CAN_InôSåu˘
->
CAN_PªsˇÀr
 = 1;

426 
	}
}

434 
	$CAN_SœveSèπB™k
(
uöt8_t
 
CAN_B™kNumbî
)

437 
	`as£π_∑øm
(
	`IS_CAN_BANKNUMBER
(
CAN_B™kNumbî
));

440 
CAN1
->
FMR
 |
FMR_FINIT
;

443 
CAN1
->
FMR
 &(
uöt32_t
)0xFFFFC0F1 ;

444 
CAN1
->
FMR
 |(
uöt32_t
)(
CAN_B™kNumbî
)<<8;

447 
CAN1
->
FMR
 &~
FMR_FINIT
;

448 
	}
}

457 
	$CAN_DBGFªeze
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

460 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

461 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

463 i‡(
NewSèã
 !
DISABLE
)

466 
CANx
->
MCR
 |
MCR_DBF
;

471 
CANx
->
MCR
 &~
MCR_DBF
;

473 
	}
}

487 
	$CAN_TTComModeCmd
(
CAN_Ty≥Def
* 
CANx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

490 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

491 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

492 i‡(
NewSèã
 !
DISABLE
)

495 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

498 
CANx
->
sTxMaûBox
[0].
TDTR
 |((
uöt32_t
)
CAN_TDT0R_TGT
);

499 
CANx
->
sTxMaûBox
[1].
TDTR
 |((
uöt32_t
)
CAN_TDT1R_TGT
);

500 
CANx
->
sTxMaûBox
[2].
TDTR
 |((
uöt32_t
)
CAN_TDT2R_TGT
);

505 
CANx
->
MCR
 &(
uöt32_t
)(~(uöt32_t)
CAN_MCR_TTCM
);

508 
CANx
->
sTxMaûBox
[0].
TDTR
 &((
uöt32_t
)~
CAN_TDT0R_TGT
);

509 
CANx
->
sTxMaûBox
[1].
TDTR
 &((
uöt32_t
)~
CAN_TDT1R_TGT
);

510 
CANx
->
sTxMaûBox
[2].
TDTR
 &((
uöt32_t
)~
CAN_TDT2R_TGT
);

512 
	}
}

521 
uöt8_t
 
	$CAN_Tønsmô
(
CAN_Ty≥Def
* 
CANx
, 
C™TxMsg
* 
TxMesßge
)

523 
uöt8_t
 
å™smô_maûbox
 = 0;

525 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as£π_∑øm
(
	`IS_CAN_IDTYPE
(
TxMesßge
->
IDE
));

527 
	`as£π_∑øm
(
	`IS_CAN_RTR
(
TxMesßge
->
RTR
));

528 
	`as£π_∑øm
(
	`IS_CAN_DLC
(
TxMesßge
->
DLC
));

531 i‡((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

533 
å™smô_maûbox
 = 0;

535 i‡((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

537 
å™smô_maûbox
 = 1;

539 i‡((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

541 
å™smô_maûbox
 = 2;

545 
å™smô_maûbox
 = 
CAN_TxSètus_NoMaûBox
;

548 i‡(
å™smô_maûbox
 !
CAN_TxSètus_NoMaûBox
)

551 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 &
TMIDxR_TXRQ
;

552 i‡(
TxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

554 
	`as£π_∑øm
(
	`IS_CAN_STDID
(
TxMesßge
->
StdId
));

555 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
StdId
 << 21) | \

556 
TxMesßge
->
RTR
);

560 
	`as£π_∑øm
(
	`IS_CAN_EXTID
(
TxMesßge
->
ExtId
));

561 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |((
TxMesßge
->
ExtId
 << 3) | \

562 
TxMesßge
->
IDE
 | \

563 
TxMesßge
->
RTR
);

567 
TxMesßge
->
DLC
 &(
uöt8_t
)0x0000000F;

568 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 &(
uöt32_t
)0xFFFFFFF0;

569 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDTR
 |
TxMesßge
->
DLC
;

572 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDLR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[3] << 24) |

573 ((
uöt32_t
)
TxMesßge
->
D©a
[2] << 16) |

574 ((
uöt32_t
)
TxMesßge
->
D©a
[1] << 8) |

575 ((
uöt32_t
)
TxMesßge
->
D©a
[0]));

576 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TDHR
 = (((
uöt32_t
)
TxMesßge
->
D©a
[7] << 24) |

577 ((
uöt32_t
)
TxMesßge
->
D©a
[6] << 16) |

578 ((
uöt32_t
)
TxMesßge
->
D©a
[5] << 8) |

579 ((
uöt32_t
)
TxMesßge
->
D©a
[4]));

581 
CANx
->
sTxMaûBox
[
å™smô_maûbox
].
TIR
 |
TMIDxR_TXRQ
;

583  
å™smô_maûbox
;

584 
	}
}

595 
uöt8_t
 
	$CAN_TønsmôSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
TønsmôMaûbox
)

597 
uöt32_t
 
°©e
 = 0;

600 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

601 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
TønsmôMaûbox
));

603 
TønsmôMaûbox
)

605 (
CAN_TXMAILBOX_0
):

606 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

608 (
CAN_TXMAILBOX_1
):

609 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

611 (
CAN_TXMAILBOX_2
):

612 
°©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

615 
°©e
 = 
CAN_TxSètus_Faûed
;

618 
°©e
)

621 (0x0): 
°©e
 = 
CAN_TxSètus_Pídög
;

624 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
°©e
 = 
CAN_TxSètus_Faûed
;

626 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
°©e
 = 
CAN_TxSètus_Faûed
;

628 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
°©e
 = 
CAN_TxSètus_Faûed
;

631 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
°©e
 = 
CAN_TxSètus_Ok
;

633 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
°©e
 = 
CAN_TxSètus_Ok
;

635 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
°©e
 = 
CAN_TxSètus_Ok
;

637 : 
°©e
 = 
CAN_TxSètus_Faûed
;

640  (
uöt8_t
Ë
°©e
;

641 
	}
}

649 
	$CAN_C™˚lTønsmô
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
Maûbox
)

652 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

653 
	`as£π_∑øm
(
	`IS_CAN_TRANSMITMAILBOX
(
Maûbox
));

655 
Maûbox
)

657 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

659 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

661 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

666 
	}
}

677 
	$CAN_Re˚ive
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
, 
C™RxMsg
* 
RxMesßge
)

680 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

681 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

683 
RxMesßge
->
IDE
 = (
uöt8_t
)0x04 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

684 i‡(
RxMesßge
->
IDE
 =
CAN_Id_Sènd¨d
)

686 
RxMesßge
->
StdId
 = (
uöt32_t
)0x000007FF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 21);

690 
RxMesßge
->
ExtId
 = (
uöt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
 >> 3);

693 
RxMesßge
->
RTR
 = (
uöt8_t
)0x02 & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RIR
;

695 
RxMesßge
->
DLC
 = (
uöt8_t
)0x0F & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
;

697 
RxMesßge
->
FMI
 = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDTR
 >> 8);

699 
RxMesßge
->
D©a
[0] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
;

700 
RxMesßge
->
D©a
[1] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 8);

701 
RxMesßge
->
D©a
[2] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 16);

702 
RxMesßge
->
D©a
[3] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDLR
 >> 24);

703 
RxMesßge
->
D©a
[4] = (
uöt8_t
)0xFF & 
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
;

704 
RxMesßge
->
D©a
[5] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 8);

705 
RxMesßge
->
D©a
[6] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 16);

706 
RxMesßge
->
D©a
[7] = (
uöt8_t
)0xFF & (
CANx
->
sFIFOMaûBox
[
FIFONumbî
].
RDHR
 >> 24);

709 i‡(
FIFONumbî
 =
CAN_FIFO0
)

711 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

716 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

718 
	}
}

726 
	$CAN_FIFORñó£
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

729 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

730 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

732 i‡(
FIFONumbî
 =
CAN_FIFO0
)

734 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

739 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

741 
	}
}

749 
uöt8_t
 
	$CAN_MesßgePídög
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
FIFONumbî
)

751 
uöt8_t
 
mesßge_≥ndög
=0;

753 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

754 
	`as£π_∑øm
(
	`IS_CAN_FIFO
(
FIFONumbî
));

755 i‡(
FIFONumbî
 =
CAN_FIFO0
)

757 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF0R
&(
uöt32_t
)0x03);

759 i‡(
FIFONumbî
 =
CAN_FIFO1
)

761 
mesßge_≥ndög
 = (
uöt8_t
)(
CANx
->
RF1R
&(
uöt32_t
)0x03);

765 
mesßge_≥ndög
 = 0;

767  
mesßge_≥ndög
;

768 
	}
}

780 
uöt8_t
 
	$CAN_O≥øtögModeReque°
(
CAN_Ty≥Def
* 
CANx
, 
uöt8_t
 
CAN_O≥øtögMode
)

782 
uöt8_t
 
°©us
 = 
CAN_ModeSètus_Faûed
;

785 
uöt32_t
 
timeout
 = 
INAK_TIMEOUT
;

788 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

789 
	`as£π_∑øm
(
	`IS_CAN_OPERATING_MODE
(
CAN_O≥øtögMode
));

791 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_Inôüliz©i⁄
)

794 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_SLEEP
)Ë| 
CAN_MCR_INRQ
);

797 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
Ë&& (
timeout
 != 0))

799 
timeout
--;

801 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_INAK
)

803 
°©us
 = 
CAN_ModeSètus_Faûed
;

807 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

810 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_N‹mÆ
)

813 
CANx
->
MCR
 &(
uöt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

816 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!0Ë&& (
timeout
!=0))

818 
timeout
--;

820 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

822 
°©us
 = 
CAN_ModeSètus_Faûed
;

826 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

829 i‡(
CAN_O≥øtögMode
 =
CAN_O≥øtögMode_SÀï
)

832 
CANx
->
MCR
 = (
uöt32_t
)((CANx->MCR & (uöt32_t)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

835 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
Ë&& (
timeout
!=0))

837 
timeout
--;

839 i‡((
CANx
->
MSR
 & 
CAN_MODE_MASK
Ë!
CAN_MSR_SLAK
)

841 
°©us
 = 
CAN_ModeSètus_Faûed
;

845 
°©us
 = 
CAN_ModeSètus_Suc˚ss
;

850 
°©us
 = 
CAN_ModeSètus_Faûed
;

853  (
uöt8_t
Ë
°©us
;

854 
	}
}

862 
uöt8_t
 
	$CAN_SÀï
(
CAN_Ty≥Def
* 
CANx
)

864 
uöt8_t
 
¶ìp°©us
 = 
CAN_SÀï_Faûed
;

867 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

870 
CANx
->
MCR
 = (((CANx->MCRË& (
uöt32_t
)(~(uöt32_t)
CAN_MCR_INRQ
)Ë| 
CAN_MCR_SLEEP
);

873 i‡((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

876 
¶ìp°©us
 = 
CAN_SÀï_Ok
;

879  (
uöt8_t
)
¶ìp°©us
;

880 
	}
}

888 
uöt8_t
 
	$CAN_WakeUp
(
CAN_Ty≥Def
* 
CANx
)

890 
uöt32_t
 
waô_¶ak
 = 
SLAK_TIMEOUT
;

891 
uöt8_t
 
wakeup°©us
 = 
CAN_WakeUp_Faûed
;

894 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

897 
CANx
->
MCR
 &~(
uöt32_t
)
CAN_MCR_SLEEP
;

900 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
Ë=CAN_MSR_SLAK)&&(
waô_¶ak
!=0x00))

902 
waô_¶ak
--;

904 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

907 
wakeup°©us
 = 
CAN_WakeUp_Ok
;

910  (
uöt8_t
)
wakeup°©us
;

911 
	}
}

928 
uöt8_t
 
	$CAN_GëLa°Eº‹Code
(
CAN_Ty≥Def
* 
CANx
)

930 
uöt8_t
 
îr‹code
=0;

933 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

936 
îr‹code
 = (((
uöt8_t
)
CANx
->
ESR
Ë& (uöt8_t)
CAN_ESR_LEC
);

939  
îr‹code
;

940 
	}
}

952 
uöt8_t
 
	$CAN_GëRe˚iveEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

954 
uöt8_t
 
cou¡î
=0;

957 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

963  
cou¡î
;

964 
	}
}

972 
uöt8_t
 
	$CAN_GëLSBTønsmôEº‹Cou¡î
(
CAN_Ty≥Def
* 
CANx
)

974 
uöt8_t
 
cou¡î
=0;

977 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

980 
cou¡î
 = (
uöt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

983  
cou¡î
;

984 
	}
}

1009 
	$CAN_ITC⁄fig
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1012 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1013 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1014 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1016 i‡(
NewSèã
 !
DISABLE
)

1019 
CANx
->
IER
 |
CAN_IT
;

1024 
CANx
->
IER
 &~
CAN_IT
;

1026 
	}
}

1049 
FœgSètus
 
	$CAN_GëFœgSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1051 
FœgSètus
 
bô°©us
 = 
RESET
;

1054 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1055 
	`as£π_∑øm
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1058 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
Ë!(
uöt32_t
)
RESET
)

1061 i‡((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1064 
bô°©us
 = 
SET
;

1069 
bô°©us
 = 
RESET
;

1072 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
Ë!(
uöt32_t
)
RESET
)

1075 i‡((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1078 
bô°©us
 = 
SET
;

1083 
bô°©us
 = 
RESET
;

1086 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
Ë!(
uöt32_t
)
RESET
)

1089 i‡((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1092 
bô°©us
 = 
SET
;

1097 
bô°©us
 = 
RESET
;

1100 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
Ë!(
uöt32_t
)
RESET
)

1103 i‡((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(
uöt32_t
)
RESET
)

1106 
bô°©us
 = 
SET
;

1111 
bô°©us
 = 
RESET
;

1117 i‡((
uöt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)Ë!(uöt32_t)
RESET
)

1120 
bô°©us
 = 
SET
;

1125 
bô°©us
 = 
RESET
;

1129  
bô°©us
;

1130 
	}
}

1149 
	$CAN_CÀ¨Fœg
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_FLAG
)

1151 
uöt32_t
 
Êagtmp
=0;

1153 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1154 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1156 i‡(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1159 
CANx
->
ESR
 = (
uöt32_t
)
RESET
;

1163 
Êagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1165 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
uöt32_t
)
RESET
)

1168 
CANx
->
RF0R
 = (
uöt32_t
)(
Êagtmp
);

1170 i‡((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
uöt32_t
)
RESET
)

1173 
CANx
->
RF1R
 = (
uöt32_t
)(
Êagtmp
);

1175 i‡((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
uöt32_t
)
RESET
)

1178 
CANx
->
TSR
 = (
uöt32_t
)(
Êagtmp
);

1183 
CANx
->
MSR
 = (
uöt32_t
)(
Êagtmp
);

1186 
	}
}

1209 
ITSètus
 
	$CAN_GëITSètus
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1211 
ITSètus
 
ô°©us
 = 
RESET
;

1213 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1214 
	`as£π_∑øm
(
	`IS_CAN_IT
(
CAN_IT
));

1217 if((
CANx
->
IER
 & 
CAN_IT
Ë!
RESET
)

1220 
CAN_IT
)

1222 
CAN_IT_TME
:

1224 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1226 
CAN_IT_FMP0
:

1228 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1230 
CAN_IT_FF0
:

1232 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1234 
CAN_IT_FOV0
:

1236 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1238 
CAN_IT_FMP1
:

1240 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1242 
CAN_IT_FF1
:

1244 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1246 
CAN_IT_FOV1
:

1248 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1250 
CAN_IT_WKU
:

1252 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1254 
CAN_IT_SLK
:

1256 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1258 
CAN_IT_EWG
:

1260 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1262 
CAN_IT_EPV
:

1264 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1266 
CAN_IT_BOF
:

1268 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1270 
CAN_IT_LEC
:

1272 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1274 
CAN_IT_ERR
:

1276 
ô°©us
 = 
	`CheckITSètus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1280 
ô°©us
 = 
RESET
;

1287 
ô°©us
 = 
RESET
;

1291  
ô°©us
;

1292 
	}
}

1312 
	$CAN_CÀ¨ITPídögBô
(
CAN_Ty≥Def
* 
CANx
, 
uöt32_t
 
CAN_IT
)

1315 
	`as£π_∑øm
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1316 
	`as£π_∑øm
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1318 
CAN_IT
)

1320 
CAN_IT_TME
:

1322 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1324 
CAN_IT_FF0
:

1326 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1328 
CAN_IT_FOV0
:

1330 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1332 
CAN_IT_FF1
:

1334 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1336 
CAN_IT_FOV1
:

1338 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1340 
CAN_IT_WKU
:

1342 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1344 
CAN_IT_SLK
:

1346 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1348 
CAN_IT_EWG
:

1350 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1354 
CAN_IT_EPV
:

1356 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1360 
CAN_IT_BOF
:

1362 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1366 
CAN_IT_LEC
:

1368 
CANx
->
ESR
 = 
RESET
;

1370 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1372 
CAN_IT_ERR
:

1374 
CANx
->
ESR
 = 
RESET
;

1376 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1383 
	}
}

1391 
ITSètus
 
	$CheckITSètus
(
uöt32_t
 
CAN_Reg
, uöt32_à
It_Bô
)

1393 
ITSètus
 
≥ndögbô°©us
 = 
RESET
;

1395 i‡((
CAN_Reg
 & 
It_Bô
Ë!(
uöt32_t
)
RESET
)

1398 
≥ndögbô°©us
 = 
SET
;

1403 
≥ndögbô°©us
 = 
RESET
;

1405  
≥ndögbô°©us
;

1406 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_exti.c

29 
	~"°m32f10x_exti.h
"

52 
	#EXTI_LINENONE
 ((
uöt32_t
)0x00000Ë

	)

91 
	$EXTI_DeInô
()

93 
EXTI
->
IMR
 = 0x00000000;

94 
EXTI
->
EMR
 = 0x00000000;

95 
EXTI
->
RTSR
 = 0x00000000;

96 
EXTI
->
FTSR
 = 0x00000000;

97 
EXTI
->
PR
 = 0x000FFFFF;

98 
	}
}

107 
	$EXTI_Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

109 
uöt32_t
 
tmp
 = 0;

112 
	`as£π_∑øm
(
	`IS_EXTI_MODE
(
EXTI_InôSåu˘
->
EXTI_Mode
));

113 
	`as£π_∑øm
(
	`IS_EXTI_TRIGGER
(
EXTI_InôSåu˘
->
EXTI_Triggî
));

114 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_InôSåu˘
->
EXTI_Löe
));

115 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InôSåu˘
->
EXTI_LöeCmd
));

117 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

119 i‡(
EXTI_InôSåu˘
->
EXTI_LöeCmd
 !
DISABLE
)

122 
EXTI
->
IMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

123 
EXTI
->
EMR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

125 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

127 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

130 
EXTI
->
RTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

131 
EXTI
->
FTSR
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

134 i‡(
EXTI_InôSåu˘
->
EXTI_Triggî
 =
EXTI_Triggî_Risög_FÆlög
)

137 
EXTI
->
RTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

138 
EXTI
->
FTSR
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

142 
tmp
 = (
uöt32_t
)
EXTI_BASE
;

143 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Triggî
;

145 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
EXTI_InôSåu˘
->
EXTI_Löe
;

150 
tmp
 +
EXTI_InôSåu˘
->
EXTI_Mode
;

153 *(
__IO
 
uöt32_t
 *Ë
tmp
 &~
EXTI_InôSåu˘
->
EXTI_Löe
;

155 
	}
}

163 
	$EXTI_Såu˘Inô
(
EXTI_InôTy≥Def
* 
EXTI_InôSåu˘
)

165 
EXTI_InôSåu˘
->
EXTI_Löe
 = 
EXTI_LINENONE
;

166 
EXTI_InôSåu˘
->
EXTI_Mode
 = 
EXTI_Mode_I¡îru±
;

167 
EXTI_InôSåu˘
->
EXTI_Triggî
 = 
EXTI_Triggî_FÆlög
;

168 
EXTI_InôSåu˘
->
EXTI_LöeCmd
 = 
DISABLE
;

169 
	}
}

177 
	$EXTI_Gíî©eSWI¡îru±
(
uöt32_t
 
EXTI_Löe
)

180 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

182 
EXTI
->
SWIER
 |
EXTI_Löe
;

183 
	}
}

192 
FœgSètus
 
	$EXTI_GëFœgSètus
(
uöt32_t
 
EXTI_Löe
)

194 
FœgSètus
 
bô°©us
 = 
RESET
;

196 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

198 i‡((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
)

200 
bô°©us
 = 
SET
;

204 
bô°©us
 = 
RESET
;

206  
bô°©us
;

207 
	}
}

215 
	$EXTI_CÀ¨Fœg
(
uöt32_t
 
EXTI_Löe
)

218 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

220 
EXTI
->
PR
 = 
EXTI_Löe
;

221 
	}
}

230 
ITSètus
 
	$EXTI_GëITSètus
(
uöt32_t
 
EXTI_Löe
)

232 
ITSètus
 
bô°©us
 = 
RESET
;

233 
uöt32_t
 
íabÀ°©us
 = 0;

235 
	`as£π_∑øm
(
	`IS_GET_EXTI_LINE
(
EXTI_Löe
));

237 
íabÀ°©us
 = 
EXTI
->
IMR
 & 
EXTI_Löe
;

238 i‡(((
EXTI
->
PR
 & 
EXTI_Löe
Ë!(
uöt32_t
)
RESET
Ë&& (
íabÀ°©us
 != (uint32_t)RESET))

240 
bô°©us
 = 
SET
;

244 
bô°©us
 = 
RESET
;

246  
bô°©us
;

247 
	}
}

255 
	$EXTI_CÀ¨ITPídögBô
(
uöt32_t
 
EXTI_Löe
)

258 
	`as£π_∑øm
(
	`IS_EXTI_LINE
(
EXTI_Löe
));

260 
EXTI
->
PR
 = 
EXTI_Löe
;

261 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_flash.c

29 
	~"°m32f10x_Êash.h
"

53 
	#ACR_LATENCY_Mask
 ((
uöt32_t
)0x00000038)

	)

54 
	#ACR_HLFCYA_Mask
 ((
uöt32_t
)0xFFFFFFF7)

	)

55 
	#ACR_PRFTBE_Mask
 ((
uöt32_t
)0xFFFFFFEF)

	)

58 
	#ACR_PRFTBS_Mask
 ((
uöt32_t
)0x00000020)

	)

61 
	#CR_PG_Së
 ((
uöt32_t
)0x00000001)

	)

62 
	#CR_PG_Re£t
 ((
uöt32_t
)0x00001FFE)

	)

63 
	#CR_PER_Së
 ((
uöt32_t
)0x00000002)

	)

64 
	#CR_PER_Re£t
 ((
uöt32_t
)0x00001FFD)

	)

65 
	#CR_MER_Së
 ((
uöt32_t
)0x00000004)

	)

66 
	#CR_MER_Re£t
 ((
uöt32_t
)0x00001FFB)

	)

67 
	#CR_OPTPG_Së
 ((
uöt32_t
)0x00000010)

	)

68 
	#CR_OPTPG_Re£t
 ((
uöt32_t
)0x00001FEF)

	)

69 
	#CR_OPTER_Së
 ((
uöt32_t
)0x00000020)

	)

70 
	#CR_OPTER_Re£t
 ((
uöt32_t
)0x00001FDF)

	)

71 
	#CR_STRT_Së
 ((
uöt32_t
)0x00000040)

	)

72 
	#CR_LOCK_Së
 ((
uöt32_t
)0x00000080)

	)

75 
	#RDPRT_Mask
 ((
uöt32_t
)0x00000002)

	)

76 
	#WRP0_Mask
 ((
uöt32_t
)0x000000FF)

	)

77 
	#WRP1_Mask
 ((
uöt32_t
)0x0000FF00)

	)

78 
	#WRP2_Mask
 ((
uöt32_t
)0x00FF0000)

	)

79 
	#WRP3_Mask
 ((
uöt32_t
)0xFF000000)

	)

80 
	#OB_USER_BFB2
 ((
uöt16_t
)0x0008)

	)

83 
	#FLASH_BANK1_END_ADDRESS
 ((
uöt32_t
)0x807FFFF)

	)

86 
	#Eø£Timeout
 ((
uöt32_t
)0x000B0000)

	)

87 
	#ProgømTimeout
 ((
uöt32_t
)0x00002000)

	)

255 
	$FLASH_SëL©ícy
(
uöt32_t
 
FLASH_L©ícy
)

257 
uöt32_t
 
tm¥eg
 = 0;

260 
	`as£π_∑øm
(
	`IS_FLASH_LATENCY
(
FLASH_L©ícy
));

263 
tm¥eg
 = 
FLASH
->
ACR
;

266 
tm¥eg
 &
ACR_LATENCY_Mask
;

267 
tm¥eg
 |
FLASH_L©ícy
;

270 
FLASH
->
ACR
 = 
tm¥eg
;

271 
	}
}

282 
	$FLASH_HÆfCy˛eAc˚ssCmd
(
uöt32_t
 
FLASH_HÆfCy˛eAc˚ss
)

285 
	`as£π_∑øm
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_HÆfCy˛eAc˚ss
));

288 
FLASH
->
ACR
 &
ACR_HLFCYA_Mask
;

289 
FLASH
->
ACR
 |
FLASH_HÆfCy˛eAc˚ss
;

290 
	}
}

301 
	$FLASH_Pª„tchBuf„rCmd
(
uöt32_t
 
FLASH_Pª„tchBuf„r
)

304 
	`as£π_∑øm
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_Pª„tchBuf„r
));

307 
FLASH
->
ACR
 &
ACR_PRFTBE_Mask
;

308 
FLASH
->
ACR
 |
FLASH_Pª„tchBuf„r
;

309 
	}
}

320 
	$FLASH_U∆ock
()

323 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

324 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

326 #ifde‡
STM32F10X_XL


328 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

329 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

331 
	}
}

341 
	$FLASH_U∆ockB™k1
()

344 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

345 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

346 
	}
}

348 #ifde‡
STM32F10X_XL


355 
	$FLASH_U∆ockB™k2
()

358 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

359 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

361 
	}
}

373 
	$FLASH_Lock
()

376 
FLASH
->
CR
 |
CR_LOCK_Së
;

378 #ifde‡
STM32F10X_XL


380 
FLASH
->
CR2
 |
CR_LOCK_Së
;

382 
	}
}

393 
	$FLASH_LockB™k1
()

396 
FLASH
->
CR
 |
CR_LOCK_Së
;

397 
	}
}

399 #ifde‡
STM32F10X_XL


406 
	$FLASH_LockB™k2
()

409 
FLASH
->
CR2
 |
CR_LOCK_Së
;

410 
	}
}

420 
FLASH_Sètus
 
	$FLASH_Eø£Page
(
uöt32_t
 
Page_Addªss
)

422 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

424 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Page_Addªss
));

426 #ifde‡
STM32F10X_XL


427 if(
Page_Addªss
 < 
FLASH_BANK1_END_ADDRESS
)

430 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
Eø£Timeout
);

431 if(
°©us
 =
FLASH_COMPLETE
)

434 
FLASH
->
CR
|
CR_PER_Së
;

435 
FLASH
->
AR
 = 
Page_Addªss
;

436 
FLASH
->
CR
|
CR_STRT_Së
;

439 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
Eø£Timeout
);

442 
FLASH
->
CR
 &
CR_PER_Re£t
;

448 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
Eø£Timeout
);

449 if(
°©us
 =
FLASH_COMPLETE
)

452 
FLASH
->
CR2
|
CR_PER_Së
;

453 
FLASH
->
AR2
 = 
Page_Addªss
;

454 
FLASH
->
CR2
|
CR_STRT_Së
;

457 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
Eø£Timeout
);

460 
FLASH
->
CR2
 &
CR_PER_Re£t
;

465 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

467 if(
°©us
 =
FLASH_COMPLETE
)

470 
FLASH
->
CR
|
CR_PER_Së
;

471 
FLASH
->
AR
 = 
Page_Addªss
;

472 
FLASH
->
CR
|
CR_STRT_Së
;

475 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

478 
FLASH
->
CR
 &
CR_PER_Re£t
;

483  
°©us
;

484 
	}
}

493 
FLASH_Sètus
 
	$FLASH_Eø£AŒPages
()

495 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

497 #ifde‡
STM32F10X_XL


499 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
Eø£Timeout
);

501 if(
°©us
 =
FLASH_COMPLETE
)

504 
FLASH
->
CR
 |
CR_MER_Së
;

505 
FLASH
->
CR
 |
CR_STRT_Së
;

508 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
Eø£Timeout
);

511 
FLASH
->
CR
 &
CR_MER_Re£t
;

513 if(
°©us
 =
FLASH_COMPLETE
)

516 
FLASH
->
CR2
 |
CR_MER_Së
;

517 
FLASH
->
CR2
 |
CR_STRT_Së
;

520 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
Eø£Timeout
);

523 
FLASH
->
CR2
 &
CR_MER_Re£t
;

527 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

528 if(
°©us
 =
FLASH_COMPLETE
)

531 
FLASH
->
CR
 |
CR_MER_Së
;

532 
FLASH
->
CR
 |
CR_STRT_Së
;

535 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

538 
FLASH
->
CR
 &
CR_MER_Re£t
;

543  
°©us
;

544 
	}
}

556 
FLASH_Sètus
 
	$FLASH_Eø£AŒB™k1Pages
()

558 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

560 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
Eø£Timeout
);

562 if(
°©us
 =
FLASH_COMPLETE
)

565 
FLASH
->
CR
 |
CR_MER_Së
;

566 
FLASH
->
CR
 |
CR_STRT_Së
;

569 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
Eø£Timeout
);

572 
FLASH
->
CR
 &
CR_MER_Re£t
;

575  
°©us
;

576 
	}
}

578 #ifde‡
STM32F10X_XL


586 
FLASH_Sètus
 
	$FLASH_Eø£AŒB™k2Pages
()

588 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

590 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
Eø£Timeout
);

592 if(
°©us
 =
FLASH_COMPLETE
)

595 
FLASH
->
CR2
 |
CR_MER_Së
;

596 
FLASH
->
CR2
 |
CR_STRT_Së
;

599 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
Eø£Timeout
);

602 
FLASH
->
CR2
 &
CR_MER_Re£t
;

605  
°©us
;

606 
	}
}

617 
FLASH_Sètus
 
	$FLASH_Eø£O±i⁄Byãs
()

619 
uöt16_t
 
rd±mp
 = 
RDP_Key
;

621 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

624 if(
	`FLASH_GëRódOutPrŸe˘i⁄Sètus
(Ë!
RESET
)

626 
rd±mp
 = 0x00;

630 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

631 if(
°©us
 =
FLASH_COMPLETE
)

634 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

635 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

638 
FLASH
->
CR
 |
CR_OPTER_Së
;

639 
FLASH
->
CR
 |
CR_STRT_Së
;

641 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

643 if(
°©us
 =
FLASH_COMPLETE
)

646 
FLASH
->
CR
 &
CR_OPTER_Re£t
;

649 
FLASH
->
CR
 |
CR_OPTPG_Së
;

651 
OB
->
RDP
 = (
uöt16_t
)
rd±mp
;

653 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

655 if(
°©us
 !
FLASH_TIMEOUT
)

658 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

663 i‡(
°©us
 !
FLASH_TIMEOUT
)

666 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

671  
°©us
;

672 
	}
}

682 
FLASH_Sètus
 
	$FLASH_ProgømW‹d
(
uöt32_t
 
Addªss
, uöt32_à
D©a
)

684 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

685 
__IO
 
uöt32_t
 
tmp
 = 0;

688 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

690 #ifde‡
STM32F10X_XL


691 if(
Addªss
 < 
FLASH_BANK1_END_ADDRESS
 - 2)

694 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
ProgømTimeout
);

695 if(
°©us
 =
FLASH_COMPLETE
)

699 
FLASH
->
CR
 |
CR_PG_Së
;

701 *(
__IO
 
uöt16_t
*)
Addªss
 = (uöt16_t)
D©a
;

703 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

705 if(
°©us
 =
FLASH_COMPLETE
)

709 
tmp
 = 
Addªss
 + 2;

711 *(
__IO
 
uöt16_t
*Ë
tmp
 = 
D©a
 >> 16;

714 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

717 
FLASH
->
CR
 &
CR_PG_Re£t
;

722 
FLASH
->
CR
 &
CR_PG_Re£t
;

726 if(
Addªss
 =(
FLASH_BANK1_END_ADDRESS
 - 1))

729 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
ProgømTimeout
);

731 if(
°©us
 =
FLASH_COMPLETE
)

735 
FLASH
->
CR
 |
CR_PG_Së
;

737 *(
__IO
 
uöt16_t
*)
Addªss
 = (uöt16_t)
D©a
;

740 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
ProgømTimeout
);

743 
FLASH
->
CR
 &
CR_PG_Re£t
;

748 
FLASH
->
CR
 &
CR_PG_Re£t
;

752 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
ProgømTimeout
);

754 if(
°©us
 =
FLASH_COMPLETE
)

758 
FLASH
->
CR2
 |
CR_PG_Së
;

759 
tmp
 = 
Addªss
 + 2;

761 *(
__IO
 
uöt16_t
*Ë
tmp
 = 
D©a
 >> 16;

764 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
ProgømTimeout
);

767 
FLASH
->
CR2
 &
CR_PG_Re£t
;

772 
FLASH
->
CR2
 &
CR_PG_Re£t
;

778 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
ProgømTimeout
);

780 if(
°©us
 =
FLASH_COMPLETE
)

784 
FLASH
->
CR2
 |
CR_PG_Së
;

786 *(
__IO
 
uöt16_t
*)
Addªss
 = (uöt16_t)
D©a
;

788 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
ProgømTimeout
);

790 if(
°©us
 =
FLASH_COMPLETE
)

794 
tmp
 = 
Addªss
 + 2;

796 *(
__IO
 
uöt16_t
*Ë
tmp
 = 
D©a
 >> 16;

799 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
ProgømTimeout
);

802 
FLASH
->
CR2
 &
CR_PG_Re£t
;

807 
FLASH
->
CR2
 &
CR_PG_Re£t
;

813 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

815 if(
°©us
 =
FLASH_COMPLETE
)

819 
FLASH
->
CR
 |
CR_PG_Së
;

821 *(
__IO
 
uöt16_t
*)
Addªss
 = (uöt16_t)
D©a
;

823 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

825 if(
°©us
 =
FLASH_COMPLETE
)

829 
tmp
 = 
Addªss
 + 2;

831 *(
__IO
 
uöt16_t
*Ë
tmp
 = 
D©a
 >> 16;

834 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

837 
FLASH
->
CR
 &
CR_PG_Re£t
;

842 
FLASH
->
CR
 &
CR_PG_Re£t
;

848  
°©us
;

849 
	}
}

859 
FLASH_Sètus
 
	$FLASH_ProgømHÆfW‹d
(
uöt32_t
 
Addªss
, 
uöt16_t
 
D©a
)

861 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

863 
	`as£π_∑øm
(
	`IS_FLASH_ADDRESS
(
Addªss
));

865 #ifde‡
STM32F10X_XL


867 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

869 if(
Addªss
 < 
FLASH_BANK1_END_ADDRESS
)

871 if(
°©us
 =
FLASH_COMPLETE
)

874 
FLASH
->
CR
 |
CR_PG_Së
;

876 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

878 
°©us
 = 
	`FLASH_WaôF‹La°B™k1O≥øti⁄
(
ProgømTimeout
);

881 
FLASH
->
CR
 &
CR_PG_Re£t
;

886 if(
°©us
 =
FLASH_COMPLETE
)

889 
FLASH
->
CR2
 |
CR_PG_Së
;

891 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

893 
°©us
 = 
	`FLASH_WaôF‹La°B™k2O≥øti⁄
(
ProgømTimeout
);

896 
FLASH
->
CR2
 &
CR_PG_Re£t
;

901 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

903 if(
°©us
 =
FLASH_COMPLETE
)

906 
FLASH
->
CR
 |
CR_PG_Së
;

908 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

910 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

913 
FLASH
->
CR
 &
CR_PG_Re£t
;

918  
°©us
;

919 
	}
}

930 
FLASH_Sètus
 
	$FLASH_ProgømO±i⁄ByãD©a
(
uöt32_t
 
Addªss
, 
uöt8_t
 
D©a
)

932 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

934 
	`as£π_∑øm
(
	`IS_OB_DATA_ADDRESS
(
Addªss
));

935 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

937 if(
°©us
 =
FLASH_COMPLETE
)

940 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

941 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

943 
FLASH
->
CR
 |
CR_OPTPG_Së
;

944 *(
__IO
 
uöt16_t
*)
Addªss
 = 
D©a
;

947 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

948 if(
°©us
 !
FLASH_TIMEOUT
)

951 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

955  
°©us
;

956 
	}
}

976 
FLASH_Sètus
 
	$FLASH_E«bÀWrôePrŸe˘i⁄
(
uöt32_t
 
FLASH_Pages
)

978 
uöt16_t
 
WRP0_D©a
 = 0xFFFF, 
WRP1_D©a
 = 0xFFFF, 
WRP2_D©a
 = 0xFFFF, 
WRP3_D©a
 = 0xFFFF;

980 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

983 
	`as£π_∑øm
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

985 
FLASH_Pages
 = (
uöt32_t
)(~FLASH_Pages);

986 
WRP0_D©a
 = (
uöt16_t
)(
FLASH_Pages
 & 
WRP0_Mask
);

987 
WRP1_D©a
 = (
uöt16_t
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

988 
WRP2_D©a
 = (
uöt16_t
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

989 
WRP3_D©a
 = (
uöt16_t
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

992 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

994 if(
°©us
 =
FLASH_COMPLETE
)

997 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

998 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

999 
FLASH
->
CR
 |
CR_OPTPG_Së
;

1000 if(
WRP0_D©a
 != 0xFF)

1002 
OB
->
WRP0
 = 
WRP0_D©a
;

1005 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

1007 if((
°©us
 =
FLASH_COMPLETE
Ë&& (
WRP1_D©a
 != 0xFF))

1009 
OB
->
WRP1
 = 
WRP1_D©a
;

1012 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

1014 if((
°©us
 =
FLASH_COMPLETE
Ë&& (
WRP2_D©a
 != 0xFF))

1016 
OB
->
WRP2
 = 
WRP2_D©a
;

1019 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

1022 if((
°©us
 =
FLASH_COMPLETE
)&& (
WRP3_D©a
 != 0xFF))

1024 
OB
->
WRP3
 = 
WRP3_D©a
;

1027 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

1030 if(
°©us
 !
FLASH_TIMEOUT
)

1033 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

1037  
°©us
;

1038 
	}
}

1050 
FLASH_Sètus
 
	$FLASH_RódOutPrŸe˘i⁄
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1052 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1054 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1055 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

1056 if(
°©us
 =
FLASH_COMPLETE
)

1059 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1060 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1061 
FLASH
->
CR
 |
CR_OPTER_Së
;

1062 
FLASH
->
CR
 |
CR_STRT_Së
;

1064 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

1065 if(
°©us
 =
FLASH_COMPLETE
)

1068 
FLASH
->
CR
 &
CR_OPTER_Re£t
;

1070 
FLASH
->
CR
 |
CR_OPTPG_Së
;

1071 if(
NewSèã
 !
DISABLE
)

1073 
OB
->
RDP
 = 0x00;

1077 
OB
->
RDP
 = 
RDP_Key
;

1080 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
Eø£Timeout
);

1082 if(
°©us
 !
FLASH_TIMEOUT
)

1085 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

1090 if(
°©us
 !
FLASH_TIMEOUT
)

1093 
FLASH
->
CR
 &
CR_OPTER_Re£t
;

1098  
°©us
;

1099 
	}
}

1119 
FLASH_Sètus
 
	$FLASH_U£rO±i⁄ByãC⁄fig
(
uöt16_t
 
OB_IWDG
, uöt16_à
OB_STOP
, uöt16_à
OB_STDBY
)

1121 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1124 
	`as£π_∑øm
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1125 
	`as£π_∑øm
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1126 
	`as£π_∑øm
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1129 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1130 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1133 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

1135 if(
°©us
 =
FLASH_COMPLETE
)

1138 
FLASH
->
CR
 |
CR_OPTPG_Së
;

1140 
OB
->
USER
 = 
OB_IWDG
 | (
uöt16_t
)(
OB_STOP
 | (uöt16_t)(
OB_STDBY
 | ((uint16_t)0xF8)));

1143 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

1144 if(
°©us
 !
FLASH_TIMEOUT
)

1147 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

1151  
°©us
;

1152 
	}
}

1154 #ifde‡
STM32F10X_XL


1173 
FLASH_Sètus
 
	$FLASH_BoŸC⁄fig
(
uöt16_t
 
FLASH_BOOT
)

1175 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1176 
	`as£π_∑øm
(
	`IS_FLASH_BOOT
(
FLASH_BOOT
));

1178 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1179 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1182 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

1184 if(
°©us
 =
FLASH_COMPLETE
)

1187 
FLASH
->
CR
 |
CR_OPTPG_Së
;

1189 if(
FLASH_BOOT
 =
FLASH_BOOT_B™k1
)

1191 
OB
->
USER
 |
OB_USER_BFB2
;

1195 
OB
->
USER
 &(
uöt16_t
)(~(uöt16_t)(
OB_USER_BFB2
));

1198 
°©us
 = 
	`FLASH_WaôF‹La°O≥øti⁄
(
ProgømTimeout
);

1199 if(
°©us
 !
FLASH_TIMEOUT
)

1202 
FLASH
->
CR
 &
CR_OPTPG_Re£t
;

1206  
°©us
;

1207 
	}
}

1217 
uöt32_t
 
	$FLASH_GëU£rO±i⁄Byã
()

1220  (
uöt32_t
)(
FLASH
->
OBR
 >> 2);

1221 
	}
}

1229 
uöt32_t
 
	$FLASH_GëWrôePrŸe˘i⁄O±i⁄Byã
()

1232  (
uöt32_t
)(
FLASH
->
WRPR
);

1233 
	}
}

1241 
FœgSètus
 
	$FLASH_GëRódOutPrŸe˘i⁄Sètus
()

1243 
FœgSètus
 
ªadout°©us
 = 
RESET
;

1244 i‡((
FLASH
->
OBR
 & 
RDPRT_Mask
Ë!(
uöt32_t
)
RESET
)

1246 
ªadout°©us
 = 
SET
;

1250 
ªadout°©us
 = 
RESET
;

1252  
ªadout°©us
;

1253 
	}
}

1261 
FœgSètus
 
	$FLASH_GëPª„tchBuf„rSètus
()

1263 
FœgSètus
 
bô°©us
 = 
RESET
;

1265 i‡((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
Ë!(
uöt32_t
)
RESET
)

1267 
bô°©us
 = 
SET
;

1271 
bô°©us
 = 
RESET
;

1274  
bô°©us
;

1275 
	}
}

1291 
	$FLASH_ITC⁄fig
(
uöt32_t
 
FLASH_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1293 #ifde‡
STM32F10X_XL


1295 
	`as£π_∑øm
(
	`IS_FLASH_IT
(
FLASH_IT
));

1296 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1298 if((
FLASH_IT
 & 0x80000000) != 0x0)

1300 if(
NewSèã
 !
DISABLE
)

1303 
FLASH
->
CR2
 |(
FLASH_IT
 & 0x7FFFFFFF);

1308 
FLASH
->
CR2
 &~(
uöt32_t
)(
FLASH_IT
 & 0x7FFFFFFF);

1313 if(
NewSèã
 !
DISABLE
)

1316 
FLASH
->
CR
 |
FLASH_IT
;

1321 
FLASH
->
CR
 &~(
uöt32_t
)
FLASH_IT
;

1326 
	`as£π_∑øm
(
	`IS_FLASH_IT
(
FLASH_IT
));

1327 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1329 if(
NewSèã
 !
DISABLE
)

1332 
FLASH
->
CR
 |
FLASH_IT
;

1337 
FLASH
->
CR
 &~(
uöt32_t
)
FLASH_IT
;

1340 
	}
}

1358 
FœgSètus
 
	$FLASH_GëFœgSètus
(
uöt32_t
 
FLASH_FLAG
)

1360 
FœgSètus
 
bô°©us
 = 
RESET
;

1362 #ifde‡
STM32F10X_XL


1364 
	`as£π_∑øm
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1365 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

1367 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
Ë!(
uöt32_t
)
RESET
)

1369 
bô°©us
 = 
SET
;

1373 
bô°©us
 = 
RESET
;

1378 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1380 if((
FLASH
->
SR2
 & 
FLASH_FLAG
Ë!(
uöt32_t
)
RESET
)

1382 
bô°©us
 = 
SET
;

1386 
bô°©us
 = 
RESET
;

1391 if((
FLASH
->
SR
 & 
FLASH_FLAG
Ë!(
uöt32_t
)
RESET
)

1393 
bô°©us
 = 
SET
;

1397 
bô°©us
 = 
RESET
;

1403 
	`as£π_∑øm
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1404 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

1406 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
Ë!(
uöt32_t
)
RESET
)

1408 
bô°©us
 = 
SET
;

1412 
bô°©us
 = 
RESET
;

1417 if((
FLASH
->
SR
 & 
FLASH_FLAG
Ë!(
uöt32_t
)
RESET
)

1419 
bô°©us
 = 
SET
;

1423 
bô°©us
 = 
RESET
;

1429  
bô°©us
;

1430 
	}
}

1444 
	$FLASH_CÀ¨Fœg
(
uöt32_t
 
FLASH_FLAG
)

1446 #ifde‡
STM32F10X_XL


1448 
	`as£π_∑øm
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1450 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1453 
FLASH
->
SR2
 = 
FLASH_FLAG
;

1458 
FLASH
->
SR
 = 
FLASH_FLAG
;

1463 
	`as£π_∑øm
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1466 
FLASH
->
SR
 = 
FLASH_FLAG
;

1468 
	}
}

1478 
FLASH_Sètus
 
	$FLASH_GëSètus
()

1480 
FLASH_Sètus
 
Êash°©us
 = 
FLASH_COMPLETE
;

1482 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1484 
Êash°©us
 = 
FLASH_BUSY
;

1488 if((
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
) != 0)

1490 
Êash°©us
 = 
FLASH_ERROR_PG
;

1494 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
) != 0 )

1496 
Êash°©us
 = 
FLASH_ERROR_WRP
;

1500 
Êash°©us
 = 
FLASH_COMPLETE
;

1505  
Êash°©us
;

1506 
	}
}

1516 
FLASH_Sètus
 
	$FLASH_GëB™k1Sètus
()

1518 
FLASH_Sètus
 
Êash°©us
 = 
FLASH_COMPLETE
;

1520 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_BSY
Ë=
FLASH_FLAG_BSY
)

1522 
Êash°©us
 = 
FLASH_BUSY
;

1526 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_PGERR
) != 0)

1528 
Êash°©us
 = 
FLASH_ERROR_PG
;

1532 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_WRPRTERR
) != 0 )

1534 
Êash°©us
 = 
FLASH_ERROR_WRP
;

1538 
Êash°©us
 = 
FLASH_COMPLETE
;

1543  
Êash°©us
;

1544 
	}
}

1546 #ifde‡
STM32F10X_XL


1554 
FLASH_Sètus
 
	$FLASH_GëB™k2Sètus
()

1556 
FLASH_Sètus
 
Êash°©us
 = 
FLASH_COMPLETE
;

1558 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)) == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF))

1560 
Êash°©us
 = 
FLASH_BUSY
;

1564 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_PGERR
 & 0x7FFFFFFF)) != 0)

1566 
Êash°©us
 = 
FLASH_ERROR_PG
;

1570 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_WRPRTERR
 & 0x7FFFFFFF)) != 0 )

1572 
Êash°©us
 = 
FLASH_ERROR_WRP
;

1576 
Êash°©us
 = 
FLASH_COMPLETE
;

1581  
Êash°©us
;

1582 
	}
}

1596 
FLASH_Sètus
 
	$FLASH_WaôF‹La°O≥øti⁄
(
uöt32_t
 
Timeout
)

1598 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1601 
°©us
 = 
	`FLASH_GëB™k1Sètus
();

1603 (
°©us
 =
FLASH_BUSY
Ë&& (
Timeout
 != 0x00))

1605 
°©us
 = 
	`FLASH_GëB™k1Sètus
();

1606 
Timeout
--;

1608 if(
Timeout
 == 0x00 )

1610 
°©us
 = 
FLASH_TIMEOUT
;

1613  
°©us
;

1614 
	}
}

1624 
FLASH_Sètus
 
	$FLASH_WaôF‹La°B™k1O≥øti⁄
(
uöt32_t
 
Timeout
)

1626 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1629 
°©us
 = 
	`FLASH_GëB™k1Sètus
();

1631 (
°©us
 =
FLASH_FLAG_BANK1_BSY
Ë&& (
Timeout
 != 0x00))

1633 
°©us
 = 
	`FLASH_GëB™k1Sètus
();

1634 
Timeout
--;

1636 if(
Timeout
 == 0x00 )

1638 
°©us
 = 
FLASH_TIMEOUT
;

1641  
°©us
;

1642 
	}
}

1644 #ifde‡
STM32F10X_XL


1652 
FLASH_Sètus
 
	$FLASH_WaôF‹La°B™k2O≥øti⁄
(
uöt32_t
 
Timeout
)

1654 
FLASH_Sètus
 
°©us
 = 
FLASH_COMPLETE
;

1657 
°©us
 = 
	`FLASH_GëB™k2Sètus
();

1659 (
°©us
 =(
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)Ë&& (
Timeout
 != 0x00))

1661 
°©us
 = 
	`FLASH_GëB™k2Sètus
();

1662 
Timeout
--;

1664 if(
Timeout
 == 0x00 )

1666 
°©us
 = 
FLASH_TIMEOUT
;

1669  
°©us
;

1670 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_gpio.c

29 
	~"°m32f10x_gpio.h
"

30 
	~"°m32f10x_rcc.h
"

54 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

59 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

60 
	#EVOE_BôNumbî
 ((
uöt8_t
)0x07)

	)

61 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32Ë+ (
EVOE_BôNumbî
 * 4))

	)

66 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

67 
	#MII_RMII_SEL_BôNumbî
 ((
u8
)0x17)

	)

68 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32Ë+ (
MII_RMII_SEL_BôNumbî
 * 4))

	)

71 
	#EVCR_PORTPINCONFIG_MASK
 ((
uöt16_t
)0xFF80)

	)

72 
	#LSB_MASK
 ((
uöt16_t
)0xFFFF)

	)

73 
	#DBGAFR_POSITION_MASK
 ((
uöt32_t
)0x000F0000)

	)

74 
	#DBGAFR_SWJCFG_MASK
 ((
uöt32_t
)0xF0FFFFFF)

	)

75 
	#DBGAFR_LOCATION_MASK
 ((
uöt32_t
)0x00200000)

	)

76 
	#DBGAFR_NUMBITS_MASK
 ((
uöt32_t
)0x00100000)

	)

114 
	$GPIO_DeInô
(
GPIO_Ty≥Def
* 
GPIOx
)

117 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

119 i‡(
GPIOx
 =
GPIOA
)

121 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOA
, 
ENABLE
);

122 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOA
, 
DISABLE
);

124 i‡(
GPIOx
 =
GPIOB
)

126 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOB
, 
ENABLE
);

127 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOB
, 
DISABLE
);

129 i‡(
GPIOx
 =
GPIOC
)

131 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOC
, 
ENABLE
);

132 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOC
, 
DISABLE
);

134 i‡(
GPIOx
 =
GPIOD
)

136 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOD
, 
ENABLE
);

137 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOD
, 
DISABLE
);

139 i‡(
GPIOx
 =
GPIOE
)

141 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOE
, 
ENABLE
);

142 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOE
, 
DISABLE
);

144 i‡(
GPIOx
 =
GPIOF
)

146 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOF
, 
ENABLE
);

147 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOF
, 
DISABLE
);

151 i‡(
GPIOx
 =
GPIOG
)

153 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOG
, 
ENABLE
);

154 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_GPIOG
, 
DISABLE
);

157 
	}
}

165 
	$GPIO_AFIODeInô
()

167 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_AFIO
, 
ENABLE
);

168 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_AFIO
, 
DISABLE
);

169 
	}
}

179 
	$GPIO_Inô
(
GPIO_Ty≥Def
* 
GPIOx
, 
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

181 
uöt32_t
 
cuºítmode
 = 0x00, 
cuºíçö
 = 0x00, 
pöpos
 = 0x00, 
pos
 = 0x00;

182 
uöt32_t
 
tm¥eg
 = 0x00, 
pömask
 = 0x00;

184 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

185 
	`as£π_∑øm
(
	`IS_GPIO_MODE
(
GPIO_InôSåu˘
->
GPIO_Mode
));

186 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_InôSåu˘
->
GPIO_Pö
));

189 
cuºítmode
 = ((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
) & ((uint32_t)0x0F);

190 i‡((((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Mode
) & ((uint32_t)0x10)) != 0x00)

193 
	`as£π_∑øm
(
	`IS_GPIO_SPEED
(
GPIO_InôSåu˘
->
GPIO_S≥ed
));

195 
cuºítmode
 |(
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_S≥ed
;

199 i‡(((
uöt32_t
)
GPIO_InôSåu˘
->
GPIO_Pö
 & ((uint32_t)0x00FF)) != 0x00)

201 
tm¥eg
 = 
GPIOx
->
CRL
;

202 
pöpos
 = 0x00;Öinpos < 0x08;Öinpos++)

204 
pos
 = ((
uöt32_t
)0x01Ë<< 
pöpos
;

206 
cuºíçö
 = (
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
;

207 i‡(
cuºíçö
 =
pos
)

209 
pos
 = 
pöpos
 << 2;

211 
pömask
 = ((
uöt32_t
)0x0FË<< 
pos
;

212 
tm¥eg
 &~
pömask
;

214 
tm¥eg
 |(
cuºítmode
 << 
pos
);

216 i‡(
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

218 
GPIOx
->
BRR
 = (((
uöt32_t
)0x01Ë<< 
pöpos
);

223 i‡(
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

225 
GPIOx
->
BSRR
 = (((
uöt32_t
)0x01Ë<< 
pöpos
);

230 
GPIOx
->
CRL
 = 
tm¥eg
;

234 i‡(
GPIO_InôSåu˘
->
GPIO_Pö
 > 0x00FF)

236 
tm¥eg
 = 
GPIOx
->
CRH
;

237 
pöpos
 = 0x00;Öinpos < 0x08;Öinpos++)

239 
pos
 = (((
uöt32_t
)0x01Ë<< (
pöpos
 + 0x08));

241 
cuºíçö
 = ((
GPIO_InôSåu˘
->
GPIO_Pö
Ë& 
pos
);

242 i‡(
cuºíçö
 =
pos
)

244 
pos
 = 
pöpos
 << 2;

246 
pömask
 = ((
uöt32_t
)0x0FË<< 
pos
;

247 
tm¥eg
 &~
pömask
;

249 
tm¥eg
 |(
cuºítmode
 << 
pos
);

251 i‡(
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

253 
GPIOx
->
BRR
 = (((
uöt32_t
)0x01Ë<< (
pöpos
 + 0x08));

256 i‡(
GPIO_InôSåu˘
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

258 
GPIOx
->
BSRR
 = (((
uöt32_t
)0x01Ë<< (
pöpos
 + 0x08));

262 
GPIOx
->
CRH
 = 
tm¥eg
;

264 
	}
}

272 
	$GPIO_Såu˘Inô
(
GPIO_InôTy≥Def
* 
GPIO_InôSåu˘
)

275 
GPIO_InôSåu˘
->
GPIO_Pö
 = 
GPIO_Pö_AŒ
;

276 
GPIO_InôSåu˘
->
GPIO_S≥ed
 = 
GPIO_S≥ed_2MHz
;

277 
GPIO_InôSåu˘
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

278 
	}
}

287 
uöt8_t
 
	$GPIO_RódI≈utD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

289 
uöt8_t
 
bô°©us
 = 0x00;

292 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

293 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

295 i‡((
GPIOx
->
IDR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

297 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

301 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

303  
bô°©us
;

304 
	}
}

311 
uöt16_t
 
	$GPIO_RódI≈utD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

314 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

316  ((
uöt16_t
)
GPIOx
->
IDR
);

317 
	}
}

326 
uöt8_t
 
	$GPIO_RódOuçutD©aBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

328 
uöt8_t
 
bô°©us
 = 0x00;

330 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

331 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

333 i‡((
GPIOx
->
ODR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
Bô_RESET
)

335 
bô°©us
 = (
uöt8_t
)
Bô_SET
;

339 
bô°©us
 = (
uöt8_t
)
Bô_RESET
;

341  
bô°©us
;

342 
	}
}

349 
uöt16_t
 
	$GPIO_RódOuçutD©a
(
GPIO_Ty≥Def
* 
GPIOx
)

352 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
uöt16_t
)
GPIOx
->
ODR
);

355 
	}
}

364 
	$GPIO_SëBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

367 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

368 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

370 
GPIOx
->
BSRR
 = 
GPIO_Pö
;

371 
	}
}

380 
	$GPIO_Re£tBôs
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

383 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

386 
GPIOx
->
BRR
 = 
GPIO_Pö
;

387 
	}
}

400 
	$GPIO_WrôeBô
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
BôA˘i⁄
 
BôVÆ
)

403 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

404 
	`as£π_∑øm
(
	`IS_GET_GPIO_PIN
(
GPIO_Pö
));

405 
	`as£π_∑øm
(
	`IS_GPIO_BIT_ACTION
(
BôVÆ
));

407 i‡(
BôVÆ
 !
Bô_RESET
)

409 
GPIOx
->
BSRR
 = 
GPIO_Pö
;

413 
GPIOx
->
BRR
 = 
GPIO_Pö
;

415 
	}
}

423 
	$GPIO_Wrôe
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
P‹tVÆ
)

426 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

428 
GPIOx
->
ODR
 = 
P‹tVÆ
;

429 
	}
}

438 
	$GPIO_PöLockC⁄fig
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

440 
uöt32_t
 
tmp
 = 0x00010000;

443 
	`as£π_∑øm
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

444 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

446 
tmp
 |
GPIO_Pö
;

448 
GPIOx
->
LCKR
 = 
tmp
;

450 
GPIOx
->
LCKR
 = 
GPIO_Pö
;

452 
GPIOx
->
LCKR
 = 
tmp
;

454 
tmp
 = 
GPIOx
->
LCKR
;

456 
tmp
 = 
GPIOx
->
LCKR
;

457 
	}
}

468 
	$GPIO_EvítOuçutC⁄fig
(
uöt8_t
 
GPIO_P‹tSour˚
, uöt8_à
GPIO_PöSour˚
)

470 
uöt32_t
 
tm¥eg
 = 0x00;

472 
	`as£π_∑øm
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_P‹tSour˚
));

473 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

475 
tm¥eg
 = 
AFIO
->
EVCR
;

477 
tm¥eg
 &
EVCR_PORTPINCONFIG_MASK
;

478 
tm¥eg
 |(
uöt32_t
)
GPIO_P‹tSour˚
 << 0x04;

479 
tm¥eg
 |
GPIO_PöSour˚
;

480 
AFIO
->
EVCR
 = 
tm¥eg
;

481 
	}
}

489 
	$GPIO_EvítOuçutCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

492 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

494 *(
__IO
 
uöt32_t
 *Ë
EVCR_EVOE_BB
 = (uöt32_t)
NewSèã
;

495 
	}
}

555 
	$GPIO_PöRem≠C⁄fig
(
uöt32_t
 
GPIO_Rem≠
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

557 
uöt32_t
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tm¥eg
 = 0x00, 
tmpmask
 = 0x00;

560 
	`as£π_∑øm
(
	`IS_GPIO_REMAP
(
GPIO_Rem≠
));

561 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

563 if((
GPIO_Rem≠
 & 0x80000000) == 0x80000000)

565 
tm¥eg
 = 
AFIO
->
MAPR2
;

569 
tm¥eg
 = 
AFIO
->
MAPR
;

572 
tmpmask
 = (
GPIO_Rem≠
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

573 
tmp
 = 
GPIO_Rem≠
 & 
LSB_MASK
;

575 i‡((
GPIO_Rem≠
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

577 
tm¥eg
 &
DBGAFR_SWJCFG_MASK
;

578 
AFIO
->
MAPR
 &
DBGAFR_SWJCFG_MASK
;

580 i‡((
GPIO_Rem≠
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

582 
tmp1
 = ((
uöt32_t
)0x03Ë<< 
tmpmask
;

583 
tm¥eg
 &~
tmp1
;

584 
tm¥eg
 |~
DBGAFR_SWJCFG_MASK
;

588 
tm¥eg
 &~(
tmp
 << ((
GPIO_Rem≠
 >> 0x15)*0x10));

589 
tm¥eg
 |~
DBGAFR_SWJCFG_MASK
;

592 i‡(
NewSèã
 !
DISABLE
)

594 
tm¥eg
 |(
tmp
 << ((
GPIO_Rem≠
 >> 0x15)*0x10));

597 if((
GPIO_Rem≠
 & 0x80000000) == 0x80000000)

599 
AFIO
->
MAPR2
 = 
tm¥eg
;

603 
AFIO
->
MAPR
 = 
tm¥eg
;

605 
	}
}

615 
	$GPIO_EXTILöeC⁄fig
(
uöt8_t
 
GPIO_P‹tSour˚
, uöt8_à
GPIO_PöSour˚
)

617 
uöt32_t
 
tmp
 = 0x00;

619 
	`as£π_∑øm
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_P‹tSour˚
));

620 
	`as£π_∑øm
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PöSour˚
));

622 
tmp
 = ((
uöt32_t
)0x0FË<< (0x04 * (
GPIO_PöSour˚
 & (
uöt8_t
)0x03));

623 
AFIO
->
EXTICR
[
GPIO_PöSour˚
 >> 0x02] &~
tmp
;

624 
AFIO
->
EXTICR
[
GPIO_PöSour˚
 >> 0x02] |(((
uöt32_t
)
GPIO_P‹tSour˚
Ë<< (0x04 * (GPIO_PöSour˚ & (
uöt8_t
)0x03)));

625 
	}
}

636 
	$GPIO_ETH_MedüI¡îÁ˚C⁄fig
(
uöt32_t
 
GPIO_ETH_MedüI¡îÁ˚
)

638 
	`as£π_∑øm
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedüI¡îÁ˚
));

641 *(
__IO
 
uöt32_t
 *Ë
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedüI¡îÁ˚
;

642 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_pwr.c

29 
	~"°m32f10x_pwr.h
"

30 
	~"°m32f10x_rcc.h
"

54 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

59 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

60 
	#DBP_BôNumbî
 0x08

	)

61 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
DBP_BôNumbî
 * 4))

	)

64 
	#PVDE_BôNumbî
 0x04

	)

65 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PVDE_BôNumbî
 * 4))

	)

70 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

71 
	#EWUP_BôNumbî
 0x08

	)

72 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
EWUP_BôNumbî
 * 4))

	)

77 
	#CR_DS_MASK
 ((
uöt32_t
)0xFFFFFFFC)

	)

78 
	#CR_PLS_MASK
 ((
uöt32_t
)0xFFFFFF1F)

	)

118 
	$PWR_DeInô
()

120 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
ENABLE
);

121 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_PWR
, 
DISABLE
);

122 
	}
}

130 
	$PWR_BackupAc˚ssCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

133 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

134 *(
__IO
 
uöt32_t
 *Ë
CR_DBP_BB
 = (uöt32_t)
NewSèã
;

135 
	}
}

143 
	$PWR_PVDCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

146 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

147 *(
__IO
 
uöt32_t
 *Ë
CR_PVDE_BB
 = (uöt32_t)
NewSèã
;

148 
	}
}

164 
	$PWR_PVDLevñC⁄fig
(
uöt32_t
 
PWR_PVDLevñ
)

166 
uöt32_t
 
tm¥eg
 = 0;

168 
	`as£π_∑øm
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLevñ
));

169 
tm¥eg
 = 
PWR
->
CR
;

171 
tm¥eg
 &
CR_PLS_MASK
;

173 
tm¥eg
 |
PWR_PVDLevñ
;

175 
PWR
->
CR
 = 
tm¥eg
;

176 
	}
}

184 
	$PWR_WakeUpPöCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

187 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

188 *(
__IO
 
uöt32_t
 *Ë
CSR_EWUP_BB
 = (uöt32_t)
NewSèã
;

189 
	}
}

203 
	$PWR_E¡îSTOPMode
(
uöt32_t
 
PWR_Reguœt‹
, 
uöt8_t
 
PWR_STOPE¡ry
)

205 
uöt32_t
 
tm¥eg
 = 0;

207 
	`as£π_∑øm
(
	`IS_PWR_REGULATOR
(
PWR_Reguœt‹
));

208 
	`as£π_∑øm
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPE¡ry
));

211 
tm¥eg
 = 
PWR
->
CR
;

213 
tm¥eg
 &
CR_DS_MASK
;

215 
tm¥eg
 |
PWR_Reguœt‹
;

217 
PWR
->
CR
 = 
tm¥eg
;

219 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

222 if(
PWR_STOPE¡ry
 =
PWR_STOPE¡ry_WFI
)

225 
	`__WFI
();

230 
	`__WFE
();

234 
SCB
->
SCR
 &(
uöt32_t
)~((uöt32_t)
SCB_SCR_SLEEPDEEP
);

235 
	}
}

242 
	$PWR_E¡îSTANDBYMode
()

245 
PWR
->
CR
 |
PWR_CR_CWUF
;

247 
PWR
->
CR
 |
PWR_CR_PDDS
;

249 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP
;

251 #i‡
	`deföed
 ( 
__CC_ARM
 )

252 
	`__f‹˚_°‹es
();

255 
	`__WFI
();

256 
	}
}

267 
FœgSètus
 
	$PWR_GëFœgSètus
(
uöt32_t
 
PWR_FLAG
)

269 
FœgSètus
 
bô°©us
 = 
RESET
;

271 
	`as£π_∑øm
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

273 i‡((
PWR
->
CSR
 & 
PWR_FLAG
Ë!(
uöt32_t
)
RESET
)

275 
bô°©us
 = 
SET
;

279 
bô°©us
 = 
RESET
;

282  
bô°©us
;

283 
	}
}

293 
	$PWR_CÀ¨Fœg
(
uöt32_t
 
PWR_FLAG
)

296 
	`as£π_∑øm
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

298 
PWR
->
CR
 |
PWR_FLAG
 << 2;

299 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_rcc.c

29 
	~"°m32f10x_rcc.h
"

53 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

59 
	#HSION_BôNumbî
 0x00

	)

60 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
HSION_BôNumbî
 * 4))

	)

63 
	#PLLON_BôNumbî
 0x18

	)

64 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLLON_BôNumbî
 * 4))

	)

66 #ifde‡
STM32F10X_CL


68 
	#PLL2ON_BôNumbî
 0x1A

	)

69 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLL2ON_BôNumbî
 * 4))

	)

72 
	#PLL3ON_BôNumbî
 0x1C

	)

73 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
PLL3ON_BôNumbî
 * 4))

	)

77 
	#CSSON_BôNumbî
 0x13

	)

78 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32Ë+ (
CSSON_BôNumbî
 * 4))

	)

83 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

85 #i‚de‡
STM32F10X_CL


86 
	#USBPRE_BôNumbî
 0x16

	)

87 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
USBPRE_BôNumbî
 * 4))

	)

89 
	#OTGFSPRE_BôNumbî
 0x16

	)

90 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32Ë+ (
OTGFSPRE_BôNumbî
 * 4))

	)

96 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

97 
	#RTCEN_BôNumbî
 0x0F

	)

98 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
RTCEN_BôNumbî
 * 4))

	)

101 
	#BDRST_BôNumbî
 0x10

	)

102 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32Ë+ (
BDRST_BôNumbî
 * 4))

	)

107 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

108 
	#LSION_BôNumbî
 0x00

	)

109 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32Ë+ (
LSION_BôNumbî
 * 4))

	)

111 #ifde‡
STM32F10X_CL


115 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

116 
	#I2S2SRC_BôNumbî
 0x11

	)

117 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32Ë+ (
I2S2SRC_BôNumbî
 * 4))

	)

120 
	#I2S3SRC_BôNumbî
 0x12

	)

121 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32Ë+ (
I2S3SRC_BôNumbî
 * 4))

	)

127 
	#CR_HSEBYP_Re£t
 ((
uöt32_t
)0xFFFBFFFF)

	)

128 
	#CR_HSEBYP_Së
 ((
uöt32_t
)0x00040000)

	)

129 
	#CR_HSEON_Re£t
 ((
uöt32_t
)0xFFFEFFFF)

	)

130 
	#CR_HSEON_Së
 ((
uöt32_t
)0x00010000)

	)

131 
	#CR_HSITRIM_Mask
 ((
uöt32_t
)0xFFFFFF07)

	)

134 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
Ë|| deföed (
STM32F10X_CL
)

135 
	#CFGR_PLL_Mask
 ((
uöt32_t
)0xFFC2FFFF)

	)

137 
	#CFGR_PLL_Mask
 ((
uöt32_t
)0xFFC0FFFF)

	)

140 
	#CFGR_PLLMuŒ_Mask
 ((
uöt32_t
)0x003C0000)

	)

141 
	#CFGR_PLLSRC_Mask
 ((
uöt32_t
)0x00010000)

	)

142 
	#CFGR_PLLXTPRE_Mask
 ((
uöt32_t
)0x00020000)

	)

143 
	#CFGR_SWS_Mask
 ((
uöt32_t
)0x0000000C)

	)

144 
	#CFGR_SW_Mask
 ((
uöt32_t
)0xFFFFFFFC)

	)

145 
	#CFGR_HPRE_Re£t_Mask
 ((
uöt32_t
)0xFFFFFF0F)

	)

146 
	#CFGR_HPRE_Së_Mask
 ((
uöt32_t
)0x000000F0)

	)

147 
	#CFGR_PPRE1_Re£t_Mask
 ((
uöt32_t
)0xFFFFF8FF)

	)

148 
	#CFGR_PPRE1_Së_Mask
 ((
uöt32_t
)0x00000700)

	)

149 
	#CFGR_PPRE2_Re£t_Mask
 ((
uöt32_t
)0xFFFFC7FF)

	)

150 
	#CFGR_PPRE2_Së_Mask
 ((
uöt32_t
)0x00003800)

	)

151 
	#CFGR_ADCPRE_Re£t_Mask
 ((
uöt32_t
)0xFFFF3FFF)

	)

152 
	#CFGR_ADCPRE_Së_Mask
 ((
uöt32_t
)0x0000C000)

	)

155 
	#CSR_RMVF_Së
 ((
uöt32_t
)0x01000000)

	)

157 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
Ë|| deföed (
STM32F10X_CL
)

159 
	#CFGR2_PREDIV1SRC
 ((
uöt32_t
)0x00010000)

	)

160 
	#CFGR2_PREDIV1
 ((
uöt32_t
)0x0000000F)

	)

162 #ifde‡
STM32F10X_CL


163 
	#CFGR2_PREDIV2
 ((
uöt32_t
)0x000000F0)

	)

164 
	#CFGR2_PLL2MUL
 ((
uöt32_t
)0x00000F00)

	)

165 
	#CFGR2_PLL3MUL
 ((
uöt32_t
)0x0000F000)

	)

169 
	#FLAG_Mask
 ((
uöt8_t
)0x1F)

	)

172 
	#CIR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40021009)

	)

175 
	#CIR_BYTE3_ADDRESS
 ((
uöt32_t
)0x4002100A)

	)

178 
	#CFGR_BYTE4_ADDRESS
 ((
uöt32_t
)0x40021007)

	)

181 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

199 
__I
 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

200 
__I
 
uöt8_t
 
	gADCPªscTabÀ
[4] = {2, 4, 6, 8};

223 
	$RCC_DeInô
()

226 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

229 #i‚de‡
STM32F10X_CL


230 
RCC
->
CFGR
 &(
uöt32_t
)0xF8FF0000;

232 
RCC
->
CFGR
 &(
uöt32_t
)0xF0FF0000;

236 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

239 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

242 
RCC
->
CFGR
 &(
uöt32_t
)0xFF80FFFF;

244 #ifde‡
STM32F10X_CL


246 
RCC
->
CR
 &(
uöt32_t
)0xEBFFFFFF;

249 
RCC
->
CIR
 = 0x00FF0000;

252 
RCC
->
CFGR2
 = 0x00000000;

253 #ñi‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

255 
RCC
->
CIR
 = 0x009F0000;

258 
RCC
->
CFGR2
 = 0x00000000;

261 
RCC
->
CIR
 = 0x009F0000;

264 
	}
}

276 
	$RCC_HSEC⁄fig
(
uöt32_t
 
RCC_HSE
)

279 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_HSE
));

282 
RCC
->
CR
 &
CR_HSEON_Re£t
;

284 
RCC
->
CR
 &
CR_HSEBYP_Re£t
;

286 
RCC_HSE
)

288 
RCC_HSE_ON
:

290 
RCC
->
CR
 |
CR_HSEON_Së
;

293 
RCC_HSE_By∑ss
:

295 
RCC
->
CR
 |
CR_HSEBYP_Së
 | 
CR_HSEON_Së
;

301 
	}
}

310 
Eº‹Sètus
 
	$RCC_WaôF‹HSESèπUp
()

312 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0;

313 
Eº‹Sètus
 
°©us
 = 
ERROR
;

314 
FœgSètus
 
HSESètus
 = 
RESET
;

319 
HSESètus
 = 
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
);

320 
SèπUpCou¡î
++;

321 } (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
Ë&& (
HSESètus
 =
RESET
));

323 i‡(
	`RCC_GëFœgSètus
(
RCC_FLAG_HSERDY
Ë!
RESET
)

325 
°©us
 = 
SUCCESS
;

329 
°©us
 = 
ERROR
;

331  (
°©us
);

332 
	}
}

340 
	$RCC_Adju°HSICÆibøti⁄VÆue
(
uöt8_t
 
HSICÆibøti⁄VÆue
)

342 
uöt32_t
 
tm¥eg
 = 0;

344 
	`as£π_∑øm
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICÆibøti⁄VÆue
));

345 
tm¥eg
 = 
RCC
->
CR
;

347 
tm¥eg
 &
CR_HSITRIM_Mask
;

349 
tm¥eg
 |(
uöt32_t
)
HSICÆibøti⁄VÆue
 << 3;

351 
RCC
->
CR
 = 
tm¥eg
;

352 
	}
}

360 
	$RCC_HSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

363 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

364 *(
__IO
 
uöt32_t
 *Ë
CR_HSION_BB
 = (uöt32_t)
NewSèã
;

365 
	}
}

384 
	$RCC_PLLC⁄fig
(
uöt32_t
 
RCC_PLLSour˚
, uöt32_à
RCC_PLLMul
)

386 
uöt32_t
 
tm¥eg
 = 0;

389 
	`as£π_∑øm
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour˚
));

390 
	`as£π_∑øm
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

392 
tm¥eg
 = 
RCC
->
CFGR
;

394 
tm¥eg
 &
CFGR_PLL_Mask
;

396 
tm¥eg
 |
RCC_PLLSour˚
 | 
RCC_PLLMul
;

398 
RCC
->
CFGR
 = 
tm¥eg
;

399 
	}
}

407 
	$RCC_PLLCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

410 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

412 *(
__IO
 
uöt32_t
 *Ë
CR_PLLON_BB
 = (uöt32_t)
NewSèã
;

413 
	}
}

415 #i‡
deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
Ë|| deföed (
STM32F10X_CL
)

432 
	$RCC_PREDIV1C⁄fig
(
uöt32_t
 
RCC_PREDIV1_Sour˚
, uöt32_à
RCC_PREDIV1_Div
)

434 
uöt32_t
 
tm¥eg
 = 0;

437 
	`as£π_∑øm
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sour˚
));

438 
	`as£π_∑øm
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

440 
tm¥eg
 = 
RCC
->
CFGR2
;

442 
tm¥eg
 &~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

444 
tm¥eg
 |
RCC_PREDIV1_Sour˚
 | 
RCC_PREDIV1_Div
 ;

446 
RCC
->
CFGR2
 = 
tm¥eg
;

447 
	}
}

450 #ifde‡
STM32F10X_CL


460 
	$RCC_PREDIV2C⁄fig
(
uöt32_t
 
RCC_PREDIV2_Div
)

462 
uöt32_t
 
tm¥eg
 = 0;

465 
	`as£π_∑øm
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

467 
tm¥eg
 = 
RCC
->
CFGR2
;

469 
tm¥eg
 &~
CFGR2_PREDIV2
;

471 
tm¥eg
 |
RCC_PREDIV2_Div
;

473 
RCC
->
CFGR2
 = 
tm¥eg
;

474 
	}
}

485 
	$RCC_PLL2C⁄fig
(
uöt32_t
 
RCC_PLL2Mul
)

487 
uöt32_t
 
tm¥eg
 = 0;

490 
	`as£π_∑øm
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

492 
tm¥eg
 = 
RCC
->
CFGR2
;

494 
tm¥eg
 &~
CFGR2_PLL2MUL
;

496 
tm¥eg
 |
RCC_PLL2Mul
;

498 
RCC
->
CFGR2
 = 
tm¥eg
;

499 
	}
}

511 
	$RCC_PLL2Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

514 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

516 *(
__IO
 
uöt32_t
 *Ë
CR_PLL2ON_BB
 = (uöt32_t)
NewSèã
;

517 
	}
}

529 
	$RCC_PLL3C⁄fig
(
uöt32_t
 
RCC_PLL3Mul
)

531 
uöt32_t
 
tm¥eg
 = 0;

534 
	`as£π_∑øm
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

536 
tm¥eg
 = 
RCC
->
CFGR2
;

538 
tm¥eg
 &~
CFGR2_PLL3MUL
;

540 
tm¥eg
 |
RCC_PLL3Mul
;

542 
RCC
->
CFGR2
 = 
tm¥eg
;

543 
	}
}

552 
	$RCC_PLL3Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

556 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

557 *(
__IO
 
uöt32_t
 *Ë
CR_PLL3ON_BB
 = (uöt32_t)
NewSèã
;

558 
	}
}

570 
	$RCC_SYSCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLKSour˚
)

572 
uöt32_t
 
tm¥eg
 = 0;

574 
	`as£π_∑øm
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour˚
));

575 
tm¥eg
 = 
RCC
->
CFGR
;

577 
tm¥eg
 &
CFGR_SW_Mask
;

579 
tm¥eg
 |
RCC_SYSCLKSour˚
;

581 
RCC
->
CFGR
 = 
tm¥eg
;

582 
	}
}

593 
uöt8_t
 
	$RCC_GëSYSCLKSour˚
()

595  ((
uöt8_t
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

596 
	}
}

614 
	$RCC_HCLKC⁄fig
(
uöt32_t
 
RCC_SYSCLK
)

616 
uöt32_t
 
tm¥eg
 = 0;

618 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

619 
tm¥eg
 = 
RCC
->
CFGR
;

621 
tm¥eg
 &
CFGR_HPRE_Re£t_Mask
;

623 
tm¥eg
 |
RCC_SYSCLK
;

625 
RCC
->
CFGR
 = 
tm¥eg
;

626 
	}
}

640 
	$RCC_PCLK1C⁄fig
(
uöt32_t
 
RCC_HCLK
)

642 
uöt32_t
 
tm¥eg
 = 0;

644 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

645 
tm¥eg
 = 
RCC
->
CFGR
;

647 
tm¥eg
 &
CFGR_PPRE1_Re£t_Mask
;

649 
tm¥eg
 |
RCC_HCLK
;

651 
RCC
->
CFGR
 = 
tm¥eg
;

652 
	}
}

666 
	$RCC_PCLK2C⁄fig
(
uöt32_t
 
RCC_HCLK
)

668 
uöt32_t
 
tm¥eg
 = 0;

670 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

671 
tm¥eg
 = 
RCC
->
CFGR
;

673 
tm¥eg
 &
CFGR_PPRE2_Re£t_Mask
;

675 
tm¥eg
 |
RCC_HCLK
 << 3;

677 
RCC
->
CFGR
 = 
tm¥eg
;

678 
	}
}

706 
	$RCC_ITC⁄fig
(
uöt8_t
 
RCC_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

709 
	`as£π_∑øm
(
	`IS_RCC_IT
(
RCC_IT
));

710 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

711 i‡(
NewSèã
 !
DISABLE
)

714 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

719 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE2_ADDRESS
 &(uöt8_t)~
RCC_IT
;

721 
	}
}

723 #i‚de‡
STM32F10X_CL


734 
	$RCC_USBCLKC⁄fig
(
uöt32_t
 
RCC_USBCLKSour˚
)

737 
	`as£π_∑øm
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSour˚
));

739 *(
__IO
 
uöt32_t
 *Ë
CFGR_USBPRE_BB
 = 
RCC_USBCLKSour˚
;

740 
	}
}

752 
	$RCC_OTGFSCLKC⁄fig
(
uöt32_t
 
RCC_OTGFSCLKSour˚
)

755 
	`as£π_∑øm
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSour˚
));

757 *(
__IO
 
uöt32_t
 *Ë
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSour˚
;

758 
	}
}

772 
	$RCC_ADCCLKC⁄fig
(
uöt32_t
 
RCC_PCLK2
)

774 
uöt32_t
 
tm¥eg
 = 0;

776 
	`as£π_∑øm
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

777 
tm¥eg
 = 
RCC
->
CFGR
;

779 
tm¥eg
 &
CFGR_ADCPRE_Re£t_Mask
;

781 
tm¥eg
 |
RCC_PCLK2
;

783 
RCC
->
CFGR
 = 
tm¥eg
;

784 
	}
}

786 #ifde‡
STM32F10X_CL


798 
	$RCC_I2S2CLKC⁄fig
(
uöt32_t
 
RCC_I2S2CLKSour˚
)

801 
	`as£π_∑øm
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSour˚
));

803 *(
__IO
 
uöt32_t
 *Ë
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSour˚
;

804 
	}
}

817 
	$RCC_I2S3CLKC⁄fig
(
uöt32_t
 
RCC_I2S3CLKSour˚
)

820 
	`as£π_∑øm
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSour˚
));

822 *(
__IO
 
uöt32_t
 *Ë
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSour˚
;

823 
	}
}

835 
	$RCC_LSEC⁄fig
(
uöt8_t
 
RCC_LSE
)

838 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_LSE
));

841 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

843 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

845 
RCC_LSE
)

847 
RCC_LSE_ON
:

849 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

852 
RCC_LSE_By∑ss
:

854 *(
__IO
 
uöt8_t
 *Ë
BDCR_ADDRESS
 = 
RCC_LSE_By∑ss
 | 
RCC_LSE_ON
;

860 
	}
}

868 
	$RCC_LSICmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

871 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

872 *(
__IO
 
uöt32_t
 *Ë
CSR_LSION_BB
 = (uöt32_t)
NewSèã
;

873 
	}
}

885 
	$RCC_RTCCLKC⁄fig
(
uöt32_t
 
RCC_RTCCLKSour˚
)

888 
	`as£π_∑øm
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour˚
));

890 
RCC
->
BDCR
 |
RCC_RTCCLKSour˚
;

891 
	}
}

899 
	$RCC_RTCCLKCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

902 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

903 *(
__IO
 
uöt32_t
 *Ë
BDCR_RTCEN_BB
 = (uöt32_t)
NewSèã
;

904 
	}
}

914 
	$RCC_GëClocksFªq
(
RCC_ClocksTy≥Def
* 
RCC_Clocks
)

916 
uöt32_t
 
tmp
 = 0, 
∂lmuŒ
 = 0, 
∂lsour˚
 = 0, 
¥esc
 = 0;

918 #ifde‡ 
STM32F10X_CL


919 
uöt32_t
 
¥ediv1sour˚
 = 0, 
¥ediv1Á˘‹
 = 0, 
¥ediv2Á˘‹
 = 0, 
∂l2muŒ
 = 0;

922 #i‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

923 
uöt32_t
 
¥ediv1Á˘‹
 = 0;

927 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

929 
tmp
)

932 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

935 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VALUE
;

940 
∂lmuŒ
 = 
RCC
->
CFGR
 & 
CFGR_PLLMuŒ_Mask
;

941 
∂lsour˚
 = 
RCC
->
CFGR
 & 
CFGR_PLLSRC_Mask
;

943 #i‚de‡
STM32F10X_CL


944 
∂lmuŒ
 = (Öllmull >> 18) + 2;

946 i‡(
∂lsour˚
 == 0x00)

948 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSI_VALUE
 >> 1Ë* 
∂lmuŒ
;

952 #i‡
	`deföed
 (
STM32F10X_LD_VL
Ë|| deföed (
STM32F10X_MD_VL
Ë|| deföed (
STM32F10X_HD_VL
)

953 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

955 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSE_VALUE
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

958 i‡((
RCC
->
CFGR
 & 
CFGR_PLLXTPRE_Mask
Ë!(
uöt32_t
)
RESET
)

960 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSE_VALUE
 >> 1Ë* 
∂lmuŒ
;

964 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSE_VALUE
 * 
∂lmuŒ
;

969 
∂lmuŒ
 =Öllmull >> 18;

971 i‡(
∂lmuŒ
 != 0x0D)

973 
∂lmuŒ
 += 2;

977 
∂lmuŒ
 = 13 / 2;

980 i‡(
∂lsour˚
 == 0x00)

982 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSI_VALUE
 >> 1Ë* 
∂lmuŒ
;

988 
¥ediv1sour˚
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

989 
¥ediv1Á˘‹
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

991 i‡(
¥ediv1sour˚
 == 0)

993 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (
HSE_VALUE
 / 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

999 
¥ediv2Á˘‹
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

1000 
∂l2muŒ
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

1001 
RCC_Clocks
->
SYSCLK_Fªquícy
 = (((
HSE_VALUE
 / 
¥ediv2Á˘‹
Ë* 
∂l2muŒ
Ë/ 
¥ediv1Á˘‹
Ë* 
∂lmuŒ
;

1008 
RCC_Clocks
->
SYSCLK_Fªquícy
 = 
HSI_VALUE
;

1014 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_Së_Mask
;

1015 
tmp
 =Åmp >> 4;

1016 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1018 
RCC_Clocks
->
HCLK_Fªquícy
 = RCC_Clocks->
SYSCLK_Fªquícy
 >> 
¥esc
;

1020 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_Së_Mask
;

1021 
tmp
 =Åmp >> 8;

1022 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1024 
RCC_Clocks
->
PCLK1_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1026 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_Së_Mask
;

1027 
tmp
 =Åmp >> 11;

1028 
¥esc
 = 
APBAHBPªscTabÀ
[
tmp
];

1030 
RCC_Clocks
->
PCLK2_Fªquícy
 = RCC_Clocks->
HCLK_Fªquícy
 >> 
¥esc
;

1032 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_Së_Mask
;

1033 
tmp
 =Åmp >> 14;

1034 
¥esc
 = 
ADCPªscTabÀ
[
tmp
];

1036 
RCC_Clocks
->
ADCCLK_Fªquícy
 = RCC_Clocks->
PCLK2_Fªquícy
 / 
¥esc
;

1037 
	}
}

1070 
	$RCC_AHBPîùhClockCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1073 
	`as£π_∑øm
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPîùh
));

1074 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1076 i‡(
NewSèã
 !
DISABLE
)

1078 
RCC
->
AHBENR
 |
RCC_AHBPîùh
;

1082 
RCC
->
AHBENR
 &~
RCC_AHBPîùh
;

1084 
	}
}

1101 
	$RCC_APB2PîùhClockCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1104 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1105 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1106 i‡(
NewSèã
 !
DISABLE
)

1108 
RCC
->
APB2ENR
 |
RCC_APB2Pîùh
;

1112 
RCC
->
APB2ENR
 &~
RCC_APB2Pîùh
;

1114 
	}
}

1132 
	$RCC_APB1PîùhClockCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1135 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1136 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1137 i‡(
NewSèã
 !
DISABLE
)

1139 
RCC
->
APB1ENR
 |
RCC_APB1Pîùh
;

1143 
RCC
->
APB1ENR
 &~
RCC_APB1Pîùh
;

1145 
	}
}

1147 #ifde‡
STM32F10X_CL


1159 
	$RCC_AHBPîùhRe£tCmd
(
uöt32_t
 
RCC_AHBPîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1162 
	`as£π_∑øm
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBPîùh
));

1163 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1165 i‡(
NewSèã
 !
DISABLE
)

1167 
RCC
->
AHBRSTR
 |
RCC_AHBPîùh
;

1171 
RCC
->
AHBRSTR
 &~
RCC_AHBPîùh
;

1173 
	}
}

1191 
	$RCC_APB2PîùhRe£tCmd
(
uöt32_t
 
RCC_APB2Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1194 
	`as£π_∑øm
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Pîùh
));

1195 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1196 i‡(
NewSèã
 !
DISABLE
)

1198 
RCC
->
APB2RSTR
 |
RCC_APB2Pîùh
;

1202 
RCC
->
APB2RSTR
 &~
RCC_APB2Pîùh
;

1204 
	}
}

1222 
	$RCC_APB1PîùhRe£tCmd
(
uöt32_t
 
RCC_APB1Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1225 
	`as£π_∑øm
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Pîùh
));

1226 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1227 i‡(
NewSèã
 !
DISABLE
)

1229 
RCC
->
APB1RSTR
 |
RCC_APB1Pîùh
;

1233 
RCC
->
APB1RSTR
 &~
RCC_APB1Pîùh
;

1235 
	}
}

1243 
	$RCC_BackupRe£tCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1246 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1247 *(
__IO
 
uöt32_t
 *Ë
BDCR_BDRST_BB
 = (uöt32_t)
NewSèã
;

1248 
	}
}

1256 
	$RCC_ClockSecurôySy°emCmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

1259 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1260 *(
__IO
 
uöt32_t
 *Ë
CR_CSSON_BB
 = (uöt32_t)
NewSèã
;

1261 
	}
}

1288 
	$RCC_MCOC⁄fig
(
uöt8_t
 
RCC_MCO
)

1291 
	`as£π_∑øm
(
	`IS_RCC_MCO
(
RCC_MCO
));

1294 *(
__IO
 
uöt8_t
 *Ë
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1295 
	}
}

1332 
FœgSètus
 
	$RCC_GëFœgSètus
(
uöt8_t
 
RCC_FLAG
)

1334 
uöt32_t
 
tmp
 = 0;

1335 
uöt32_t
 
°©u§eg
 = 0;

1336 
FœgSètus
 
bô°©us
 = 
RESET
;

1338 
	`as£π_∑øm
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1341 
tmp
 = 
RCC_FLAG
 >> 5;

1342 i‡(
tmp
 == 1)

1344 
°©u§eg
 = 
RCC
->
CR
;

1346 i‡(
tmp
 == 2)

1348 
°©u§eg
 = 
RCC
->
BDCR
;

1352 
°©u§eg
 = 
RCC
->
CSR
;

1356 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1357 i‡((
°©u§eg
 & ((
uöt32_t
)1 << 
tmp
)Ë!(uöt32_t)
RESET
)

1359 
bô°©us
 = 
SET
;

1363 
bô°©us
 = 
RESET
;

1367  
bô°©us
;

1368 
	}
}

1377 
	$RCC_CÀ¨Fœg
()

1380 
RCC
->
CSR
 |
CSR_RMVF_Së
;

1381 
	}
}

1408 
ITSètus
 
	$RCC_GëITSètus
(
uöt8_t
 
RCC_IT
)

1410 
ITSètus
 
bô°©us
 = 
RESET
;

1412 
	`as£π_∑øm
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1415 i‡((
RCC
->
CIR
 & 
RCC_IT
Ë!(
uöt32_t
)
RESET
)

1417 
bô°©us
 = 
SET
;

1421 
bô°©us
 = 
RESET
;

1425  
bô°©us
;

1426 
	}
}

1454 
	$RCC_CÀ¨ITPídögBô
(
uöt8_t
 
RCC_IT
)

1457 
	`as£π_∑øm
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1461 *(
__IO
 
uöt8_t
 *Ë
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1462 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_tim.c

29 
	~"°m32f10x_tim.h
"

30 
	~"°m32f10x_rcc.h
"

54 
	#SMCR_ETR_Mask
 ((
uöt16_t
)0x00FF)

	)

55 
	#CCMR_Off£t
 ((
uöt16_t
)0x0018)

	)

56 
	#CCER_CCE_Së
 ((
uöt16_t
)0x0001)

	)

57 
	#CCER_CCNE_Së
 ((
uöt16_t
)0x0004)

	)

83 
TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

84 
uöt16_t
 
TIM_ICFûãr
);

85 
TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

86 
uöt16_t
 
TIM_ICFûãr
);

87 
TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

88 
uöt16_t
 
TIM_ICFûãr
);

89 
TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

90 
uöt16_t
 
TIM_ICFûãr
);

128 
	$TIM_DeInô
(
TIM_Ty≥Def
* 
TIMx
)

131 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

133 i‡(
TIMx
 =
TIM1
)

135 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
ENABLE
);

136 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM1
, 
DISABLE
);

138 i‡(
TIMx
 =
TIM2
)

140 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
ENABLE
);

141 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM2
, 
DISABLE
);

143 i‡(
TIMx
 =
TIM3
)

145 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
ENABLE
);

146 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM3
, 
DISABLE
);

148 i‡(
TIMx
 =
TIM4
)

150 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
ENABLE
);

151 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM4
, 
DISABLE
);

153 i‡(
TIMx
 =
TIM5
)

155 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
ENABLE
);

156 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM5
, 
DISABLE
);

158 i‡(
TIMx
 =
TIM6
)

160 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
ENABLE
);

161 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM6
, 
DISABLE
);

163 i‡(
TIMx
 =
TIM7
)

165 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
ENABLE
);

166 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM7
, 
DISABLE
);

168 i‡(
TIMx
 =
TIM8
)

170 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
ENABLE
);

171 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM8
, 
DISABLE
);

173 i‡(
TIMx
 =
TIM9
)

175 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
ENABLE
);

176 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM9
, 
DISABLE
);

178 i‡(
TIMx
 =
TIM10
)

180 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
ENABLE
);

181 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM10
, 
DISABLE
);

183 i‡(
TIMx
 =
TIM11
)

185 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
ENABLE
);

186 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM11
, 
DISABLE
);

188 i‡(
TIMx
 =
TIM12
)

190 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
ENABLE
);

191 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM12
, 
DISABLE
);

193 i‡(
TIMx
 =
TIM13
)

195 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
ENABLE
);

196 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM13
, 
DISABLE
);

198 i‡(
TIMx
 =
TIM14
)

200 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
ENABLE
);

201 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_TIM14
, 
DISABLE
);

203 i‡(
TIMx
 =
TIM15
)

205 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM15
, 
ENABLE
);

206 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM15
, 
DISABLE
);

208 i‡(
TIMx
 =
TIM16
)

210 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM16
, 
ENABLE
);

211 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM16
, 
DISABLE
);

215 i‡(
TIMx
 =
TIM17
)

217 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM17
, 
ENABLE
);

218 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_TIM17
, 
DISABLE
);

221 
	}
}

232 
	$TIM_TimeBa£Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

234 
uöt16_t
 
tmp¸1
 = 0;

237 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

238 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
));

239 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
));

241 
tmp¸1
 = 
TIMx
->
CR1
;

243 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
)|| (TIMx =
TIM2
Ë|| (TIMx =
TIM3
)||

244 (
TIMx
 =
TIM4
Ë|| (TIMx =
TIM5
))

247 
tmp¸1
 &(
uöt16_t
)(~((uöt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

248 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
;

251 if((
TIMx
 !
TIM6
Ë&& (TIMx !
TIM7
))

254 
tmp¸1
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR1_CKD
));

255 
tmp¸1
 |(
uöt32_t
)
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
;

258 
TIMx
->
CR1
 = 
tmp¸1
;

261 
TIMx
->
ARR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 ;

264 
TIMx
->
PSC
 = 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
;

266 i‡((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
)|| (TIMx =
TIM15
)|| (TIMx =
TIM16
Ë|| (TIMx =
TIM17
))

269 
TIMx
->
RCR
 = 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
;

274 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode_Immedüã
;

275 
	}
}

285 
	$TIM_OC1Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

287 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

290 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

291 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

292 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

293 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

295 
TIMx
->
CCER
 &(
uöt16_t
)(~(uöt16_t)
TIM_CCER_CC1E
);

297 
tmpc˚r
 = 
TIMx
->
CCER
;

299 
tmp¸2
 = 
TIMx
->
CR2
;

302 
tmpccmrx
 = 
TIMx
->
CCMR1
;

305 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR1_OC1M
));

306 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR1_CC1S
));

309 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

312 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC1P
));

314 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
;

317 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutSèã
;

319 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
)|| (TIMx =
TIM15
)||

320 (
TIMx
 =
TIM16
)|| (TIMx =
TIM17
))

322 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

323 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

324 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

325 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

328 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC1NP
));

330 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
;

333 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC1NE
));

335 
tmpc˚r
 |
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
;

338 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS1
));

339 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS1N
));

342 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
;

344 
tmp¸2
 |
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
;

347 
TIMx
->
CR2
 = 
tmp¸2
;

350 
TIMx
->
CCMR1
 = 
tmpccmrx
;

353 
TIMx
->
CCR1
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

356 
TIMx
->
CCER
 = 
tmpc˚r
;

357 
	}
}

368 
	$TIM_OC2Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

370 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

373 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

374 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

375 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

376 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

378 
TIMx
->
CCER
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC2E
));

381 
tmpc˚r
 = 
TIMx
->
CCER
;

383 
tmp¸2
 = 
TIMx
->
CR2
;

386 
tmpccmrx
 = 
TIMx
->
CCMR1
;

389 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR1_OC2M
));

390 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR1_CC2S
));

393 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

396 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC2P
));

398 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 4);

401 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 4);

403 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

405 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

406 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

407 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

408 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

411 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC2NP
));

413 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 4);

416 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC2NE
));

418 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 4);

421 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS2
));

422 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS2N
));

425 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 2);

427 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 2);

430 
TIMx
->
CR2
 = 
tmp¸2
;

433 
TIMx
->
CCMR1
 = 
tmpccmrx
;

436 
TIMx
->
CCR2
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

439 
TIMx
->
CCER
 = 
tmpc˚r
;

440 
	}
}

450 
	$TIM_OC3Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

452 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

455 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

456 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

457 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

458 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

460 
TIMx
->
CCER
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC3E
));

463 
tmpc˚r
 = 
TIMx
->
CCER
;

465 
tmp¸2
 = 
TIMx
->
CR2
;

468 
tmpccmrx
 = 
TIMx
->
CCMR2
;

471 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR2_OC3M
));

472 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR2_CC3S
));

474 
tmpccmrx
 |
TIM_OCInôSåu˘
->
TIM_OCMode
;

477 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC3P
));

479 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 8);

482 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 8);

484 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

486 
	`as£π_∑øm
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
));

487 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
));

488 
	`as£π_∑øm
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
));

489 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

492 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC3NP
));

494 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 << 8);

496 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC3NE
));

499 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 << 8);

501 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS3
));

502 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS3N
));

504 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 4);

506 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 << 4);

509 
TIMx
->
CR2
 = 
tmp¸2
;

512 
TIMx
->
CCMR2
 = 
tmpccmrx
;

515 
TIMx
->
CCR3
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

518 
TIMx
->
CCER
 = 
tmpc˚r
;

519 
	}
}

529 
	$TIM_OC4Inô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

531 
uöt16_t
 
tmpccmrx
 = 0, 
tmpc˚r
 = 0, 
tmp¸2
 = 0;

534 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

535 
	`as£π_∑øm
(
	`IS_TIM_OC_MODE
(
TIM_OCInôSåu˘
->
TIM_OCMode
));

536 
	`as£π_∑øm
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
));

537 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
));

539 
TIMx
->
CCER
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC4E
));

542 
tmpc˚r
 = 
TIMx
->
CCER
;

544 
tmp¸2
 = 
TIMx
->
CR2
;

547 
tmpccmrx
 = 
TIMx
->
CCMR2
;

550 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR2_OC4M
));

551 
tmpccmrx
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCMR2_CC4S
));

554 
tmpccmrx
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCMode
 << 8);

557 
tmpc˚r
 &(
uöt16_t
)(~((uöt16_t)
TIM_CCER_CC4P
));

559 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 << 12);

562 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 << 12);

564 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
))

566 
	`as£π_∑øm
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
));

568 
tmp¸2
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR2_OIS4
));

570 
tmp¸2
 |(
uöt16_t
)(
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 << 6);

573 
TIMx
->
CR2
 = 
tmp¸2
;

576 
TIMx
->
CCMR2
 = 
tmpccmrx
;

579 
TIMx
->
CCR4
 = 
TIM_OCInôSåu˘
->
TIM_Pul£
;

582 
TIMx
->
CCER
 = 
tmpc˚r
;

583 
	}
}

593 
	$TIM_ICInô
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

596 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_ICInôSåu˘
->
TIM_Ch™√l
));

597 
	`as£π_∑øm
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
));

598 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
));

599 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
TIM_ICInôSåu˘
->
TIM_ICFûãr
));

601 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
Ë|| (TIMx =
TIM2
Ë|| (TIMx =
TIM3
) ||

602 (
TIMx
 =
TIM4
Ë||(TIMx =
TIM5
))

604 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
));

608 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY_LITE
(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
));

610 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

612 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

614 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

615 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

616 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

618 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

620 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_2
)

622 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

624 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

625 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

626 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

628 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

630 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_3
)

632 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

634 
	`TI3_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

635 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

636 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

638 
	`TIM_SëIC3PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

642 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

644 
	`TI4_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
,

645 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
,

646 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

648 
	`TIM_SëIC4PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

650 
	}
}

660 
	$TIM_PWMIC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

662 
uöt16_t
 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

663 
uöt16_t
 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

665 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

667 i‡(
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 =
TIM_ICPﬁ¨ôy_Risög
)

669 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_FÆlög
;

673 
ic›posôïﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

676 i‡(
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 =
TIM_ICSñe˘i⁄_Dúe˘TI
)

678 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Indúe˘TI
;

682 
ic›posôe£À˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

684 i‡(
TIM_ICInôSåu˘
->
TIM_Ch™√l
 =
TIM_Ch™√l_1
)

687 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

688 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

690 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

692 
	`TI2_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

694 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

699 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
, TIM_ICInôSåu˘->
TIM_ICSñe˘i⁄
,

700 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

702 
	`TIM_SëIC2PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

704 
	`TI1_C⁄fig
(
TIMx
, 
ic›posôïﬁ¨ôy
, 
ic›posôe£À˘i⁄
, 
TIM_ICInôSåu˘
->
TIM_ICFûãr
);

706 
	`TIM_SëIC1PªsˇÀr
(
TIMx
, 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
);

708 
	}
}

718 
	$TIM_BDTRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
TIM_BDTRInôTy≥Def
 *
TIM_BDTRInôSåu˘
)

721 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

722 
	`as£π_∑øm
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
));

723 
	`as£π_∑øm
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
));

724 
	`as£π_∑øm
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
));

725 
	`as£π_∑øm
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Bªak
));

726 
	`as£π_∑øm
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
));

727 
	`as£π_∑øm
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
));

730 
TIMx
->
BDTR
 = (
uöt32_t
)
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 | TIM_BDTRInôSåu˘->
TIM_OSSISèã
 |

731 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 | TIM_BDTRInôSåu˘->
TIM_DódTime
 |

732 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 | TIM_BDTRInôSåu˘->
TIM_BªakPﬁ¨ôy
 |

733 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
;

734 
	}
}

742 
	$TIM_TimeBa£Såu˘Inô
(
TIM_TimeBa£InôTy≥Def
* 
TIM_TimeBa£InôSåu˘
)

745 
TIM_TimeBa£InôSåu˘
->
TIM_Pîiod
 = 0xFFFF;

746 
TIM_TimeBa£InôSåu˘
->
TIM_PªsˇÀr
 = 0x0000;

747 
TIM_TimeBa£InôSåu˘
->
TIM_ClockDivisi⁄
 = 
TIM_CKD_DIV1
;

748 
TIM_TimeBa£InôSåu˘
->
TIM_Cou¡îMode
 = 
TIM_Cou¡îMode_Up
;

749 
TIM_TimeBa£InôSåu˘
->
TIM_Rïëôi⁄Cou¡î
 = 0x0000;

750 
	}
}

758 
	$TIM_OCSåu˘Inô
(
TIM_OCInôTy≥Def
* 
TIM_OCInôSåu˘
)

761 
TIM_OCInôSåu˘
->
TIM_OCMode
 = 
TIM_OCMode_Timög
;

762 
TIM_OCInôSåu˘
->
TIM_OuçutSèã
 = 
TIM_OuçutSèã_DißbÀ
;

763 
TIM_OCInôSåu˘
->
TIM_OuçutNSèã
 = 
TIM_OuçutNSèã_DißbÀ
;

764 
TIM_OCInôSåu˘
->
TIM_Pul£
 = 0x0000;

765 
TIM_OCInôSåu˘
->
TIM_OCPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

766 
TIM_OCInôSåu˘
->
TIM_OCNPﬁ¨ôy
 = 
TIM_OCPﬁ¨ôy_High
;

767 
TIM_OCInôSåu˘
->
TIM_OCIdÀSèã
 = 
TIM_OCIdÀSèã_Re£t
;

768 
TIM_OCInôSåu˘
->
TIM_OCNIdÀSèã
 = 
TIM_OCNIdÀSèã_Re£t
;

769 
	}
}

777 
	$TIM_ICSåu˘Inô
(
TIM_ICInôTy≥Def
* 
TIM_ICInôSåu˘
)

780 
TIM_ICInôSåu˘
->
TIM_Ch™√l
 = 
TIM_Ch™√l_1
;

781 
TIM_ICInôSåu˘
->
TIM_ICPﬁ¨ôy
 = 
TIM_ICPﬁ¨ôy_Risög
;

782 
TIM_ICInôSåu˘
->
TIM_ICSñe˘i⁄
 = 
TIM_ICSñe˘i⁄_Dúe˘TI
;

783 
TIM_ICInôSåu˘
->
TIM_ICPªsˇÀr
 = 
TIM_ICPSC_DIV1
;

784 
TIM_ICInôSåu˘
->
TIM_ICFûãr
 = 0x00;

785 
	}
}

793 
	$TIM_BDTRSåu˘Inô
(
TIM_BDTRInôTy≥Def
* 
TIM_BDTRInôSåu˘
)

796 
TIM_BDTRInôSåu˘
->
TIM_OSSRSèã
 = 
TIM_OSSRSèã_DißbÀ
;

797 
TIM_BDTRInôSåu˘
->
TIM_OSSISèã
 = 
TIM_OSSISèã_DißbÀ
;

798 
TIM_BDTRInôSåu˘
->
TIM_LOCKLevñ
 = 
TIM_LOCKLevñ_OFF
;

799 
TIM_BDTRInôSåu˘
->
TIM_DódTime
 = 0x00;

800 
TIM_BDTRInôSåu˘
->
TIM_Bªak
 = 
TIM_Bªak_DißbÀ
;

801 
TIM_BDTRInôSåu˘
->
TIM_BªakPﬁ¨ôy
 = 
TIM_BªakPﬁ¨ôy_Low
;

802 
TIM_BDTRInôSåu˘
->
TIM_Autom©icOuçut
 = 
TIM_Autom©icOuçut_DißbÀ
;

803 
	}
}

812 
	$TIM_Cmd
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

815 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

816 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

818 i‡(
NewSèã
 !
DISABLE
)

821 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

826 
TIMx
->
CR1
 &(
uöt16_t
)(~((uöt16_t)
TIM_CR1_CEN
));

828 
	}
}

837 
	$TIM_CålPWMOuçuts
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

840 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

841 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

842 i‡(
NewSèã
 !
DISABLE
)

845 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

850 
TIMx
->
BDTR
 &(
uöt16_t
)(~((uöt16_t)
TIM_BDTR_MOE
));

852 
	}
}

878 
	$TIM_ITC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

881 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

882 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

883 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

885 i‡(
NewSèã
 !
DISABLE
)

888 
TIMx
->
DIER
 |
TIM_IT
;

893 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_IT
;

895 
	}
}

915 
	$TIM_Gíî©eEvít
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EvítSour˚
)

918 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

919 
	`as£π_∑øm
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvítSour˚
));

922 
TIMx
->
EGR
 = 
TIM_EvítSour˚
;

923 
	}
}

943 
	$TIM_DMAC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMABa£
, uöt16_à
TIM_DMABur°Lígth
)

946 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

947 
	`as£π_∑øm
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

948 
	`as£π_∑øm
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur°Lígth
));

950 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur°Lígth
;

951 
	}
}

970 
	$TIM_DMACmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_DMASour˚
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

973 
	`as£π_∑øm
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

974 
	`as£π_∑øm
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour˚
));

975 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

977 i‡(
NewSèã
 !
DISABLE
)

980 
TIMx
->
DIER
 |
TIM_DMASour˚
;

985 
TIMx
->
DIER
 &(
uöt16_t
)~
TIM_DMASour˚
;

987 
	}
}

995 
	$TIM_I¡î«lClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
)

998 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1000 
TIMx
->
SMCR
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_SMS
));

1001 
	}
}

1014 
	$TIM_ITRxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

1017 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1018 
	`as£π_∑øm
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

1020 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_I≈utTriggîSour˚
);

1022 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

1023 
	}
}

1041 
	$TIM_TIxExã∫ÆClockC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TIxExã∫ÆCLKSour˚
,

1042 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
ICFûãr
)

1045 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1046 
	`as£π_∑øm
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxExã∫ÆCLKSour˚
));

1047 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPﬁ¨ôy
));

1048 
	`as£π_∑øm
(
	`IS_TIM_IC_FILTER
(
ICFûãr
));

1050 i‡(
TIM_TIxExã∫ÆCLKSour˚
 =
TIM_TIxExã∫ÆCLK1Sour˚_TI2
)

1052 
	`TI2_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

1056 
	`TI1_C⁄fig
(
TIMx
, 
TIM_ICPﬁ¨ôy
, 
TIM_ICSñe˘i⁄_Dúe˘TI
, 
ICFûãr
);

1059 
	`TIM_Sñe˘I≈utTriggî
(
TIMx
, 
TIM_TIxExã∫ÆCLKSour˚
);

1061 
TIMx
->
SMCR
 |
TIM_SœveMode_Exã∫Æ1
;

1062 
	}
}

1081 
	$TIM_ETRClockMode1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1082 
uöt16_t
 
ExtTRGFûãr
)

1084 
uöt16_t
 
tmpsm¸
 = 0;

1086 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1087 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

1088 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

1089 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

1091 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

1094 
tmpsm¸
 = 
TIMx
->
SMCR
;

1096 
tmpsm¸
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_SMS
));

1098 
tmpsm¸
 |
TIM_SœveMode_Exã∫Æ1
;

1100 
tmpsm¸
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_TS
));

1101 
tmpsm¸
 |
TIM_TS_ETRF
;

1103 
TIMx
->
SMCR
 = 
tmpsm¸
;

1104 
	}
}

1123 
	$TIM_ETRClockMode2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
,

1124 
uöt16_t
 
TIM_ExtTRGPﬁ¨ôy
, uöt16_à
ExtTRGFûãr
)

1127 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1128 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

1129 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

1130 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

1132 
	`TIM_ETRC⁄fig
(
TIMx
, 
TIM_ExtTRGPªsˇÀr
, 
TIM_ExtTRGPﬁ¨ôy
, 
ExtTRGFûãr
);

1134 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

1135 
	}
}

1154 
	$TIM_ETRC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ExtTRGPªsˇÀr
, uöt16_à
TIM_ExtTRGPﬁ¨ôy
,

1155 
uöt16_t
 
ExtTRGFûãr
)

1157 
uöt16_t
 
tmpsm¸
 = 0;

1159 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1160 
	`as£π_∑øm
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPªsˇÀr
));

1161 
	`as£π_∑øm
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPﬁ¨ôy
));

1162 
	`as£π_∑øm
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFûãr
));

1163 
tmpsm¸
 = 
TIMx
->
SMCR
;

1165 
tmpsm¸
 &
SMCR_ETR_Mask
;

1167 
tmpsm¸
 |(
uöt16_t
)(
TIM_ExtTRGPªsˇÀr
 | (uöt16_t)(
TIM_ExtTRGPﬁ¨ôy
 | (uöt16_t)(
ExtTRGFûãr
 << (uint16_t)8)));

1169 
TIMx
->
SMCR
 = 
tmpsm¸
;

1170 
	}
}

1182 
	$TIM_PªsˇÀrC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
PªsˇÀr
, uöt16_à
TIM_PSCRñﬂdMode
)

1185 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1186 
	`as£π_∑øm
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRñﬂdMode
));

1188 
TIMx
->
PSC
 = 
PªsˇÀr
;

1190 
TIMx
->
EGR
 = 
TIM_PSCRñﬂdMode
;

1191 
	}
}

1205 
	$TIM_Cou¡îModeC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Cou¡îMode
)

1207 
uöt16_t
 
tmp¸1
 = 0;

1209 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1210 
	`as£π_∑øm
(
	`IS_TIM_COUNTER_MODE
(
TIM_Cou¡îMode
));

1211 
tmp¸1
 = 
TIMx
->
CR1
;

1213 
tmp¸1
 &(
uöt16_t
)(~((uöt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

1215 
tmp¸1
 |
TIM_Cou¡îMode
;

1217 
TIMx
->
CR1
 = 
tmp¸1
;

1218 
	}
}

1235 
	$TIM_Sñe˘I≈utTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_I≈utTriggîSour˚
)

1237 
uöt16_t
 
tmpsm¸
 = 0;

1239 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1240 
	`as£π_∑øm
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_I≈utTriggîSour˚
));

1242 
tmpsm¸
 = 
TIMx
->
SMCR
;

1244 
tmpsm¸
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_TS
));

1246 
tmpsm¸
 |
TIM_I≈utTriggîSour˚
;

1248 
TIMx
->
SMCR
 = 
tmpsm¸
;

1249 
	}
}

1270 
	$TIM_EncodîI¡îÁ˚C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_EncodîMode
,

1271 
uöt16_t
 
TIM_IC1Pﬁ¨ôy
, uöt16_à
TIM_IC2Pﬁ¨ôy
)

1273 
uöt16_t
 
tmpsm¸
 = 0;

1274 
uöt16_t
 
tmpccmr1
 = 0;

1275 
uöt16_t
 
tmpc˚r
 = 0;

1278 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1279 
	`as£π_∑øm
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodîMode
));

1280 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pﬁ¨ôy
));

1281 
	`as£π_∑øm
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pﬁ¨ôy
));

1284 
tmpsm¸
 = 
TIMx
->
SMCR
;

1287 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1290 
tmpc˚r
 = 
TIMx
->
CCER
;

1293 
tmpsm¸
 &(
uöt16_t
)(~((uöt16_t)
TIM_SMCR_SMS
));

1294 
tmpsm¸
 |
TIM_EncodîMode
;

1297 
tmpccmr1
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCMR1_CC1S
)Ë& (uöt16_t)(~((uöt16_t)
TIM_CCMR1_CC2S
)));

1298 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

1301 
tmpc˚r
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCER_CC1P
)Ë& ((uöt16_t)~((uöt16_t)
TIM_CCER_CC2P
)));

1302 
tmpc˚r
 |(
uöt16_t
)(
TIM_IC1Pﬁ¨ôy
 | (uöt16_t)(
TIM_IC2Pﬁ¨ôy
 << (uint16_t)4));

1305 
TIMx
->
SMCR
 = 
tmpsm¸
;

1307 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1309 
TIMx
->
CCER
 = 
tmpc˚r
;

1310 
	}
}

1321 
	$TIM_F‹˚dOC1C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1323 
uöt16_t
 
tmpccmr1
 = 0;

1325 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1326 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1327 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1329 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC1M
);

1331 
tmpccmr1
 |
TIM_F‹˚dA˘i⁄
;

1333 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1334 
	}
}

1345 
	$TIM_F‹˚dOC2C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1347 
uöt16_t
 
tmpccmr1
 = 0;

1349 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1350 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1351 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1353 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC2M
);

1355 
tmpccmr1
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1357 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1358 
	}
}

1369 
	$TIM_F‹˚dOC3C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1371 
uöt16_t
 
tmpccmr2
 = 0;

1373 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1374 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1375 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1377 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC3M
);

1379 
tmpccmr2
 |
TIM_F‹˚dA˘i⁄
;

1381 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1382 
	}
}

1393 
	$TIM_F‹˚dOC4C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_F‹˚dA˘i⁄
)

1395 
uöt16_t
 
tmpccmr2
 = 0;

1397 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1398 
	`as£π_∑øm
(
	`IS_TIM_FORCED_ACTION
(
TIM_F‹˚dA˘i⁄
));

1399 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1401 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC4M
);

1403 
tmpccmr2
 |(
uöt16_t
)(
TIM_F‹˚dA˘i⁄
 << 8);

1405 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1406 
	}
}

1415 
	$TIM_ARRPªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1418 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1419 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1420 i‡(
NewSèã
 !
DISABLE
)

1423 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

1428 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_ARPE
);

1430 
	}
}

1439 
	$TIM_Sñe˘COM
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1442 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1443 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1444 i‡(
NewSèã
 !
DISABLE
)

1447 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

1452 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_CCUS
);

1454 
	}
}

1464 
	$TIM_Sñe˘CCDMA
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1467 
	`as£π_∑øm
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1468 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1469 i‡(
NewSèã
 !
DISABLE
)

1472 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

1477 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_CCDS
);

1479 
	}
}

1489 
	$TIM_CCPªlﬂdC⁄åﬁ
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

1492 
	`as£π_∑øm
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1493 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

1494 i‡(
NewSèã
 !
DISABLE
)

1497 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

1502 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_CCPC
);

1504 
	}
}

1515 
	$TIM_OC1PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1517 
uöt16_t
 
tmpccmr1
 = 0;

1519 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1520 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1521 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1523 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC1PE
);

1525 
tmpccmr1
 |
TIM_OCPªlﬂd
;

1527 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1528 
	}
}

1540 
	$TIM_OC2PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1542 
uöt16_t
 
tmpccmr1
 = 0;

1544 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1545 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1546 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1548 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC2PE
);

1550 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1552 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1553 
	}
}

1564 
	$TIM_OC3PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1566 
uöt16_t
 
tmpccmr2
 = 0;

1568 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1569 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1570 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1572 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC3PE
);

1574 
tmpccmr2
 |
TIM_OCPªlﬂd
;

1576 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1577 
	}
}

1588 
	$TIM_OC4PªlﬂdC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPªlﬂd
)

1590 
uöt16_t
 
tmpccmr2
 = 0;

1592 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1593 
	`as£π_∑øm
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPªlﬂd
));

1594 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1596 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC4PE
);

1598 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCPªlﬂd
 << 8);

1600 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1601 
	}
}

1612 
	$TIM_OC1Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1614 
uöt16_t
 
tmpccmr1
 = 0;

1616 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1617 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1619 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1621 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC1FE
);

1623 
tmpccmr1
 |
TIM_OCFa°
;

1625 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1626 
	}
}

1638 
	$TIM_OC2Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1640 
uöt16_t
 
tmpccmr1
 = 0;

1642 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1643 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1645 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1647 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC2FE
);

1649 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1651 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1652 
	}
}

1663 
	$TIM_OC3Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1665 
uöt16_t
 
tmpccmr2
 = 0;

1667 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1668 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1670 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1672 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC3FE
);

1674 
tmpccmr2
 |
TIM_OCFa°
;

1676 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1677 
	}
}

1688 
	$TIM_OC4Fa°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCFa°
)

1690 
uöt16_t
 
tmpccmr2
 = 0;

1692 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1693 
	`as£π_∑øm
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa°
));

1695 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1697 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC4FE
);

1699 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCFa°
 << 8);

1701 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1702 
	}
}

1713 
	$TIM_CÀ¨OC1Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1715 
uöt16_t
 
tmpccmr1
 = 0;

1717 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1718 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1720 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1723 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC1CE
);

1725 
tmpccmr1
 |
TIM_OCCÀ¨
;

1727 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1728 
	}
}

1739 
	$TIM_CÀ¨OC2Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1741 
uöt16_t
 
tmpccmr1
 = 0;

1743 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1744 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1745 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1747 
tmpccmr1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_OC2CE
);

1749 
tmpccmr1
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1751 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1752 
	}
}

1763 
	$TIM_CÀ¨OC3Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1765 
uöt16_t
 
tmpccmr2
 = 0;

1767 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1768 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1769 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1771 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC3CE
);

1773 
tmpccmr2
 |
TIM_OCCÀ¨
;

1775 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1776 
	}
}

1787 
	$TIM_CÀ¨OC4Ref
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCCÀ¨
)

1789 
uöt16_t
 
tmpccmr2
 = 0;

1791 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1792 
	`as£π_∑øm
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCÀ¨
));

1793 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1795 
tmpccmr2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_OC4CE
);

1797 
tmpccmr2
 |(
uöt16_t
)(
TIM_OCCÀ¨
 << 8);

1799 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1800 
	}
}

1811 
	$TIM_OC1Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1813 
uöt16_t
 
tmpc˚r
 = 0;

1815 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1816 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1817 
tmpc˚r
 = 
TIMx
->
CCER
;

1819 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC1P
);

1820 
tmpc˚r
 |
TIM_OCPﬁ¨ôy
;

1822 
TIMx
->
CCER
 = 
tmpc˚r
;

1823 
	}
}

1834 
	$TIM_OC1NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1836 
uöt16_t
 
tmpc˚r
 = 0;

1838 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1839 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1841 
tmpc˚r
 = 
TIMx
->
CCER
;

1843 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC1NP
);

1844 
tmpc˚r
 |
TIM_OCNPﬁ¨ôy
;

1846 
TIMx
->
CCER
 = 
tmpc˚r
;

1847 
	}
}

1858 
	$TIM_OC2Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1860 
uöt16_t
 
tmpc˚r
 = 0;

1862 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1863 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1864 
tmpc˚r
 = 
TIMx
->
CCER
;

1866 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC2P
);

1867 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 4);

1869 
TIMx
->
CCER
 = 
tmpc˚r
;

1870 
	}
}

1881 
	$TIM_OC2NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1883 
uöt16_t
 
tmpc˚r
 = 0;

1885 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1886 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1888 
tmpc˚r
 = 
TIMx
->
CCER
;

1890 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC2NP
);

1891 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 4);

1893 
TIMx
->
CCER
 = 
tmpc˚r
;

1894 
	}
}

1905 
	$TIM_OC3Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1907 
uöt16_t
 
tmpc˚r
 = 0;

1909 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1910 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1911 
tmpc˚r
 = 
TIMx
->
CCER
;

1913 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC3P
);

1914 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 8);

1916 
TIMx
->
CCER
 = 
tmpc˚r
;

1917 
	}
}

1928 
	$TIM_OC3NPﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCNPﬁ¨ôy
)

1930 
uöt16_t
 
tmpc˚r
 = 0;

1933 
	`as£π_∑øm
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1934 
	`as£π_∑øm
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPﬁ¨ôy
));

1936 
tmpc˚r
 = 
TIMx
->
CCER
;

1938 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC3NP
);

1939 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCNPﬁ¨ôy
 << 8);

1941 
TIMx
->
CCER
 = 
tmpc˚r
;

1942 
	}
}

1953 
	$TIM_OC4Pﬁ¨ôyC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OCPﬁ¨ôy
)

1955 
uöt16_t
 
tmpc˚r
 = 0;

1957 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1958 
	`as£π_∑øm
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPﬁ¨ôy
));

1959 
tmpc˚r
 = 
TIMx
->
CCER
;

1961 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC4P
);

1962 
tmpc˚r
 |(
uöt16_t
)(
TIM_OCPﬁ¨ôy
 << 12);

1964 
TIMx
->
CCER
 = 
tmpc˚r
;

1965 
	}
}

1980 
	$TIM_CCxCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCx
)

1982 
uöt16_t
 
tmp
 = 0;

1985 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1986 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

1987 
	`as£π_∑øm
(
	`IS_TIM_CCX
(
TIM_CCx
));

1989 
tmp
 = 
CCER_CCE_Së
 << 
TIM_Ch™√l
;

1992 
TIMx
->
CCER
 &(
uöt16_t
)~ 
tmp
;

1995 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCx
 << 
TIM_Ch™√l
);

1996 
	}
}

2010 
	$TIM_CCxNCmd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_CCxN
)

2012 
uöt16_t
 
tmp
 = 0;

2015 
	`as£π_∑øm
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2016 
	`as£π_∑øm
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Ch™√l
));

2017 
	`as£π_∑øm
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2019 
tmp
 = 
CCER_CCNE_Së
 << 
TIM_Ch™√l
;

2022 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp
;

2025 
TIMx
->
CCER
 |(
uöt16_t
)(
TIM_CCxN
 << 
TIM_Ch™√l
);

2026 
	}
}

2051 
	$TIM_Sñe˘OCxM
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ch™√l
, uöt16_à
TIM_OCMode
)

2053 
uöt32_t
 
tmp
 = 0;

2054 
uöt16_t
 
tmp1
 = 0;

2057 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2058 
	`as£π_∑øm
(
	`IS_TIM_CHANNEL
(
TIM_Ch™√l
));

2059 
	`as£π_∑øm
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2061 
tmp
 = (
uöt32_t
Ë
TIMx
;

2062 
tmp
 +
CCMR_Off£t
;

2064 
tmp1
 = 
CCER_CCE_Së
 << (
uöt16_t
)
TIM_Ch™√l
;

2067 
TIMx
->
CCER
 &(
uöt16_t
Ë~
tmp1
;

2069 if((
TIM_Ch™√l
 =
TIM_Ch™√l_1
Ë||(TIM_Ch™√»=
TIM_Ch™√l_3
))

2071 
tmp
 +(
TIM_Ch™√l
>>1);

2074 *(
__IO
 
uöt32_t
 *Ë
tmp
 &(uöt32_t)~((uöt32_t)
TIM_CCMR1_OC1M
);

2077 *(
__IO
 
uöt32_t
 *Ë
tmp
 |
TIM_OCMode
;

2081 
tmp
 +(
uöt16_t
)(
TIM_Ch™√l
 - (uint16_t)4)>> (uint16_t)1;

2084 *(
__IO
 
uöt32_t
 *Ë
tmp
 &(uöt32_t)~((uöt32_t)
TIM_CCMR1_OC2M
);

2087 *(
__IO
 
uöt32_t
 *Ë
tmp
 |(
uöt16_t
)(
TIM_OCMode
 << 8);

2089 
	}
}

2098 
	$TIM_Upd©eDißbÀC⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2101 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2102 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2103 i‡(
NewSèã
 !
DISABLE
)

2106 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

2111 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_UDIS
);

2113 
	}
}

2126 
	$TIM_Upd©eReque°C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Upd©eSour˚
)

2129 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2130 
	`as£π_∑øm
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSour˚
));

2131 i‡(
TIM_Upd©eSour˚
 !
TIM_Upd©eSour˚_GlobÆ
)

2134 
TIMx
->
CR1
 |
TIM_CR1_URS
;

2139 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_URS
);

2141 
	}
}

2150 
	$TIM_Sñe˘HÆlSís‹
(
TIM_Ty≥Def
* 
TIMx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

2153 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2154 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

2155 i‡(
NewSèã
 !
DISABLE
)

2158 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

2163 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_TI1S
);

2165 
	}
}

2176 
	$TIM_Sñe˘O√Pul£Mode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_OPMode
)

2179 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2180 
	`as£π_∑øm
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2182 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_OPM
);

2184 
TIMx
->
CR1
 |
TIM_OPMode
;

2185 
	}
}

2208 
	$TIM_Sñe˘OuçutTriggî
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_TRGOSour˚
)

2211 
	`as£π_∑øm
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

2212 
	`as£π_∑øm
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour˚
));

2214 
TIMx
->
CR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CR2_MMS
);

2216 
TIMx
->
CR2
 |
TIM_TRGOSour˚
;

2217 
	}
}

2231 
	$TIM_Sñe˘SœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_SœveMode
)

2234 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2235 
	`as£π_∑øm
(
	`IS_TIM_SLAVE_MODE
(
TIM_SœveMode
));

2237 
TIMx
->
SMCR
 &(
uöt16_t
)~((uöt16_t)
TIM_SMCR_SMS
);

2239 
TIMx
->
SMCR
 |
TIM_SœveMode
;

2240 
	}
}

2252 
	$TIM_Sñe˘Ma°îSœveMode
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_Ma°îSœveMode
)

2255 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2256 
	`as£π_∑øm
(
	`IS_TIM_MSM_STATE
(
TIM_Ma°îSœveMode
));

2258 
TIMx
->
SMCR
 &(
uöt16_t
)~((uöt16_t)
TIM_SMCR_MSM
);

2261 
TIMx
->
SMCR
 |
TIM_Ma°îSœveMode
;

2262 
	}
}

2270 
	$TIM_SëCou¡î
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Cou¡î
)

2273 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2275 
TIMx
->
CNT
 = 
Cou¡î
;

2276 
	}
}

2284 
	$TIM_SëAut‹ñﬂd
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Aut‹ñﬂd
)

2287 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2289 
TIMx
->
ARR
 = 
Aut‹ñﬂd
;

2290 
	}
}

2298 
	$TIM_SëCom∑ª1
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª1
)

2301 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2303 
TIMx
->
CCR1
 = 
Com∑ª1
;

2304 
	}
}

2312 
	$TIM_SëCom∑ª2
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª2
)

2315 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2317 
TIMx
->
CCR2
 = 
Com∑ª2
;

2318 
	}
}

2326 
	$TIM_SëCom∑ª3
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª3
)

2329 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2331 
TIMx
->
CCR3
 = 
Com∑ª3
;

2332 
	}
}

2340 
	$TIM_SëCom∑ª4
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
Com∑ª4
)

2343 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2345 
TIMx
->
CCR4
 = 
Com∑ª4
;

2346 
	}
}

2359 
	$TIM_SëIC1PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2362 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2363 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2365 
TIMx
->
CCMR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_IC1PSC
);

2367 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2368 
	}
}

2381 
	$TIM_SëIC2PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2384 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2385 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2387 
TIMx
->
CCMR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR1_IC2PSC
);

2389 
TIMx
->
CCMR1
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2390 
	}
}

2403 
	$TIM_SëIC3PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2406 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2407 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2409 
TIMx
->
CCMR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_IC3PSC
);

2411 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2412 
	}
}

2425 
	$TIM_SëIC4PªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPSC
)

2428 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2429 
	`as£π_∑øm
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2431 
TIMx
->
CCMR2
 &(
uöt16_t
)~((uöt16_t)
TIM_CCMR2_IC4PSC
);

2433 
TIMx
->
CCMR2
 |(
uöt16_t
)(
TIM_ICPSC
 << 8);

2434 
	}
}

2447 
	$TIM_SëClockDivisi⁄
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_CKD
)

2450 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2451 
	`as£π_∑øm
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2453 
TIMx
->
CR1
 &(
uöt16_t
)~((uöt16_t)
TIM_CR1_CKD
);

2455 
TIMx
->
CR1
 |
TIM_CKD
;

2456 
	}
}

2463 
uöt16_t
 
	$TIM_GëC≠tuª1
(
TIM_Ty≥Def
* 
TIMx
)

2466 
	`as£π_∑øm
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2468  
TIMx
->
CCR1
;

2469 
	}
}

2476 
uöt16_t
 
	$TIM_GëC≠tuª2
(
TIM_Ty≥Def
* 
TIMx
)

2479 
	`as£π_∑øm
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2481  
TIMx
->
CCR2
;

2482 
	}
}

2489 
uöt16_t
 
	$TIM_GëC≠tuª3
(
TIM_Ty≥Def
* 
TIMx
)

2492 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2494  
TIMx
->
CCR3
;

2495 
	}
}

2502 
uöt16_t
 
	$TIM_GëC≠tuª4
(
TIM_Ty≥Def
* 
TIMx
)

2505 
	`as£π_∑øm
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2507  
TIMx
->
CCR4
;

2508 
	}
}

2515 
uöt16_t
 
	$TIM_GëCou¡î
(
TIM_Ty≥Def
* 
TIMx
)

2518 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2520  
TIMx
->
CNT
;

2521 
	}
}

2528 
uöt16_t
 
	$TIM_GëPªsˇÀr
(
TIM_Ty≥Def
* 
TIMx
)

2531 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2533  
TIMx
->
PSC
;

2534 
	}
}

2562 
FœgSètus
 
	$TIM_GëFœgSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2564 
ITSètus
 
bô°©us
 = 
RESET
;

2566 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2567 
	`as£π_∑øm
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2569 i‡((
TIMx
->
SR
 & 
TIM_FLAG
Ë!(
uöt16_t
)
RESET
)

2571 
bô°©us
 = 
SET
;

2575 
bô°©us
 = 
RESET
;

2577  
bô°©us
;

2578 
	}
}

2606 
	$TIM_CÀ¨Fœg
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_FLAG
)

2609 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2610 
	`as£π_∑øm
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2613 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_FLAG
;

2614 
	}
}

2638 
ITSètus
 
	$TIM_GëITSètus
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2640 
ITSètus
 
bô°©us
 = 
RESET
;

2641 
uöt16_t
 
ô°©us
 = 0x0, 
ôíabÀ
 = 0x0;

2643 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2644 
	`as£π_∑øm
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2646 
ô°©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2648 
ôíabÀ
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2649 i‡((
ô°©us
 !(
uöt16_t
)
RESET
Ë&& (
ôíabÀ
 != (uint16_t)RESET))

2651 
bô°©us
 = 
SET
;

2655 
bô°©us
 = 
RESET
;

2657  
bô°©us
;

2658 
	}
}

2682 
	$TIM_CÀ¨ITPídögBô
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_IT
)

2685 
	`as£π_∑øm
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2686 
	`as£π_∑øm
(
	`IS_TIM_IT
(
TIM_IT
));

2688 
TIMx
->
SR
 = (
uöt16_t
)~
TIM_IT
;

2689 
	}
}

2707 
	$TI1_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

2708 
uöt16_t
 
TIM_ICFûãr
)

2710 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0;

2712 
TIMx
->
CCER
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC1E
);

2713 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2714 
tmpc˚r
 = 
TIMx
->
CCER
;

2716 
tmpccmr1
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCMR1_CC1S
)Ë& ((uöt16_t)~((uöt16_t)
TIM_CCMR1_IC1F
)));

2717 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

2719 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
Ë|| (TIMx =
TIM2
Ë|| (TIMx =
TIM3
) ||

2720 (
TIMx
 =
TIM4
Ë||(TIMx =
TIM5
))

2723 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC1P
));

2724 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC1E
);

2729 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

2730 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC1E
);

2734 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2735 
TIMx
->
CCER
 = 
tmpc˚r
;

2736 
	}
}

2754 
	$TI2_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

2755 
uöt16_t
 
TIM_ICFûãr
)

2757 
uöt16_t
 
tmpccmr1
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

2759 
TIMx
->
CCER
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC2E
);

2760 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2761 
tmpc˚r
 = 
TIMx
->
CCER
;

2762 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 4);

2764 
tmpccmr1
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCMR1_CC2S
)Ë& ((uöt16_t)~((uöt16_t)
TIM_CCMR1_IC2F
)));

2765 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

2766 
tmpccmr1
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

2768 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
Ë|| (TIMx =
TIM2
Ë|| (TIMx =
TIM3
) ||

2769 (
TIMx
 =
TIM4
Ë||(TIMx =
TIM5
))

2772 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC2P
));

2773 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC2E
);

2778 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

2779 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC2E
);

2783 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

2784 
TIMx
->
CCER
 = 
tmpc˚r
;

2785 
	}
}

2803 
	$TI3_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

2804 
uöt16_t
 
TIM_ICFûãr
)

2806 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

2808 
TIMx
->
CCER
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC3E
);

2809 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2810 
tmpc˚r
 = 
TIMx
->
CCER
;

2811 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 8);

2813 
tmpccmr2
 &(
uöt16_t
)(((uöt16_t)~((uöt16_t)
TIM_CCMR2_CC3S
)Ë& ((uöt16_t)~((uöt16_t)
TIM_CCMR2_IC3F
)));

2814 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 | (uöt16_t)(
TIM_ICFûãr
 << (uint16_t)4));

2816 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
Ë|| (TIMx =
TIM2
Ë|| (TIMx =
TIM3
) ||

2817 (
TIMx
 =
TIM4
Ë||(TIMx =
TIM5
))

2820 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC3P
));

2821 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC3E
);

2826 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

2827 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC3E
);

2831 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2832 
TIMx
->
CCER
 = 
tmpc˚r
;

2833 
	}
}

2851 
	$TI4_C⁄fig
(
TIM_Ty≥Def
* 
TIMx
, 
uöt16_t
 
TIM_ICPﬁ¨ôy
, uöt16_à
TIM_ICSñe˘i⁄
,

2852 
uöt16_t
 
TIM_ICFûãr
)

2854 
uöt16_t
 
tmpccmr2
 = 0, 
tmpc˚r
 = 0, 
tmp
 = 0;

2857 
TIMx
->
CCER
 &(
uöt16_t
)~((uöt16_t)
TIM_CCER_CC4E
);

2858 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2859 
tmpc˚r
 = 
TIMx
->
CCER
;

2860 
tmp
 = (
uöt16_t
)(
TIM_ICPﬁ¨ôy
 << 12);

2862 
tmpccmr2
 &(
uöt16_t
)((uöt16_t)(~(uöt16_t)
TIM_CCMR2_CC4S
Ë& ((uöt16_t)~((uöt16_t)
TIM_CCMR2_IC4F
)));

2863 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICSñe˘i⁄
 << 8);

2864 
tmpccmr2
 |(
uöt16_t
)(
TIM_ICFûãr
 << 12);

2866 if((
TIMx
 =
TIM1
Ë|| (TIMx =
TIM8
Ë|| (TIMx =
TIM2
Ë|| (TIMx =
TIM3
) ||

2867 (
TIMx
 =
TIM4
Ë||(TIMx =
TIM5
))

2870 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC4P
));

2871 
tmpc˚r
 |(
uöt16_t
)(
tmp
 | (uöt16_t)
TIM_CCER_CC4E
);

2876 
tmpc˚r
 &(
uöt16_t
)~((uöt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC4NP
));

2877 
tmpc˚r
 |(
uöt16_t
)(
TIM_ICPﬁ¨ôy
 | (uöt16_t)
TIM_CCER_CC4E
);

2880 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2881 
TIMx
->
CCER
 = 
tmpc˚r
;

2882 
	}
}

	@E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_usart.c

29 
	~"°m32f10x_ußπ.h
"

30 
	~"°m32f10x_rcc.h
"

53 
	#CR1_UE_Së
 ((
uöt16_t
)0x2000Ë

	)

54 
	#CR1_UE_Re£t
 ((
uöt16_t
)0xDFFFË

	)

56 
	#CR1_WAKE_Mask
 ((
uöt16_t
)0xF7FFË

	)

58 
	#CR1_RWU_Së
 ((
uöt16_t
)0x0002Ë

	)

59 
	#CR1_RWU_Re£t
 ((
uöt16_t
)0xFFFDË

	)

60 
	#CR1_SBK_Së
 ((
uöt16_t
)0x0001Ë

	)

61 
	#CR1_CLEAR_Mask
 ((
uöt16_t
)0xE9F3Ë

	)

62 
	#CR2_Addªss_Mask
 ((
uöt16_t
)0xFFF0Ë

	)

64 
	#CR2_LINEN_Së
 ((
uöt16_t
)0x4000Ë

	)

65 
	#CR2_LINEN_Re£t
 ((
uöt16_t
)0xBFFFË

	)

67 
	#CR2_LBDL_Mask
 ((
uöt16_t
)0xFFDFË

	)

68 
	#CR2_STOP_CLEAR_Mask
 ((
uöt16_t
)0xCFFFË

	)

69 
	#CR2_CLOCK_CLEAR_Mask
 ((
uöt16_t
)0xF0FFË

	)

71 
	#CR3_SCEN_Së
 ((
uöt16_t
)0x0020Ë

	)

72 
	#CR3_SCEN_Re£t
 ((
uöt16_t
)0xFFDFË

	)

74 
	#CR3_NACK_Së
 ((
uöt16_t
)0x0010Ë

	)

75 
	#CR3_NACK_Re£t
 ((
uöt16_t
)0xFFEFË

	)

77 
	#CR3_HDSEL_Së
 ((
uöt16_t
)0x0008Ë

	)

78 
	#CR3_HDSEL_Re£t
 ((
uöt16_t
)0xFFF7Ë

	)

80 
	#CR3_IRLP_Mask
 ((
uöt16_t
)0xFFFBË

	)

81 
	#CR3_CLEAR_Mask
 ((
uöt16_t
)0xFCFFË

	)

83 
	#CR3_IREN_Së
 ((
uöt16_t
)0x0002Ë

	)

84 
	#CR3_IREN_Re£t
 ((
uöt16_t
)0xFFFDË

	)

85 
	#GTPR_LSB_Mask
 ((
uöt16_t
)0x00FFË

	)

86 
	#GTPR_MSB_Mask
 ((
uöt16_t
)0xFF00Ë

	)

87 
	#IT_Mask
 ((
uöt16_t
)0x001FË

	)

90 
	#CR1_OVER8_Së
 ((
u16
)0x8000Ë

	)

91 
	#CR1_OVER8_Re£t
 ((
u16
)0x7FFFË

	)

94 
	#CR3_ONEBITE_Së
 ((
u16
)0x0800Ë

	)

95 
	#CR3_ONEBITE_Re£t
 ((
u16
)0xF7FFË

	)

136 
	$USART_DeInô
(
USART_Ty≥Def
* 
USARTx
)

139 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

141 i‡(
USARTx
 =
USART1
)

143 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
ENABLE
);

144 
	`RCC_APB2PîùhRe£tCmd
(
RCC_APB2Pîùh_USART1
, 
DISABLE
);

146 i‡(
USARTx
 =
USART2
)

148 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
ENABLE
);

149 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART2
, 
DISABLE
);

151 i‡(
USARTx
 =
USART3
)

153 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
ENABLE
);

154 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_USART3
, 
DISABLE
);

156 i‡(
USARTx
 =
UART4
)

158 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
ENABLE
);

159 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART4
, 
DISABLE
);

163 i‡(
USARTx
 =
UART5
)

165 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
ENABLE
);

166 
	`RCC_APB1PîùhRe£tCmd
(
RCC_APB1Pîùh_UART5
, 
DISABLE
);

169 
	}
}

182 
	$USART_Inô
(
USART_Ty≥Def
* 
USARTx
, 
USART_InôTy≥Def
* 
USART_InôSåu˘
)

184 
uöt32_t
 
tm¥eg
 = 0x00, 
≠b˛ock
 = 0x00;

185 
uöt32_t
 
öãgîdividî
 = 0x00;

186 
uöt32_t
 
‰a˘i⁄Ædividî
 = 0x00;

187 
uöt32_t
 
ußπxba£
 = 0;

188 
RCC_ClocksTy≥Def
 
RCC_ClocksSètus
;

190 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

191 
	`as£π_∑øm
(
	`IS_USART_BAUDRATE
(
USART_InôSåu˘
->
USART_BaudR©e
));

192 
	`as£π_∑øm
(
	`IS_USART_WORD_LENGTH
(
USART_InôSåu˘
->
USART_W‹dLígth
));

193 
	`as£π_∑øm
(
	`IS_USART_STOPBITS
(
USART_InôSåu˘
->
USART_St›Bôs
));

194 
	`as£π_∑øm
(
	`IS_USART_PARITY
(
USART_InôSåu˘
->
USART_P¨ôy
));

195 
	`as£π_∑øm
(
	`IS_USART_MODE
(
USART_InôSåu˘
->
USART_Mode
));

196 
	`as£π_∑øm
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
));

198 i‡(
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 !
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
)

200 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

203 
ußπxba£
 = (
uöt32_t
)
USARTx
;

206 
tm¥eg
 = 
USARTx
->
CR2
;

208 
tm¥eg
 &
CR2_STOP_CLEAR_Mask
;

211 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_St›Bôs
;

214 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

217 
tm¥eg
 = 
USARTx
->
CR1
;

219 
tm¥eg
 &
CR1_CLEAR_Mask
;

224 
tm¥eg
 |(
uöt32_t
)
USART_InôSåu˘
->
USART_W‹dLígth
 | USART_InôSåu˘->
USART_P¨ôy
 |

225 
USART_InôSåu˘
->
USART_Mode
;

227 
USARTx
->
CR1
 = (
uöt16_t
)
tm¥eg
;

230 
tm¥eg
 = 
USARTx
->
CR3
;

232 
tm¥eg
 &
CR3_CLEAR_Mask
;

235 
tm¥eg
 |
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
;

237 
USARTx
->
CR3
 = (
uöt16_t
)
tm¥eg
;

241 
	`RCC_GëClocksFªq
(&
RCC_ClocksSètus
);

242 i‡(
ußπxba£
 =
USART1_BASE
)

244 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK2_Fªquícy
;

248 
≠b˛ock
 = 
RCC_ClocksSètus
.
PCLK1_Fªquícy
;

252 i‡((
USARTx
->
CR1
 & 
CR1_OVER8_Së
) != 0)

255 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (2 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

260 
öãgîdividî
 = ((25 * 
≠b˛ock
Ë/ (4 * (
USART_InôSåu˘
->
USART_BaudR©e
)));

262 
tm¥eg
 = (
öãgîdividî
 / 100) << 4;

265 
‰a˘i⁄Ædividî
 = 
öãgîdividî
 - (100 * (
tm¥eg
 >> 4));

268 i‡((
USARTx
->
CR1
 & 
CR1_OVER8_Së
) != 0)

270 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 8Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x07);

274 
tm¥eg
 |((((
‰a˘i⁄Ædividî
 * 16Ë+ 50Ë/ 100)Ë& ((
uöt8_t
)0x0F);

278 
USARTx
->
BRR
 = (
uöt16_t
)
tm¥eg
;

279 
	}
}

287 
	$USART_Såu˘Inô
(
USART_InôTy≥Def
* 
USART_InôSåu˘
)

290 
USART_InôSåu˘
->
USART_BaudR©e
 = 9600;

291 
USART_InôSåu˘
->
USART_W‹dLígth
 = 
USART_W‹dLígth_8b
;

292 
USART_InôSåu˘
->
USART_St›Bôs
 = 
USART_St›Bôs_1
;

293 
USART_InôSåu˘
->
USART_P¨ôy
 = 
USART_P¨ôy_No
 ;

294 
USART_InôSåu˘
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

295 
USART_InôSåu˘
->
USART_H¨dw¨eFlowC⁄åﬁ
 = 
USART_H¨dw¨eFlowC⁄åﬁ_N⁄e
;

296 
	}
}

308 
	$USART_ClockInô
(
USART_Ty≥Def
* 
USARTx
, 
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

310 
uöt32_t
 
tm¥eg
 = 0x00;

312 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

313 
	`as£π_∑øm
(
	`IS_USART_CLOCK
(
USART_ClockInôSåu˘
->
USART_Clock
));

314 
	`as£π_∑øm
(
	`IS_USART_CPOL
(
USART_ClockInôSåu˘
->
USART_CPOL
));

315 
	`as£π_∑øm
(
	`IS_USART_CPHA
(
USART_ClockInôSåu˘
->
USART_CPHA
));

316 
	`as£π_∑øm
(
	`IS_USART_LASTBIT
(
USART_ClockInôSåu˘
->
USART_La°Bô
));

319 
tm¥eg
 = 
USARTx
->
CR2
;

321 
tm¥eg
 &
CR2_CLOCK_CLEAR_Mask
;

327 
tm¥eg
 |(
uöt32_t
)
USART_ClockInôSåu˘
->
USART_Clock
 | USART_ClockInôSåu˘->
USART_CPOL
 |

328 
USART_ClockInôSåu˘
->
USART_CPHA
 | USART_ClockInôSåu˘->
USART_La°Bô
;

330 
USARTx
->
CR2
 = (
uöt16_t
)
tm¥eg
;

331 
	}
}

339 
	$USART_ClockSåu˘Inô
(
USART_ClockInôTy≥Def
* 
USART_ClockInôSåu˘
)

342 
USART_ClockInôSåu˘
->
USART_Clock
 = 
USART_Clock_DißbÀ
;

343 
USART_ClockInôSåu˘
->
USART_CPOL
 = 
USART_CPOL_Low
;

344 
USART_ClockInôSåu˘
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

345 
USART_ClockInôSåu˘
->
USART_La°Bô
 = 
USART_La°Bô_DißbÀ
;

346 
	}
}

357 
	$USART_Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

360 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

361 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

363 i‡(
NewSèã
 !
DISABLE
)

366 
USARTx
->
CR1
 |
CR1_UE_Së
;

371 
USARTx
->
CR1
 &
CR1_UE_Re£t
;

373 
	}
}

394 
	$USART_ITC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

396 
uöt32_t
 
ußπªg
 = 0x00, 
ôpos
 = 0x00, 
ômask
 = 0x00;

397 
uöt32_t
 
ußπxba£
 = 0x00;

399 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

400 
	`as£π_∑øm
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

401 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

403 i‡(
USART_IT
 =
USART_IT_CTS
)

405 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

408 
ußπxba£
 = (
uöt32_t
)
USARTx
;

411 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

414 
ôpos
 = 
USART_IT
 & 
IT_Mask
;

415 
ômask
 = (((
uöt32_t
)0x01Ë<< 
ôpos
);

417 i‡(
ußπªg
 == 0x01)

419 
ußπxba£
 += 0x0C;

421 i‡(
ußπªg
 == 0x02)

423 
ußπxba£
 += 0x10;

427 
ußπxba£
 += 0x14;

429 i‡(
NewSèã
 !
DISABLE
)

431 *(
__IO
 
uöt32_t
*)
ußπxba£
 |
ômask
;

435 *(
__IO
 
uöt32_t
*)
ußπxba£
 &~
ômask
;

437 
	}
}

454 
	$USART_DMACmd
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_DMAReq
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

457 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

458 
	`as£π_∑øm
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

459 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

460 i‡(
NewSèã
 !
DISABLE
)

464 
USARTx
->
CR3
 |
USART_DMAReq
;

470 
USARTx
->
CR3
 &(
uöt16_t
)~
USART_DMAReq
;

472 
	}
}

482 
	$USART_SëAddªss
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Addªss
)

485 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

486 
	`as£π_∑øm
(
	`IS_USART_ADDRESS
(
USART_Addªss
));

489 
USARTx
->
CR2
 &
CR2_Addªss_Mask
;

491 
USARTx
->
CR2
 |
USART_Addªss
;

492 
	}
}

505 
	$USART_WakeUpC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_WakeUp
)

508 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

509 
	`as£π_∑øm
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

511 
USARTx
->
CR1
 &
CR1_WAKE_Mask
;

512 
USARTx
->
CR1
 |
USART_WakeUp
;

513 
	}
}

524 
	$USART_Re˚ivîWakeUpCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

527 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

528 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

530 i‡(
NewSèã
 !
DISABLE
)

533 
USARTx
->
CR1
 |
CR1_RWU_Së
;

538 
USARTx
->
CR1
 &
CR1_RWU_Re£t
;

540 
	}
}

553 
	$USART_LINBªakDëe˘LígthC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_LINBªakDëe˘Lígth
)

556 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

557 
	`as£π_∑øm
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBªakDëe˘Lígth
));

559 
USARTx
->
CR2
 &
CR2_LBDL_Mask
;

560 
USARTx
->
CR2
 |
USART_LINBªakDëe˘Lígth
;

561 
	}
}

572 
	$USART_LINCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

575 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

576 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

578 i‡(
NewSèã
 !
DISABLE
)

581 
USARTx
->
CR2
 |
CR2_LINEN_Së
;

586 
USARTx
->
CR2
 &
CR2_LINEN_Re£t
;

588 
	}
}

598 
	$USART_SídD©a
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
D©a
)

601 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

602 
	`as£π_∑øm
(
	`IS_USART_DATA
(
D©a
));

605 
USARTx
->
DR
 = (
D©a
 & (
uöt16_t
)0x01FF);

606 
	}
}

615 
uöt16_t
 
	$USART_Re˚iveD©a
(
USART_Ty≥Def
* 
USARTx
)

618 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

621  (
uöt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

622 
	}
}

631 
	$USART_SídBªak
(
USART_Ty≥Def
* 
USARTx
)

634 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

637 
USARTx
->
CR1
 |
CR1_SBK_Së
;

638 
	}
}

647 
	$USART_SëGu¨dTime
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_Gu¨dTime
)

650 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

653 
USARTx
->
GTPR
 &
GTPR_LSB_Mask
;

655 
USARTx
->
GTPR
 |(
uöt16_t
)((uöt16_t)
USART_Gu¨dTime
 << 0x08);

656 
	}
}

667 
	$USART_SëPªsˇÀr
(
USART_Ty≥Def
* 
USARTx
, 
uöt8_t
 
USART_PªsˇÀr
)

670 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

673 
USARTx
->
GTPR
 &
GTPR_MSB_Mask
;

675 
USARTx
->
GTPR
 |
USART_PªsˇÀr
;

676 
	}
}

686 
	$USART_Sm¨tC¨dCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

689 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

690 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

691 i‡(
NewSèã
 !
DISABLE
)

694 
USARTx
->
CR3
 |
CR3_SCEN_Së
;

699 
USARTx
->
CR3
 &
CR3_SCEN_Re£t
;

701 
	}
}

711 
	$USART_Sm¨tC¨dNACKCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

714 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

715 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

716 i‡(
NewSèã
 !
DISABLE
)

719 
USARTx
->
CR3
 |
CR3_NACK_Së
;

724 
USARTx
->
CR3
 &
CR3_NACK_Re£t
;

726 
	}
}

737 
	$USART_HÆfDu∂exCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

740 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

741 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

743 i‡(
NewSèã
 !
DISABLE
)

746 
USARTx
->
CR3
 |
CR3_HDSEL_Së
;

751 
USARTx
->
CR3
 &
CR3_HDSEL_Re£t
;

753 
	}
}

768 
	$USART_OvîSam∂ög8Cmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

771 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

772 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

774 i‡(
NewSèã
 !
DISABLE
)

777 
USARTx
->
CR1
 |
CR1_OVER8_Së
;

782 
USARTx
->
CR1
 &
CR1_OVER8_Re£t
;

784 
	}
}

795 
	$USART_O√BôMëhodCmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

798 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

799 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

801 i‡(
NewSèã
 !
DISABLE
)

804 
USARTx
->
CR3
 |
CR3_ONEBITE_Së
;

809 
USARTx
->
CR3
 &
CR3_ONEBITE_Re£t
;

811 
	}
}

824 
	$USART_IrDAC⁄fig
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IrDAMode
)

827 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

828 
	`as£π_∑øm
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

830 
USARTx
->
CR3
 &
CR3_IRLP_Mask
;

831 
USARTx
->
CR3
 |
USART_IrDAMode
;

832 
	}
}

843 
	$USART_IrDACmd
(
USART_Ty≥Def
* 
USARTx
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

846 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

847 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

849 i‡(
NewSèã
 !
DISABLE
)

852 
USARTx
->
CR3
 |
CR3_IREN_Së
;

857 
USARTx
->
CR3
 &
CR3_IREN_Re£t
;

859 
	}
}

880 
FœgSètus
 
	$USART_GëFœgSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

882 
FœgSètus
 
bô°©us
 = 
RESET
;

884 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

885 
	`as£π_∑øm
(
	`IS_USART_FLAG
(
USART_FLAG
));

887 i‡(
USART_FLAG
 =
USART_FLAG_CTS
)

889 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

892 i‡((
USARTx
->
SR
 & 
USART_FLAG
Ë!(
uöt16_t
)
RESET
)

894 
bô°©us
 = 
SET
;

898 
bô°©us
 = 
RESET
;

900  
bô°©us
;

901 
	}
}

929 
	$USART_CÀ¨Fœg
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_FLAG
)

932 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

933 
	`as£π_∑øm
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

935 i‡((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

937 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

940 
USARTx
->
SR
 = (
uöt16_t
)~
USART_FLAG
;

941 
	}
}

963 
ITSètus
 
	$USART_GëITSètus
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

965 
uöt32_t
 
bôpos
 = 0x00, 
ômask
 = 0x00, 
ußπªg
 = 0x00;

966 
ITSètus
 
bô°©us
 = 
RESET
;

968 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

969 
	`as£π_∑øm
(
	`IS_USART_GET_IT
(
USART_IT
));

971 i‡(
USART_IT
 =
USART_IT_CTS
)

973 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

977 
ußπªg
 = (((
uöt8_t
)
USART_IT
) >> 0x05);

979 
ômask
 = 
USART_IT
 & 
IT_Mask
;

980 
ômask
 = (
uöt32_t
)0x01 << itmask;

982 i‡(
ußπªg
 == 0x01)

984 
ômask
 &
USARTx
->
CR1
;

986 i‡(
ußπªg
 == 0x02)

988 
ômask
 &
USARTx
->
CR2
;

992 
ômask
 &
USARTx
->
CR3
;

995 
bôpos
 = 
USART_IT
 >> 0x08;

996 
bôpos
 = (
uöt32_t
)0x01 << bitpos;

997 
bôpos
 &
USARTx
->
SR
;

998 i‡((
ômask
 !(
uöt16_t
)
RESET
)&&(
bôpos
 != (uint16_t)RESET))

1000 
bô°©us
 = 
SET
;

1004 
bô°©us
 = 
RESET
;

1007  
bô°©us
;

1008 
	}
}

1037 
	$USART_CÀ¨ITPídögBô
(
USART_Ty≥Def
* 
USARTx
, 
uöt16_t
 
USART_IT
)

1039 
uöt16_t
 
bôpos
 = 0x00, 
ômask
 = 0x00;

1041 
	`as£π_∑øm
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1042 
	`as£π_∑øm
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1044 i‡(
USART_IT
 =
USART_IT_CTS
)

1046 
	`as£π_∑øm
(
	`IS_USART_123_PERIPH
(
USARTx
));

1049 
bôpos
 = 
USART_IT
 >> 0x08;

1050 
ômask
 = ((
uöt16_t
)0x01 << (uöt16_t)
bôpos
);

1051 
USARTx
->
SR
 = (
uöt16_t
)~
ômask
;

1052 
	}
}

	@
1
.
0
78
6406
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\FlashAdres.txt
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\SoftTimer.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\hw_config.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\main.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\stm32_it.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_desc.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_endp.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_istr.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_prop.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Src\usb_pwr.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\Svd\STM32F103xx.svd
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_core.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_def.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_init.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_int.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_lib.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_mem.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_regs.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_sil.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\inc\usb_type.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_core.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_init.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_int.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_mem.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_regs.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\USB-FS\src\usb_sil.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis\core_cm3.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis\core_cmFunc.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis\core_cmInstr.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\startup\startup_stm32f10x_hd.S
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\startup\startup_stm32f10x_md.S
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\stm32f10x.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\stm32f10x_conf.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\system_stm32f10x.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\cmsis_boot\system_stm32f10x.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\gcc_arm.ld
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\SoftTimer.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\hw_config.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\platform_config.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\stm32_it.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_conf.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_desc.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_istr.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_prop.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\inc\usb_pwr.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\readme.txt
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\misc.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_adc.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_bkp.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_can.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_cec.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_crc.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_dac.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_dbgmcu.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_dma.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_exti.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_flash.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_fsmc.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_gpio.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_i2c.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_iwdg.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_pwr.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_rcc.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_rtc.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_sdio.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_spi.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_tim.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_usart.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\inc\stm32f10x_wwdg.h
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\misc.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_can.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_exti.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_flash.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_gpio.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_pwr.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_rcc.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_tim.c
E:\Projekts\SimpleCAN\SOFT\MC\Debug\HID_STM32_Configurator\stm_lib\src\stm32f10x_usart.c
