<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.21.13:10:10"
 outputDirectory="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB027R24C2E2VR2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock_bridge_csr_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="clock_bridge_csr_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="clock_bridge_dsp_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="clock_bridge_dsp_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="clock_bridge_ecpri_rx_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="clock_bridge_ecpri_rx_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="clock_bridge_ecpri_tx_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="clock_bridge_ecpri_tx_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="clock_bridge_eth_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="clock_bridge_eth_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="h2f_bridge_s0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8388608" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock_bridge_csr_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="h2f_bridge_s0_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="h2f_bridge_s0_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="h2f_bridge_s0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="h2f_bridge_s0_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="h2f_bridge_s0_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="h2f_bridge_s0_address"
       direction="input"
       role="address"
       width="23" />
   <port name="h2f_bridge_s0_write" direction="input" role="write" width="1" />
   <port name="h2f_bridge_s0_read" direction="input" role="read" width="1" />
   <port
       name="h2f_bridge_s0_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="h2f_bridge_s0_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="h2f_lw_bridge_s0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="1048576" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock_bridge_csr_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="h2f_lw_bridge_s0_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="h2f_lw_bridge_s0_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="h2f_lw_bridge_s0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="h2f_lw_bridge_s0_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="h2f_lw_bridge_s0_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="h2f_lw_bridge_s0_address"
       direction="input"
       role="address"
       width="20" />
   <port
       name="h2f_lw_bridge_s0_write"
       direction="input"
       role="write"
       width="1" />
   <port name="h2f_lw_bridge_s0_read" direction="input" role="read" width="1" />
   <port
       name="h2f_lw_bridge_s0_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="h2f_lw_bridge_s0_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="csr_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="clock_bridge_csr_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="csr_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="dsp_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="clock_bridge_dsp_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="dsp_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="eth_in_reset" kind="reset" start="0">
   <property name="associatedClock" value="clock_bridge_eth_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="eth_in_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="rst_ecpri_n" kind="reset" start="0">
   <property name="associatedClock" value="clock_bridge_ecpri_tx_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="rst_ecpri_n_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="radio_config_status_dup2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="radio_config_status_dup2_radio_config_status"
       direction="output"
       role="radio_config_status"
       width="56" />
  </interface>
  <interface name="rst_soft_n_dup4" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rst_soft_n_dup4_rst_soft_n"
       direction="output"
       role="rst_soft_n"
       width="1" />
  </interface>
  <interface name="interface_sel" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="interface_sel_data" direction="input" role="data" width="32" />
  </interface>
  <interface name="ddc_avst_sink" kind="conduit" start="0">
   <property name="associatedClock" value="clock_bridge_dsp_in_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ddc_avst_sink_avst_sink_valid"
       direction="input"
       role="avst_sink_valid"
       width="1" />
   <port
       name="ddc_avst_sink_avst_sink_channel"
       direction="input"
       role="avst_sink_channel"
       width="8" />
   <port
       name="ddc_avst_sink_avst_sink_data_l1"
       direction="input"
       role="avst_sink_data_l1"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l2"
       direction="input"
       role="avst_sink_data_l2"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l3"
       direction="input"
       role="avst_sink_data_l3"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l4"
       direction="input"
       role="avst_sink_data_l4"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l5"
       direction="input"
       role="avst_sink_data_l5"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l6"
       direction="input"
       role="avst_sink_data_l6"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l7"
       direction="input"
       role="avst_sink_data_l7"
       width="32" />
   <port
       name="ddc_avst_sink_avst_sink_data_l8"
       direction="input"
       role="avst_sink_data_l8"
       width="32" />
  </interface>
  <interface name="duc_avst_source" kind="conduit" start="0">
   <property name="associatedClock" value="clock_bridge_dsp_in_clk" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="duc_avst_source_duc_avst_source_valid"
       direction="output"
       role="duc_avst_source_valid"
       width="1" />
   <port
       name="duc_avst_source_duc_avst_source_data0"
       direction="output"
       role="duc_avst_source_data0"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data1"
       direction="output"
       role="duc_avst_source_data1"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data2"
       direction="output"
       role="duc_avst_source_data2"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data3"
       direction="output"
       role="duc_avst_source_data3"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data4"
       direction="output"
       role="duc_avst_source_data4"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data5"
       direction="output"
       role="duc_avst_source_data5"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data6"
       direction="output"
       role="duc_avst_source_data6"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_data7"
       direction="output"
       role="duc_avst_source_data7"
       width="32" />
   <port
       name="duc_avst_source_duc_avst_source_channel"
       direction="output"
       role="duc_avst_source_channel"
       width="8" />
  </interface>
  <interface name="dxc_ss_top_0_rfp_pulse" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="dxc_ss_top_0_rfp_pulse_data"
       direction="input"
       role="data"
       width="1" />
  </interface>
  <interface name="dxc_avst_selctd_cap_intf" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clock_bridge_dsp_in_clk" />
   <property name="associatedReset" value="dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="dxc_avst_selctd_cap_intf_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="dxc_avst_selctd_cap_intf_data"
       direction="output"
       role="data"
       width="32" />
   <port
       name="dxc_avst_selctd_cap_intf_channel"
       direction="output"
       role="channel"
       width="3" />
  </interface>
  <interface name="avst_axist_bridge_0_avst_tx_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="clock_bridge_ecpri_tx_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="prSafe" value="false" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_skip_crc"
       direction="input"
       role="i_av_st_tx_skip_crc"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_valid"
       direction="input"
       role="i_av_st_tx_ptp_ts_valid"
       width="2" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_ets"
       direction="input"
       role="i_av_st_tx_ptp_ins_ets"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ins_cf"
       direction="input"
       role="i_av_st_tx_ptp_ins_cf"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_tx_its"
       direction="input"
       role="i_av_st_tx_ptp_tx_its"
       width="96" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_p2p_idx"
       direction="input"
       role="i_av_st_tx_ptp_asym_p2p_idx"
       width="7" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym_sign"
       direction="input"
       role="i_av_st_tx_ptp_asym_sign"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_asym"
       direction="input"
       role="i_av_st_tx_ptp_asym"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_p2p"
       direction="input"
       role="i_av_st_tx_ptp_p2p"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_format"
       direction="input"
       role="i_av_st_tx_ptp_ts_format"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_update_eb"
       direction="input"
       role="i_av_st_tx_ptp_update_eb"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_zero_csum"
       direction="input"
       role="i_av_st_tx_ptp_zero_csum"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_eb_offset"
       direction="input"
       role="i_av_st_tx_ptp_eb_offset"
       width="16" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_csum_offset"
       direction="input"
       role="i_av_st_tx_ptp_csum_offset"
       width="16" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_cf_offset"
       direction="input"
       role="i_av_st_tx_ptp_cf_offset"
       width="16" />
   <port
       name="avst_axist_bridge_0_avst_tx_ptp_i_av_st_tx_ptp_ts_offset"
       direction="input"
       role="i_av_st_tx_ptp_ts_offset"
       width="16" />
  </interface>
  <interface name="avst_axist_bridge_0_axit_tx_if" kind="axi4stream" start="1">
   <property name="associatedClock" value="clock_bridge_ecpri_tx_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tready"
       direction="input"
       role="tready"
       width="1" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tvalid"
       direction="output"
       role="tvalid"
       width="1" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tdata"
       direction="output"
       role="tdata"
       width="64" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tlast"
       direction="output"
       role="tlast"
       width="1" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tkeep"
       direction="output"
       role="tkeep"
       width="8" />
   <port
       name="avst_axist_bridge_0_axit_tx_if_tuser"
       direction="output"
       role="tuser"
       width="2" />
  </interface>
  <interface name="avst_axist_bridge_0_axist_tx_user" kind="conduit" start="0">
   <property name="associatedClock" value="clock_bridge_ecpri_tx_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="prSafe" value="false" />
   <port
       name="avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp"
       direction="output"
       role="o_axi_st_tx_tuser_ptp"
       width="94" />
   <port
       name="avst_axist_bridge_0_axist_tx_user_o_axi_st_tx_tuser_ptp_extended"
       direction="output"
       role="o_axi_st_tx_tuser_ptp_extended"
       width="328" />
  </interface>
  <interface name="avst_axist_bridge_0_avst_rx_ptp" kind="conduit" start="0">
   <property name="associatedClock" value="clock_bridge_ecpri_rx_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="prSafe" value="false" />
   <port
       name="avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_data"
       direction="output"
       role="o_av_st_rxstatus_data"
       width="40" />
   <port
       name="avst_axist_bridge_0_avst_rx_ptp_o_av_st_rxstatus_valid"
       direction="output"
       role="o_av_st_rxstatus_valid"
       width="1" />
   <port
       name="avst_axist_bridge_0_avst_rx_ptp_o_av_st_ptp_rx_its"
       direction="output"
       role="o_av_st_ptp_rx_its"
       width="96" />
  </interface>
  <interface name="avst_axist_bridge_0_axist_rx_if" kind="axi4stream" start="0">
   <property name="associatedClock" value="clock_bridge_ecpri_rx_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <port
       name="avst_axist_bridge_0_axist_rx_if_tvalid"
       direction="input"
       role="tvalid"
       width="1" />
   <port
       name="avst_axist_bridge_0_axist_rx_if_tdata"
       direction="input"
       role="tdata"
       width="64" />
   <port
       name="avst_axist_bridge_0_axist_rx_if_tlast"
       direction="input"
       role="tlast"
       width="1" />
   <port
       name="avst_axist_bridge_0_axist_rx_if_tkeep"
       direction="input"
       role="tkeep"
       width="8" />
   <port
       name="avst_axist_bridge_0_axist_rx_if_tuser"
       direction="input"
       role="tuser"
       width="7" />
  </interface>
  <interface name="avst_axist_bridge_0_axist_rx_user" kind="conduit" start="0">
   <property name="associatedClock" value="clock_bridge_ecpri_rx_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="prSafe" value="false" />
   <port
       name="avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts"
       direction="input"
       role="i_axi_st_rx_tuser_sts"
       width="5" />
   <port
       name="avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_tuser_sts_extended"
       direction="input"
       role="i_axi_st_rx_tuser_sts_extended"
       width="32" />
   <port
       name="avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tdata"
       direction="input"
       role="i_axi_st_rx_ingrts0_tdata"
       width="96" />
   <port
       name="avst_axist_bridge_0_axist_rx_user_i_axi_st_rx_ingrts0_tvalid"
       direction="input"
       role="i_axi_st_rx_ingrts0_tvalid"
       width="1" />
  </interface>
  <interface name="ecpri_ext_sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clock_bridge_ecpri_rx_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="ecpri_ext_sink_valid" direction="input" role="valid" width="1" />
   <port name="ecpri_ext_sink_data" direction="input" role="data" width="64" />
   <port
       name="ecpri_ext_sink_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="ecpri_ext_sink_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="ecpri_ext_sink_empty" direction="input" role="empty" width="3" />
   <port name="ecpri_ext_sink_error" direction="input" role="error" width="1" />
   <port name="ecpri_ext_sink_ready" direction="output" role="ready" width="1" />
  </interface>
  <interface name="ecpri_ext_source" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clock_bridge_ecpri_tx_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="ecpri_ext_source_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="ecpri_ext_source_data"
       direction="output"
       role="data"
       width="64" />
   <port
       name="ecpri_ext_source_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="ecpri_ext_source_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port
       name="ecpri_ext_source_empty"
       direction="output"
       role="empty"
       width="3" />
   <port
       name="ecpri_ext_source_error"
       direction="output"
       role="error"
       width="6" />
  </interface>
  <interface name="ptp_tod_concat_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ptp_tod_concat_out_o_mac_ptp_fp"
       direction="output"
       role="o_mac_ptp_fp"
       width="22" />
   <port
       name="ptp_tod_concat_out_o_mac_ptp_ts_req"
       direction="output"
       role="o_mac_ptp_ts_req"
       width="1" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_tx_ets_valid"
       direction="input"
       role="i_mac_ptp_tx_ets_valid"
       width="1" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_tx_ets"
       direction="input"
       role="i_mac_ptp_tx_ets"
       width="96" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_tx_ets_fp"
       direction="input"
       role="i_mac_ptp_tx_ets_fp"
       width="22" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_rx_its_valid"
       direction="input"
       role="i_mac_ptp_rx_its_valid"
       width="1" />
   <port
       name="ptp_tod_concat_out_i_mac_ptp_rx_its"
       direction="input"
       role="i_mac_ptp_rx_its"
       width="96" />
   <port
       name="ptp_tod_concat_out_i_ext_ptp_fp"
       direction="input"
       role="i_ext_ptp_fp"
       width="20" />
   <port
       name="ptp_tod_concat_out_i_ext_ptp_ts_req"
       direction="input"
       role="i_ext_ptp_ts_req"
       width="1" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_tx_ets_valid"
       direction="output"
       role="o_ext_ptp_tx_ets_valid"
       width="1" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_tx_ets"
       direction="output"
       role="o_ext_ptp_tx_ets"
       width="96" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_tx_ets_fp"
       direction="output"
       role="o_ext_ptp_tx_ets_fp"
       width="20" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_rx_its"
       direction="output"
       role="o_ext_ptp_rx_its"
       width="96" />
   <port
       name="ptp_tod_concat_out_o_ext_ptp_rx_its_valid"
       direction="output"
       role="o_ext_ptp_rx_its_valid"
       width="1" />
  </interface>
  <interface name="rx_pcs_ready" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="rx_pcs_ready_rx_pcs_ready"
       direction="input"
       role="rx_pcs_ready"
       width="1" />
  </interface>
  <interface name="tx_lanes_stable" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="tx_lanes_stable_tx_lanes_stable"
       direction="input"
       role="tx_lanes_stable"
       width="1" />
  </interface>
  <interface name="ecpri_oran_top_0_oran_tx_tod_96b_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ecpri_oran_top_0_oran_tx_tod_96b_data_tdata"
       direction="input"
       role="tdata"
       width="96" />
   <port
       name="ecpri_oran_top_0_oran_tx_tod_96b_data_tvalid"
       direction="input"
       role="tvalid"
       width="1" />
  </interface>
  <interface name="ecpri_oran_top_0_oran_rx_tod_96b_data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="ecpri_oran_top_0_oran_rx_tod_96b_data_tdata"
       direction="input"
       role="tdata"
       width="96" />
   <port
       name="ecpri_oran_top_0_oran_rx_tod_96b_data_tvalid"
       direction="input"
       role="tvalid"
       width="1" />
  </interface>
  <interface name="xran_timestamp_tod_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="xran_timestamp_tod_in_data"
       direction="input"
       role="data"
       width="96" />
  </interface>
  <interface name="timeout_cntr_intr_uplane" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="timeout_cntr_intr_uplane_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="timeout_cntr_intr_cplane" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="timeout_cntr_intr_cplane_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="fifo_full_intr" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="fifo_full_intr_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="pwr_mtr_h2f_bridge_s0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="131072" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clock_bridge_csr_in_clk" />
   <property name="associatedReset" value="csr_in_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <property name="dfhFeatureGuid" value="0" />
   <property name="dfhGroupId" value="0" />
   <property name="dfhParameterId" value="" />
   <property name="dfhParameterName" value="" />
   <property name="dfhParameterVersion" value="" />
   <property name="dfhParameterData" value="" />
   <property name="dfhParameterDataLength" value="" />
   <property name="dfhFeatureMajorVersion" value="0" />
   <property name="dfhFeatureMinorVersion" value="0" />
   <property name="dfhFeatureId" value="35" />
   <property name="dfhFeatureType" value="3" />
   <port
       name="pwr_mtr_h2f_bridge_s0_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="pwr_mtr_h2f_bridge_s0_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="pwr_mtr_h2f_bridge_s0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="pwr_mtr_h2f_bridge_s0_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="pwr_mtr_h2f_bridge_s0_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="pwr_mtr_h2f_bridge_s0_address"
       direction="input"
       role="address"
       width="17" />
   <port
       name="pwr_mtr_h2f_bridge_s0_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="pwr_mtr_h2f_bridge_s0_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="pwr_mtr_h2f_bridge_s0_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="pwr_mtr_h2f_bridge_s0_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="lphy_ss_top_0_pb_avst_sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clock_bridge_dsp_in_clk" />
   <property name="associatedReset" value="dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="lphy_ss_top_0_pb_avst_sink_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="lphy_ss_top_0_pb_avst_sink_data"
       direction="input"
       role="data"
       width="64" />
   <port
       name="lphy_ss_top_0_pb_avst_sink_ready"
       direction="output"
       role="ready"
       width="1" />
  </interface>
  <interface name="lphy_avst_selctd_cap_intf" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clock_bridge_dsp_in_clk" />
   <property name="associatedReset" value="dsp_in_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="lphy_avst_selctd_cap_intf_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="lphy_avst_selctd_cap_intf_data"
       direction="output"
       role="data"
       width="32" />
   <port
       name="lphy_avst_selctd_cap_intf_channel"
       direction="output"
       role="channel"
       width="3" />
  </interface>
  <interface
     name="lphy_ss_top_0_frame_status_counter_reset"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="lphy_ss_top_0_frame_status_counter_reset_data"
       direction="input"
       role="data"
       width="1" />
  </interface>
  <interface
     name="lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l1"
     kind="interrupt"
     start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l1_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface
     name="lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l2"
     kind="interrupt"
     start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="lphy_ss_top_0_lphy_ss_top_pwr_mtr_ifft_hist_done_intr_l2_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface
     name="lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l1"
     kind="interrupt"
     start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l1_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface
     name="lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l2"
     kind="interrupt"
     start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="lphy_ss_top_0_lphy_ss_top_pwr_mtr_fft_hist_done_intr_l2_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface
     name="lphy_ss_top_0_lphy_ss_top_duc_ddc_lpbk_en"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="lphy_ss_top_0_lphy_ss_top_duc_ddc_lpbk_en_data"
       direction="output"
       role="data"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="phipps_peak" version="1.0" name="phipps_peak">
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_ETH_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_RX_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_DSP_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_CSR_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_BRIDGE_ECPRI_TX_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/synth/phipps_peak.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/synth/phipps_peak.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ecpri_oran_top.qsys" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/lphy_ss_top.qsys" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_csr"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_dsp"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_ecpri_rx"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_ecpri_tx"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_eth"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_h2f_bridge"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_h2f_lw_bridge"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_reset_bridge_csr"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_reset_bridge_dsp"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_reset_bridge_eth"</message>
   <message level="Info" culprit="phipps_peak">"Generating: rst_bridge_ecpri"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_signal_replicator_0"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_mm_interconnect_1920_vtiyxgy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_rgfeqxi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_wmekdwi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_e4hkmiy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_5xyj72q"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_b6avyny"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_mm_interconnect_1920_tz5bhqi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_jcj72dy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_4kcw2ra"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_orooxxa"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_1921_ggluely"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_54oeqsi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_cdmpy6i"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_qdvqwaa"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_afnh3sy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_width_adapter_1940_i2frn3q"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_width_adapter_1940_3dl3oli"</message>
   <message level="Info" culprit="phipps_peak">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="dxc_ss_top" version="1.0" name="dxc_ss_top">
  <parameter name="AUTO_CSR_IN_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CSR_IN_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_DSP_IN_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_DSP_IN_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CSR_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DSP_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_UNIQUE_ID" value="phipps_peak_dxc_ss_top_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/dxc_ss_top.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="dxc_ss_top_0" />
  <messages/>
 </entity>
 <entity kind="ecpri_oran_top" version="1.0" name="ecpri_oran_top">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_ECPRI_TX_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_ECPRI_RX_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DSP_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_ETH_XRAN_DL_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="phipps_peak_ecpri_oran_top_0" />
  <parameter name="AUTO_ETH_XRAN_DL_IN_CLK_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_ETH_XRAN_DL_IN_CLK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CSR_IN_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CSR_IN_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_DSP_IN_CLK_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_DSP_IN_CLK_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CSR_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_ECPRI_RX_IN_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="AUTO_ETH_XRAN_UL_IN_CLK_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_ECPRI_RX_IN_CLK_RESET_DOMAIN" value="3" />
  <parameter name="AUTO_ETH_XRAN_UL_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_ECPRI_TX_IN_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_ECPRI_TX_IN_CLK_RESET_DOMAIN" value="4" />
  <parameter name="AUTO_ETH_XRAN_UL_IN_CLK_CLOCK_DOMAIN" value="5" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/ecpri_oran_top.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="ecpri_oran_top_0" />
  <messages/>
 </entity>
 <entity kind="lphy_ss_top" version="1.0" name="lphy_ss_top">
  <parameter name="AUTO_CLK_XRAN_DL_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_CLK_XRAN_DL_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_CLK_XRAN_UL_CLOCK_DOMAIN" value="5" />
  <parameter name="AUTO_CLK_DSP_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_CLK_XRAN_UL_RESET_DOMAIN" value="5" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_CLK_XRAN_UL_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_XRAN_DL_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="phipps_peak_lphy_ss_top_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_CLK_CSR_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CSR_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CSR_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_CLK_DSP_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_DSP_RESET_DOMAIN" value="2" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/lphy_ss_top.qsys" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="lphy_ss_top_0" />
  <messages/>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_clock_bridge_csr">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_clock_bridge_csr.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_csr&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_clock_bridge_csr" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="clock_bridge_csr" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_csr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_clock_bridge_dsp">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;50000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="50000000" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_clock_bridge_dsp.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_dsp&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_clock_bridge_dsp" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="clock_bridge_dsp" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_dsp"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_clock_bridge_ecpri_rx">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_clock_bridge_ecpri_rx.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_rx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_clock_bridge_ecpri_rx" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="clock_bridge_ecpri_rx" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_ecpri_rx"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_clock_bridge_ecpri_tx">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_clock_bridge_ecpri_tx.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_ecpri_tx&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_clock_bridge_ecpri_tx" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="clock_bridge_ecpri_tx" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_ecpri_tx"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_clock_bridge_eth">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_clock_bridge_eth.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_clock_bridge_eth&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_clock_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_clock_bridge_eth" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="clock_bridge_eth" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_clock_bridge_eth"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_h2f_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="23" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;23&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;8388608&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;h2f_bridge.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;23&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;23&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;8388608&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;h2f_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;23&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.1.0&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;23&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/phipps_peak/phipps_peak_h2f_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;23&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;S0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;M0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_h2f_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_h2f_bridge" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="h2f_bridge" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_h2f_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_h2f_lw_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="20" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;1048576&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;value&gt;h2f_lw_bridge.m0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhGroupId&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterId&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterName&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterData&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureId&lt;/key&gt;
                        &lt;value&gt;35&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dfhFeatureType&lt;/key&gt;
                        &lt;value&gt;3&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;m0_debugaccess&lt;/name&gt;
                    &lt;role&gt;debugaccess&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;1048576&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;h2f_lw_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureGuid&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhGroupId&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterId&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterName&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterVersion&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterData&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhParameterDataLength&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMajorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureMinorVersion&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureId&lt;/key&gt;
                            &lt;value&gt;35&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dfhFeatureType&lt;/key&gt;
                            &lt;value&gt;3&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;20.1.0&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Pipeline Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;20&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_h2f_lw_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge data width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;DATA_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Symbol (byte) width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;HDL_ADDR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;20&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Bridge burstcount width&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BURSTCOUNT_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_COMMAND&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;When enabled, the command (or response) networks are pipelined, potentially increasing the frequency at the expense of increase logic and latency.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;PIPELINE_RESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means allows asynchronous resets, 1 means internal reset synchronization &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYNC_RESET&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;0 means writeresponsvalid is disabled, 1 means writeresponsevalid is enabled &lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;S0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;M0_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_h2f_lw_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_h2f_lw_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_h2f_lw_bridge" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="h2f_lw_bridge" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_h2f_lw_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_reset_bridge_csr">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_reset_bridge_csr.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_reset_bridge_csr&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_csr&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_reset_bridge_csr" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="reset_bridge_csr" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_reset_bridge_csr"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_reset_bridge_dsp">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_reset_bridge_dsp.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_reset_bridge_dsp&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_dsp&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_reset_bridge_dsp" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="reset_bridge_dsp" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_reset_bridge_dsp"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_reset_bridge_eth">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_reset_bridge_eth.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_reset_bridge_eth&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_reset_bridge_eth&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_reset_bridge_eth" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="reset_bridge_eth" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_reset_bridge_eth"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="rst_bridge_ecpri">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter name="logicalView" value="ip/phipps_peak/rst_bridge_ecpri.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;rst_bridge_ecpri&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;rst_bridge_ecpri&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;rst_bridge_ecpri&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="rst_bridge_ecpri" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="rst_bridge_ecpri" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: rst_bridge_ecpri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="phipps_peak_signal_replicator_0">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;radio_config_status&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;radio_config_status&lt;/name&gt;
                    &lt;role&gt;radio_config_status&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;56&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;short_long_prach_sel&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;short_long_prach_sel&lt;/name&gt;
                    &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1_dup1&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2_dup1&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;radio_config_status_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;radio_config_status_dup1&lt;/name&gt;
                    &lt;role&gt;radio_config_status&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;56&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;short_long_prach_sel_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;short_long_prach_sel_dup1&lt;/name&gt;
                    &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n_dup1&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1_dup2&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2_dup2&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;radio_config_status_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;radio_config_status_dup2&lt;/name&gt;
                    &lt;role&gt;radio_config_status&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;56&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;short_long_prach_sel_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;short_long_prach_sel_dup2&lt;/name&gt;
                    &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n_dup2&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc1_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc1_dup3&lt;/name&gt;
                    &lt;role&gt;bw_config_cc1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;bw_config_cc2_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;bw_config_cc2_dup3&lt;/name&gt;
                    &lt;role&gt;bw_config_cc2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;radio_config_status_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;radio_config_status_dup3&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;56&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;short_long_prach_sel_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;short_long_prach_sel_dup3&lt;/name&gt;
                    &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n_dup3&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n_dup3&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;rst_soft_n_dup4&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;rst_soft_n_dup4&lt;/name&gt;
                    &lt;role&gt;rst_soft_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interface_sel&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;interface_sel&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interface_sel_dup1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;interface_sel_dup1&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;interface_sel_dup2&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;interface_sel_dup2&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter name="bspCpu" value="false" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;radio_config_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;radio_config_status&lt;/name&gt;
                        &lt;role&gt;radio_config_status&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;56&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;short_long_prach_sel&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;short_long_prach_sel&lt;/name&gt;
                        &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1_dup1&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2_dup1&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;radio_config_status_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;radio_config_status_dup1&lt;/name&gt;
                        &lt;role&gt;radio_config_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;56&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;short_long_prach_sel_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;short_long_prach_sel_dup1&lt;/name&gt;
                        &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n_dup1&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1_dup2&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2_dup2&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;radio_config_status_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;radio_config_status_dup2&lt;/name&gt;
                        &lt;role&gt;radio_config_status&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;56&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;short_long_prach_sel_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;short_long_prach_sel_dup2&lt;/name&gt;
                        &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n_dup2&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc1_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc1_dup3&lt;/name&gt;
                        &lt;role&gt;bw_config_cc1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;bw_config_cc2_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;bw_config_cc2_dup3&lt;/name&gt;
                        &lt;role&gt;bw_config_cc2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;radio_config_status_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;radio_config_status_dup3&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;56&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;short_long_prach_sel_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;short_long_prach_sel_dup3&lt;/name&gt;
                        &lt;role&gt;short_long_prach_sel&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n_dup3&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n_dup3&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;rst_soft_n_dup4&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;rst_soft_n_dup4&lt;/name&gt;
                        &lt;role&gt;rst_soft_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interface_sel&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;interface_sel&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interface_sel_dup1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;interface_sel_dup1&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;interface_sel_dup2&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;interface_sel_dup2&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;signal_replicator&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;signal_replicator&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="cpuInfo" value="" />
  <parameter
     name="logicalView"
     value="ip/phipps_peak/phipps_peak_signal_replicator_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;phipps_peak_signal_replicator_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;phipps_peak_signal_replicator_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;phipps_peak_signal_replicator_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="liveModuleName" value="phipps_peak_signal_replicator_0" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="signal_replicator_0" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_signal_replicator_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="phipps_peak_altera_mm_interconnect_1920_vtiyxgy">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {h2f_lw_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESS_W} {20};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_translator} {SYNC_RESET} {1};add_instance {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_translator} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_W} {14};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESS_W} {20};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_translator} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_WUNIQUE} {100};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DOMAIN_H} {99};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DOMAIN_L} {98};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SNOOP_H} {97};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SNOOP_L} {94};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BARRIER_H} {93};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BARRIER_L} {92};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_QOS_H} {74};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_QOS_L} {74};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {72};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {72};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {71};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {71};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_CACHE_H} {86};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_CACHE_L} {83};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_THREAD_ID_H} {79};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_THREAD_ID_L} {79};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {61};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_POISON_H} {101};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_POISON_L} {101};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATACHK_H} {102};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_DATACHK_L} {102};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDRCHK_H} {105};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_ADDRCHK_L} {104};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SAI_H} {106};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SAI_L} {106};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_EOP_OOO} {107};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_SOP_OOO} {108};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_USER_DATA_H} {103};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {PKT_USER_DATA_L} {103};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ST_DATA_W} {116};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000a0000&quot;
   end=&quot;0x000000000000c0000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x00000000000084000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ID} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {h2f_lw_bridge_m0_agent} {ROLE_BASED_USER} {0};add_instance {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_H} {101};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_L} {101};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_H} {102};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_L} {102};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_H} {106};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_L} {106};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_H} {105};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_L} {104};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_EOP_OOO} {107};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SOP_OOO} {108};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_H} {103};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_L} {103};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ID} {2};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_H} {101};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_L} {101};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_H} {102};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_L} {102};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_H} {106};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_L} {106};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_H} {105};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_L} {104};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_EOP_OOO} {107};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SOP_OOO} {108};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_H} {103};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_L} {103};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ID} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BURSTWRAP_L} {65};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_H} {55};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {56};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_READ} {59};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_H} {76};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DEST_ID_L} {77};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_H} {101};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_POISON_L} {101};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_H} {102};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_DATACHK_L} {102};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_H} {106};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SAI_L} {106};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_H} {105};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_ADDRCHK_L} {104};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_EOP_OOO} {107};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SOP_OOO} {108};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_H} {103};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_USER_DATA_L} {103};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ST_DATA_W} {116};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ID} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {SYNC_RESET} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent} {ROLE_BASED_USER} {0};add_instance {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {117};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {001 100 010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x80000 0xa0000 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000 0x84000 0xc0000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {55};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router} {PKT_TRANS_READ} {59};set_instance_parameter_value {router} {ST_DATA_W} {116};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {55};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_001} {ST_DATA_W} {116};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {55};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_002} {ST_DATA_W} {116};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {55};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {77};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {59};set_instance_parameter_value {router_003} {ST_DATA_W} {116};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_DEST_ID_H} {78};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_DEST_ID_L} {77};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_SRC_ID_H} {76};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_SRC_ID_L} {75};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTE_CNT_H} {64};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTE_CNT_L} {62};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_POSTED} {57};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_WRITE} {58};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_THREAD_ID_H} {79};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_THREAD_ID_L} {79};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_SEQ_H} {115};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PKT_TRANS_SEQ_L} {109};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ST_DATA_W} {116};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {REORDER} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {h2f_lw_bridge_m0_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {116};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {116};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_002} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_002} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_002} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {116};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {116};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {60};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(115:109) sop_ooo(108) eop_ooo(107) sai(106) addrchk(105:104) user_data(103) datachk(102) poison(101) wunique(100) domain(99:98) snoop(97:94) barrier(93:92) ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:77) src_id(76:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65) byte_cnt(64:62) trans_exclusive(61) trans_lock(60) trans_read(59) trans_write(58) trans_posted(57) trans_compressed_read(56) addr(55:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {h2f_lw_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_lw_bridge_reset_reset_bridge} {SYNC_RESET} {1};add_instance {h2f_lw_bridge_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_lw_bridge_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clock_bridge_csr_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {h2f_lw_bridge_m0_translator.avalon_universal_master_0} {h2f_lw_bridge_m0_agent.av} {avalon};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_translator.avalon_universal_master_0/h2f_lw_bridge_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0} {lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.m0/lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source} {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/lphy_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.command};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0} {dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.m0/dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source} {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_source/dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_001.src} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/dxc_ss_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.command};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0} {ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.m0/ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_source/ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.out/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_002.src} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/ecpri_oran_top_0_h2f_lw_bridge_s0_agent.cp} {qsys_mm.command};add_connection {h2f_lw_bridge_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {lphy_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {dxc_ss_top_0_h2f_lw_bridge_s0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {h2f_lw_bridge_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/h2f_lw_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {h2f_lw_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {h2f_lw_bridge_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/h2f_lw_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {h2f_lw_bridge_m0_limiter.rsp_src} {h2f_lw_bridge_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_lw_bridge_m0_limiter.rsp_src/h2f_lw_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {h2f_lw_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_lw_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_reset_reset_bridge.out_reset} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {lphy_ss_top_0_h2f_lw_bridge_s0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_top_0_h2f_lw_bridge_s0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_h2f_lw_bridge_s0_translator.reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_lw_bridge_m0_limiter.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {h2f_lw_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_h2f_lw_bridge_s0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_top_0_h2f_lw_bridge_s0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_h2f_lw_bridge_s0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_h2f_lw_bridge_s0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_top_0_h2f_lw_bridge_s0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_limiter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_reset_reset_bridge.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_lw_bridge_m0_translator_reset_reset_bridge.clk} {clock};add_interface {h2f_lw_bridge_m0} {avalon} {slave};set_interface_property {h2f_lw_bridge_m0} {EXPORT_OF} {h2f_lw_bridge_m0_translator.avalon_anti_master_0};add_interface {lphy_ss_top_0_h2f_lw_bridge_s0} {avalon} {master};set_interface_property {lphy_ss_top_0_h2f_lw_bridge_s0} {EXPORT_OF} {lphy_ss_top_0_h2f_lw_bridge_s0_translator.avalon_anti_slave_0};add_interface {dxc_ss_top_0_h2f_lw_bridge_s0} {avalon} {master};set_interface_property {dxc_ss_top_0_h2f_lw_bridge_s0} {EXPORT_OF} {dxc_ss_top_0_h2f_lw_bridge_s0_translator.avalon_anti_slave_0};add_interface {ecpri_oran_top_0_h2f_lw_bridge_s0} {avalon} {master};set_interface_property {ecpri_oran_top_0_h2f_lw_bridge_s0} {EXPORT_OF} {ecpri_oran_top_0_h2f_lw_bridge_s0_translator.avalon_anti_slave_0};add_interface {h2f_lw_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_lw_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_lw_bridge_reset_reset_bridge.in_reset};add_interface {h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_lw_bridge_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_lw_bridge_m0_translator_reset_reset_bridge.in_reset};add_interface {clock_bridge_csr_out_clk} {clock} {slave};set_interface_property {clock_bridge_csr_out_clk} {EXPORT_OF} {clock_bridge_csr_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.dxc_ss_top_0.h2f_lw_bridge_s0} {0};set_module_assignment {interconnect_id.ecpri_oran_top_0.h2f_lw_bridge_s0} {1};set_module_assignment {interconnect_id.h2f_lw_bridge.m0} {0};set_module_assignment {interconnect_id.lphy_ss_top_0.h2f_lw_bridge_s0} {2};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_mm_interconnect_1920/synth/phipps_peak_altera_mm_interconnect_1920_vtiyxgy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_mm_interconnect_1920/synth/phipps_peak_altera_mm_interconnect_1920_vtiyxgy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="phipps_peak" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_mm_interconnect_1920_vtiyxgy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_rgfeqxi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_wmekdwi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_e4hkmiy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_5xyj72q"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_b6avyny"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="phipps_peak_altera_mm_interconnect_1920_tz5bhqi">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2I2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {h2f_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ADDRESS_W} {23};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {h2f_bridge_m0_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {h2f_bridge_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {h2f_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {h2f_bridge_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {lphy_ss_top_0_pb_mm_bridge_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ADDRESS_W} {17};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_DATA_W} {32};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_READDATA} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_READ} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WRITE} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_LOCK} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_translator} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_xran_timestamp_mem_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_DATA_W} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_DATA_W} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_ADDRESS_W} {23};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_READLATENCY} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_READDATA} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_READ} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WRITE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_ADDRESS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_LOCK} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_translator} {SYNC_RESET} {1};add_instance {h2f_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_WUNIQUE} {102};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DOMAIN_H} {101};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DOMAIN_L} {100};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SNOOP_H} {99};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SNOOP_L} {96};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BARRIER_H} {95};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BARRIER_L} {94};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_QOS_H} {78};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_QOS_L} {78};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {76};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {76};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {75};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {75};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURST_TYPE_H} {74};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURST_TYPE_L} {73};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BURSTWRAP_L} {69};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BYTE_CNT_H} {68};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SRC_ID_H} {79};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DEST_ID_L} {80};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_POISON_H} {103};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_POISON_L} {103};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATACHK_H} {104};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_DATACHK_L} {104};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDRCHK_H} {107};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_ADDRCHK_L} {106};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SAI_H} {108};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SAI_L} {108};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_EOP_OOO} {109};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_SOP_OOO} {110};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_SEQ_H} {117};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_TRANS_SEQ_L} {111};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_USER_DATA_H} {105};set_instance_parameter_value {h2f_bridge_m0_agent} {PKT_USER_DATA_L} {105};set_instance_parameter_value {h2f_bridge_m0_agent} {ST_DATA_W} {118};set_instance_parameter_value {h2f_bridge_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {h2f_bridge_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {h2f_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000400000&quot;
   end=&quot;0x00000000000480000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {h2f_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {h2f_bridge_m0_agent} {ID} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {h2f_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {h2f_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {h2f_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {SYNC_RESET} {1};set_instance_parameter_value {h2f_bridge_m0_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {USE_PKT_ADDRCHK} {0};set_instance_parameter_value {h2f_bridge_m0_agent} {ROLE_BASED_USER} {0};add_instance {lphy_ss_top_0_pb_mm_bridge_agent} {altera_merlin_slave_agent};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BURST_SIZE_H} {72};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BURST_SIZE_L} {70};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BEGIN_BURST} {77};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BURSTWRAP_H} {69};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BURSTWRAP_L} {69};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BYTE_CNT_H} {68};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ADDR_H} {58};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_READ} {62};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DATA_H} {31};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DATA_L} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SRC_ID_H} {79};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SRC_ID_L} {79};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DEST_ID_L} {80};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_POISON_H} {103};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_POISON_L} {103};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DATACHK_H} {104};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_DATACHK_L} {104};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SAI_H} {108};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SAI_L} {108};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ADDRCHK_H} {107};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_ADDRCHK_L} {106};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_EOP_OOO} {109};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SOP_OOO} {110};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_SEQ_H} {117};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_TRANS_SEQ_L} {111};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_USER_DATA_H} {105};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_USER_DATA_L} {105};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ST_DATA_W} {118};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ID} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ECC_ENABLE} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {SYNC_RESET} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent} {ROLE_BASED_USER} {0};add_instance {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_xran_timestamp_mem_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BURST_SIZE_H} {108};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BURST_SIZE_L} {106};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_LOCK} {99};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BEGIN_BURST} {113};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_PROTECTION_H} {120};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_PROTECTION_L} {118};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BURSTWRAP_H} {105};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BURSTWRAP_L} {105};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BYTE_CNT_H} {104};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BYTE_CNT_L} {101};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ADDR_H} {94};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_COMPRESSED_READ} {95};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_POSTED} {96};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_WRITE} {97};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_READ} {98};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DATA_H} {63};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SRC_ID_H} {115};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SRC_ID_L} {115};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DEST_ID_H} {116};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DEST_ID_L} {116};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_POISON_H} {139};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_POISON_L} {139};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DATACHK_H} {140};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_DATACHK_L} {140};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SAI_H} {144};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SAI_L} {144};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ADDRCHK_H} {143};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_ADDRCHK_L} {142};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_EOP_OOO} {145};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SOP_OOO} {146};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_SEQ_H} {153};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_TRANS_SEQ_L} {147};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_USER_DATA_H} {141};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_USER_DATA_L} {141};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ST_DATA_W} {154};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {MERLIN_PACKET_FORMAT} {trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ID} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ECC_ENABLE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {SYNC_RESET} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {USE_PKT_DATACHK} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent} {ROLE_BASED_USER} {0};add_instance {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {BITS_PER_SYMBOL} {155};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {MEM_TYPE} {M20K};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x400000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 0x480000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {58};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router} {PKT_DEST_ID_L} {80};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router} {PKT_TRANS_READ} {62};set_instance_parameter_value {router} {ST_DATA_W} {118};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {58};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {80};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {62};set_instance_parameter_value {router_001} {ST_DATA_W} {118};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {94};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {120};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {118};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {116};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {116};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {97};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {98};set_instance_parameter_value {router_002} {ST_DATA_W} {154};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {h2f_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {h2f_bridge_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_DEST_ID_L} {80};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_SRC_ID_H} {79};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_SRC_ID_L} {79};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_BYTE_CNT_H} {68};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_BYTE_CNT_L} {65};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_TRANS_POSTED} {60};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_TRANS_WRITE} {61};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_TRANS_SEQ_H} {117};set_instance_parameter_value {h2f_bridge_m0_limiter} {PKT_TRANS_SEQ_L} {111};set_instance_parameter_value {h2f_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {h2f_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {h2f_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {ST_DATA_W} {118};set_instance_parameter_value {h2f_bridge_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {h2f_bridge_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {h2f_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {h2f_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {h2f_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {h2f_bridge_m0_limiter} {REORDER} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};set_instance_parameter_value {h2f_bridge_m0_limiter} {ENABLE_OOO} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux} {PKT_EOP_OOO} {76};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {118};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};set_instance_parameter_value {cmd_mux_001} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {cmd_mux_001} {PKT_SOP_OOO} {75};set_instance_parameter_value {cmd_mux_001} {PKT_EOP_OOO} {76};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {118};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {118};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {63};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};set_instance_parameter_value {rsp_mux} {ENABLE_OOO_CHUNKS} {0};set_instance_parameter_value {rsp_mux} {PKT_SOP_OOO} {75};set_instance_parameter_value {rsp_mux} {PKT_EOP_OOO} {76};add_instance {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ADDR_H} {58};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {68};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {65};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {61};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {69};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {69};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_ST_DATA_W} {118};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ADDR_H} {94};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {104};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {101};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {95};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {108};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {106};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {100};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {110};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {109};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_EOP_OOO} {145};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_SOP_OOO} {146};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_ST_DATA_W} {154};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter} {SYNC_RESET} {1};add_instance {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ADDR_H} {94};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {104};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {101};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {95};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {97};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {105};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {105};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {108};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {106};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {126};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {125};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {100};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {110};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {109};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {127};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {129};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_POISON_H} {76};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_POISON_L} {76};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_DATACHK_H} {80};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_DATACHK_L} {77};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ADDRCHK_H} {84};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_ADDRCHK_L} {81};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_SAI_H} {88};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_SAI_L} {85};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_USER_DATA_H} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_PKT_USER_DATA_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_ST_DATA_W} {154};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ADDR_H} {58};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {68};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {65};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {59};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {72};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {70};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {64};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {73};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_POISON_H} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_POISON_L} {74};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_DATACHK_H} {78};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_DATACHK_L} {75};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ADDRCHK_H} {82};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_ADDRCHK_L} {79};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_SAI_H} {86};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_SAI_L} {83};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_EOP_OOO} {109};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_SOP_OOO} {110};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_USER_DATA_H} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_PKT_USER_DATA_L} {89};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {ENABLE_OOO} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_ST_DATA_W} {118};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {ROLE_BASED_USER} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {BITSPERBYTE} {0};set_instance_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter} {SYNC_RESET} {1};add_instance {h2f_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_bridge_reset_reset_bridge} {SYNC_RESET} {1};add_instance {h2f_bridge_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {h2f_bridge_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clock_bridge_csr_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_csr_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {h2f_bridge_m0_translator.avalon_universal_master_0} {h2f_bridge_m0_agent.av} {avalon};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_translator.avalon_universal_master_0/h2f_bridge_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_pb_mm_bridge_agent.m0} {lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.m0/lphy_ss_top_0_pb_mm_bridge_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_pb_mm_bridge_agent.rf_source} {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rf_source/lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out} {lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.out/lphy_ss_top_0_pb_mm_bridge_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src} {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_src/lphy_ss_top_0_pb_mm_bridge_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {lphy_ss_top_0_pb_mm_bridge_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/lphy_ss_top_0_pb_mm_bridge_agent.cp} {qsys_mm.command};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent.m0} {ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.m0/ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source} {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_source/ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out} {ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.out/ecpri_oran_top_0_xran_timestamp_mem_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src} {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_src/ecpri_oran_top_0_xran_timestamp_mem_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {h2f_bridge_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {lphy_ss_top_0_pb_mm_bridge_agent.rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {lphy_ss_top_0_pb_mm_bridge_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {ecpri_oran_top_0_xran_timestamp_mem_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ecpri_oran_top_0_xran_timestamp_mem_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {h2f_bridge_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/h2f_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {h2f_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {h2f_bridge_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/h2f_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {h2f_bridge_m0_limiter.rsp_src} {h2f_bridge_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {h2f_bridge_m0_limiter.rsp_src/h2f_bridge_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {cmd_mux_001.src} {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src} {ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.src/ecpri_oran_top_0_xran_timestamp_mem_agent.cp} {qsys_mm.command};add_connection {router_002.src} {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {h2f_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {h2f_bridge_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {h2f_bridge_reset_reset_bridge.out_reset} {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_bridge_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_bridge_m0_translator.reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {lphy_ss_top_0_pb_mm_bridge_translator.reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_translator.reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_bridge_m0_agent.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {lphy_ss_top_0_pb_mm_bridge_agent.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_agent.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {h2f_bridge_m0_limiter.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.clk_reset} {reset};add_connection {h2f_bridge_m0_translator_reset_reset_bridge.out_reset} {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.clk_reset} {reset};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_m0_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_pb_mm_bridge_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_translator.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_m0_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_pb_mm_bridge_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_agent.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_m0_limiter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_reset_reset_bridge.clk} {clock};add_connection {clock_bridge_csr_out_clk_clock_bridge.out_clk} {h2f_bridge_m0_translator_reset_reset_bridge.clk} {clock};add_interface {h2f_bridge_m0} {avalon} {slave};set_interface_property {h2f_bridge_m0} {EXPORT_OF} {h2f_bridge_m0_translator.avalon_anti_master_0};add_interface {lphy_ss_top_0_pb_mm_bridge} {avalon} {master};set_interface_property {lphy_ss_top_0_pb_mm_bridge} {EXPORT_OF} {lphy_ss_top_0_pb_mm_bridge_translator.avalon_anti_slave_0};add_interface {ecpri_oran_top_0_xran_timestamp_mem} {avalon} {master};set_interface_property {ecpri_oran_top_0_xran_timestamp_mem} {EXPORT_OF} {ecpri_oran_top_0_xran_timestamp_mem_translator.avalon_anti_slave_0};add_interface {h2f_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_bridge_reset_reset_bridge.in_reset};add_interface {h2f_bridge_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {h2f_bridge_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {h2f_bridge_m0_translator_reset_reset_bridge.in_reset};add_interface {clock_bridge_csr_out_clk} {clock} {slave};set_interface_property {clock_bridge_csr_out_clk} {EXPORT_OF} {clock_bridge_csr_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.ecpri_oran_top_0.xran_timestamp_mem} {0};set_module_assignment {interconnect_id.h2f_bridge.m0} {0};set_module_assignment {interconnect_id.lphy_ss_top_0.pb_mm_bridge} {1};" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_mm_interconnect_1920/synth/phipps_peak_altera_mm_interconnect_1920_tz5bhqi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_mm_interconnect_1920/synth/phipps_peak_altera_mm_interconnect_1920_tz5bhqi.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="phipps_peak" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_mm_interconnect_1920_tz5bhqi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_translator_192_lykd4la"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_agent_1922_fy3n5ti"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_agent_1921_b6r3djy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_jcj72dy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_4kcw2ra"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_orooxxa"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_1921_ggluely"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_54oeqsi"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_cdmpy6i"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_qdvqwaa"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_afnh3sy"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_width_adapter_1940_i2frn3q"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_width_adapter_1940_3dl3oli"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.2"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_reset_controller_1922/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_reset_controller_1922/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_reset_controller_1922/synth/altera_reset_controller.sdc"
       attributes="NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="phipps_peak" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.2"
   name="phipps_peak_altera_merlin_master_translator_192_lykd4la">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_master_translator_192/synth/phipps_peak_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_master_translator_192/synth/phipps_peak_altera_merlin_master_translator_192_lykd4la.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="h2f_lw_bridge_m0_translator" />
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="h2f_bridge_m0_translator" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_translator_192_lykd4la"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="phipps_peak_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_slave_translator_191/synth/phipps_peak_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_slave_translator_191/synth/phipps_peak_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="lphy_ss_top_0_h2f_lw_bridge_s0_translator,dxc_ss_top_0_h2f_lw_bridge_s0_translator,ecpri_oran_top_0_h2f_lw_bridge_s0_translator" />
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="lphy_ss_top_0_pb_mm_bridge_translator,ecpri_oran_top_0_xran_timestamp_mem_translator" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.2.2"
   name="phipps_peak_altera_merlin_master_agent_1922_fy3n5ti">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_master_agent_1922/synth/phipps_peak_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_master_agent_1922/synth/phipps_peak_altera_merlin_master_agent_1922_fy3n5ti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="h2f_lw_bridge_m0_agent" />
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="h2f_bridge_m0_agent" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_master_agent_1922_fy3n5ti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.2.1"
   name="phipps_peak_altera_merlin_slave_agent_1921_b6r3djy">
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_slave_agent_1921/synth/phipps_peak_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_slave_agent_1921/synth/phipps_peak_altera_merlin_slave_agent_1921_b6r3djy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="lphy_ss_top_0_h2f_lw_bridge_s0_agent,dxc_ss_top_0_h2f_lw_bridge_s0_agent,ecpri_oran_top_0_h2f_lw_bridge_s0_agent" />
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="lphy_ss_top_0_pb_mm_bridge_agent,ecpri_oran_top_0_xran_timestamp_mem_agent" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_slave_agent_1921_b6r3djy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="phipps_peak_altera_merlin_router_1921_rgfeqxi">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="59" />
  <parameter name="START_ADDRESS" value="0x0,0x80000,0xa0000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:001:0x0:0x80000:both:1:0:0:1,1:100:0x80000:0x84000:both:1:0:0:1,0:010:0xa0000:0xc0000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="55" />
  <parameter name="PKT_DEST_ID_H" value="78" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter name="CHANNEL_ID" value="001,100,010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="82" />
  <parameter name="END_ADDRESS" value="0x80000,0x84000,0xc0000" />
  <parameter name="PKT_PROTECTION_L" value="80" />
  <parameter name="PKT_TRANS_WRITE" value="58" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_rgfeqxi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_rgfeqxi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="router" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_rgfeqxi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="phipps_peak_altera_merlin_router_1921_wmekdwi">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="59" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="55" />
  <parameter name="PKT_DEST_ID_H" value="78" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="77" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="82" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="80" />
  <parameter name="PKT_TRANS_WRITE" value="58" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_wmekdwi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_wmekdwi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="router_001,router_002,router_003" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_wmekdwi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="5" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="h2f_lw_bridge_m0_limiter" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="phipps_peak_altera_merlin_demultiplexer_1921_e4hkmiy">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_demultiplexer_1921/synth/phipps_peak_altera_merlin_demultiplexer_1921_e4hkmiy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_demultiplexer_1921/synth/phipps_peak_altera_merlin_demultiplexer_1921_e4hkmiy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_e4hkmiy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="phipps_peak_altera_merlin_multiplexer_1922_5xyj72q">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="60" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/phipps_peak_altera_merlin_multiplexer_1922_5xyj72q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/phipps_peak_altera_merlin_multiplexer_1922_5xyj72q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_5xyj72q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_demultiplexer_1921/synth/phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_demultiplexer_1921/synth/phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_6fab5ka"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="phipps_peak_altera_merlin_multiplexer_1922_b6avyny">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="116" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="60" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/phipps_peak_altera_merlin_multiplexer_1922_b6avyny.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/phipps_peak_altera_merlin_multiplexer_1922_b6avyny.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_b6avyny"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="phipps_peak_altera_merlin_router_1921_jcj72dy">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="62" />
  <parameter name="START_ADDRESS" value="0x0,0x400000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:10:0x0:0x8:read:1:0:0:1,1:01:0x400000:0x480000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="58" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="80" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x8,0x480000" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="61" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_jcj72dy.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_jcj72dy.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="router" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_jcj72dy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="phipps_peak_altera_merlin_router_1921_4kcw2ra">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="62" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="58" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="80" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="61" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_4kcw2ra.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_4kcw2ra.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="router_001" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_4kcw2ra"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="phipps_peak_altera_merlin_router_1921_orooxxa">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="98" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="94" />
  <parameter name="PKT_DEST_ID_H" value="116" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="116" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="154" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="120" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="118" />
  <parameter name="PKT_TRANS_WRITE" value="97" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_orooxxa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_router_1921/synth/phipps_peak_altera_merlin_router_1921_orooxxa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="router_002" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_router_1921_orooxxa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.2.1"
   name="phipps_peak_altera_merlin_traffic_limiter_1921_ggluely">
  <parameter name="MAX_OUTSTANDING_RESPONSES" value="3" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/phipps_peak_altera_merlin_traffic_limiter_1921_ggluely.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/phipps_peak_altera_merlin_traffic_limiter_1921_ggluely.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="h2f_bridge_m0_limiter" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_1921_ggluely"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="phipps_peak_altera_merlin_demultiplexer_1921_54oeqsi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_demultiplexer_1921/synth/phipps_peak_altera_merlin_demultiplexer_1921_54oeqsi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_demultiplexer_1921/synth/phipps_peak_altera_merlin_demultiplexer_1921_54oeqsi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_54oeqsi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="phipps_peak_altera_merlin_multiplexer_1922_cdmpy6i">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="63" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/phipps_peak_altera_merlin_multiplexer_1922_cdmpy6i.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/phipps_peak_altera_merlin_multiplexer_1922_cdmpy6i.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_cdmpy6i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="phipps_peak_altera_merlin_demultiplexer_1921_qdvqwaa">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_demultiplexer_1921/synth/phipps_peak_altera_merlin_demultiplexer_1921_qdvqwaa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_demultiplexer_1921/synth/phipps_peak_altera_merlin_demultiplexer_1921_qdvqwaa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_demultiplexer_1921_qdvqwaa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.2"
   name="phipps_peak_altera_merlin_multiplexer_1922_afnh3sy">
  <parameter name="PKT_EOP_OOO" value="76" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="118" />
  <parameter name="PKT_SOP_OOO" value="75" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="63" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_OOO_CHUNKS" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/phipps_peak_altera_merlin_multiplexer_1922_afnh3sy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/phipps_peak_altera_merlin_multiplexer_1922_afnh3sy.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_multiplexer_1922_afnh3sy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="phipps_peak_altera_merlin_width_adapter_1940_i2frn3q">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="129" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="127" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="93" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="91" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/phipps_peak_altera_merlin_width_adapter_1940_i2frn3q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/phipps_peak_altera_merlin_width_adapter_1940_i2frn3q.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="ecpri_oran_top_0_xran_timestamp_mem_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_width_adapter_1940_i2frn3q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.4.0"
   name="phipps_peak_altera_merlin_width_adapter_1940_3dl3oli">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="93" />
  <parameter name="ENABLE_OOO" value="0" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="91" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="129" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="trans_seq(117:111) sop_ooo(110) eop_ooo(109) sai(108) addrchk(107:106) user_data(105) datachk(104) poison(103) wunique(102) domain(101:100) snoop(99:96) barrier(95:94) ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80) src_id(79) qos(78) begin_burst(77) data_sideband(76) addr_sideband(75) burst_type(74:73) burst_size(72:70) burstwrap(69) byte_cnt(68:65) trans_exclusive(64) trans_lock(63) trans_read(62) trans_write(61) trans_posted(60) trans_compressed_read(59) addr(58:36) byteen(35:32) data(31:0)" />
  <parameter name="ROLE_BASED_USER" value="0" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="trans_seq(153:147) sop_ooo(146) eop_ooo(145) sai(144) addrchk(143:142) user_data(141) datachk(140) poison(139) wunique(138) domain(137:136) snoop(135:132) barrier(131:130) ori_burst_size(129:127) response_status(126:125) cache(124:121) protection(120:118) thread_id(117) dest_id(116) src_id(115) qos(114) begin_burst(113) data_sideband(112) addr_sideband(111) burst_type(110:109) burst_size(108:106) burstwrap(105) byte_cnt(104:101) trans_exclusive(100) trans_lock(99) trans_read(98) trans_write(97) trans_posted(96) trans_compressed_read(95) addr(94:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="127" />
  <parameter name="BITSPERBYTE" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/phipps_peak_altera_merlin_width_adapter_1940_3dl3oli.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/phipps_peak_altera_merlin_width_adapter_1940_3dl3oli.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="ecpri_oran_top_0_xran_timestamp_mem_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_width_adapter_1940_3dl3oli"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa">
  <parameter name="FIFO_DEPTH" value="5" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="phipps_peak_altera_merlin_traffic_limiter_1921_74hvqpa"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter_altera_avalon_sc_fifo"
   version="19.2.1"
   name="phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y">
  <parameter name="FIFO_DEPTH" value="3" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="MEM_TYPE" value="M20K" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="3" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_merlin_traffic_limiter_1921/synth/phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="phipps_peak_altera_merlin_traffic_limiter_1921_ggluely"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y"</message>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.2"
   name="phipps_peak_altera_avalon_sc_fifo_1932_w27kryi">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_avalon_sc_fifo_1932/synth/phipps_peak_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sibgath/Desktop/Karthik_8TR_RU/SR3_ETILE/srg3_ep_p_0_2_0/release/fpga/src/qsys/phipps_peak/altera_avalon_sc_fifo_1932/synth/phipps_peak_altera_avalon_sc_fifo_1932_w27kryi.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sibgath/intelFPGA_pro/24.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_vtiyxgy"
     as="lphy_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo,dxc_ss_top_0_h2f_lw_bridge_s0_agent_rsp_fifo,ecpri_oran_top_0_h2f_lw_bridge_s0_agent_rsp_fifo" />
  <instantiator
     instantiator="phipps_peak_altera_mm_interconnect_1920_tz5bhqi"
     as="lphy_ss_top_0_pb_mm_bridge_agent_rsp_fifo,ecpri_oran_top_0_xran_timestamp_mem_agent_rsp_fifo" />
  <instantiator
     instantiator="phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_3aaowpa"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <instantiator
     instantiator="phipps_peak_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_rspjw2y"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="phipps_peak">"Generating: phipps_peak_altera_avalon_sc_fifo_1932_w27kryi"</message>
  </messages>
 </entity>
</deploy>
