Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed May 22 10:34:52 2024
| Host         : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file configReg_interface_bd_wrapper_control_sets_placed.rpt
| Design       : configReg_interface_bd_wrapper
| Device       : xczu9eg
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   176 |
|    Minimum number of control sets                        |   176 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   294 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   176 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |   106 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     1 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           34 |
| No           | No                    | Yes                    |              53 |           16 |
| No           | Yes                   | No                     |              49 |           25 |
| Yes          | No                    | No                     |            1017 |          193 |
| Yes          | No                    | Yes                    |             139 |           33 |
| Yes          | Yes                   | No                     |             333 |           98 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                       |                                                                                                                                             Enable Signal                                                                                                                                             |                                                                                                                  Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/FSM_sequential_current_state[2]_i_1_n_0                                                                                                                                                                                  | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              3 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              4 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |         1.33 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |         1.33 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/axi4lite_interface_inst/axi4_slave_inst/axi_mem_rdStrobe                                                                                                                                                                 | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              4 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                2 |              4 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/p_2_out[3]                                                                                                                                                                                                               | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              4 |         1.33 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |                1 |              4 |         4.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[46][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[45][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[48][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[52][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[24][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[73][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[27][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[14][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[40][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                6 |              6 |         1.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[13][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[11][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[10][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[7][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[29][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[28][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[31][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[26][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[25][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[23][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[1][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[18][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[17][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[3][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[39][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[30][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[57][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[53][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[49][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[47][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[4][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[51][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[56][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[60][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[64][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[65][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[66][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[69][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[50][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[61][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[33][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[0][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[71][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | configReg_interface_bd_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[74][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[68][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[9][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[62][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[19][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[59][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[22][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[58][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[12][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                6 |              6 |         1.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[21][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[32][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[81][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[91][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[76][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[78][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[75][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[54][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[88][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[41][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[20][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[95][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[8][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[16][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[90][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[87][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[93][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[86][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[85][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[92][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[84][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[79][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[77][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[6][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[72][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[70][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/axi4lite_interface_inst/axi4_slave_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[98][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[89][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                6 |              6 |         1.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[44][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[34][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[42][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[35][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                6 |              6 |         1.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[36][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[82][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[67][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[80][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[37][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[38][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[43][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[2][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[55][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[99][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[83][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[5][5]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[96][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[94][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[63][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[15][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo[97][5]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo_count[6]_i_1_n_0                                                                                                                                                                                                    | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              7 |         1.40 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awready0                                                                                                                                                                     | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              9 |         1.80 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/axi4lite_interface_inst/axi4_slave_inst/axi_arready0                                                                                                                                                                     | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              9 |         2.25 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             10 |         2.50 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |             11 |         3.67 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                   |                7 |             11 |         1.57 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                   |                6 |             11 |         1.83 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                   |                6 |             11 |         1.83 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                5 |             12 |         2.40 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |         6.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                5 |             13 |         2.60 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/fifo_data[5]_i_1_n_0                                                                                                                                                                                                     | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             13 |         2.60 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/wait_counter[12]_i_1_n_0                                                                                                                                                                                                 | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             13 |         4.33 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                7 |             15 |         2.14 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                2 |             16 |         8.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                7 |             16 |         2.29 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                7 |             16 |         2.29 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |                3 |             16 |         5.33 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             17 |         1.89 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                   |                8 |             23 |         2.88 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                   |                5 |             23 |         4.60 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                   |               11 |             23 |         2.09 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |                8 |             23 |         2.88 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                   |                5 |             23 |         4.60 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                   |                5 |             29 |         5.80 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               14 |             30 |         2.14 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/configReg_interface_0/inst/configReg_interface_inst/prev_reg_wrdout0                                                                                                                                                                                                         | configReg_interface_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             39 |         4.88 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                   |               17 |             46 |         2.71 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                   |               19 |             46 |         2.42 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               22 |             68 |         3.09 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | configReg_interface_bd_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | configReg_interface_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                              |               21 |             68 |         3.24 |
|  configReg_interface_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |               35 |             92 |         2.63 |
+----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


