// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="findmax_findmax,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7s50-csga324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.298000,HLS_SYN_LAT=10,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=191,HLS_SYN_LUT=279,HLS_VERSION=2025_1}" *)

module findmax (
        ap_clk,
        ap_rst_n,
        stream_in_TDATA,
        stream_in_TVALID,
        stream_in_TREADY,
        stream_in_TLAST,
        stream_out_TDATA,
        stream_out_TVALID,
        stream_out_TREADY
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst_n;
input  [95:0] stream_in_TDATA;
input   stream_in_TVALID;
output   stream_in_TREADY;
input  [0:0] stream_in_TLAST;
output  [47:0] stream_out_TDATA;
output   stream_out_TVALID;
input   stream_out_TREADY;

 reg    ap_rst_n_inv;
reg   [15:0] current_index;
reg   [15:0] findmax_stream_stream_axis_0_max_value_2;
reg   [15:0] findmax_stream_stream_axis_0_max_value_1;
reg   [15:0] findmax_stream_stream_axis_0_max_value;
reg   [15:0] findmax_stream_stream_axis_0_out_data_0;
reg   [15:0] findmax_stream_stream_axis_0_out_data_1;
reg   [15:0] findmax_stream_stream_axis_0_out_data_2;
reg    stream_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_out_TDATA_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [0:0] in_last_reg_203;
wire   [15:0] in_data_re_fu_137_p1;
reg   [15:0] in_data_re_reg_207;
reg   [15:0] in_data_re_1_reg_212;
reg   [15:0] in_data_re_2_reg_217;
wire   [15:0] add_ln22_fu_169_p2;
wire    ap_CS_fsm_state2;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_idle;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_ready;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o_ap_vld;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o_ap_vld;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o_ap_vld;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0_ap_vld;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1_ap_vld;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2;
wire    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2_ap_vld;
wire    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start;
wire    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_done;
wire    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_idle;
wire    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_ready;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2;
wire    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2_ap_vld;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1;
wire    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1_ap_vld;
wire   [15:0] grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value;
wire    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_ap_vld;
reg   [15:0] ap_phi_mux_current_index_new_0_phi_fu_92_p4;
reg   [15:0] current_index_new_0_reg_89;
wire    regslice_both_stream_out_V_data_V_U_apdone_blk;
reg    ap_block_state4;
reg    ap_block_state4_on_subcall_done;
reg    grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg;
reg    grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    regslice_both_stream_in_V_data_V_U_apdone_blk;
wire   [95:0] stream_in_TDATA_int_regslice;
wire    stream_in_TVALID_int_regslice;
reg    stream_in_TREADY_int_regslice;
wire    regslice_both_stream_in_V_data_V_U_ack_in;
wire    regslice_both_stream_in_V_last_V_U_apdone_blk;
wire   [0:0] stream_in_TLAST_int_regslice;
wire    regslice_both_stream_in_V_last_V_U_vld_out;
wire    regslice_both_stream_in_V_last_V_U_ack_in;
wire   [47:0] stream_out_TDATA_int_regslice;
reg    stream_out_TVALID_int_regslice;
wire    stream_out_TREADY_int_regslice;
wire    regslice_both_stream_out_V_data_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 current_index = 16'd0;
#0 findmax_stream_stream_axis_0_max_value_2 = 16'd0;
#0 findmax_stream_stream_axis_0_max_value_1 = 16'd0;
#0 findmax_stream_stream_axis_0_max_value = 16'd0;
#0 findmax_stream_stream_axis_0_out_data_0 = 16'd0;
#0 findmax_stream_stream_axis_0_out_data_1 = 16'd0;
#0 findmax_stream_stream_axis_0_out_data_2 = 16'd0;
#0 ap_CS_fsm = 4'd1;
#0 grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg = 1'b0;
#0 grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg = 1'b0;
end

findmax_findmax_Pipeline_VITIS_LOOP_15_1 grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start),
    .ap_done(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done),
    .ap_idle(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_idle),
    .ap_ready(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_ready),
    .empty(in_data_re_reg_207),
    .in_data_re_1(in_data_re_1_reg_212),
    .in_data_re_2(in_data_re_2_reg_217),
    .current_index_load(current_index),
    .findmax_stream_stream_axis_0_max_value_2_i(findmax_stream_stream_axis_0_max_value_2),
    .findmax_stream_stream_axis_0_max_value_2_o(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o),
    .findmax_stream_stream_axis_0_max_value_2_o_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o_ap_vld),
    .findmax_stream_stream_axis_0_max_value_1_i(findmax_stream_stream_axis_0_max_value_1),
    .findmax_stream_stream_axis_0_max_value_1_o(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o),
    .findmax_stream_stream_axis_0_max_value_1_o_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o_ap_vld),
    .findmax_stream_stream_axis_0_max_value_i(findmax_stream_stream_axis_0_max_value),
    .findmax_stream_stream_axis_0_max_value_o(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o),
    .findmax_stream_stream_axis_0_max_value_o_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o_ap_vld),
    .findmax_stream_stream_axis_0_out_data_0(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0),
    .findmax_stream_stream_axis_0_out_data_0_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0_ap_vld),
    .findmax_stream_stream_axis_0_out_data_1(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1),
    .findmax_stream_stream_axis_0_out_data_1_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1_ap_vld),
    .findmax_stream_stream_axis_0_out_data_2(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2),
    .findmax_stream_stream_axis_0_out_data_2_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2_ap_vld)
);

findmax_findmax_Pipeline_VITIS_LOOP_28_2 grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start),
    .ap_done(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_done),
    .ap_idle(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_idle),
    .ap_ready(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_ready),
    .findmax_stream_stream_axis_0_max_value_2(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2),
    .findmax_stream_stream_axis_0_max_value_2_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2_ap_vld),
    .findmax_stream_stream_axis_0_max_value_1(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1),
    .findmax_stream_stream_axis_0_max_value_1_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1_ap_vld),
    .findmax_stream_stream_axis_0_max_value(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value),
    .findmax_stream_stream_axis_0_max_value_ap_vld(grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_ap_vld)
);

findmax_regslice_both #(
    .DataWidth( 96 ))
regslice_both_stream_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(stream_in_TDATA),
    .vld_in(stream_in_TVALID),
    .ack_in(regslice_both_stream_in_V_data_V_U_ack_in),
    .data_out(stream_in_TDATA_int_regslice),
    .vld_out(stream_in_TVALID_int_regslice),
    .ack_out(stream_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_stream_in_V_data_V_U_apdone_blk)
);

findmax_regslice_both #(
    .DataWidth( 1 ))
regslice_both_stream_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(stream_in_TLAST),
    .vld_in(stream_in_TVALID),
    .ack_in(regslice_both_stream_in_V_last_V_U_ack_in),
    .data_out(stream_in_TLAST_int_regslice),
    .vld_out(regslice_both_stream_in_V_last_V_U_vld_out),
    .ack_out(stream_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_stream_in_V_last_V_U_apdone_blk)
);

findmax_regslice_both #(
    .DataWidth( 48 ))
regslice_both_stream_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(stream_out_TDATA_int_regslice),
    .vld_in(stream_out_TVALID_int_regslice),
    .ack_in(stream_out_TREADY_int_regslice),
    .data_out(stream_out_TDATA),
    .vld_out(regslice_both_stream_out_V_data_V_U_vld_out),
    .ack_out(stream_out_TREADY),
    .apdone_blk(regslice_both_stream_out_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg <= 1'b0;
    end else begin
        if (((stream_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg <= 1'b1;
        end else if ((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_ready == 1'b1)) begin
            grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg <= 1'b0;
    end else begin
        if (((stream_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg <= 1'b1;
        end else if ((grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_ready == 1'b1)) begin
            grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state4_on_subcall_done) | (1'b1 == ap_block_state4)) & (in_last_reg_203 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        current_index_new_0_reg_89 <= 16'd0;
    end else if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done == 1'b1) & (in_last_reg_203 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        current_index_new_0_reg_89 <= add_ln22_fu_169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((in_last_reg_203 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_ap_vld == 1'b1))) begin
        findmax_stream_stream_axis_0_max_value <= grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value;
    end else if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        findmax_stream_stream_axis_0_max_value <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_o;
    end
end

always @ (posedge ap_clk) begin
    if (((in_last_reg_203 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1_ap_vld == 1'b1))) begin
        findmax_stream_stream_axis_0_max_value_1 <= grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_1;
    end else if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        findmax_stream_stream_axis_0_max_value_1 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((in_last_reg_203 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2_ap_vld == 1'b1))) begin
        findmax_stream_stream_axis_0_max_value_2 <= grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_findmax_stream_stream_axis_0_max_value_2;
    end else if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        findmax_stream_stream_axis_0_max_value_2 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_max_value_2_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state4_on_subcall_done) | (1'b1 == ap_block_state4)) & (1'b1 == ap_CS_fsm_state4))) begin
        current_index <= ap_phi_mux_current_index_new_0_phi_fu_92_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        findmax_stream_stream_axis_0_out_data_0 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        findmax_stream_stream_axis_0_out_data_1 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        findmax_stream_stream_axis_0_out_data_2 <= grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_findmax_stream_stream_axis_0_out_data_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        in_data_re_1_reg_212 <= {{stream_in_TDATA_int_regslice[47:32]}};
        in_data_re_2_reg_217 <= {{stream_in_TDATA_int_regslice[79:64]}};
        in_data_re_reg_207 <= in_data_re_fu_137_p1;
        in_last_reg_203 <= stream_in_TLAST_int_regslice;
    end
end

always @ (*) begin
    if ((stream_in_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((stream_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state4_on_subcall_done) | (1'b1 == ap_block_state4))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((in_last_reg_203 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_current_index_new_0_phi_fu_92_p4 = 16'd0;
    end else begin
        ap_phi_mux_current_index_new_0_phi_fu_92_p4 = current_index_new_0_reg_89;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        stream_in_TDATA_blk_n = stream_in_TVALID_int_regslice;
    end else begin
        stream_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((stream_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_TREADY_int_regslice = 1'b1;
    end else begin
        stream_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((in_last_reg_203 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        stream_out_TDATA_blk_n = stream_out_TREADY_int_regslice;
    end else begin
        stream_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((stream_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        stream_out_TVALID_int_regslice = 1'b1;
    end else begin
        stream_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((stream_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done == 1'b1) & (in_last_reg_203 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_done == 1'b1) & (in_last_reg_203 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((stream_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'b1 == ap_block_state4_on_subcall_done) | (1'b1 == ap_block_state4)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln22_fu_169_p2 = (current_index + 16'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state4 = ((regslice_both_stream_out_V_data_V_U_apdone_blk == 1'b1) | ((in_last_reg_203 == 1'd1) & (stream_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_done == 1'b0) & (in_last_reg_203 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start = grp_findmax_Pipeline_VITIS_LOOP_15_1_fu_99_ap_start_reg;

assign grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start = grp_findmax_Pipeline_VITIS_LOOP_28_2_fu_119_ap_start_reg;

assign in_data_re_fu_137_p1 = stream_in_TDATA_int_regslice[15:0];

assign stream_in_TREADY = regslice_both_stream_in_V_data_V_U_ack_in;

assign stream_out_TDATA_int_regslice = {{{findmax_stream_stream_axis_0_out_data_2}, {findmax_stream_stream_axis_0_out_data_1}}, {findmax_stream_stream_axis_0_out_data_0}};

assign stream_out_TVALID = regslice_both_stream_out_V_data_V_U_vld_out;


reg find_kernel_block = 0;
// synthesis translate_off
`include "findmax_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //findmax

