<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axipcie v3_0: xaxipcie_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xaxipcie_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a4a58b04bdb3088794b231b94b99f52c4">XAXIPCIE_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a5366cd6e275cefeb75937305fe225311">XAXIPCIE_VSEC2_OFFSET_WRT_VSEC1</a>&nbsp;&nbsp;&nbsp;0xD8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ab5e38a3a5815c463c52461a8f7f52b75">XAxiPcie_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af3312e39c24adeb6a06a7408a68a1e80">XAxiPcie_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa9682ea50df45368189078864618a7cd"></a> Register offsets for this device. Some of the registers are configurable at hardware build time such that may or may not exist in the hardware. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7cecef23e8a28935226e7dc9815390c0">XAXIPCIE_PCIE_CORE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af01ed785ab64d6c124437532ece335ce">XAXIPCIE_VSECC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x128</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ab99ecd675b55df50a385fc7b429d38e4">XAXIPCIE_VSECH_OFFSET</a>&nbsp;&nbsp;&nbsp;0x12C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a9f8bb352119692caff9e7851fe534498">XAXIPCIE_BI_OFFSET</a>&nbsp;&nbsp;&nbsp;0x130</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a10e385edef3931106642fcf07d5a5fec">XAXIPCIE_BSC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x134</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af4ee25f8cd866c3c4c79bd9f1a784a7c">XAXIPCIE_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x138</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ad798e4bbf2fc4fe5135dfa56fac31399">XAXIPCIE_IM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x13C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ae8a758a6bb3b73be59a403a53ef97881">XAXIPCIE_BL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a84f89f155288e2a5de41a09bdf5d8672">XAXIPCIE_PHYSC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x144</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#afb8cd2a16037d697cf4a5af55506af44">XAXIPCIE_RPSC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x148</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a5b498715d2bbafc1a81fea7abd853f29">XAXIPCIE_RPMSIB_UPPER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7fff8ece26635ba08deb9dd05f6283a1">XAXIPCIE_RPMSIB_LOWER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x150</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a8e3c116efe4ad6fc7c0d87a4fdea9dab">XAXIPCIE_RPEFR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x154</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ad61ae31bb34ed3e02243c5d74ac75afa">XAXIPCIE_RPIFR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x158</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a92a83142f665f34045a5235732060c47">XAXIPCIE_RPIFR2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x15C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ace702755df9d438185fdb96c5e63cc0e">XAXIPCIE_AXIBAR2PCIBAR_0U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x208</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aa01b566fdaa57bf0696c4a4445053158">XAXIPCIE_AXIBAR2PCIBAR_0L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#adf2f3ccb2ad35296c9ad8fbd7658cfc9">XAXIPCIE_AXIBAR2PCIBAR_1U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x210</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a6abf854a95cdb33425df188de3e63491">XAXIPCIE_AXIBAR2PCIBAR_1L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x214</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ac6b872ead955b2775dfd68c8cdaece4b">XAXIPCIE_AXIBAR2PCIBAR_2U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x218</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a60190c47d9ac660c226563032207ebb3">XAXIPCIE_AXIBAR2PCIBAR_2L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x21C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a3934606610a905f1902a34760c20b7a8">XAXIPCIE_AXIBAR2PCIBAR_3U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x220</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a165a875ba9d89b26ebb25cb288c33745">XAXIPCIE_AXIBAR2PCIBAR_3L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x224</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aa7970a09db54b7f198a039211a1116b3">XAXIPCIE_AXIBAR2PCIBAR_4U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x228</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a940f71ca9d3e3bc7ac6716f2f34c4884">XAXIPCIE_AXIBAR2PCIBAR_4L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x22C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#abe4237b20c412dc42cbd47c8bd87af92">XAXIPCIE_AXIBAR2PCIBAR_5U_OFFSET</a>&nbsp;&nbsp;&nbsp;0x230</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a400d8b2257870a70418b3d9bf8de5a77">XAXIPCIE_AXIBAR2PCIBAR_5L_OFFSET</a>&nbsp;&nbsp;&nbsp;0x234</td></tr>
<tr><td colspan="2"><div class="groupHeader">VSECC Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpfe18dd5768eceec1c49b9e1e604ba120"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#abd84445ebce4bfcb25ca5b75799bbba5">XAXIPCIE_VSECC_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a8724baa412ffd4bd593fd67c2928c3a1">XAXIPCIE_VSECC_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aca2f85036ff847a8f3c9def6d402bfe3">XAXIPCIE_VSECC_NEXT_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ab791a04d374dfc7d88d5e3c817126b8f">XAXIPCIE_VSECC_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a4ea49e123b5a60e753034437e748a455">XAXIPCIE_VSECC_NEXT_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td colspan="2"><div class="groupHeader">VSECH Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp72d252731d1c96ba8d40b1c74f75d5aa"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#afd846b29aae82d036fc3ea66ef65596f">XAXIPCIE_VSECH_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a94c0af68259b5949d6c003dd85d46b2d">XAXIPCIE_VSECH_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aed6b0e6cd2817f7c5c69c3290833447e">XAXIPCIE_VSECH_LEN_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a591f34e1c213bb45aba99629c71b565b">XAXIPCIE_VSECH_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aa6e2e6e5e712fa8b44077688caee37d1">XAXIPCIE_VSECH_LEN_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bridge Info Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6056f82ed062d83d4df1292486e44dc7"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a5c3e13956927d814f89b16d58bc87b71">XAXIPCIE_BI_GEN2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ab624cf074fe8d343c15a086782e1150c">XAXIPCIE_BI_RP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a3950d5b04a69dcbc2e2c5711cb657745">XAXIPCIE_UP_CONFIG_CAPABLE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a2d99e62d5248da57465cd526eaf9cb01">XAXIPCIE_BI_ECAM_SIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x00070000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ae20709cf0062b87ed8689af2e8ee0a0a">XAXIPCIE_BI_RP_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a6e5ee78d2b39fa90a87fea37ed49d35a">XAXIPCIE_BI_ECAM_SIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bridge Status &amp; Control Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6a8bab834966df1e5855efee3177b4f3"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#abfb6e478c3f181fcec8e4918f9442296">XAXIPCIE_BSC_ECAM_BUSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a6a80436f1d395be5d4963d3f9d09f49c">XAXIPCIE_BSC_GI_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a5d8d34b56c828dc51ee2bf7fe5876e6d">XAXIPCIE_BSC_RW1C_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7414766d143e8d20bf6ace5ca03548d8">XAXIPCIE_BSC_RO_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a92e6aa96f3a966ac3ac8b8b00bb770e6">XAXIPCIE_BSC_GI_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ac17ec341d56663eee8c61f478078e8e5">XAXIPCIE_BSC_RW1C_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a00ae2b626af9f11c9e3f9ccf4cbbd526">XAXIPCIE_BSC_RO_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Decode Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp55f962510c9f4c2ee327d24ac1ff225c"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7d8d223d3881fc8e39d0d176974a5f97">XAXIPCIE_ID_LINK_DOWN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ac24578f59c89ad7e659b6321259e005c">XAXIPCIE_ID_ECRC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ac12ef40af613a60dd229b11010e850ef">XAXIPCIE_ID_STR_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ab7c127293e67e001584800088d052fee">XAXIPCIE_ID_HOT_RST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a846f47d9802bd878b3903c27673e4242">XAXIPCIE_ID_CFG_COMPL_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000E0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a5d2598bc52c54ea03294b1ddd915611a">XAXIPCIE_ID_CFG_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a96cd9b31642245e067b4f746cd38a238">XAXIPCIE_ID_CORRECTABLE_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a79e63cd543f66440b3b227807636ee90">XAXIPCIE_ID_NONFATAL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a193020c952d0d7ad38a3769887bd9d34">XAXIPCIE_ID_FATAL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#acad1e038951dbef989a1d3b266af35c9">XAXIPCIE_ID_INTX_INTERRUPT</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af6f510e8eb119a47dd7f0ebc16801fac">XAXIPCIE_ID_MSI_INTERRUPT</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aa428513b46014681de2bf99c3cfac84e">XAXIPCIE_ID_UNSUPP_CMPL_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a16dc91d210fc5079a0c4aa475946818f">XAXIPCIE_ID_UNEXP_CMPL_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ab0f88e6f4f242c99bd926d5db15cdb08">XAXIPCIE_ID_CMPL_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a1298f6ace7fb8944f15181c960a90beb">XAXIPCIE_ID_SLV_EP_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a9d1319467ba4179502a8b4ef33bf4fe7">XAXIPCIE_ID_CMPL_ABT_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ae119f56dec65465b4438531840a8a759">XAXIPCIE_ID_ILL_BURST_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a2c5b6ef607113d639e16d43dd05b9405">XAXIPCIE_ID_DECODE_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aa6dd437acd81c0284bfd1ed1563cfbb7">XAXIPCIE_ID_SLAVE_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a96036ca77a405418f7e6da47d252f6c9">XAXIPCIE_ID_MASTER_EP_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aeb7c330e5d10623ceafc66dd08f149ea">XAXIPCIE_ID_CLEAR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Mask Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa4311eca8915fe3d2913ae2ae563287f"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a40d5e3c669642af8441aed4d5ad23ee2">XAXIPCIE_IM_ENABLE_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a1da6c8b6280b6726d8ac6178bf11af15">XAXIPCIE_IM_DISABLE_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bus Location Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0c1e03f6ac5f88b2a3fa572e01df32da"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a269fecd1e2d8010e7b84e1339a5b2b94">XAXIPCIE_BL_FUNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a21a35da125896346b1a3219fe2dfcc93">XAXIPCIE_BL_DEV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af8a11f087363d5ff57409bf45a597851">XAXIPCIE_BL_BUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ae40bca0b490429edd0c59df2f04dd595">XAXIPCIE_BL_PORT_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af0d3ce908be6f6c89a7212ddc42ba192">XAXIPCIE_BL_DEV_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#adc5afc68e0ece36131a9636a467ab327">XAXIPCIE_BL_BUS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7ef6bab98d1eba6156f808f92e39d7f2">XAXIPCIE_BL_PORT_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">PHY Status &amp; Control Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp3eeb127121823ebd06e41a399a06f602"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a1238d2aba155c18a5ce7b45d2a1cbe39">XAXIPCIE_PHYSC_LINK_RATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a1afe809e17692a8fac45d860ac99c4d3">XAXIPCIE_PHYSC_LINK_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a83dbe369846939579a0dd3d74476bcb7">XAXIPCIE_PHYSC_LTSSM_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x000001F8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a1d873d3497027ad74b8d0240a28ab11d">XAXIPCIE_PHYSC_LANE_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000600</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a1b1c63c3222b1c3585b7b7ba73a46db8">XAXIPCIE_PHYSC_LINK_UP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a238bcf6752996345861f9e958ee5bddc">XAXIPCIE_PHYSC_DLW_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a04fd250e831f12d2274e81fc11f8544a">XAXIPCIE_PHYSC_DLWS_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aaf6ed374b48c1d8d127a3cc0fa1dd082">XAXIPCIE_PHYSC_DLA_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af3422457e569985908990b125ded1b5f">XAXIPCIE_PHYSC_DLC_MASK</a>&nbsp;&nbsp;&nbsp;0x00300000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aef8ab25bd7ab6a989ddc832c2c50c2e4">XAXIPCIE_PHYSC_LINK_WIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a41728830bc4094a6044ea629c4699201">XAXIPCIE_PHYSC_LTSSM_STATE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ad478317d1ca0eae5e32d87e51bbb0a92">XAXIPCIE_PHYSC_LANE_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a6b51f3442219824eb75fc8ff3cfe1660">XAXIPCIE_PHYSC_LINK_UP_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7e9344be85c4daabbe33825ec565e348">XAXIPCIE_PHYSC_DLW_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ab4aba0340f18918d3aa073dfe631724c">XAXIPCIE_PHYSC_DLWS_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a39556f83d4e88ec7783db2826ce5303d">XAXIPCIE_PHYSC_DLA_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aabf018637b6aa1ca5b7ca4657ed2583a">XAXIPCIE_PHYSC_DLC_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td colspan="2"><div class="groupHeader">Root Port Status/Control Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa45c695b4528ef574e7893223f9c1a91"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a727eba08077bad1923e3ff44e5522110">XAXIPCIE_RPSC_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFF0001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7239a578a5e3bbf80fac05bab9a841aa">XAXIPCIE_RPSC_BRIDGE_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a306dded24643ad2589e7773a278198c2">XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aad476109c1b88e734cd0c487551ecd38">XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ad174b729ea9da546195a3e35b5306296">XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ae7e2cf8f647b545ca89191d281d28500">XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aae47e36bef3304c2ed171d5c4263b356">XAXIPCIE_RPSC_COMP_TIMEOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x0FF00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ae31c1b6a918ba904627c85e1b1e90cd7">XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a4c13191564e035b1f82bd03a2618ae68">XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ac928e2b08d55a229e1bcb3064c420152">XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a487c2d600b1745aeda32d7987c08ba79">XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a5bd566eee0347d55e43ce6c803fd9ea6">XAXIPCIE_RPSC_COMP_TIMEOUT_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td colspan="2"><div class="groupHeader">Root Port MSI Base Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6f7ed228052906bd777fc1eb76e0e09d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a6b8ab2e2dd878a06c3fec3bef2612f88">XAXIPCIE_RPMSIB_UPPER_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af58383b79342a1ef51e2c00674f7d6dd">XAXIPCIE_RPMSIB_UPPER_SHIFT</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ac25094bce1e85b534dc154222a7d83a3">XAXIPCIE_RPMSIB_LOWER_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Root Port Error FIFO Read Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp08e49f0eae286d085ece76cc298a4223"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a4e82350a3eb45f3f8a61351de81d39c9">XAXIPCIE_RPEFR_REQ_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a76dd5672aa49d1675193c515ee99275e">XAXIPCIE_RPEFR_ERR_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a0d7406f32c476e78d25f92fab2bbb30b">XAXIPCIE_RPEFR_ERR_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a285c4d376d023b3b9df54754606808df">XAXIPCIE_RPEFR_ERR_TYPE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#acb9ed69607f6da66cc0501f4f18bb732">XAXIPCIE_RPEFR_ERR_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>
<tr><td colspan="2"><div class="groupHeader">Root Port Interrupt FIFO Read 1 Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5d6a52f89f189b7f47dcf5ec1efd136b"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a477d9111e2c1e6932b00b658cda9df01">XAXIPCIE_RPIFR1_REQ_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ad2a9c673eaa9cdb18e3ac3788fcb834d">XAXIPCIE_RPIFR1_MSI_ADDR_MASK</a>&nbsp;&nbsp;&nbsp;0x07FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aaf545ca193095942641304d55ce7e416">XAXIPCIE_RPIFR1_INTR_LINE_MASK</a>&nbsp;&nbsp;&nbsp;0x18000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aa573753049273f1ece6a4b24917d2b05">XAXIPCIE_RPIFR1_INTR_ASSERT_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a9d9b70e72dbf4e3db706b28f5f749e74">XAXIPCIE_RPIFR1_MSIINTR_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#af9a5f8ec646e50bdc31887a508f50fc5">XAXIPCIE_RPIFR1_INTR_VALID_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a71868428e591d5f59fd40151da6d3aa5">XAXIPCIE_RPIFR1_MSI_ADDR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a0465365bbae94b36de39aceeb580cdd1">XAXIPCIE_RPIFR1_MSIINTR_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#abdd55507fa3a696908e3d31abe7ff1e6">XAXIPCIE_RPIFR1_INTR_VALID_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>
<tr><td colspan="2"><div class="groupHeader">Root Port Interrupt FIFO Read 2 Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp10f2e7a496938269168a900c15497468"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#aaf6ce74eb3d24d535f2c399330c27af9">XAXIPCIE_RPIFR2_MSG_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">ECAM Address Register bitmaps and masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9762c5f4e0edf732af8e8cbbbf7651a1"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#abbe43193c1a1f1b12a1e8e2910ffb02e">XAXIPCIE_ECAM_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFFFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a39ab6deaee9fe1e2ab734e85dc0fad5c">XAXIPCIE_ECAM_BUS_MASK</a>&nbsp;&nbsp;&nbsp;0x0FF00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a7c530b27ed7392d44e98855cbf1582fe">XAXIPCIE_ECAM_DEV_MASK</a>&nbsp;&nbsp;&nbsp;0x000F8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a8b3e595d86874d13a20a84e998792ede">XAXIPCIE_ECAM_FUN_MASK</a>&nbsp;&nbsp;&nbsp;0x00007000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ad62957cb703c4fdabd125b714ff3b113">XAXIPCIE_ECAM_REG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a188489525792d10a8892af78991ba828">XAXIPCIE_ECAM_BYT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#afe54d275930774f3ef2fa61861cc1047">XAXIPCIE_ECAM_BUS_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ad8e00362272438c225cdf2bf5ee977e7">XAXIPCIE_ECAM_DEV_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#ad6b61db832dff675f08c9f85b8d51027">XAXIPCIE_ECAM_FUN_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a40dade6a41bec5215be2714e28babe3b">XAXIPCIE_ECAM_REG_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__hw_8h.html#a9b1361bda2147f4bad36f800a61fa056">XAXIPCIE_ECAM_BYT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and basic driver functions for the <a class="el" href="struct_x_axi_pcie.html">XAxiPcie</a> device driver.</p>
<dl class="note"><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.00a rkv  03/03/11  Original code.
 2.00a nm   09/19/11  Root port related changes are done.</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="aa01b566fdaa57bf0696c4a4445053158"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_0L_OFFSET" ref="aa01b566fdaa57bf0696c4a4445053158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_0L_OFFSET&nbsp;&nbsp;&nbsp;0x20C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 0 lower 32 bits </p>

</div>
</div>
<a class="anchor" id="ace702755df9d438185fdb96c5e63cc0e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_0U_OFFSET" ref="ace702755df9d438185fdb96c5e63cc0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_0U_OFFSET&nbsp;&nbsp;&nbsp;0x208</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR 2 PCIBAR translation 0 upper 32 bits </p>

</div>
</div>
<a class="anchor" id="a6abf854a95cdb33425df188de3e63491"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_1L_OFFSET" ref="a6abf854a95cdb33425df188de3e63491" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_1L_OFFSET&nbsp;&nbsp;&nbsp;0x214</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 1 lower 32 bits </p>

</div>
</div>
<a class="anchor" id="adf2f3ccb2ad35296c9ad8fbd7658cfc9"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_1U_OFFSET" ref="adf2f3ccb2ad35296c9ad8fbd7658cfc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_1U_OFFSET&nbsp;&nbsp;&nbsp;0x210</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 1 upper 32 bits </p>

</div>
</div>
<a class="anchor" id="a60190c47d9ac660c226563032207ebb3"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_2L_OFFSET" ref="a60190c47d9ac660c226563032207ebb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_2L_OFFSET&nbsp;&nbsp;&nbsp;0x21C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 2 lower 32 bits </p>

</div>
</div>
<a class="anchor" id="ac6b872ead955b2775dfd68c8cdaece4b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_2U_OFFSET" ref="ac6b872ead955b2775dfd68c8cdaece4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_2U_OFFSET&nbsp;&nbsp;&nbsp;0x218</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 2 upper 32 bits </p>

</div>
</div>
<a class="anchor" id="a165a875ba9d89b26ebb25cb288c33745"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_3L_OFFSET" ref="a165a875ba9d89b26ebb25cb288c33745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_3L_OFFSET&nbsp;&nbsp;&nbsp;0x224</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 3 lower 32 bits </p>

</div>
</div>
<a class="anchor" id="a3934606610a905f1902a34760c20b7a8"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_3U_OFFSET" ref="a3934606610a905f1902a34760c20b7a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_3U_OFFSET&nbsp;&nbsp;&nbsp;0x220</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 3 upper 32 bits </p>

</div>
</div>
<a class="anchor" id="a940f71ca9d3e3bc7ac6716f2f34c4884"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_4L_OFFSET" ref="a940f71ca9d3e3bc7ac6716f2f34c4884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_4L_OFFSET&nbsp;&nbsp;&nbsp;0x22C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 4 lower 32 bits </p>

</div>
</div>
<a class="anchor" id="aa7970a09db54b7f198a039211a1116b3"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_4U_OFFSET" ref="aa7970a09db54b7f198a039211a1116b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_4U_OFFSET&nbsp;&nbsp;&nbsp;0x228</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 4 upper 32 bits </p>

</div>
</div>
<a class="anchor" id="a400d8b2257870a70418b3d9bf8de5a77"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_5L_OFFSET" ref="a400d8b2257870a70418b3d9bf8de5a77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_5L_OFFSET&nbsp;&nbsp;&nbsp;0x234</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 5 lower 32 bits </p>

</div>
</div>
<a class="anchor" id="abe4237b20c412dc42cbd47c8bd87af92"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_AXIBAR2PCIBAR_5U_OFFSET" ref="abe4237b20c412dc42cbd47c8bd87af92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_AXIBAR2PCIBAR_5U_OFFSET&nbsp;&nbsp;&nbsp;0x230</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>AXIBAR to PCIBAR translation 5 upper 32 bits </p>

</div>
</div>
<a class="anchor" id="a2d99e62d5248da57465cd526eaf9cb01"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_ECAM_SIZE_MASK" ref="a2d99e62d5248da57465cd526eaf9cb01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BI_ECAM_SIZE_MASK&nbsp;&nbsp;&nbsp;0x00070000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECAM size </p>

</div>
</div>
<a class="anchor" id="a6e5ee78d2b39fa90a87fea37ed49d35a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_ECAM_SIZE_SHIFT" ref="a6e5ee78d2b39fa90a87fea37ed49d35a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BI_ECAM_SIZE_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCIe ECAM Size Shift </p>

</div>
</div>
<a class="anchor" id="a5c3e13956927d814f89b16d58bc87b71"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_GEN2_MASK" ref="a5c3e13956927d814f89b16d58bc87b71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BI_GEN2_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCIe Gen2 Speed Support Mask </p>

</div>
</div>
<a class="anchor" id="a9f8bb352119692caff9e7851fe534498"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_OFFSET" ref="a9f8bb352119692caff9e7851fe534498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BI_OFFSET&nbsp;&nbsp;&nbsp;0x130</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bridge Info Register </p>

</div>
</div>
<a class="anchor" id="ab624cf074fe8d343c15a086782e1150c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_RP_MASK" ref="ab624cf074fe8d343c15a086782e1150c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BI_RP_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCIe Root Port Support </p>

</div>
</div>
<a class="anchor" id="ae20709cf0062b87ed8689af2e8ee0a0a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BI_RP_SHIFT" ref="ae20709cf0062b87ed8689af2e8ee0a0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BI_RP_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCIe Root Port Shift </p>

</div>
</div>
<a class="anchor" id="af8a11f087363d5ff57409bf45a597851"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_BUS_MASK" ref="af8a11f087363d5ff57409bf45a597851" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BL_BUS_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester ID Bus Number </p>

</div>
</div>
<a class="anchor" id="adc5afc68e0ece36131a9636a467ab327"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_BUS_SHIFT" ref="adc5afc68e0ece36131a9636a467ab327" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BL_BUS_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester ID Bus Number Shift Value </p>

</div>
</div>
<a class="anchor" id="a21a35da125896346b1a3219fe2dfcc93"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_DEV_MASK" ref="a21a35da125896346b1a3219fe2dfcc93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BL_DEV_MASK&nbsp;&nbsp;&nbsp;0x000000F8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester ID Device Number </p>

</div>
</div>
<a class="anchor" id="af0d3ce908be6f6c89a7212ddc42ba192"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_DEV_SHIFT" ref="af0d3ce908be6f6c89a7212ddc42ba192" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BL_DEV_SHIFT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester ID Device Number Shift Value </p>

</div>
</div>
<a class="anchor" id="a269fecd1e2d8010e7b84e1339a5b2b94"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_FUNC_MASK" ref="a269fecd1e2d8010e7b84e1339a5b2b94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BL_FUNC_MASK&nbsp;&nbsp;&nbsp;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester ID Function Number </p>

</div>
</div>
<a class="anchor" id="ae8a758a6bb3b73be59a403a53ef97881"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_OFFSET" ref="ae8a758a6bb3b73be59a403a53ef97881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BL_OFFSET&nbsp;&nbsp;&nbsp;0x140</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Location Register </p>

</div>
</div>
<a class="anchor" id="ae40bca0b490429edd0c59df2f04dd595"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_PORT_MASK" ref="ae40bca0b490429edd0c59df2f04dd595" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BL_PORT_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester ID Port Number </p>

</div>
</div>
<a class="anchor" id="a7ef6bab98d1eba6156f808f92e39d7f2"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BL_PORT_SHIFT" ref="a7ef6bab98d1eba6156f808f92e39d7f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BL_PORT_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester ID Bus Number Shift Value </p>

</div>
</div>
<a class="anchor" id="abfb6e478c3f181fcec8e4918f9442296"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_ECAM_BUSY_MASK" ref="abfb6e478c3f181fcec8e4918f9442296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BSC_ECAM_BUSY_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ECAM Busy Status </p>

</div>
</div>
<a class="anchor" id="a6a80436f1d395be5d4963d3f9d09f49c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_GI_MASK" ref="a6a80436f1d395be5d4963d3f9d09f49c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BSC_GI_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global Interrupt Disable </p>

</div>
</div>
<a class="anchor" id="a92e6aa96f3a966ac3ac8b8b00bb770e6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_GI_SHIFT" ref="a92e6aa96f3a966ac3ac8b8b00bb770e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BSC_GI_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Global Interrupt Disable Shift </p>

</div>
</div>
<a class="anchor" id="a10e385edef3931106642fcf07d5a5fec"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_OFFSET" ref="a10e385edef3931106642fcf07d5a5fec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BSC_OFFSET&nbsp;&nbsp;&nbsp;0x134</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bridge Status and Control Register </p>

</div>
</div>
<a class="anchor" id="a7414766d143e8d20bf6ace5ca03548d8"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_RO_MASK" ref="a7414766d143e8d20bf6ace5ca03548d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BSC_RO_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RW Permissions to RO Registers </p>

</div>
</div>
<a class="anchor" id="a00ae2b626af9f11c9e3f9ccf4cbbd526"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_RO_SHIFT" ref="a00ae2b626af9f11c9e3f9ccf4cbbd526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BSC_RO_SHIFT&nbsp;&nbsp;&nbsp;17</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RO as RW Shift </p>

</div>
</div>
<a class="anchor" id="a5d8d34b56c828dc51ee2bf7fe5876e6d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_RW1C_MASK" ref="a5d8d34b56c828dc51ee2bf7fe5876e6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BSC_RW1C_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RW Permissions to RW1C Registers </p>

</div>
</div>
<a class="anchor" id="ac17ec341d56663eee8c61f478078e8e5"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_BSC_RW1C_SHIFT" ref="ac17ec341d56663eee8c61f478078e8e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_BSC_RW1C_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RW1C Shift </p>

</div>
</div>
<a class="anchor" id="a39ab6deaee9fe1e2ab734e85dc0fad5c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_BUS_MASK" ref="a39ab6deaee9fe1e2ab734e85dc0fad5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_BUS_MASK&nbsp;&nbsp;&nbsp;0x0FF00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Number Mask </p>

</div>
</div>
<a class="anchor" id="afe54d275930774f3ef2fa61861cc1047"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_BUS_SHIFT" ref="afe54d275930774f3ef2fa61861cc1047" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_BUS_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Number Shift Value </p>

</div>
</div>
<a class="anchor" id="a188489525792d10a8892af78991ba828"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_BYT_MASK" ref="a188489525792d10a8892af78991ba828" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_BYT_MASK&nbsp;&nbsp;&nbsp;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Byte Address Mask </p>

</div>
</div>
<a class="anchor" id="a9b1361bda2147f4bad36f800a61fa056"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_BYT_SHIFT" ref="a9b1361bda2147f4bad36f800a61fa056" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_BYT_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Byte Offset Shift Value </p>

</div>
</div>
<a class="anchor" id="a7c530b27ed7392d44e98855cbf1582fe"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_DEV_MASK" ref="a7c530b27ed7392d44e98855cbf1582fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_DEV_MASK&nbsp;&nbsp;&nbsp;0x000F8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Number Mask </p>

</div>
</div>
<a class="anchor" id="ad8e00362272438c225cdf2bf5ee977e7"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_DEV_SHIFT" ref="ad8e00362272438c225cdf2bf5ee977e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_DEV_SHIFT&nbsp;&nbsp;&nbsp;15</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Device Number Shift Value </p>

</div>
</div>
<a class="anchor" id="a8b3e595d86874d13a20a84e998792ede"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_FUN_MASK" ref="a8b3e595d86874d13a20a84e998792ede" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_FUN_MASK&nbsp;&nbsp;&nbsp;0x00007000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Function Number Mask </p>

</div>
</div>
<a class="anchor" id="ad6b61db832dff675f08c9f85b8d51027"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_FUN_SHIFT" ref="ad6b61db832dff675f08c9f85b8d51027" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_FUN_SHIFT&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Function Number Shift Value </p>

</div>
</div>
<a class="anchor" id="abbe43193c1a1f1b12a1e8e2910ffb02e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_MASK" ref="abbe43193c1a1f1b12a1e8e2910ffb02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_MASK&nbsp;&nbsp;&nbsp;0x0FFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask of all valid bits </p>

</div>
</div>
<a class="anchor" id="ad62957cb703c4fdabd125b714ff3b113"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_REG_MASK" ref="ad62957cb703c4fdabd125b714ff3b113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_REG_MASK&nbsp;&nbsp;&nbsp;0x00000FFC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Register Number Mask </p>

</div>
</div>
<a class="anchor" id="a40dade6a41bec5215be2714e28babe3b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ECAM_REG_SHIFT" ref="a40dade6a41bec5215be2714e28babe3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ECAM_REG_SHIFT&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Register Number Shift Value </p>

</div>
</div>
<a class="anchor" id="a4a58b04bdb3088794b231b94b99f52c4"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_HW_H" ref="a4a58b04bdb3088794b231b94b99f52c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a846f47d9802bd878b3903c27673e4242"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CFG_COMPL_STATE_MASK" ref="a846f47d9802bd878b3903c27673e4242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_CFG_COMPL_STATE_MASK&nbsp;&nbsp;&nbsp;0x000000E0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Cfg Completion Status Mask </p>

</div>
</div>
<a class="anchor" id="a5d2598bc52c54ea03294b1ddd915611a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CFG_TIMEOUT_MASK" ref="a5d2598bc52c54ea03294b1ddd915611a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_CFG_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Cfg timeout Mask </p>

</div>
</div>
<a class="anchor" id="aeb7c330e5d10623ceafc66dd08f149ea"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CLEAR_ALL_MASK" ref="aeb7c330e5d10623ceafc66dd08f149ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_CLEAR_ALL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mask of all Interrupts </p>

</div>
</div>
<a class="anchor" id="a9d1319467ba4179502a8b4ef33bf4fe7"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CMPL_ABT_MASK" ref="a9d1319467ba4179502a8b4ef33bf4fe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_CMPL_ABT_MASK&nbsp;&nbsp;&nbsp;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave completion Abort Mask </p>

</div>
</div>
<a class="anchor" id="ab0f88e6f4f242c99bd926d5db15cdb08"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CMPL_TIMEOUT_MASK" ref="ab0f88e6f4f242c99bd926d5db15cdb08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_CMPL_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave completion Time Mask </p>

</div>
</div>
<a class="anchor" id="a96cd9b31642245e067b4f746cd38a238"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_CORRECTABLE_ERR_MASK" ref="a96cd9b31642245e067b4f746cd38a238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_CORRECTABLE_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Correctable Error Mask </p>

</div>
</div>
<a class="anchor" id="a2c5b6ef607113d639e16d43dd05b9405"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_DECODE_ERR_MASK" ref="a2c5b6ef607113d639e16d43dd05b9405" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_DECODE_ERR_MASK&nbsp;&nbsp;&nbsp;0x04000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Decode Error Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="ac24578f59c89ad7e659b6321259e005c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_ECRC_ERR_MASK" ref="ac24578f59c89ad7e659b6321259e005c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_ECRC_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Packet CRC failed </p>

</div>
</div>
<a class="anchor" id="a193020c952d0d7ad38a3769887bd9d34"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_FATAL_ERR_MASK" ref="a193020c952d0d7ad38a3769887bd9d34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_FATAL_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fatal Error Mask </p>

</div>
</div>
<a class="anchor" id="ab7c127293e67e001584800088d052fee"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_HOT_RST_MASK" ref="ab7c127293e67e001584800088d052fee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_HOT_RST_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Hot Reset Mask </p>

</div>
</div>
<a class="anchor" id="ae119f56dec65465b4438531840a8a759"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_ILL_BURST_MASK" ref="ae119f56dec65465b4438531840a8a759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_ILL_BURST_MASK&nbsp;&nbsp;&nbsp;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Illegal Burst Mask </p>

</div>
</div>
<a class="anchor" id="acad1e038951dbef989a1d3b266af35c9"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_INTX_INTERRUPT" ref="acad1e038951dbef989a1d3b266af35c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_INTX_INTERRUPT&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>INTX Interrupt </p>

</div>
</div>
<a class="anchor" id="a7d8d223d3881fc8e39d0d176974a5f97"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_LINK_DOWN_MASK" ref="a7d8d223d3881fc8e39d0d176974a5f97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_LINK_DOWN_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Link Down Mask </p>

</div>
</div>
<a class="anchor" id="a96036ca77a405418f7e6da47d252f6c9"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_MASTER_EP_MASK" ref="a96036ca77a405418f7e6da47d252f6c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_MASTER_EP_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Error Poison Mask </p>

</div>
</div>
<a class="anchor" id="af6f510e8eb119a47dd7f0ebc16801fac"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_MSI_INTERRUPT" ref="af6f510e8eb119a47dd7f0ebc16801fac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_MSI_INTERRUPT&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI Interrupt </p>

</div>
</div>
<a class="anchor" id="a79e63cd543f66440b3b227807636ee90"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_NONFATAL_ERR_MASK" ref="a79e63cd543f66440b3b227807636ee90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_NONFATAL_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Non-Fatal Error Mask </p>

</div>
</div>
<a class="anchor" id="af4ee25f8cd866c3c4c79bd9f1a784a7c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_OFFSET" ref="af4ee25f8cd866c3c4c79bd9f1a784a7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_OFFSET&nbsp;&nbsp;&nbsp;0x138</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Decode Register </p>

</div>
</div>
<a class="anchor" id="aa6dd437acd81c0284bfd1ed1563cfbb7"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_SLAVE_ERR_MASK" ref="aa6dd437acd81c0284bfd1ed1563cfbb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_SLAVE_ERR_MASK&nbsp;&nbsp;&nbsp;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Master Slave Error Interrupt Mask </p>

</div>
</div>
<a class="anchor" id="a1298f6ace7fb8944f15181c960a90beb"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_SLV_EP_MASK" ref="a1298f6ace7fb8944f15181c960a90beb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_SLV_EP_MASK&nbsp;&nbsp;&nbsp;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Error Poison Mask </p>

</div>
</div>
<a class="anchor" id="ac12ef40af613a60dd229b11010e850ef"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_STR_ERR_MASK" ref="ac12ef40af613a60dd229b11010e850ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_STR_ERR_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Streaming Error Mask </p>

</div>
</div>
<a class="anchor" id="a16dc91d210fc5079a0c4aa475946818f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_UNEXP_CMPL_MASK" ref="a16dc91d210fc5079a0c4aa475946818f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_UNEXP_CMPL_MASK&nbsp;&nbsp;&nbsp;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Unexpected Completion Mask </p>

</div>
</div>
<a class="anchor" id="aa428513b46014681de2bf99c3cfac84e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_ID_UNSUPP_CMPL_MASK" ref="aa428513b46014681de2bf99c3cfac84e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_ID_UNSUPP_CMPL_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave Unsupported Request Mask </p>

</div>
</div>
<a class="anchor" id="a1da6c8b6280b6726d8ac6178bf11af15"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_IM_DISABLE_ALL_MASK" ref="a1da6c8b6280b6726d8ac6178bf11af15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_IM_DISABLE_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable All Interrupts </p>

</div>
</div>
<a class="anchor" id="a40d5e3c669642af8441aed4d5ad23ee2"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_IM_ENABLE_ALL_MASK" ref="a40d5e3c669642af8441aed4d5ad23ee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_IM_ENABLE_ALL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable All Interrupts </p>

</div>
</div>
<a class="anchor" id="ad798e4bbf2fc4fe5135dfa56fac31399"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_IM_OFFSET" ref="ad798e4bbf2fc4fe5135dfa56fac31399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_IM_OFFSET&nbsp;&nbsp;&nbsp;0x13C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask Register </p>

</div>
</div>
<a class="anchor" id="a7cecef23e8a28935226e7dc9815390c0"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PCIE_CORE_OFFSET" ref="a7cecef23e8a28935226e7dc9815390c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PCIE_CORE_OFFSET&nbsp;&nbsp;&nbsp;0x000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>PCI Express hard core configuration register offset </p>

</div>
</div>
<a class="anchor" id="aaf6ed374b48c1d8d127a3cc0fa1dd082"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLA_MASK" ref="aaf6ed374b48c1d8d127a3cc0fa1dd082" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_DLA_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Directed Link Change change to reliability or Autonomus Mask </p>

</div>
</div>
<a class="anchor" id="a39556f83d4e88ec7783db2826ce5303d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLA_SHIFT" ref="a39556f83d4e88ec7783db2826ce5303d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_DLA_SHIFT&nbsp;&nbsp;&nbsp;19</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Directed Link change to reliability or Autonomus Shift </p>

</div>
</div>
<a class="anchor" id="af3422457e569985908990b125ded1b5f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLC_MASK" ref="af3422457e569985908990b125ded1b5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_DLC_MASK&nbsp;&nbsp;&nbsp;0x00300000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Directed Link change Mask </p>

</div>
</div>
<a class="anchor" id="aabf018637b6aa1ca5b7ca4657ed2583a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLC_SHIFT" ref="aabf018637b6aa1ca5b7ca4657ed2583a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_DLC_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Directed Link change Shift </p>

</div>
</div>
<a class="anchor" id="a238bcf6752996345861f9e958ee5bddc"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLW_MASK" ref="a238bcf6752996345861f9e958ee5bddc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_DLW_MASK&nbsp;&nbsp;&nbsp;0x00030000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Directed Link Width to change Mask </p>

</div>
</div>
<a class="anchor" id="a7e9344be85c4daabbe33825ec565e348"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLW_SHIFT" ref="a7e9344be85c4daabbe33825ec565e348" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_DLW_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Directed Link Width to change Shift </p>

</div>
</div>
<a class="anchor" id="a04fd250e831f12d2274e81fc11f8544a"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLWS_MASK" ref="a04fd250e831f12d2274e81fc11f8544a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_DLWS_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Directed Link Width Speed to change Mask </p>

</div>
</div>
<a class="anchor" id="ab4aba0340f18918d3aa073dfe631724c"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_DLWS_SHIFT" ref="ab4aba0340f18918d3aa073dfe631724c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_DLWS_SHIFT&nbsp;&nbsp;&nbsp;18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Directed Link Width Speed to change Shift </p>

</div>
</div>
<a class="anchor" id="a1d873d3497027ad74b8d0240a28ab11d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LANE_REV_MASK" ref="a1d873d3497027ad74b8d0240a28ab11d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LANE_REV_MASK&nbsp;&nbsp;&nbsp;0x00000600</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lane Reversal Mask </p>

</div>
</div>
<a class="anchor" id="ad478317d1ca0eae5e32d87e51bbb0a92"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LANE_REV_SHIFT" ref="ad478317d1ca0eae5e32d87e51bbb0a92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LANE_REV_SHIFT&nbsp;&nbsp;&nbsp;9</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lane Reversal Shift </p>

</div>
</div>
<a class="anchor" id="a1238d2aba155c18a5ce7b45d2a1cbe39"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_RATE_MASK" ref="a1238d2aba155c18a5ce7b45d2a1cbe39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LINK_RATE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Link Rate </p>

</div>
</div>
<a class="anchor" id="a1b1c63c3222b1c3585b7b7ba73a46db8"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_UP_MASK" ref="a1b1c63c3222b1c3585b7b7ba73a46db8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LINK_UP_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Link Up Status Mask </p>

</div>
</div>
<a class="anchor" id="a6b51f3442219824eb75fc8ff3cfe1660"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_UP_SHIFT" ref="a6b51f3442219824eb75fc8ff3cfe1660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LINK_UP_SHIFT&nbsp;&nbsp;&nbsp;11</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Link Up Status Shift </p>

</div>
</div>
<a class="anchor" id="a1afe809e17692a8fac45d860ac99c4d3"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_WIDTH_MASK" ref="a1afe809e17692a8fac45d860ac99c4d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LINK_WIDTH_MASK&nbsp;&nbsp;&nbsp;0x00000006</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Link Width Mask </p>

</div>
</div>
<a class="anchor" id="aef8ab25bd7ab6a989ddc832c2c50c2e4"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LINK_WIDTH_SHIFT" ref="aef8ab25bd7ab6a989ddc832c2c50c2e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LINK_WIDTH_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Link Status Shift </p>

</div>
</div>
<a class="anchor" id="a83dbe369846939579a0dd3d74476bcb7"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LTSSM_STATE_MASK" ref="a83dbe369846939579a0dd3d74476bcb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LTSSM_STATE_MASK&nbsp;&nbsp;&nbsp;0x000001F8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LTSSM State Mask </p>

</div>
</div>
<a class="anchor" id="a41728830bc4094a6044ea629c4699201"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_LTSSM_STATE_SHIFT" ref="a41728830bc4094a6044ea629c4699201" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_LTSSM_STATE_SHIFT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LTSSM State Shift </p>

</div>
</div>
<a class="anchor" id="a84f89f155288e2a5de41a09bdf5d8672"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_PHYSC_OFFSET" ref="a84f89f155288e2a5de41a09bdf5d8672" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_PHYSC_OFFSET&nbsp;&nbsp;&nbsp;0x144</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Physical status and Control Register </p>

</div>
</div>
<a class="anchor" id="ab5e38a3a5815c463c52461a8f7f52b75"></a><!-- doxytag: member="xaxipcie_hw.h::XAxiPcie_ReadReg" ref="ab5e38a3a5815c463c52461a8f7f52b75" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiPcie_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Macro to read register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the PCIe. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Value of the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xaxipcie__hw_8h.html#ab5e38a3a5815c463c52461a8f7f52b75">XAxiPcie_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a76dd5672aa49d1675193c515ee99275e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_ERR_TYPE_MASK" ref="a76dd5672aa49d1675193c515ee99275e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPEFR_ERR_TYPE_MASK&nbsp;&nbsp;&nbsp;0x00030000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type of Error </p>

</div>
</div>
<a class="anchor" id="a285c4d376d023b3b9df54754606808df"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_ERR_TYPE_SHIFT" ref="a285c4d376d023b3b9df54754606808df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPEFR_ERR_TYPE_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type of Error Shift </p>

</div>
</div>
<a class="anchor" id="a0d7406f32c476e78d25f92fab2bbb30b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_ERR_VALID_MASK" ref="a0d7406f32c476e78d25f92fab2bbb30b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPEFR_ERR_VALID_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Read Succeeded Status </p>

</div>
</div>
<a class="anchor" id="acb9ed69607f6da66cc0501f4f18bb732"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_ERR_VALID_SHIFT" ref="acb9ed69607f6da66cc0501f4f18bb732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPEFR_ERR_VALID_SHIFT&nbsp;&nbsp;&nbsp;18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Read Succeeded Status Shift </p>

</div>
</div>
<a class="anchor" id="a8e3c116efe4ad6fc7c0d87a4fdea9dab"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_OFFSET" ref="a8e3c116efe4ad6fc7c0d87a4fdea9dab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPEFR_OFFSET&nbsp;&nbsp;&nbsp;0x154</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Error FIFO Read Register </p>

</div>
</div>
<a class="anchor" id="a4e82350a3eb45f3f8a61351de81d39c9"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPEFR_REQ_ID_MASK" ref="a4e82350a3eb45f3f8a61351de81d39c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPEFR_REQ_ID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester of Error Msg </p>

</div>
</div>
<a class="anchor" id="aa573753049273f1ece6a4b24917d2b05"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_INTR_ASSERT_MASK" ref="aa573753049273f1ece6a4b24917d2b05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_INTR_ASSERT_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether Interrupt INTx is asserted </p>

</div>
</div>
<a class="anchor" id="aaf545ca193095942641304d55ce7e416"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_INTR_LINE_MASK" ref="aaf545ca193095942641304d55ce7e416" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_INTR_LINE_MASK&nbsp;&nbsp;&nbsp;0x18000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Intr Line Mask </p>

</div>
</div>
<a class="anchor" id="af9a5f8ec646e50bdc31887a508f50fc5"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_INTR_VALID_MASK" ref="af9a5f8ec646e50bdc31887a508f50fc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_INTR_VALID_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Read Succeeded Status </p>

</div>
</div>
<a class="anchor" id="abdd55507fa3a696908e3d31abe7ff1e6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_INTR_VALID_SHIFT" ref="abdd55507fa3a696908e3d31abe7ff1e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_INTR_VALID_SHIFT&nbsp;&nbsp;&nbsp;31</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Read Valid Shift </p>

</div>
</div>
<a class="anchor" id="ad2a9c673eaa9cdb18e3ac3788fcb834d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_MSI_ADDR_MASK" ref="ad2a9c673eaa9cdb18e3ac3788fcb834d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_MSI_ADDR_MASK&nbsp;&nbsp;&nbsp;0x07FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI Address </p>

</div>
</div>
<a class="anchor" id="a71868428e591d5f59fd40151da6d3aa5"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_MSI_ADDR_SHIFT" ref="a71868428e591d5f59fd40151da6d3aa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_MSI_ADDR_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI Address Shift </p>

</div>
</div>
<a class="anchor" id="a9d9b70e72dbf4e3db706b28f5f749e74"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_MSIINTR_VALID_MASK" ref="a9d9b70e72dbf4e3db706b28f5f749e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_MSIINTR_VALID_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Whether Interrupt is MSI or INTx </p>

</div>
</div>
<a class="anchor" id="a0465365bbae94b36de39aceeb580cdd1"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_MSIINTR_VALID_SHIFT" ref="a0465365bbae94b36de39aceeb580cdd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_MSIINTR_VALID_SHIFT&nbsp;&nbsp;&nbsp;30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI/INTx Interrupt Shift </p>

</div>
</div>
<a class="anchor" id="ad61ae31bb34ed3e02243c5d74ac75afa"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_OFFSET" ref="ad61ae31bb34ed3e02243c5d74ac75afa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_OFFSET&nbsp;&nbsp;&nbsp;0x158</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Interrupt FIFO Read1 Register </p>

</div>
</div>
<a class="anchor" id="a477d9111e2c1e6932b00b658cda9df01"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR1_REQ_ID_MASK" ref="a477d9111e2c1e6932b00b658cda9df01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR1_REQ_ID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requester Id of Interrupt Message </p>

</div>
</div>
<a class="anchor" id="aaf6ce74eb3d24d535f2c399330c27af9"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR2_MSG_DATA_MASK" ref="aaf6ce74eb3d24d535f2c399330c27af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR2_MSG_DATA_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pay Load for MSI Message </p>

</div>
</div>
<a class="anchor" id="a92a83142f665f34045a5235732060c47"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPIFR2_OFFSET" ref="a92a83142f665f34045a5235732060c47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPIFR2_OFFSET&nbsp;&nbsp;&nbsp;0x15C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Interrupt FIFO Read2 Register </p>

</div>
</div>
<a class="anchor" id="ac25094bce1e85b534dc154222a7d83a3"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_LOWER_MASK" ref="ac25094bce1e85b534dc154222a7d83a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPMSIB_LOWER_MASK&nbsp;&nbsp;&nbsp;0xFFFFF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lower 32 bits of 64 bit MSI Base Address </p>

</div>
</div>
<a class="anchor" id="a7fff8ece26635ba08deb9dd05f6283a1"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_LOWER_OFFSET" ref="a7fff8ece26635ba08deb9dd05f6283a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPMSIB_LOWER_OFFSET&nbsp;&nbsp;&nbsp;0x150</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port MSI Base 2 Register Lower 32 bits from 64 bit address are written </p>

</div>
</div>
<a class="anchor" id="a6b8ab2e2dd878a06c3fec3bef2612f88"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_UPPER_MASK" ref="a6b8ab2e2dd878a06c3fec3bef2612f88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPMSIB_UPPER_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Upper 32 bits of 64 bit MSI Base Address </p>

</div>
</div>
<a class="anchor" id="a5b498715d2bbafc1a81fea7abd853f29"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_UPPER_OFFSET" ref="a5b498715d2bbafc1a81fea7abd853f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPMSIB_UPPER_OFFSET&nbsp;&nbsp;&nbsp;0x14C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port MSI Base 1 Register Upper 32 bits from 64 bit address are written </p>

</div>
</div>
<a class="anchor" id="af58383b79342a1ef51e2c00674f7d6dd"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPMSIB_UPPER_SHIFT" ref="af58383b79342a1ef51e2c00674f7d6dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPMSIB_UPPER_SHIFT&nbsp;&nbsp;&nbsp;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7239a578a5e3bbf80fac05bab9a841aa"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_BRIDGE_ENABLE_MASK" ref="a7239a578a5e3bbf80fac05bab9a841aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_BRIDGE_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bridge Enable Mask </p>

</div>
</div>
<a class="anchor" id="aae47e36bef3304c2ed171d5c4263b356"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_COMP_TIMEOUT_MASK" ref="aae47e36bef3304c2ed171d5c4263b356" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_COMP_TIMEOUT_MASK&nbsp;&nbsp;&nbsp;0x0FF00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Completion Timeout </p>

</div>
</div>
<a class="anchor" id="a5bd566eee0347d55e43ce6c803fd9ea6"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_COMP_TIMEOUT_SHIFT" ref="a5bd566eee0347d55e43ce6c803fd9ea6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_COMP_TIMEOUT_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Completion Timeout Shift </p>

</div>
</div>
<a class="anchor" id="a306dded24643ad2589e7773a278198c2"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_MASK" ref="a306dded24643ad2589e7773a278198c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Error FIFO Not Empty </p>

</div>
</div>
<a class="anchor" id="ae31c1b6a918ba904627c85e1b1e90cd7"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_SHIFT" ref="ae31c1b6a918ba904627c85e1b1e90cd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_ERR_FIFO_NOT_EMPTY_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Error FIFO Empty Shift </p>

</div>
</div>
<a class="anchor" id="aad476109c1b88e734cd0c487551ecd38"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_MASK" ref="aad476109c1b88e734cd0c487551ecd38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_MASK&nbsp;&nbsp;&nbsp;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Error FIFO Overflow </p>

</div>
</div>
<a class="anchor" id="a4c13191564e035b1f82bd03a2618ae68"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_SHIFT" ref="a4c13191564e035b1f82bd03a2618ae68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_ERR_FIFO_OVERFLOW_SHIFT&nbsp;&nbsp;&nbsp;17</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Error FIFO Overflow Shift </p>

</div>
</div>
<a class="anchor" id="ad174b729ea9da546195a3e35b5306296"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_MASK" ref="ad174b729ea9da546195a3e35b5306296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_MASK&nbsp;&nbsp;&nbsp;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Interrupt FIFO Not Empty </p>

</div>
</div>
<a class="anchor" id="ac928e2b08d55a229e1bcb3064c420152"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_SHIFT" ref="ac928e2b08d55a229e1bcb3064c420152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_INT_FIFO_NOT_EMPTY_SHIFT&nbsp;&nbsp;&nbsp;18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Interrupt FIFO Empty Shift </p>

</div>
</div>
<a class="anchor" id="ae7e2cf8f647b545ca89191d281d28500"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_MASK" ref="ae7e2cf8f647b545ca89191d281d28500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Interrupt FIFO Overflow </p>

</div>
</div>
<a class="anchor" id="a487c2d600b1745aeda32d7987c08ba79"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_SHIFT" ref="a487c2d600b1745aeda32d7987c08ba79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_INT_FIFO_OVERFLOW_SHIFT&nbsp;&nbsp;&nbsp;19</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Interrupt FIFO Overflow Shift </p>

</div>
</div>
<a class="anchor" id="a727eba08077bad1923e3ff44e5522110"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_MASK" ref="a727eba08077bad1923e3ff44e5522110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_MASK&nbsp;&nbsp;&nbsp;0x0FFF0001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Register mask </p>

</div>
</div>
<a class="anchor" id="afb8cd2a16037d697cf4a5af55506af44"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_RPSC_OFFSET" ref="afb8cd2a16037d697cf4a5af55506af44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_RPSC_OFFSET&nbsp;&nbsp;&nbsp;0x148</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Root Port Status &amp; Control Register </p>

</div>
</div>
<a class="anchor" id="a3950d5b04a69dcbc2e2c5711cb657745"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_UP_CONFIG_CAPABLE" ref="a3950d5b04a69dcbc2e2c5711cb657745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_UP_CONFIG_CAPABLE&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Up Config Capable </p>

</div>
</div>
<a class="anchor" id="a5366cd6e275cefeb75937305fe225311"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSEC2_OFFSET_WRT_VSEC1" ref="a5366cd6e275cefeb75937305fe225311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSEC2_OFFSET_WRT_VSEC1&nbsp;&nbsp;&nbsp;0xD8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abd84445ebce4bfcb25ca5b75799bbba5"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_ID_MASK" ref="abd84445ebce4bfcb25ca5b75799bbba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECC_ID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vsec capability Id </p>

</div>
</div>
<a class="anchor" id="aca2f85036ff847a8f3c9def6d402bfe3"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_NEXT_MASK" ref="aca2f85036ff847a8f3c9def6d402bfe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECC_NEXT_MASK&nbsp;&nbsp;&nbsp;0xFFF00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset to next capability </p>

</div>
</div>
<a class="anchor" id="a4ea49e123b5a60e753034437e748a455"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_NEXT_SHIFT" ref="a4ea49e123b5a60e753034437e748a455" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECC_NEXT_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Next capability offset shift </p>

</div>
</div>
<a class="anchor" id="af01ed785ab64d6c124437532ece335ce"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_OFFSET" ref="af01ed785ab64d6c124437532ece335ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECC_OFFSET&nbsp;&nbsp;&nbsp;0x128</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VSEC Capability Register </p>

</div>
</div>
<a class="anchor" id="a8724baa412ffd4bd593fd67c2928c3a1"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_VER_MASK" ref="a8724baa412ffd4bd593fd67c2928c3a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECC_VER_MASK&nbsp;&nbsp;&nbsp;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Version of capability Structure </p>

</div>
</div>
<a class="anchor" id="ab791a04d374dfc7d88d5e3c817126b8f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECC_VER_SHIFT" ref="ab791a04d374dfc7d88d5e3c817126b8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECC_VER_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VSEC Version shift </p>

</div>
</div>
<a class="anchor" id="afd846b29aae82d036fc3ea66ef65596f"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_ID_MASK" ref="afd846b29aae82d036fc3ea66ef65596f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECH_ID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vsec structure Id </p>

</div>
</div>
<a class="anchor" id="aed6b0e6cd2817f7c5c69c3290833447e"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_LEN_MASK" ref="aed6b0e6cd2817f7c5c69c3290833447e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECH_LEN_MASK&nbsp;&nbsp;&nbsp;0xFFF00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Length of Vsec capability structure </p>

</div>
</div>
<a class="anchor" id="aa6e2e6e5e712fa8b44077688caee37d1"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_LEN_SHIFT" ref="aa6e2e6e5e712fa8b44077688caee37d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECH_LEN_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vsec length shift </p>

</div>
</div>
<a class="anchor" id="ab99ecd675b55df50a385fc7b429d38e4"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_OFFSET" ref="ab99ecd675b55df50a385fc7b429d38e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECH_OFFSET&nbsp;&nbsp;&nbsp;0x12C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>VSEC Header Register </p>

</div>
</div>
<a class="anchor" id="a94c0af68259b5949d6c003dd85d46b2d"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_REV_MASK" ref="a94c0af68259b5949d6c003dd85d46b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECH_REV_MASK&nbsp;&nbsp;&nbsp;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vsec header version </p>

</div>
</div>
<a class="anchor" id="a591f34e1c213bb45aba99629c71b565b"></a><!-- doxytag: member="xaxipcie_hw.h::XAXIPCIE_VSECH_REV_SHIFT" ref="a591f34e1c213bb45aba99629c71b565b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIPCIE_VSECH_REV_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vsec version shift </p>

</div>
</div>
<a class="anchor" id="af3312e39c24adeb6a06a7408a68a1e80"></a><!-- doxytag: member="xaxipcie_hw.h::XAxiPcie_WriteReg" ref="af3312e39c24adeb6a06a7408a68a1e80" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiPcie_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Macro to write register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the PCIe. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data to write.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XAxiPcie_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
