###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx10.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 17:46:04 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.861
- Setup                         4.965
+ Phase Shift                 100.000
= Required Time                95.896
- Arrival Time                  5.822
= Slack Time                   90.074
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.174 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.311 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.612 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   90.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   91.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.370 | 0.353 |   4.524 |   94.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.346 | 0.161 |   4.684 |   94.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.171 | 0.264 |   4.948 |   95.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.040 | 0.724 |   5.672 |   95.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.149 |   5.821 |   95.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.384 | 0.001 |   5.822 |   95.896 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -89.974 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -89.837 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.536 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.019 |   0.861 |  -89.213 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         5.012
+ Phase Shift                 100.000
= Required Time                95.854
- Arrival Time                  5.760
= Slack Time                   90.095
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.195 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.331 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.632 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   90.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   91.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.370 | 0.377 |   4.548 |   94.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.324 | 0.147 |   4.695 |   94.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.138 | 0.231 |   4.926 |   95.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.059 | 0.677 |   5.603 |   95.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.390 | 0.157 |   5.759 |   95.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.390 | 0.001 |   5.760 |   95.854 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -89.995 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -89.858 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.557 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.022 |   0.866 |  -89.228 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
- Setup                         4.780
+ Phase Shift                 100.000
= Required Time                96.084
- Arrival Time                  5.816
= Slack Time                   90.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.368 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.505 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.806 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.370 | 0.353 |   4.524 |   94.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.346 | 0.161 |   4.684 |   94.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.171 | 0.264 |   4.948 |   95.216 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.040 | 0.724 |   5.672 |   95.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.143 |   5.815 |   96.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.375 | 0.000 |   5.816 |   96.084 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.168 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.031 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.730 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.022 |   0.863 |  -89.405 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.865
- Setup                         4.845
+ Phase Shift                 100.000
= Required Time                96.020
- Arrival Time                  5.751
= Slack Time                   90.269
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.369 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.506 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.807 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.370 | 0.377 |   4.548 |   94.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.324 | 0.147 |   4.695 |   94.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.138 | 0.231 |   4.926 |   95.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.059 | 0.677 |   5.603 |   95.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.383 | 0.148 |   5.751 |   96.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.383 | 0.000 |   5.751 |   96.020 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.169 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.032 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.731 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.021 |   0.865 |  -89.404 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         4.830
+ Phase Shift                 100.000
= Required Time                96.038
- Arrival Time                  5.755
= Slack Time                   90.283
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.383 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.520 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.821 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.370 | 0.377 |   4.548 |   94.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.324 | 0.147 |   4.695 |   94.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.138 | 0.231 |   4.926 |   95.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.059 | 0.677 |   5.603 |   95.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.382 | 0.152 |   5.754 |   96.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.382 | 0.000 |   5.755 |   96.038 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.183 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.047 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.746 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.024 |   0.868 |  -89.415 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         4.767
+ Phase Shift                 100.000
= Required Time                96.095
- Arrival Time                  5.809
= Slack Time                   90.286
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.386 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.523 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.823 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.370 | 0.353 |   4.524 |   94.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.346 | 0.161 |   4.684 |   94.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.171 | 0.264 |   4.948 |   95.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.040 | 0.724 |   5.672 |   95.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.136 |   5.809 |   96.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.375 | 0.000 |   5.809 |   96.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.186 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.049 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.748 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.020 |   0.862 |  -89.424 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
- Setup                         4.741
+ Phase Shift                 100.000
= Required Time                96.122
- Arrival Time                  5.814
= Slack Time                   90.308
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.408 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.545 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.846 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.370 | 0.353 |   4.524 |   94.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.346 | 0.161 |   4.684 |   94.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.171 | 0.264 |   4.948 |   95.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.040 | 0.724 |   5.672 |   95.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.374 | 0.141 |   5.814 |   96.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.374 | 0.000 |   5.814 |   96.122 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.208 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.071 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.770 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.022 |   0.863 |  -89.445 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
- Setup                         4.728
+ Phase Shift                 100.000
= Required Time                96.132
- Arrival Time                  5.813
= Slack Time                   90.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.420 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.556 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.857 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.370 | 0.353 |   4.524 |   94.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.346 | 0.161 |   4.684 |   95.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.171 | 0.264 |   4.948 |   95.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.040 | 0.724 |   5.672 |   95.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.141 |   5.813 |   96.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.373 | 0.000 |   5.813 |   96.132 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.220 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.083 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.782 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.019 |   0.860 |  -89.459 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         4.787
+ Phase Shift                 100.000
= Required Time                96.086
- Arrival Time                  5.752
= Slack Time                   90.334
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.434 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.571 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.872 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.370 | 0.377 |   4.548 |   94.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.324 | 0.147 |   4.695 |   95.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.138 | 0.231 |   4.926 |   95.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.059 | 0.677 |   5.603 |   95.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.149 |   5.752 |   96.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.381 | 0.000 |   5.752 |   96.086 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.234 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.097 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.796 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.314 | 0.028 |   0.873 |  -89.461 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
- Setup                         4.660
+ Phase Shift                 100.000
= Required Time                96.198
- Arrival Time                  5.815
= Slack Time                   90.383
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.483 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.620 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.921 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.370 | 0.353 |   4.524 |   94.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.346 | 0.161 |   4.684 |   95.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.171 | 0.264 |   4.948 |   95.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.040 | 0.724 |   5.672 |   96.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.379 | 0.142 |   5.814 |   96.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.379 | 0.000 |   5.815 |   96.198 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.283 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.146 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.845 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.311 |   0.849 |  -89.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.319 | 0.009 |   0.858 |  -89.525 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
- Setup                         4.719
+ Phase Shift                 100.000
= Required Time                96.144
- Arrival Time                  5.744
= Slack Time                   90.400
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.500 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.637 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.937 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.370 | 0.377 |   4.548 |   94.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.324 | 0.147 |   4.695 |   95.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.138 | 0.231 |   4.926 |   95.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.059 | 0.677 |   5.603 |   96.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.141 |   5.744 |   96.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.377 | 0.000 |   5.744 |   96.144 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.300 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.163 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.862 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.018 |   0.863 |  -89.537 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
- Setup                         4.708
+ Phase Shift                 100.000
= Required Time                96.150
- Arrival Time                  5.743
= Slack Time                   90.406
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.506 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.643 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.944 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.826 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.370 | 0.377 |   4.548 |   94.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.324 | 0.147 |   4.695 |   95.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.138 | 0.231 |   4.926 |   95.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.059 | 0.677 |   5.603 |   96.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.140 |   5.743 |   96.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.381 | 0.000 |   5.743 |   96.150 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.306 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.169 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.869 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.311 |   0.849 |  -89.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.319 | 0.009 |   0.857 |  -89.549 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.698
+ Phase Shift                 100.000
= Required Time                96.178
- Arrival Time                  5.760
= Slack Time                   90.418
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.518 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.654 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   90.955 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.370 | 0.377 |   4.548 |   94.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.324 | 0.147 |   4.695 |   95.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.138 | 0.231 |   4.926 |   95.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.059 | 0.677 |   5.603 |   96.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.386 | 0.157 |   5.760 |   96.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.386 | 0.000 |   5.760 |   96.178 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.318 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.181 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -89.880 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.311 |   0.849 |  -89.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.327 | 0.027 |   0.876 |  -89.542 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.864
- Setup                         4.561
+ Phase Shift                 100.000
= Required Time                96.303
- Arrival Time                  5.759
= Slack Time                   90.544
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.644 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.780 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.081 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.395 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   92.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.364 | 0.330 |   4.501 |   95.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.150 |   4.651 |   95.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.188 | 0.276 |   4.927 |   95.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.966 | 0.678 |   5.605 |   96.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.366 | 0.154 |   5.759 |   96.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.366 | 0.001 |   5.759 |   96.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.444 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.307 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.006 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.023 |   0.865 |  -89.679 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
- Setup                         4.537
+ Phase Shift                 100.000
= Required Time                96.339
- Arrival Time                  5.749
= Slack Time                   90.590
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.689 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.826 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.127 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U84                | D v -> Y ^     | AOI22X1  | 0.370 | 0.377 |   4.548 |   95.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                | A ^ -> Y v     | AOI21X1  | 0.324 | 0.147 |   4.695 |   95.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | A v -> Y v     | OR2X1    | 0.138 | 0.231 |   4.926 |   95.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.059 | 0.677 |   5.603 |   96.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.146 |   5.749 |   96.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.378 | 0.000 |   5.749 |   96.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.490 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.353 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.052 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.311 |   0.849 |  -89.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.327 | 0.027 |   0.876 |  -89.713 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
- Setup                         4.456
+ Phase Shift                 100.000
= Required Time                96.412
- Arrival Time                  5.822
= Slack Time                   90.590
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.690 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.827 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.128 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.370 | 0.353 |   4.524 |   95.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.346 | 0.161 |   4.684 |   95.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.171 | 0.264 |   4.948 |   95.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.040 | 0.724 |   5.672 |   96.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.382 | 0.149 |   5.821 |   96.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.382 | 0.000 |   5.822 |   96.412 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.490 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.353 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.052 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -89.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.337 | 0.016 |   0.868 |  -89.722 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.852
- Setup                         4.443
+ Phase Shift                 100.000
= Required Time                96.409
- Arrival Time                  5.766
= Slack Time                   90.644
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.744 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.880 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.181 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.856 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.377 | 0.378 |   4.549 |   95.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.323 | 0.147 |   4.696 |   95.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.143 | 0.235 |   4.931 |   95.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.994 | 0.688 |   5.619 |   96.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.362 | 0.146 |   5.765 |   96.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.362 | 0.000 |   5.766 |   96.409 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.544 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.407 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.106 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.008 |   0.852 |  -89.791 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.846
- Setup                         4.419
+ Phase Shift                 100.000
= Required Time                96.426
- Arrival Time                  5.745
= Slack Time                   90.681
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.781 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.918 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.219 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.364 | 0.330 |   4.501 |   95.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.150 |   4.651 |   95.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.188 | 0.276 |   4.927 |   95.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.966 | 0.678 |   5.605 |   96.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.356 | 0.140 |   5.745 |   96.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.356 | 0.000 |   5.745 |   96.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.444 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.144 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.300 | 0.004 |   0.846 |  -89.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.852
- Setup                         4.401
+ Phase Shift                 100.000
= Required Time                96.451
- Arrival Time                  5.767
= Slack Time                   90.684
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.784 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.921 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.222 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.359 | 0.351 |   4.522 |   95.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.319 | 0.163 |   4.686 |   95.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.172 | 0.256 |   4.942 |   95.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.970 | 0.681 |   5.623 |   96.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245               | B ^ -> Y v     | MUX2X1   | 0.360 | 0.144 |   5.767 |   96.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.360 | 0.000 |   5.767 |   96.451 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.584 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.447 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.146 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.308 | 0.008 |   0.853 |  -89.832 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.852
- Setup                         4.377
+ Phase Shift                 100.000
= Required Time                96.476
- Arrival Time                  5.760
= Slack Time                   90.715
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.253 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.377 | 0.378 |   4.548 |   95.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.323 | 0.147 |   4.695 |   95.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.143 | 0.235 |   4.931 |   95.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.994 | 0.688 |   5.619 |   96.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.359 | 0.141 |   5.760 |   96.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   5.760 |   96.476 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.177 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.008 |   0.853 |  -89.863 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
- Setup                         4.310
+ Phase Shift                 100.000
= Required Time                96.559
- Arrival Time                  5.814
= Slack Time                   90.745
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.845 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.981 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.282 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | D v -> Y ^     | AOI22X1  | 0.370 | 0.353 |   4.524 |   95.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.346 | 0.161 |   4.684 |   95.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | A v -> Y v     | OR2X1    | 0.171 | 0.264 |   4.948 |   95.693 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.040 | 0.724 |   5.672 |   96.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.142 |   5.814 |   96.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.375 | 0.000 |   5.814 |   96.559 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.645 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.508 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.207 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -89.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.338 | 0.016 |   0.869 |  -89.876 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
- Setup                         4.356
+ Phase Shift                 100.000
= Required Time                96.510
- Arrival Time                  5.765
= Slack Time                   90.745
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.845 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.982 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.283 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.377 | 0.378 |   4.549 |   95.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.323 | 0.147 |   4.696 |   95.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.143 | 0.235 |   4.931 |   95.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.994 | 0.688 |   5.619 |   96.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.145 |   5.764 |   96.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.361 | 0.000 |   5.765 |   96.510 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.645 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.508 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.207 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.022 |   0.866 |  -89.879 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         4.367
+ Phase Shift                 100.000
= Required Time                96.506
- Arrival Time                  5.758
= Slack Time                   90.748
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.848 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   90.985 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.286 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.377 | 0.378 |   4.548 |   95.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.323 | 0.147 |   4.695 |   95.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.143 | 0.235 |   4.931 |   95.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.994 | 0.688 |   5.619 |   96.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.138 |   5.757 |   96.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.361 | 0.000 |   5.758 |   96.506 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.648 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.512 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.211 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.029 |   0.873 |  -89.875 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.857
- Setup                         4.317
+ Phase Shift                 100.000
= Required Time                96.540
- Arrival Time                  5.768
= Slack Time                   90.773
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.873 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.010 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.311 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.364 | 0.330 |   4.501 |   95.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.150 |   4.651 |   95.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.188 | 0.276 |   4.927 |   95.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.966 | 0.678 |   5.605 |   96.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.370 | 0.162 |   5.767 |   96.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.370 | 0.001 |   5.768 |   96.540 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.673 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.536 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.235 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.318 | 0.305 |   0.843 |  -89.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.330 | 0.015 |   0.857 |  -89.916 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.856
- Setup                         4.334
+ Phase Shift                 100.000
= Required Time                96.522
- Arrival Time                  5.746
= Slack Time                   90.775
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.875 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.012 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.313 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   93.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.364 | 0.330 |   4.501 |   95.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.150 |   4.651 |   95.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.188 | 0.276 |   4.927 |   95.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.966 | 0.678 |   5.605 |   96.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.355 | 0.141 |   5.746 |   96.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.355 | 0.000 |   5.746 |   96.522 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.675 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.538 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.238 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.305 | 0.014 |   0.856 |  -89.919 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.856
- Setup                         4.318
+ Phase Shift                 100.000
= Required Time                96.538
- Arrival Time                  5.746
= Slack Time                   90.793
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.893 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.029 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.330 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.005 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.963 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.364 | 0.330 |   4.501 |   95.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.150 |   4.651 |   95.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.188 | 0.276 |   4.927 |   95.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.966 | 0.678 |   5.605 |   96.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.141 |   5.746 |   96.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.354 | 0.000 |   5.746 |   96.538 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.693 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.556 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.255 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -89.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.305 | 0.015 |   0.856 |  -89.936 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.873
- Setup                         4.307
+ Phase Shift                 100.000
= Required Time                96.566
- Arrival Time                  5.750
= Slack Time                   90.816
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.916 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.053 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.354 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.657 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   94.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.377 | 0.378 |   4.548 |   95.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.323 | 0.147 |   4.695 |   95.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.143 | 0.235 |   4.931 |   95.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.994 | 0.688 |   5.619 |   96.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.359 | 0.131 |   5.750 |   96.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.359 | 0.000 |   5.750 |   96.566 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.716 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.579 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.278 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -89.972 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.314 | 0.028 |   0.873 |  -89.943 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.862
- Setup                         4.252
+ Phase Shift                 100.000
= Required Time                96.610
- Arrival Time                  5.741
= Slack Time                   90.869
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   90.969 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.106 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.407 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.720 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.364 | 0.330 |   4.501 |   95.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.150 |   4.651 |   95.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.188 | 0.276 |   4.927 |   95.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.966 | 0.678 |   5.605 |   96.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.352 | 0.136 |   5.741 |   96.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.352 | 0.000 |   5.741 |   96.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.769 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.632 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.331 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -90.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.020 |   0.862 |  -90.007 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
- Setup                         4.222
+ Phase Shift                 100.000
= Required Time                96.642
- Arrival Time                  5.739
= Slack Time                   90.903
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.003 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.140 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.441 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.364 | 0.330 |   4.501 |   95.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.150 |   4.651 |   95.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.188 | 0.276 |   4.927 |   95.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.966 | 0.678 |   5.605 |   96.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.351 | 0.134 |   5.739 |   96.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.351 | 0.000 |   5.739 |   96.642 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.666 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.365 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -90.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.022 |   0.864 |  -90.039 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.874
- Setup                         4.097
+ Phase Shift                 100.000
= Required Time                96.777
- Arrival Time                  5.765
= Slack Time                   91.012
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.112 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.249 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.550 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.852 |   92.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.183 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.384 | 0.395 |   4.565 |   95.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.336 | 0.176 |   4.742 |   95.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.139 | 0.224 |   4.966 |   95.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.931 | 0.651 |   5.617 |   96.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.349 | 0.147 |   5.764 |   96.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.349 | 0.000 |   5.765 |   96.777 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.912 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.775 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.474 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -90.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.313 | 0.029 |   0.874 |  -90.138 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
- Setup                         4.043
+ Phase Shift                 100.000
= Required Time                96.840
- Arrival Time                  5.776
= Slack Time                   91.065
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.165 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.302 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.602 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.377 | 0.378 |   4.548 |   95.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.323 | 0.147 |   4.695 |   95.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.143 | 0.235 |   4.931 |   95.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.994 | 0.688 |   5.619 |   96.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.156 |   5.775 |   96.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.369 | 0.001 |   5.776 |   96.840 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.965 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.828 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.527 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.211 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.030 |   0.883 |  -90.181 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         4.031
+ Phase Shift                 100.000
= Required Time                96.855
- Arrival Time                  5.770
= Slack Time                   91.085
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.185 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.322 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.623 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.377 | 0.378 |   4.549 |   95.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.323 | 0.147 |   4.696 |   95.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.143 | 0.235 |   4.931 |   96.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.994 | 0.688 |   5.619 |   96.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.368 | 0.151 |   5.770 |   96.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.368 | 0.000 |   5.770 |   96.855 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -90.985 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.848 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.547 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.348 | 0.032 |   0.885 |  -90.200 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         4.004
+ Phase Shift                 100.000
= Required Time                96.877
- Arrival Time                  5.767
= Slack Time                   91.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.211 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.347 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.648 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   92.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.359 | 0.351 |   4.522 |   95.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.319 | 0.163 |   4.686 |   95.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.172 | 0.256 |   4.941 |   96.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.970 | 0.681 |   5.623 |   96.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.363 | 0.143 |   5.766 |   96.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.363 | 0.001 |   5.767 |   96.877 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.011 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.874 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.573 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -90.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.342 | 0.029 |   0.881 |  -90.230 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
- Setup                         3.960
+ Phase Shift                 100.000
= Required Time                96.910
- Arrival Time                  5.761
= Slack Time                   91.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.249 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.386 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.687 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   91.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.359 | 0.351 |   4.522 |   95.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.319 | 0.163 |   4.686 |   95.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.172 | 0.256 |   4.941 |   96.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.970 | 0.681 |   5.623 |   96.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | B ^ -> Y v     | MUX2X1   | 0.358 | 0.139 |   5.761 |   96.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.358 | 0.000 |   5.761 |   96.910 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.049 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.912 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.611 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -90.297 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.338 | 0.018 |   0.870 |  -90.279 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.875
- Setup                         3.938
+ Phase Shift                 100.000
= Required Time                96.937
- Arrival Time                  5.765
= Slack Time                   91.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.272 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.409 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.710 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.359 | 0.351 |   4.522 |   95.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.319 | 0.163 |   4.686 |   95.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.172 | 0.256 |   4.942 |   96.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.970 | 0.681 |   5.623 |   96.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.358 | 0.141 |   5.764 |   96.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.358 | 0.000 |   5.765 |   96.937 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.073 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.936 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.635 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -90.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.340 | 0.022 |   0.875 |  -90.298 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.855
- Setup                         3.931
+ Phase Shift                 100.000
= Required Time                96.923
- Arrival Time                  5.737
= Slack Time                   91.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.287 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.423 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.724 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.364 | 0.330 |   4.501 |   95.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.150 |   4.651 |   95.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.188 | 0.276 |   4.927 |   96.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 0.966 | 0.678 |   5.605 |   96.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.349 | 0.131 |   5.737 |   96.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.349 | 0.000 |   5.737 |   96.923 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.087 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.950 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.649 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |  -90.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.326 | 0.013 |   0.855 |  -90.332 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         3.901
+ Phase Shift                 100.000
= Required Time                96.984
- Arrival Time                  5.757
= Slack Time                   91.227
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.327 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.464 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.765 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | D v -> Y ^     | AOI22X1  | 0.377 | 0.378 |   4.549 |   95.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.323 | 0.147 |   4.696 |   95.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | A v -> Y v     | OR2X1    | 0.143 | 0.235 |   4.931 |   96.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 0.994 | 0.688 |   5.619 |   96.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.361 | 0.137 |   5.756 |   96.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.361 | 0.000 |   5.757 |   96.984 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.127 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -90.991 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.690 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.348 | 0.031 |   0.885 |  -90.342 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.881
- Setup                         3.877
+ Phase Shift                 100.000
= Required Time                97.004
- Arrival Time                  5.759
= Slack Time                   91.245
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.345 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.783 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.359 | 0.351 |   4.522 |   95.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.319 | 0.163 |   4.686 |   95.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.172 | 0.256 |   4.942 |   96.187 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.970 | 0.681 |   5.623 |   96.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | B ^ -> Y v     | MUX2X1   | 0.356 | 0.136 |   5.759 |   97.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.356 | 0.000 |   5.759 |   97.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.145 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.009 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.708 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -90.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.342 | 0.028 |   0.881 |  -90.365 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         3.814
+ Phase Shift                 100.000
= Required Time                97.071
- Arrival Time                  5.775
= Slack Time                   91.295
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.395 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.532 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.833 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.384 | 0.395 |   4.565 |   95.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.336 | 0.176 |   4.742 |   96.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.139 | 0.224 |   4.966 |   96.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.931 | 0.651 |   5.617 |   96.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140               | B ^ -> Y v     | MUX2X1   | 0.357 | 0.158 |   5.775 |   97.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D v            | DFFPOSX1 | 0.357 | 0.001 |   5.775 |   97.071 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.195 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.059 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.758 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.031 |   0.885 |  -90.411 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         3.824
+ Phase Shift                 100.000
= Required Time                97.060
- Arrival Time                  5.755
= Slack Time                   91.305
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.405 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.542 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.843 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.359 | 0.351 |   4.522 |   95.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.319 | 0.163 |   4.686 |   95.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.172 | 0.256 |   4.941 |   96.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.970 | 0.681 |   5.623 |   96.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.354 | 0.132 |   5.755 |   97.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.354 | 0.000 |   5.755 |   97.060 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.205 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.068 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.767 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -90.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.342 | 0.032 |   0.884 |  -90.421 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         3.782
+ Phase Shift                 100.000
= Required Time                97.102
- Arrival Time                  5.758
= Slack Time                   91.344
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.444 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.581 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.882 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.359 | 0.351 |   4.522 |   95.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.319 | 0.163 |   4.686 |   96.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.172 | 0.256 |   4.942 |   96.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.970 | 0.681 |   5.623 |   96.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B ^ -> Y v     | MUX2X1   | 0.355 | 0.135 |   5.758 |   97.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.355 | 0.000 |   5.758 |   97.102 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.244 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.107 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.806 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.030 |   0.884 |  -90.460 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
- Setup                         3.728
+ Phase Shift                 100.000
= Required Time                97.156
- Arrival Time                  5.756
= Slack Time                   91.400
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.500 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.637 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   91.938 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.820 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.359 | 0.351 |   4.522 |   95.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.319 | 0.163 |   4.686 |   96.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.172 | 0.256 |   4.942 |   96.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 0.970 | 0.681 |   5.623 |   97.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.352 | 0.133 |   5.756 |   97.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.352 | 0.000 |   5.756 |   97.156 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.300 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.163 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.862 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.031 |   0.884 |  -90.516 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         3.613
+ Phase Shift                 100.000
= Required Time                97.269
- Arrival Time                  5.760
= Slack Time                   91.508
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.608 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.745 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   92.046 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.852 |   93.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.384 | 0.395 |   4.565 |   96.074 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.336 | 0.176 |   4.742 |   96.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.139 | 0.224 |   4.966 |   96.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.931 | 0.651 |   5.617 |   97.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.143 |   5.760 |   97.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D v            | DFFPOSX1 | 0.347 | 0.000 |   5.760 |   97.269 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.408 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.272 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.971 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.347 | 0.029 |   0.882 |  -90.626 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         3.590
+ Phase Shift                 100.000
= Required Time                97.287
- Arrival Time                  5.751
= Slack Time                   91.536
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.636 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.772 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   92.073 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.955 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.384 | 0.395 |   4.565 |   96.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.336 | 0.176 |   4.742 |   96.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.139 | 0.224 |   4.966 |   96.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.931 | 0.651 |   5.617 |   97.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.345 | 0.133 |   5.751 |   97.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.345 | 0.000 |   5.751 |   97.287 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.436 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.299 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.998 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.346 | 0.023 |   0.877 |  -90.659 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
- Setup                         3.596
+ Phase Shift                 100.000
= Required Time                97.287
- Arrival Time                  5.752
= Slack Time                   91.536
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.636 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.773 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   92.073 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.384 | 0.395 |   4.565 |   96.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.336 | 0.176 |   4.742 |   96.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.139 | 0.224 |   4.966 |   96.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.931 | 0.651 |   5.617 |   97.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.346 | 0.134 |   5.751 |   97.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.346 | 0.000 |   5.752 |   97.287 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.436 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.299 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -90.998 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.347 | 0.030 |   0.883 |  -90.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         3.570
+ Phase Shift                 100.000
= Required Time                97.315
- Arrival Time                  5.758
= Slack Time                   91.556
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.656 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.793 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   92.094 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.769 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.384 | 0.395 |   4.565 |   96.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.336 | 0.176 |   4.742 |   96.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.139 | 0.224 |   4.966 |   96.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.931 | 0.651 |   5.617 |   97.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | B ^ -> Y v     | MUX2X1   | 0.344 | 0.141 |   5.758 |   97.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D v            | DFFPOSX1 | 0.344 | 0.000 |   5.758 |   97.315 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.456 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.319 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.019 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.031 |   0.885 |  -90.671 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.880
- Setup                         3.559
+ Phase Shift                 100.000
= Required Time                97.321
- Arrival Time                  5.753
= Slack Time                   91.568
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.668 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.805 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   92.106 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   93.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.384 | 0.395 |   4.565 |   96.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.336 | 0.176 |   4.742 |   96.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.139 | 0.224 |   4.966 |   96.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.931 | 0.651 |   5.617 |   97.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.343 | 0.135 |   5.753 |   97.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.343 | 0.000 |   5.753 |   97.321 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.468 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.331 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.030 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.347 | 0.026 |   0.880 |  -90.688 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
- Setup                         3.931
+ Phase Shift                 100.000
= Required Time                96.922
- Arrival Time                  5.338
= Slack Time                   91.584
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.684 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.821 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   92.121 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.717 | 1.036 |   1.877 |   93.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX2    | 0.370 | 0.389 |   2.266 |   93.850 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.600 | 0.568 |   2.835 |   94.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC19_n174      | A v -> Y v     | BUFX2    | 1.078 | 0.943 |   3.777 |   95.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113               | D v -> Y ^     | AOI22X1  | 0.347 | 0.337 |   4.115 |   95.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U114               | B ^ -> Y v     | AOI21X1  | 0.327 | 0.185 |   4.300 |   95.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | A v -> Y v     | OR2X1    | 0.147 | 0.240 |   4.540 |   96.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.944 | 0.666 |   5.206 |   96.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | B ^ -> Y v     | MUX2X1   | 0.347 | 0.131 |   5.338 |   96.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D v            | DFFPOSX1 | 0.347 | 0.000 |   5.338 |   96.922 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.484 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.347 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.046 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -90.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.323 | 0.011 |   0.853 |  -90.731 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         3.491
+ Phase Shift                 100.000
= Required Time                97.392
- Arrival Time                  5.744
= Slack Time                   91.647
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.747 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.884 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   92.185 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.690 | 1.010 |   1.851 |   93.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.598 | 0.568 |   2.420 |   94.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.830 | 0.793 |   3.213 |   94.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n172      | A v -> Y v     | BUFX2    | 1.059 | 0.958 |   4.171 |   95.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.384 | 0.395 |   4.565 |   96.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.336 | 0.176 |   4.742 |   96.389 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.139 | 0.224 |   4.966 |   96.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 0.931 | 0.651 |   5.617 |   97.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.340 | 0.127 |   5.744 |   97.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.340 | 0.000 |   5.744 |   97.392 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.547 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.411 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.110 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -90.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.347 | 0.029 |   0.882 |  -90.765 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
- Setup                         3.811
+ Phase Shift                 100.000
= Required Time                97.066
- Arrival Time                  5.336
= Slack Time                   91.730
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   91.830 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |   91.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |   92.268 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.315 | 0.304 |   0.841 |   92.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]          | CLK ^ -> Q v   | DFFSR    | 0.717 | 1.036 |   1.877 |   93.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133               | A v -> Y ^     | INVX2    | 0.370 | 0.389 |   2.266 |   93.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                | A ^ -> Y v     | NOR2X1   | 0.600 | 0.568 |   2.835 |   94.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC19_n174      | A v -> Y v     | BUFX2    | 1.078 | 0.943 |   3.777 |   95.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113               | D v -> Y ^     | AOI22X1  | 0.347 | 0.337 |   4.115 |   95.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U114               | B ^ -> Y v     | AOI21X1  | 0.327 | 0.185 |   4.300 |   96.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | A v -> Y v     | OR2X1    | 0.147 | 0.240 |   4.540 |   96.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 0.944 | 0.666 |   5.206 |   96.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.346 | 0.129 |   5.335 |   97.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.346 | 0.000 |   5.336 |   97.066 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.630 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.494 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.193 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -90.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.331 | 0.036 |   0.877 |  -90.853 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

