<stg><name>rasterization2_odd</name>


<trans_list>

<trans id="201" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="5" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="25" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %flag_V = trunc i32 %tmp_V_2 to i2

]]></Node>
<StgValue><ssdm name="flag_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %triangle_2d_same_x0_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x0_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %triangle_2d_same_y0_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y0_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %triangle_2d_same_x1_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x1_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.preheader:16  %icmp_ln361 = icmp eq i2 %flag_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %tmp_V_3 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %triangle_2d_same_y1_s = trunc i32 %tmp_V_3 to i8

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y1_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  %triangle_2d_same_x2_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x2_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:8  %triangle_2d_same_y2_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y2_s"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %triangle_2d_same_z_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="triangle_2d_same_z_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:10  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:11  %trunc_ln647 = trunc i32 %tmp_V_4 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:13  %tmp_V_5 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %trunc_ln647_1 = trunc i32 %tmp_V_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_5, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.preheader:17  br i1 %icmp_ln361, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 0)

]]></Node>
<StgValue><ssdm name="write_ln363"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %t_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %t_V = alloca i16

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="8">
<![CDATA[
.preheader.preheader:2  %zext_ln1371 = zext i8 %p_Result_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:3  %rhs_V_11 = zext i8 %triangle_2d_same_x0_s to i9

]]></Node>
<StgValue><ssdm name="rhs_V_11"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:4  %lhs_V_14 = zext i8 %triangle_2d_same_y1_s to i9

]]></Node>
<StgValue><ssdm name="lhs_V_14"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:5  %rhs_V_12 = zext i8 %triangle_2d_same_y0_s to i9

]]></Node>
<StgValue><ssdm name="rhs_V_12"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:6  %ret_V_3 = sub i9 %lhs_V_14, %rhs_V_12

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader:7  %rhs_V_2 = sext i9 %ret_V_3 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:8  %lhs_V_15 = zext i8 %triangle_2d_same_x1_s to i9

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:9  %ret_V_6 = sub i9 %lhs_V_15, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader:10  %rhs_V_3 = sext i9 %ret_V_6 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:11  %lhs_V_16 = zext i8 %triangle_2d_same_y2_s to i9

]]></Node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:12  %ret_V_10 = sub i9 %lhs_V_16, %lhs_V_14

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader:13  %rhs_V_6 = sext i9 %ret_V_10 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:14  %lhs_V_17 = zext i8 %triangle_2d_same_x2_s to i9

]]></Node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:15  %ret_V_13 = sub i9 %lhs_V_17, %lhs_V_15

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader:16  %rhs_V_7 = sext i9 %ret_V_13 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:17  %ret_V_17 = sub i9 %rhs_V_12, %lhs_V_16

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader:18  %rhs_V_10 = sext i9 %ret_V_17 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_10"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:19  %ret_V_20 = sub i9 %rhs_V_11, %lhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="9">
<![CDATA[
.preheader.preheader:20  %rhs_V = sext i9 %ret_V_20 to i18

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:21  store i16 0, i16* %t_V

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:22  store i16 0, i16* %t_V_1

]]></Node>
<StgValue><ssdm name="store_ln369"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:23  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %t_V_2 = phi i16 [ %k_V, %RAST2_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:1  %icmp_ln369 = icmp eq i16 %t_V_2, %trunc_ln647

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:2  %k_V = add i16 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln369, label %2, label %RAST2_begin

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="20" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="20" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="19" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="19" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="18" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="18" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="17" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="17" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="16" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="16" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="15" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="15" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="14" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="14" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="13" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="13" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="94" st_id="13" stage="12" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="12" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="96" st_id="14" stage="11" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="11" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="10" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="10" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="9" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="9" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="8" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="8" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="104" st_id="18" stage="7" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="7" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="106" st_id="19" stage="6" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="6" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="108" st_id="20" stage="5" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="5" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="110" st_id="21" stage="4" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="111" st_id="21" stage="4" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="112" st_id="22" stage="3" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="113" st_id="22" stage="3" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="114" st_id="23" stage="2" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="2" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="116" st_id="24" stage="1" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:3  %urem_ln1372 = urem i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="urem_ln1372"/></StgValue>
</operation>

<operation id="117" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
RAST2_begin:4  %ret_V = trunc i16 %urem_ln1372 to i8

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="118" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
RAST2_begin:5  %x_V = add i8 %ret_V, %p_Result_9

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="119" st_id="24" stage="1" lat="20">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="16">
<![CDATA[
RAST2_begin:6  %ret_V_1 = udiv i16 %t_V_2, %zext_ln1371

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="120" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
RAST2_begin:7  %trunc_ln209 = trunc i16 %ret_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="121" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
RAST2_begin:8  %y_V = add i8 %trunc_ln209, %trunc_ln647_1

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="122" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8">
<![CDATA[
RAST2_begin:9  %lhs_V = zext i8 %x_V to i9

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="123" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2_begin:10  %ret_V_2 = sub i9 %lhs_V, %rhs_V_11

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="124" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8">
<![CDATA[
RAST2_begin:13  %lhs_V_3 = zext i8 %y_V to i9

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2_begin:14  %ret_V_5 = sub i9 %lhs_V_3, %rhs_V_12

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2_begin:18  %ret_V_9 = sub i9 %lhs_V, %lhs_V_15

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2_begin:21  %ret_V_12 = sub i9 %lhs_V_3, %lhs_V_14

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2_begin:25  %ret_V_16 = sub i9 %lhs_V, %lhs_V_17

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RAST2_begin:28  %ret_V_19 = sub i9 %lhs_V_3, %lhs_V_16

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RAST2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln370"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
RAST2_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
RAST2_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln371"/></StgValue>
</operation>

<operation id="133" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="9">
<![CDATA[
RAST2_begin:11  %lhs_V_2 = sext i9 %ret_V_2 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:12  %ret_V_4 = mul i18 %rhs_V_2, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="135" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="9">
<![CDATA[
RAST2_begin:15  %lhs_V_5 = sext i9 %ret_V_5 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="136" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:16  %ret_V_7 = mul i18 %rhs_V_3, %lhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="137" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:17  %ret_V_8 = sub i18 %ret_V_4, %ret_V_7

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="9">
<![CDATA[
RAST2_begin:19  %lhs_V_7 = sext i9 %ret_V_9 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:20  %ret_V_11 = mul i18 %rhs_V_6, %lhs_V_7

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="9">
<![CDATA[
RAST2_begin:22  %lhs_V_9 = sext i9 %ret_V_12 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="141" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:23  %ret_V_14 = mul i18 %rhs_V_7, %lhs_V_9

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:24  %ret_V_15 = sub i18 %ret_V_11, %ret_V_14

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="143" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="18" op_0_bw="9">
<![CDATA[
RAST2_begin:26  %lhs_V_11 = sext i9 %ret_V_16 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="144" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:27  %ret_V_18 = mul i18 %lhs_V_11, %rhs_V_10

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="145" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="9">
<![CDATA[
RAST2_begin:29  %lhs_V_13 = sext i9 %ret_V_19 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="146" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:30  %ret_V_21 = mul i18 %rhs_V, %lhs_V_13

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="147" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:31  %ret_V_22 = sub i18 %ret_V_18, %ret_V_21

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:32  %or_ln92 = or i18 %ret_V_8, %ret_V_15

]]></Node>
<StgValue><ssdm name="or_ln92"/></StgValue>
</operation>

<operation id="149" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
RAST2_begin:33  %or_ln92_1 = or i18 %or_ln92, %ret_V_22

]]></Node>
<StgValue><ssdm name="or_ln92_1"/></StgValue>
</operation>

<operation id="150" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
RAST2_begin:34  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %or_ln92_1, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="151" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RAST2_begin:35  br i1 %tmp_2, label %RAST2_end, label %1

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="152" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %t_V_1_load = load i16* %t_V_1

]]></Node>
<StgValue><ssdm name="t_V_1_load"/></StgValue>
</operation>

<operation id="153" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %t_V_load = load i16* %t_V

]]></Node>
<StgValue><ssdm name="t_V_load"/></StgValue>
</operation>

<operation id="154" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="16">
<![CDATA[
:2  %zext_ln544 = zext i16 %t_V_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="155" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %fragment_x_V_addr = getelementptr [500 x i8]* @fragment_x_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="fragment_x_V_addr"/></StgValue>
</operation>

<operation id="156" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:4  store i8 %x_V, i8* %fragment_x_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="157" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %fragment_y_V_addr = getelementptr [500 x i8]* @fragment_y_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="fragment_y_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:6  store i8 %y_V, i8* %fragment_y_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="159" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %fragment_z_V_addr = getelementptr [500 x i8]* @fragment_z_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="fragment_z_V_addr"/></StgValue>
</operation>

<operation id="160" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:8  store i8 %triangle_2d_same_z_V, i8* %fragment_z_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %fragment_color_V_add = getelementptr [500 x i8]* @fragment_color_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="fragment_color_V_add"/></StgValue>
</operation>

<operation id="162" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:10  store i8 100, i8* %fragment_color_V_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="163" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %i_V = add i16 %t_V_load, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="164" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %i_top_V = add i16 %t_V_1_load, 1

]]></Node>
<StgValue><ssdm name="i_top_V"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:13  store i16 %i_V, i16* %t_V

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:14  store i16 %i_top_V, i16* %t_V_1

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %RAST2_end

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
RAST2_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
RAST2_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %t_V_1_load_1 = load i16* %t_V_1

]]></Node>
<StgValue><ssdm name="t_V_1_load_1"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="16">
<![CDATA[
:1  %tmp_V = zext i16 %t_V_1_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln386"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="174" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %i_op_assign = phi i16 [ 0, %2 ], [ %j, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="175" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %t_V_load_1 = load i16* %t_V

]]></Node>
<StgValue><ssdm name="t_V_load_1"/></StgValue>
</operation>

<operation id="176" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln387 = icmp eq i16 %i_op_assign, %t_V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="178" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %j = add i16 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="179" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln387, label %.loopexit.loopexit, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="180" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0:2  %zext_ln389 = zext i16 %i_op_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="181" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:3  %fragment_x_V_addr_1 = getelementptr [500 x i8]* @fragment_x_V, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="fragment_x_V_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:4  %fragment_x_V_load = load i8* %fragment_x_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fragment_x_V_load"/></StgValue>
</operation>

<operation id="183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:5  %fragment_y_V_addr_1 = getelementptr [500 x i8]* @fragment_y_V, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="fragment_y_V_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:6  %fragment_y_V_load = load i8* %fragment_y_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="fragment_y_V_load"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:7  %fragment_z_V_addr_1 = getelementptr [500 x i8]* @fragment_z_V, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="fragment_z_V_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:8  %fragment_z_V_load = load i8* %fragment_z_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fragment_z_V_load"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:9  %fragment_color_V_add_1 = getelementptr [500 x i8]* @fragment_color_V, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="fragment_color_V_add_1"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:10  %fragment_color_V_loa = load i8* %fragment_color_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="fragment_color_V_loa"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="189" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln388"/></StgValue>
</operation>

<operation id="191" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:4  %fragment_x_V_load = load i8* %fragment_x_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="fragment_x_V_load"/></StgValue>
</operation>

<operation id="192" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:6  %fragment_y_V_load = load i8* %fragment_y_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="fragment_y_V_load"/></StgValue>
</operation>

<operation id="193" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:8  %fragment_z_V_load = load i8* %fragment_z_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fragment_z_V_load"/></StgValue>
</operation>

<operation id="194" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="9">
<![CDATA[
hls_label_0:10  %fragment_color_V_loa = load i8* %fragment_color_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="fragment_color_V_loa"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
hls_label_0:11  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %fragment_color_V_loa, i8 %fragment_z_V_load, i8 %fragment_y_V_load, i8 %fragment_x_V_load)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="196" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_0:12  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="197" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:13  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="198" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:14  br label %3

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="199" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln398"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
