Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb  4 23:30:30 2025
| Host         : DESKTOP-88C58FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file scrolling_top_layer_timing_summary_routed.rpt -pb scrolling_top_layer_timing_summary_routed.pb -rpx scrolling_top_layer_timing_summary_routed.rpx -warn_on_violation
| Design       : scrolling_top_layer
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     120         
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (243)
5. checking no_input_delay (7)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 92 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B1/debounce_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_clock/clk_temp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fast_clock/fast_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: led_clock/led_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: slow_clock/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (243)
--------------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  273          inf        0.000                      0                  273           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.620ns  (logic 4.539ns (42.737%)  route 6.081ns (57.263%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.820     3.579    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.703 r  S1/seg_data_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           1.024     4.727    S1/seg_data_OBUF[9]_inst_i_3_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.851 r  S1/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.252     7.102    seg_data_OBUF[1]
    C5                   OBUF (Prop_obuf_I_O)         3.518    10.620 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.620    seg_data[1]
    C5                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 4.509ns (43.926%)  route 5.757ns (56.074%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.820     3.579    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X64Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.703 r  S1/seg_data_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.799     4.502    S1/seg_data_OBUF[9]_inst_i_3_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.626 r  S1/seg_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.152     6.778    seg_data_OBUF[9]
    J3                   OBUF (Prop_obuf_I_O)         3.488    10.266 r  seg_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.266    seg_data[9]
    J3                                                                r  seg_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.085ns  (logic 4.556ns (45.174%)  route 5.529ns (54.826%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.980     1.458    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I3_O)        0.295     1.753 r  A1/seg_data_OBUF[14]_inst_i_8/O
                         net (fo=18, routed)          1.322     3.075    S1/seg_data_OBUF[9]_inst_i_1_1[0]
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.199 r  S1/seg_data_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.823     4.022    S1/seg_data_OBUF[12]_inst_i_3_n_0
    SLICE_X64Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.146 r  S1/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.404     6.550    seg_data_OBUF[4]
    A7                   OBUF (Prop_obuf_I_O)         3.535    10.085 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.085    seg_data[4]
    A7                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 4.547ns (45.803%)  route 5.380ns (54.197%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.313     3.072    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.196 r  S1/seg_data_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.813     4.009    S1/p_0_out[0]
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  S1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.268     6.401    seg_data_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.526     9.927 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.927    seg_data[0]
    D7                                                                r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.541ns (45.968%)  route 5.337ns (54.032%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.619     3.378    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.502 r  S1/seg_data_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.477     3.979    S1/p_0_out[5]
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.103 r  S1/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.256     6.358    seg_data_OBUF[6]
    B5                   OBUF (Prop_obuf_I_O)         3.520     9.878 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.878    seg_data[6]
    B5                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.877ns  (logic 4.541ns (45.981%)  route 5.335ns (54.019%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.600     3.359    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.483 r  S1/seg_data_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           0.839     4.322    S1/seg_data_OBUF[14]_inst_i_2_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.446 r  S1/seg_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.911     6.356    seg_data_OBUF[14]
    D1                   OBUF (Prop_obuf_I_O)         3.520     9.877 r  seg_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.877    seg_data[14]
    D1                                                                r  seg_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.792ns  (logic 4.565ns (46.623%)  route 5.226ns (53.377%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.451     3.210    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I1_O)        0.124     3.334 r  S1/seg_data_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.826     4.160    S1/p_0_out[2]
    SLICE_X65Y79         LUT6 (Prop_lut6_I4_O)        0.124     4.284 r  S1/seg_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.964     6.247    seg_data_OBUF[10]
    D2                   OBUF (Prop_obuf_I_O)         3.544     9.792 r  seg_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.792    seg_data[10]
    D2                                                                r  seg_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.750ns  (logic 4.529ns (46.447%)  route 5.221ns (53.553%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.313     3.072    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.196 r  S1/seg_data_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.407     3.603    S1/p_0_out[0]
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.727 r  S1/seg_data_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           2.516     6.242    seg_data_OBUF[8]
    H4                   OBUF (Prop_obuf_I_O)         3.508     9.750 r  seg_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.750    seg_data[13]
    H4                                                                r  seg_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.710ns  (logic 4.536ns (46.712%)  route 5.174ns (53.288%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.313     3.072    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X64Y79         LUT6 (Prop_lut6_I1_O)        0.124     3.196 r  S1/seg_data_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.813     4.009    S1/p_0_out[0]
    SLICE_X63Y79         LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  S1/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.062     6.195    seg_data_OBUF[0]
    D6                   OBUF (Prop_obuf_I_O)         3.515     9.710 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.710    seg_data[5]
    D6                                                                r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.679ns  (logic 4.564ns (47.152%)  route 5.115ns (52.848%))
  Logic Levels:           5  (FDCE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDCE                         0.000     0.000 r  A1/digit_counter_reg[1]/C
    SLICE_X64Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  A1/digit_counter_reg[1]/Q
                         net (fo=13, routed)          0.985     1.463    A1/Q[1]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.295     1.758 r  A1/seg_data_OBUF[14]_inst_i_5/O
                         net (fo=18, routed)          1.454     3.213    S1/seg_data_OBUF[9]_inst_i_1_0
    SLICE_X65Y80         LUT6 (Prop_lut6_I1_O)        0.124     3.337 r  S1/seg_data_OBUF[10]_inst_i_3/O
                         net (fo=2, routed)           0.820     4.157    S1/seg_data_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I3_O)        0.124     4.281 r  S1/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.855     6.136    seg_data_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.543     9.679 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.679    seg_data[2]
    A5                                                                r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/lock_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/check_lock_change_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.280ns (83.730%)  route 0.054ns (16.270%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE                         0.000     0.000 r  M1/lock_prev_reg/C
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  M1/lock_prev_reg/Q
                         net (fo=1, routed)           0.054     0.235    M1/lock_prev_reg_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I2_O)        0.099     0.334 r  M1/check_lock_change_i_1/O
                         net (fo=1, routed)           0.000     0.334    M1/check_lock_change_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  M1/check_lock_change_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/debounce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE                         0.000     0.000 r  B1/count_reg[1]/C
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/count_reg[1]/Q
                         net (fo=2, routed)           0.156     0.297    B1/count_reg_n_0_[1]
    SLICE_X65Y54         LUT3 (Prop_lut3_I1_O)        0.042     0.339 r  B1/debounce_i_1/O
                         net (fo=1, routed)           0.000     0.339    B1/debounce
    SLICE_X65Y54         FDCE                                         r  B1/debounce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE                         0.000     0.000 r  B1/count_reg[1]/C
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/count_reg[1]/Q
                         net (fo=2, routed)           0.156     0.297    B1/count_reg_n_0_[1]
    SLICE_X65Y54         LUT3 (Prop_lut3_I2_O)        0.045     0.342 r  B1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    B1/count[1]_i_1_n_0
    SLICE_X65Y54         FDCE                                         r  B1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fast_clock/fast_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fast_clock/fast_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE                         0.000     0.000 r  fast_clock/fast_clk_count_reg[0]/C
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  fast_clock/fast_clk_count_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    fast_clock/fast_clk_count[0]
    SLICE_X61Y73         LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  fast_clock/fast_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    fast_clock/fast_clk_count_0[0]
    SLICE_X61Y73         FDCE                                         r  fast_clock/fast_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fast_clock/fast_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fast_clock/fast_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE                         0.000     0.000 r  fast_clock/fast_clk_reg/C
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fast_clock/fast_clk_reg/Q
                         net (fo=4, routed)           0.168     0.309    fast_clock/CLK
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  fast_clock/fast_clk_i_1/O
                         net (fo=1, routed)           0.000     0.354    fast_clock/fast_clk_i_1_n_0
    SLICE_X59Y76         FDCE                                         r  fast_clock/fast_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_clock/clk_temp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_clock/clk_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE                         0.000     0.000 r  button_clock/clk_temp_reg/C
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_clock/clk_temp_reg/Q
                         net (fo=4, routed)           0.168     0.309    button_clock/CLK
    SLICE_X65Y53         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  button_clock/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     0.354    button_clock/clk_temp_i_1_n_0
    SLICE_X65Y53         FDCE                                         r  button_clock/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1/lock_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P1/delay_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.300ns (77.366%)  route 0.088ns (22.634%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  P1/lock_prev_reg/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.202     0.202 r  P1/lock_prev_reg/Q
                         net (fo=3, routed)           0.088     0.290    P1/lock_prev
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.098     0.388 r  P1/delay_state_i_1/O
                         net (fo=1, routed)           0.000     0.388    P1/delay_state_i_1_n_0
    SLICE_X64Y19         FDRE                                         r  P1/delay_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.236ns (58.372%)  route 0.168ns (41.628%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[2]/C
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  S1/scroll_pos_counter_reg[2]/Q
                         net (fo=9, routed)           0.168     0.362    S1/Q[2]
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.042     0.404 r  S1/scroll_pos_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.404    S1/p_1_in[3]
    SLICE_X63Y77         FDCE                                         r  S1/scroll_pos_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/scroll_pos_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/scroll_pos_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.239ns (58.679%)  route 0.168ns (41.321%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDCE                         0.000     0.000 r  S1/scroll_pos_counter_reg[2]/C
    SLICE_X63Y77         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  S1/scroll_pos_counter_reg[2]/Q
                         net (fo=9, routed)           0.168     0.362    S1/Q[2]
    SLICE_X63Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.407 r  S1/scroll_pos_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.407    S1/p_1_in[2]
    SLICE_X63Y77         FDCE                                         r  S1/scroll_pos_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE                         0.000     0.000 r  B1/count_reg[0]/C
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/count_reg[0]/Q
                         net (fo=3, routed)           0.230     0.371    B1/count_reg_n_0_[0]
    SLICE_X65Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.416 r  B1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.416    B1/count[0]_i_1_n_0
    SLICE_X65Y54         FDCE                                         r  B1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





