

================================================================
== Vivado HLS Report for 'binaryf'
================================================================
* Date:           Sat May 15 04:55:46 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       binaryloopunroll
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.727|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5201|  5201|  5201|  5201|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Row     |  5200|  5200|        52|          -|          -|   100|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a) nounwind, !map !64"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b) nounwind, !map !68"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @binaryf_str) nounwind"   --->   Operation 56 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:43]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 58 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln47_96, %2 ]" [imageprosseing/imgpro.c:47]   --->   Operation 59 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i14 %phi_mul to i64" [imageprosseing/imgpro.c:43]   --->   Operation 60 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.48ns)   --->   "%icmp_ln43 = icmp eq i7 %i_0, -28" [imageprosseing/imgpro.c:43]   --->   Operation 61 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:43]   --->   Operation 63 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %3, label %2" [imageprosseing/imgpro.c:43]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln43" [imageprosseing/imgpro.c:47]   --->   Operation 65 'getelementptr' 'a_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln47 = or i14 %phi_mul, 1" [imageprosseing/imgpro.c:47]   --->   Operation 66 'or' 'or_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i14 %or_ln47 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 67 'zext' 'zext_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47" [imageprosseing/imgpro.c:47]   --->   Operation 68 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%a_load = load i32* %a_addr, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 69 'load' 'a_load' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 70 'load' 'a_load_1' <Predicate = (!icmp_ln43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:68]   --->   Operation 71 'ret' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln47_1 = or i14 %phi_mul, 2" [imageprosseing/imgpro.c:47]   --->   Operation 72 'or' 'or_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln47_101 = zext i14 %or_ln47_1 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 73 'zext' 'zext_ln47_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_101" [imageprosseing/imgpro.c:47]   --->   Operation 74 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln47_2 = or i14 %phi_mul, 3" [imageprosseing/imgpro.c:47]   --->   Operation 75 'or' 'or_ln47_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln47_102 = zext i14 %or_ln47_2 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 76 'zext' 'zext_ln47_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_102" [imageprosseing/imgpro.c:47]   --->   Operation 77 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%a_load = load i32* %a_addr, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 78 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 79 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp sgt i32 %a_load, 150" [imageprosseing/imgpro.c:47]   --->   Operation 79 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%a_load_1 = load i32* %a_addr_1, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 80 'load' 'a_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln47_1 = icmp sgt i32 %a_load_1, 150" [imageprosseing/imgpro.c:47]   --->   Operation 81 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 82 'load' 'a_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 83 'load' 'a_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 5.72>
ST_4 : Operation 84 [1/1] (1.81ns)   --->   "%add_ln47 = add i14 %phi_mul, 4" [imageprosseing/imgpro.c:47]   --->   Operation 84 'add' 'add_ln47' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln47_103 = zext i14 %add_ln47 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 85 'zext' 'zext_ln47_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_103" [imageprosseing/imgpro.c:47]   --->   Operation 86 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.81ns)   --->   "%add_ln47_1 = add i14 %phi_mul, 5" [imageprosseing/imgpro.c:47]   --->   Operation 87 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln47_104 = zext i14 %add_ln47_1 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 88 'zext' 'zext_ln47_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_104" [imageprosseing/imgpro.c:47]   --->   Operation 89 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln43" [imageprosseing/imgpro.c:49]   --->   Operation 90 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47" [imageprosseing/imgpro.c:49]   --->   Operation 91 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i1 %icmp_ln47 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 92 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_1, i32* %b_addr, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i1 %icmp_ln47_1 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 94 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_2, i32* %b_addr_1, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 95 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%a_load_2 = load i32* %a_addr_2, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 96 'load' 'a_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 97 [1/1] (2.47ns)   --->   "%icmp_ln47_2 = icmp sgt i32 %a_load_2, 150" [imageprosseing/imgpro.c:47]   --->   Operation 97 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%a_load_3 = load i32* %a_addr_3, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 98 'load' 'a_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln47_3 = icmp sgt i32 %a_load_3, 150" [imageprosseing/imgpro.c:47]   --->   Operation 99 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 100 'load' 'a_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 101 'load' 'a_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 5.72>
ST_5 : Operation 102 [1/1] (1.81ns)   --->   "%add_ln47_2 = add i14 %phi_mul, 6" [imageprosseing/imgpro.c:47]   --->   Operation 102 'add' 'add_ln47_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln47_105 = zext i14 %add_ln47_2 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 103 'zext' 'zext_ln47_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_105" [imageprosseing/imgpro.c:47]   --->   Operation 104 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln47_3 = add i14 %phi_mul, 7" [imageprosseing/imgpro.c:47]   --->   Operation 105 'add' 'add_ln47_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln47_106 = zext i14 %add_ln47_3 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 106 'zext' 'zext_ln47_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_106" [imageprosseing/imgpro.c:47]   --->   Operation 107 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_101" [imageprosseing/imgpro.c:49]   --->   Operation 108 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_102" [imageprosseing/imgpro.c:49]   --->   Operation 109 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i1 %icmp_ln47_2 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 110 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_3, i32* %b_addr_2, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i1 %icmp_ln47_3 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 112 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_4, i32* %b_addr_3, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 114 [1/2] (3.25ns)   --->   "%a_load_4 = load i32* %a_addr_4, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 114 'load' 'a_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln47_4 = icmp sgt i32 %a_load_4, 150" [imageprosseing/imgpro.c:47]   --->   Operation 115 'icmp' 'icmp_ln47_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/2] (3.25ns)   --->   "%a_load_5 = load i32* %a_addr_5, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 116 'load' 'a_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln47_5 = icmp sgt i32 %a_load_5, 150" [imageprosseing/imgpro.c:47]   --->   Operation 117 'icmp' 'icmp_ln47_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 118 'load' 'a_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 119 'load' 'a_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 5.72>
ST_6 : Operation 120 [1/1] (1.81ns)   --->   "%add_ln47_4 = add i14 %phi_mul, 8" [imageprosseing/imgpro.c:47]   --->   Operation 120 'add' 'add_ln47_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln47_107 = zext i14 %add_ln47_4 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 121 'zext' 'zext_ln47_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_107" [imageprosseing/imgpro.c:47]   --->   Operation 122 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.81ns)   --->   "%add_ln47_5 = add i14 %phi_mul, 9" [imageprosseing/imgpro.c:47]   --->   Operation 123 'add' 'add_ln47_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln47_108 = zext i14 %add_ln47_5 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 124 'zext' 'zext_ln47_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_108" [imageprosseing/imgpro.c:47]   --->   Operation 125 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_103" [imageprosseing/imgpro.c:49]   --->   Operation 126 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_104" [imageprosseing/imgpro.c:49]   --->   Operation 127 'getelementptr' 'b_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln47_5 = zext i1 %icmp_ln47_4 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 128 'zext' 'zext_ln47_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_5, i32* %b_addr_4, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln47_6 = zext i1 %icmp_ln47_5 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 130 'zext' 'zext_ln47_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_6, i32* %b_addr_5, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 132 [1/2] (3.25ns)   --->   "%a_load_6 = load i32* %a_addr_6, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 132 'load' 'a_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 133 [1/1] (2.47ns)   --->   "%icmp_ln47_6 = icmp sgt i32 %a_load_6, 150" [imageprosseing/imgpro.c:47]   --->   Operation 133 'icmp' 'icmp_ln47_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/2] (3.25ns)   --->   "%a_load_7 = load i32* %a_addr_7, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 134 'load' 'a_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 135 [1/1] (2.47ns)   --->   "%icmp_ln47_7 = icmp sgt i32 %a_load_7, 150" [imageprosseing/imgpro.c:47]   --->   Operation 135 'icmp' 'icmp_ln47_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [2/2] (3.25ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 136 'load' 'a_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 137 [2/2] (3.25ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 137 'load' 'a_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 5.72>
ST_7 : Operation 138 [1/1] (1.81ns)   --->   "%add_ln47_6 = add i14 %phi_mul, 10" [imageprosseing/imgpro.c:47]   --->   Operation 138 'add' 'add_ln47_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln47_109 = zext i14 %add_ln47_6 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 139 'zext' 'zext_ln47_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_109" [imageprosseing/imgpro.c:47]   --->   Operation 140 'getelementptr' 'a_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (1.81ns)   --->   "%add_ln47_7 = add i14 %phi_mul, 11" [imageprosseing/imgpro.c:47]   --->   Operation 141 'add' 'add_ln47_7' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln47_110 = zext i14 %add_ln47_7 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 142 'zext' 'zext_ln47_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_110" [imageprosseing/imgpro.c:47]   --->   Operation 143 'getelementptr' 'a_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_105" [imageprosseing/imgpro.c:49]   --->   Operation 144 'getelementptr' 'b_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_106" [imageprosseing/imgpro.c:49]   --->   Operation 145 'getelementptr' 'b_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln47_7 = zext i1 %icmp_ln47_6 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 146 'zext' 'zext_ln47_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_7, i32* %b_addr_6, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln47_8 = zext i1 %icmp_ln47_7 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 148 'zext' 'zext_ln47_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_8, i32* %b_addr_7, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 150 [1/2] (3.25ns)   --->   "%a_load_8 = load i32* %a_addr_8, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 150 'load' 'a_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln47_8 = icmp sgt i32 %a_load_8, 150" [imageprosseing/imgpro.c:47]   --->   Operation 151 'icmp' 'icmp_ln47_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/2] (3.25ns)   --->   "%a_load_9 = load i32* %a_addr_9, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 152 'load' 'a_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 153 [1/1] (2.47ns)   --->   "%icmp_ln47_9 = icmp sgt i32 %a_load_9, 150" [imageprosseing/imgpro.c:47]   --->   Operation 153 'icmp' 'icmp_ln47_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [2/2] (3.25ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 154 'load' 'a_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 155 [2/2] (3.25ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 155 'load' 'a_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 5.72>
ST_8 : Operation 156 [1/1] (1.81ns)   --->   "%add_ln47_8 = add i14 %phi_mul, 12" [imageprosseing/imgpro.c:47]   --->   Operation 156 'add' 'add_ln47_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln47_111 = zext i14 %add_ln47_8 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 157 'zext' 'zext_ln47_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_111" [imageprosseing/imgpro.c:47]   --->   Operation 158 'getelementptr' 'a_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.81ns)   --->   "%add_ln47_9 = add i14 %phi_mul, 13" [imageprosseing/imgpro.c:47]   --->   Operation 159 'add' 'add_ln47_9' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln47_112 = zext i14 %add_ln47_9 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 160 'zext' 'zext_ln47_112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_112" [imageprosseing/imgpro.c:47]   --->   Operation 161 'getelementptr' 'a_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_107" [imageprosseing/imgpro.c:49]   --->   Operation 162 'getelementptr' 'b_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_108" [imageprosseing/imgpro.c:49]   --->   Operation 163 'getelementptr' 'b_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln47_9 = zext i1 %icmp_ln47_8 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 164 'zext' 'zext_ln47_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_9, i32* %b_addr_8, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln47_10 = zext i1 %icmp_ln47_9 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 166 'zext' 'zext_ln47_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_10, i32* %b_addr_9, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 168 [1/2] (3.25ns)   --->   "%a_load_10 = load i32* %a_addr_10, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 168 'load' 'a_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 169 [1/1] (2.47ns)   --->   "%icmp_ln47_10 = icmp sgt i32 %a_load_10, 150" [imageprosseing/imgpro.c:47]   --->   Operation 169 'icmp' 'icmp_ln47_10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/2] (3.25ns)   --->   "%a_load_11 = load i32* %a_addr_11, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 170 'load' 'a_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 171 [1/1] (2.47ns)   --->   "%icmp_ln47_11 = icmp sgt i32 %a_load_11, 150" [imageprosseing/imgpro.c:47]   --->   Operation 171 'icmp' 'icmp_ln47_11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [2/2] (3.25ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 172 'load' 'a_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 173 [2/2] (3.25ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 173 'load' 'a_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 5.72>
ST_9 : Operation 174 [1/1] (1.81ns)   --->   "%add_ln47_10 = add i14 %phi_mul, 14" [imageprosseing/imgpro.c:47]   --->   Operation 174 'add' 'add_ln47_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln47_113 = zext i14 %add_ln47_10 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 175 'zext' 'zext_ln47_113' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_113" [imageprosseing/imgpro.c:47]   --->   Operation 176 'getelementptr' 'a_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (1.81ns)   --->   "%add_ln47_11 = add i14 %phi_mul, 15" [imageprosseing/imgpro.c:47]   --->   Operation 177 'add' 'add_ln47_11' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln47_114 = zext i14 %add_ln47_11 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 178 'zext' 'zext_ln47_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_114" [imageprosseing/imgpro.c:47]   --->   Operation 179 'getelementptr' 'a_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_109" [imageprosseing/imgpro.c:49]   --->   Operation 180 'getelementptr' 'b_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_110" [imageprosseing/imgpro.c:49]   --->   Operation 181 'getelementptr' 'b_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln47_11 = zext i1 %icmp_ln47_10 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 182 'zext' 'zext_ln47_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_11, i32* %b_addr_10, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln47_12 = zext i1 %icmp_ln47_11 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 184 'zext' 'zext_ln47_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_12, i32* %b_addr_11, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 186 [1/2] (3.25ns)   --->   "%a_load_12 = load i32* %a_addr_12, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 186 'load' 'a_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 187 [1/1] (2.47ns)   --->   "%icmp_ln47_12 = icmp sgt i32 %a_load_12, 150" [imageprosseing/imgpro.c:47]   --->   Operation 187 'icmp' 'icmp_ln47_12' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/2] (3.25ns)   --->   "%a_load_13 = load i32* %a_addr_13, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 188 'load' 'a_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 189 [1/1] (2.47ns)   --->   "%icmp_ln47_13 = icmp sgt i32 %a_load_13, 150" [imageprosseing/imgpro.c:47]   --->   Operation 189 'icmp' 'icmp_ln47_13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/2] (3.25ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 190 'load' 'a_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 191 [2/2] (3.25ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 191 'load' 'a_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 5.72>
ST_10 : Operation 192 [1/1] (1.81ns)   --->   "%add_ln47_12 = add i14 %phi_mul, 16" [imageprosseing/imgpro.c:47]   --->   Operation 192 'add' 'add_ln47_12' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln47_115 = zext i14 %add_ln47_12 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 193 'zext' 'zext_ln47_115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_115" [imageprosseing/imgpro.c:47]   --->   Operation 194 'getelementptr' 'a_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (1.81ns)   --->   "%add_ln47_13 = add i14 %phi_mul, 17" [imageprosseing/imgpro.c:47]   --->   Operation 195 'add' 'add_ln47_13' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln47_116 = zext i14 %add_ln47_13 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 196 'zext' 'zext_ln47_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_116" [imageprosseing/imgpro.c:47]   --->   Operation 197 'getelementptr' 'a_addr_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_111" [imageprosseing/imgpro.c:49]   --->   Operation 198 'getelementptr' 'b_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_112" [imageprosseing/imgpro.c:49]   --->   Operation 199 'getelementptr' 'b_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln47_13 = zext i1 %icmp_ln47_12 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 200 'zext' 'zext_ln47_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_13, i32* %b_addr_12, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 201 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln47_14 = zext i1 %icmp_ln47_13 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 202 'zext' 'zext_ln47_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_14, i32* %b_addr_13, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 203 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 204 [1/2] (3.25ns)   --->   "%a_load_14 = load i32* %a_addr_14, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 204 'load' 'a_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 205 [1/1] (2.47ns)   --->   "%icmp_ln47_14 = icmp sgt i32 %a_load_14, 150" [imageprosseing/imgpro.c:47]   --->   Operation 205 'icmp' 'icmp_ln47_14' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/2] (3.25ns)   --->   "%a_load_15 = load i32* %a_addr_15, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 206 'load' 'a_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 207 [1/1] (2.47ns)   --->   "%icmp_ln47_15 = icmp sgt i32 %a_load_15, 150" [imageprosseing/imgpro.c:47]   --->   Operation 207 'icmp' 'icmp_ln47_15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [2/2] (3.25ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 208 'load' 'a_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 209 [2/2] (3.25ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 209 'load' 'a_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 5.72>
ST_11 : Operation 210 [1/1] (1.81ns)   --->   "%add_ln47_14 = add i14 %phi_mul, 18" [imageprosseing/imgpro.c:47]   --->   Operation 210 'add' 'add_ln47_14' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln47_117 = zext i14 %add_ln47_14 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 211 'zext' 'zext_ln47_117' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_117" [imageprosseing/imgpro.c:47]   --->   Operation 212 'getelementptr' 'a_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (1.81ns)   --->   "%add_ln47_15 = add i14 %phi_mul, 19" [imageprosseing/imgpro.c:47]   --->   Operation 213 'add' 'add_ln47_15' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln47_118 = zext i14 %add_ln47_15 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 214 'zext' 'zext_ln47_118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_118" [imageprosseing/imgpro.c:47]   --->   Operation 215 'getelementptr' 'a_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_113" [imageprosseing/imgpro.c:49]   --->   Operation 216 'getelementptr' 'b_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_114" [imageprosseing/imgpro.c:49]   --->   Operation 217 'getelementptr' 'b_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln47_15 = zext i1 %icmp_ln47_14 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 218 'zext' 'zext_ln47_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_15, i32* %b_addr_14, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln47_16 = zext i1 %icmp_ln47_15 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 220 'zext' 'zext_ln47_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_16, i32* %b_addr_15, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 221 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 222 [1/2] (3.25ns)   --->   "%a_load_16 = load i32* %a_addr_16, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 222 'load' 'a_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 223 [1/1] (2.47ns)   --->   "%icmp_ln47_16 = icmp sgt i32 %a_load_16, 150" [imageprosseing/imgpro.c:47]   --->   Operation 223 'icmp' 'icmp_ln47_16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/2] (3.25ns)   --->   "%a_load_17 = load i32* %a_addr_17, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 224 'load' 'a_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 225 [1/1] (2.47ns)   --->   "%icmp_ln47_17 = icmp sgt i32 %a_load_17, 150" [imageprosseing/imgpro.c:47]   --->   Operation 225 'icmp' 'icmp_ln47_17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [2/2] (3.25ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 226 'load' 'a_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 227 [2/2] (3.25ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 227 'load' 'a_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 5.72>
ST_12 : Operation 228 [1/1] (1.81ns)   --->   "%add_ln47_16 = add i14 %phi_mul, 20" [imageprosseing/imgpro.c:47]   --->   Operation 228 'add' 'add_ln47_16' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln47_119 = zext i14 %add_ln47_16 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 229 'zext' 'zext_ln47_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_119" [imageprosseing/imgpro.c:47]   --->   Operation 230 'getelementptr' 'a_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (1.81ns)   --->   "%add_ln47_17 = add i14 %phi_mul, 21" [imageprosseing/imgpro.c:47]   --->   Operation 231 'add' 'add_ln47_17' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln47_120 = zext i14 %add_ln47_17 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 232 'zext' 'zext_ln47_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_120" [imageprosseing/imgpro.c:47]   --->   Operation 233 'getelementptr' 'a_addr_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_115" [imageprosseing/imgpro.c:49]   --->   Operation 234 'getelementptr' 'b_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_116" [imageprosseing/imgpro.c:49]   --->   Operation 235 'getelementptr' 'b_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln47_17 = zext i1 %icmp_ln47_16 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 236 'zext' 'zext_ln47_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_17, i32* %b_addr_16, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 237 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln47_18 = zext i1 %icmp_ln47_17 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 238 'zext' 'zext_ln47_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_18, i32* %b_addr_17, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 239 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 240 [1/2] (3.25ns)   --->   "%a_load_18 = load i32* %a_addr_18, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 240 'load' 'a_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln47_18 = icmp sgt i32 %a_load_18, 150" [imageprosseing/imgpro.c:47]   --->   Operation 241 'icmp' 'icmp_ln47_18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/2] (3.25ns)   --->   "%a_load_19 = load i32* %a_addr_19, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 242 'load' 'a_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 243 [1/1] (2.47ns)   --->   "%icmp_ln47_19 = icmp sgt i32 %a_load_19, 150" [imageprosseing/imgpro.c:47]   --->   Operation 243 'icmp' 'icmp_ln47_19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [2/2] (3.25ns)   --->   "%a_load_20 = load i32* %a_addr_20, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 244 'load' 'a_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 245 [2/2] (3.25ns)   --->   "%a_load_21 = load i32* %a_addr_21, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 245 'load' 'a_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 5.72>
ST_13 : Operation 246 [1/1] (1.81ns)   --->   "%add_ln47_18 = add i14 %phi_mul, 22" [imageprosseing/imgpro.c:47]   --->   Operation 246 'add' 'add_ln47_18' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln47_121 = zext i14 %add_ln47_18 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 247 'zext' 'zext_ln47_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_121" [imageprosseing/imgpro.c:47]   --->   Operation 248 'getelementptr' 'a_addr_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (1.81ns)   --->   "%add_ln47_19 = add i14 %phi_mul, 23" [imageprosseing/imgpro.c:47]   --->   Operation 249 'add' 'add_ln47_19' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln47_122 = zext i14 %add_ln47_19 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 250 'zext' 'zext_ln47_122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_122" [imageprosseing/imgpro.c:47]   --->   Operation 251 'getelementptr' 'a_addr_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_117" [imageprosseing/imgpro.c:49]   --->   Operation 252 'getelementptr' 'b_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_118" [imageprosseing/imgpro.c:49]   --->   Operation 253 'getelementptr' 'b_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln47_19 = zext i1 %icmp_ln47_18 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 254 'zext' 'zext_ln47_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_19, i32* %b_addr_18, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 255 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln47_20 = zext i1 %icmp_ln47_19 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 256 'zext' 'zext_ln47_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_20, i32* %b_addr_19, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 257 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 258 [1/2] (3.25ns)   --->   "%a_load_20 = load i32* %a_addr_20, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 258 'load' 'a_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 259 [1/1] (2.47ns)   --->   "%icmp_ln47_20 = icmp sgt i32 %a_load_20, 150" [imageprosseing/imgpro.c:47]   --->   Operation 259 'icmp' 'icmp_ln47_20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [1/2] (3.25ns)   --->   "%a_load_21 = load i32* %a_addr_21, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 260 'load' 'a_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 261 [1/1] (2.47ns)   --->   "%icmp_ln47_21 = icmp sgt i32 %a_load_21, 150" [imageprosseing/imgpro.c:47]   --->   Operation 261 'icmp' 'icmp_ln47_21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [2/2] (3.25ns)   --->   "%a_load_22 = load i32* %a_addr_22, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 262 'load' 'a_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 263 [2/2] (3.25ns)   --->   "%a_load_23 = load i32* %a_addr_23, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 263 'load' 'a_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 5.72>
ST_14 : Operation 264 [1/1] (1.81ns)   --->   "%add_ln47_20 = add i14 %phi_mul, 24" [imageprosseing/imgpro.c:47]   --->   Operation 264 'add' 'add_ln47_20' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln47_123 = zext i14 %add_ln47_20 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 265 'zext' 'zext_ln47_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_123" [imageprosseing/imgpro.c:47]   --->   Operation 266 'getelementptr' 'a_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (1.81ns)   --->   "%add_ln47_21 = add i14 %phi_mul, 25" [imageprosseing/imgpro.c:47]   --->   Operation 267 'add' 'add_ln47_21' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln47_124 = zext i14 %add_ln47_21 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 268 'zext' 'zext_ln47_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_124" [imageprosseing/imgpro.c:47]   --->   Operation 269 'getelementptr' 'a_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_119" [imageprosseing/imgpro.c:49]   --->   Operation 270 'getelementptr' 'b_addr_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_120" [imageprosseing/imgpro.c:49]   --->   Operation 271 'getelementptr' 'b_addr_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln47_21 = zext i1 %icmp_ln47_20 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 272 'zext' 'zext_ln47_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_21, i32* %b_addr_20, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 273 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln47_22 = zext i1 %icmp_ln47_21 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 274 'zext' 'zext_ln47_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_22, i32* %b_addr_21, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 275 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 276 [1/2] (3.25ns)   --->   "%a_load_22 = load i32* %a_addr_22, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 276 'load' 'a_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 277 [1/1] (2.47ns)   --->   "%icmp_ln47_22 = icmp sgt i32 %a_load_22, 150" [imageprosseing/imgpro.c:47]   --->   Operation 277 'icmp' 'icmp_ln47_22' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/2] (3.25ns)   --->   "%a_load_23 = load i32* %a_addr_23, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 278 'load' 'a_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 279 [1/1] (2.47ns)   --->   "%icmp_ln47_23 = icmp sgt i32 %a_load_23, 150" [imageprosseing/imgpro.c:47]   --->   Operation 279 'icmp' 'icmp_ln47_23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [2/2] (3.25ns)   --->   "%a_load_24 = load i32* %a_addr_24, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 280 'load' 'a_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 281 [2/2] (3.25ns)   --->   "%a_load_25 = load i32* %a_addr_25, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 281 'load' 'a_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 5.72>
ST_15 : Operation 282 [1/1] (1.81ns)   --->   "%add_ln47_22 = add i14 %phi_mul, 26" [imageprosseing/imgpro.c:47]   --->   Operation 282 'add' 'add_ln47_22' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln47_125 = zext i14 %add_ln47_22 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 283 'zext' 'zext_ln47_125' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_125" [imageprosseing/imgpro.c:47]   --->   Operation 284 'getelementptr' 'a_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (1.81ns)   --->   "%add_ln47_23 = add i14 %phi_mul, 27" [imageprosseing/imgpro.c:47]   --->   Operation 285 'add' 'add_ln47_23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln47_126 = zext i14 %add_ln47_23 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 286 'zext' 'zext_ln47_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_126" [imageprosseing/imgpro.c:47]   --->   Operation 287 'getelementptr' 'a_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_121" [imageprosseing/imgpro.c:49]   --->   Operation 288 'getelementptr' 'b_addr_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_122" [imageprosseing/imgpro.c:49]   --->   Operation 289 'getelementptr' 'b_addr_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln47_23 = zext i1 %icmp_ln47_22 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 290 'zext' 'zext_ln47_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_23, i32* %b_addr_22, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 291 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln47_24 = zext i1 %icmp_ln47_23 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 292 'zext' 'zext_ln47_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_24, i32* %b_addr_23, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 293 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 294 [1/2] (3.25ns)   --->   "%a_load_24 = load i32* %a_addr_24, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 294 'load' 'a_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 295 [1/1] (2.47ns)   --->   "%icmp_ln47_24 = icmp sgt i32 %a_load_24, 150" [imageprosseing/imgpro.c:47]   --->   Operation 295 'icmp' 'icmp_ln47_24' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/2] (3.25ns)   --->   "%a_load_25 = load i32* %a_addr_25, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 296 'load' 'a_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 297 [1/1] (2.47ns)   --->   "%icmp_ln47_25 = icmp sgt i32 %a_load_25, 150" [imageprosseing/imgpro.c:47]   --->   Operation 297 'icmp' 'icmp_ln47_25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [2/2] (3.25ns)   --->   "%a_load_26 = load i32* %a_addr_26, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 298 'load' 'a_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 299 [2/2] (3.25ns)   --->   "%a_load_27 = load i32* %a_addr_27, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 299 'load' 'a_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 5.72>
ST_16 : Operation 300 [1/1] (1.81ns)   --->   "%add_ln47_24 = add i14 %phi_mul, 28" [imageprosseing/imgpro.c:47]   --->   Operation 300 'add' 'add_ln47_24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln47_127 = zext i14 %add_ln47_24 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 301 'zext' 'zext_ln47_127' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_127" [imageprosseing/imgpro.c:47]   --->   Operation 302 'getelementptr' 'a_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (1.81ns)   --->   "%add_ln47_25 = add i14 %phi_mul, 29" [imageprosseing/imgpro.c:47]   --->   Operation 303 'add' 'add_ln47_25' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln47_128 = zext i14 %add_ln47_25 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 304 'zext' 'zext_ln47_128' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_128" [imageprosseing/imgpro.c:47]   --->   Operation 305 'getelementptr' 'a_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_123" [imageprosseing/imgpro.c:49]   --->   Operation 306 'getelementptr' 'b_addr_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_124" [imageprosseing/imgpro.c:49]   --->   Operation 307 'getelementptr' 'b_addr_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln47_25 = zext i1 %icmp_ln47_24 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 308 'zext' 'zext_ln47_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_25, i32* %b_addr_24, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 309 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln47_26 = zext i1 %icmp_ln47_25 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 310 'zext' 'zext_ln47_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_26, i32* %b_addr_25, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 311 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 312 [1/2] (3.25ns)   --->   "%a_load_26 = load i32* %a_addr_26, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 312 'load' 'a_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 313 [1/1] (2.47ns)   --->   "%icmp_ln47_26 = icmp sgt i32 %a_load_26, 150" [imageprosseing/imgpro.c:47]   --->   Operation 313 'icmp' 'icmp_ln47_26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/2] (3.25ns)   --->   "%a_load_27 = load i32* %a_addr_27, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 314 'load' 'a_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 315 [1/1] (2.47ns)   --->   "%icmp_ln47_27 = icmp sgt i32 %a_load_27, 150" [imageprosseing/imgpro.c:47]   --->   Operation 315 'icmp' 'icmp_ln47_27' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [2/2] (3.25ns)   --->   "%a_load_28 = load i32* %a_addr_28, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 316 'load' 'a_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 317 [2/2] (3.25ns)   --->   "%a_load_29 = load i32* %a_addr_29, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 317 'load' 'a_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 17 <SV = 16> <Delay = 5.72>
ST_17 : Operation 318 [1/1] (1.81ns)   --->   "%add_ln47_26 = add i14 %phi_mul, 30" [imageprosseing/imgpro.c:47]   --->   Operation 318 'add' 'add_ln47_26' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln47_129 = zext i14 %add_ln47_26 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 319 'zext' 'zext_ln47_129' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_129" [imageprosseing/imgpro.c:47]   --->   Operation 320 'getelementptr' 'a_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 321 [1/1] (1.81ns)   --->   "%add_ln47_27 = add i14 %phi_mul, 31" [imageprosseing/imgpro.c:47]   --->   Operation 321 'add' 'add_ln47_27' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln47_130 = zext i14 %add_ln47_27 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 322 'zext' 'zext_ln47_130' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_130" [imageprosseing/imgpro.c:47]   --->   Operation 323 'getelementptr' 'a_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 324 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_125" [imageprosseing/imgpro.c:49]   --->   Operation 324 'getelementptr' 'b_addr_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_126" [imageprosseing/imgpro.c:49]   --->   Operation 325 'getelementptr' 'b_addr_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln47_27 = zext i1 %icmp_ln47_26 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 326 'zext' 'zext_ln47_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 327 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_27, i32* %b_addr_26, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 327 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln47_28 = zext i1 %icmp_ln47_27 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 328 'zext' 'zext_ln47_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 329 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_28, i32* %b_addr_27, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 329 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 330 [1/2] (3.25ns)   --->   "%a_load_28 = load i32* %a_addr_28, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 330 'load' 'a_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 331 [1/1] (2.47ns)   --->   "%icmp_ln47_28 = icmp sgt i32 %a_load_28, 150" [imageprosseing/imgpro.c:47]   --->   Operation 331 'icmp' 'icmp_ln47_28' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [1/2] (3.25ns)   --->   "%a_load_29 = load i32* %a_addr_29, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 332 'load' 'a_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 333 [1/1] (2.47ns)   --->   "%icmp_ln47_29 = icmp sgt i32 %a_load_29, 150" [imageprosseing/imgpro.c:47]   --->   Operation 333 'icmp' 'icmp_ln47_29' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 334 [2/2] (3.25ns)   --->   "%a_load_30 = load i32* %a_addr_30, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 334 'load' 'a_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 335 [2/2] (3.25ns)   --->   "%a_load_31 = load i32* %a_addr_31, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 335 'load' 'a_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 18 <SV = 17> <Delay = 5.72>
ST_18 : Operation 336 [1/1] (1.81ns)   --->   "%add_ln47_28 = add i14 %phi_mul, 32" [imageprosseing/imgpro.c:47]   --->   Operation 336 'add' 'add_ln47_28' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln47_131 = zext i14 %add_ln47_28 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 337 'zext' 'zext_ln47_131' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 338 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_131" [imageprosseing/imgpro.c:47]   --->   Operation 338 'getelementptr' 'a_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 339 [1/1] (1.81ns)   --->   "%add_ln47_29 = add i14 %phi_mul, 33" [imageprosseing/imgpro.c:47]   --->   Operation 339 'add' 'add_ln47_29' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln47_132 = zext i14 %add_ln47_29 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 340 'zext' 'zext_ln47_132' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 341 [1/1] (0.00ns)   --->   "%a_addr_33 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_132" [imageprosseing/imgpro.c:47]   --->   Operation 341 'getelementptr' 'a_addr_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 342 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_127" [imageprosseing/imgpro.c:49]   --->   Operation 342 'getelementptr' 'b_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 343 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_128" [imageprosseing/imgpro.c:49]   --->   Operation 343 'getelementptr' 'b_addr_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln47_29 = zext i1 %icmp_ln47_28 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 344 'zext' 'zext_ln47_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_29, i32* %b_addr_28, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 345 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln47_30 = zext i1 %icmp_ln47_29 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 346 'zext' 'zext_ln47_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 347 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_30, i32* %b_addr_29, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 347 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 348 [1/2] (3.25ns)   --->   "%a_load_30 = load i32* %a_addr_30, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 348 'load' 'a_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 349 [1/1] (2.47ns)   --->   "%icmp_ln47_30 = icmp sgt i32 %a_load_30, 150" [imageprosseing/imgpro.c:47]   --->   Operation 349 'icmp' 'icmp_ln47_30' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [1/2] (3.25ns)   --->   "%a_load_31 = load i32* %a_addr_31, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 350 'load' 'a_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 351 [1/1] (2.47ns)   --->   "%icmp_ln47_31 = icmp sgt i32 %a_load_31, 150" [imageprosseing/imgpro.c:47]   --->   Operation 351 'icmp' 'icmp_ln47_31' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [2/2] (3.25ns)   --->   "%a_load_32 = load i32* %a_addr_32, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 352 'load' 'a_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 353 [2/2] (3.25ns)   --->   "%a_load_33 = load i32* %a_addr_33, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 353 'load' 'a_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 19 <SV = 18> <Delay = 5.72>
ST_19 : Operation 354 [1/1] (1.81ns)   --->   "%add_ln47_30 = add i14 %phi_mul, 34" [imageprosseing/imgpro.c:47]   --->   Operation 354 'add' 'add_ln47_30' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln47_133 = zext i14 %add_ln47_30 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 355 'zext' 'zext_ln47_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%a_addr_34 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_133" [imageprosseing/imgpro.c:47]   --->   Operation 356 'getelementptr' 'a_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 357 [1/1] (1.81ns)   --->   "%add_ln47_31 = add i14 %phi_mul, 35" [imageprosseing/imgpro.c:47]   --->   Operation 357 'add' 'add_ln47_31' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln47_134 = zext i14 %add_ln47_31 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 358 'zext' 'zext_ln47_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%a_addr_35 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_134" [imageprosseing/imgpro.c:47]   --->   Operation 359 'getelementptr' 'a_addr_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_129" [imageprosseing/imgpro.c:49]   --->   Operation 360 'getelementptr' 'b_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_130" [imageprosseing/imgpro.c:49]   --->   Operation 361 'getelementptr' 'b_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln47_31 = zext i1 %icmp_ln47_30 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 362 'zext' 'zext_ln47_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_31, i32* %b_addr_30, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 363 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln47_32 = zext i1 %icmp_ln47_31 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 364 'zext' 'zext_ln47_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 365 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_32, i32* %b_addr_31, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 365 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 366 [1/2] (3.25ns)   --->   "%a_load_32 = load i32* %a_addr_32, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 366 'load' 'a_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 367 [1/1] (2.47ns)   --->   "%icmp_ln47_32 = icmp sgt i32 %a_load_32, 150" [imageprosseing/imgpro.c:47]   --->   Operation 367 'icmp' 'icmp_ln47_32' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [1/2] (3.25ns)   --->   "%a_load_33 = load i32* %a_addr_33, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 368 'load' 'a_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 369 [1/1] (2.47ns)   --->   "%icmp_ln47_33 = icmp sgt i32 %a_load_33, 150" [imageprosseing/imgpro.c:47]   --->   Operation 369 'icmp' 'icmp_ln47_33' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 370 [2/2] (3.25ns)   --->   "%a_load_34 = load i32* %a_addr_34, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 370 'load' 'a_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 371 [2/2] (3.25ns)   --->   "%a_load_35 = load i32* %a_addr_35, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 371 'load' 'a_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 20 <SV = 19> <Delay = 5.72>
ST_20 : Operation 372 [1/1] (1.81ns)   --->   "%add_ln47_32 = add i14 %phi_mul, 36" [imageprosseing/imgpro.c:47]   --->   Operation 372 'add' 'add_ln47_32' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln47_135 = zext i14 %add_ln47_32 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 373 'zext' 'zext_ln47_135' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (0.00ns)   --->   "%a_addr_36 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_135" [imageprosseing/imgpro.c:47]   --->   Operation 374 'getelementptr' 'a_addr_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 375 [1/1] (1.81ns)   --->   "%add_ln47_33 = add i14 %phi_mul, 37" [imageprosseing/imgpro.c:47]   --->   Operation 375 'add' 'add_ln47_33' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln47_136 = zext i14 %add_ln47_33 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 376 'zext' 'zext_ln47_136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%a_addr_37 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_136" [imageprosseing/imgpro.c:47]   --->   Operation 377 'getelementptr' 'a_addr_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 378 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_131" [imageprosseing/imgpro.c:49]   --->   Operation 378 'getelementptr' 'b_addr_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%b_addr_33 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_132" [imageprosseing/imgpro.c:49]   --->   Operation 379 'getelementptr' 'b_addr_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln47_33 = zext i1 %icmp_ln47_32 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 380 'zext' 'zext_ln47_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 381 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_33, i32* %b_addr_32, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 381 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln47_34 = zext i1 %icmp_ln47_33 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 382 'zext' 'zext_ln47_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_34, i32* %b_addr_33, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 383 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 384 [1/2] (3.25ns)   --->   "%a_load_34 = load i32* %a_addr_34, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 384 'load' 'a_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 385 [1/1] (2.47ns)   --->   "%icmp_ln47_34 = icmp sgt i32 %a_load_34, 150" [imageprosseing/imgpro.c:47]   --->   Operation 385 'icmp' 'icmp_ln47_34' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 386 [1/2] (3.25ns)   --->   "%a_load_35 = load i32* %a_addr_35, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 386 'load' 'a_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 387 [1/1] (2.47ns)   --->   "%icmp_ln47_35 = icmp sgt i32 %a_load_35, 150" [imageprosseing/imgpro.c:47]   --->   Operation 387 'icmp' 'icmp_ln47_35' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 388 [2/2] (3.25ns)   --->   "%a_load_36 = load i32* %a_addr_36, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 388 'load' 'a_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 389 [2/2] (3.25ns)   --->   "%a_load_37 = load i32* %a_addr_37, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 389 'load' 'a_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 21 <SV = 20> <Delay = 5.72>
ST_21 : Operation 390 [1/1] (1.81ns)   --->   "%add_ln47_34 = add i14 %phi_mul, 38" [imageprosseing/imgpro.c:47]   --->   Operation 390 'add' 'add_ln47_34' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln47_137 = zext i14 %add_ln47_34 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 391 'zext' 'zext_ln47_137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (0.00ns)   --->   "%a_addr_38 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_137" [imageprosseing/imgpro.c:47]   --->   Operation 392 'getelementptr' 'a_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 393 [1/1] (1.81ns)   --->   "%add_ln47_35 = add i14 %phi_mul, 39" [imageprosseing/imgpro.c:47]   --->   Operation 393 'add' 'add_ln47_35' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln47_138 = zext i14 %add_ln47_35 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 394 'zext' 'zext_ln47_138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (0.00ns)   --->   "%a_addr_39 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_138" [imageprosseing/imgpro.c:47]   --->   Operation 395 'getelementptr' 'a_addr_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 396 [1/1] (0.00ns)   --->   "%b_addr_34 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_133" [imageprosseing/imgpro.c:49]   --->   Operation 396 'getelementptr' 'b_addr_34' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 397 [1/1] (0.00ns)   --->   "%b_addr_35 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_134" [imageprosseing/imgpro.c:49]   --->   Operation 397 'getelementptr' 'b_addr_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln47_35 = zext i1 %icmp_ln47_34 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 398 'zext' 'zext_ln47_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 399 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_35, i32* %b_addr_34, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 399 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln47_36 = zext i1 %icmp_ln47_35 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 400 'zext' 'zext_ln47_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 401 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_36, i32* %b_addr_35, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 401 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 402 [1/2] (3.25ns)   --->   "%a_load_36 = load i32* %a_addr_36, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 402 'load' 'a_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 403 [1/1] (2.47ns)   --->   "%icmp_ln47_36 = icmp sgt i32 %a_load_36, 150" [imageprosseing/imgpro.c:47]   --->   Operation 403 'icmp' 'icmp_ln47_36' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 404 [1/2] (3.25ns)   --->   "%a_load_37 = load i32* %a_addr_37, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 404 'load' 'a_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 405 [1/1] (2.47ns)   --->   "%icmp_ln47_37 = icmp sgt i32 %a_load_37, 150" [imageprosseing/imgpro.c:47]   --->   Operation 405 'icmp' 'icmp_ln47_37' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 406 [2/2] (3.25ns)   --->   "%a_load_38 = load i32* %a_addr_38, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 406 'load' 'a_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 407 [2/2] (3.25ns)   --->   "%a_load_39 = load i32* %a_addr_39, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 407 'load' 'a_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 22 <SV = 21> <Delay = 5.72>
ST_22 : Operation 408 [1/1] (1.81ns)   --->   "%add_ln47_36 = add i14 %phi_mul, 40" [imageprosseing/imgpro.c:47]   --->   Operation 408 'add' 'add_ln47_36' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln47_139 = zext i14 %add_ln47_36 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 409 'zext' 'zext_ln47_139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 410 [1/1] (0.00ns)   --->   "%a_addr_40 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_139" [imageprosseing/imgpro.c:47]   --->   Operation 410 'getelementptr' 'a_addr_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 411 [1/1] (1.81ns)   --->   "%add_ln47_37 = add i14 %phi_mul, 41" [imageprosseing/imgpro.c:47]   --->   Operation 411 'add' 'add_ln47_37' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln47_140 = zext i14 %add_ln47_37 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 412 'zext' 'zext_ln47_140' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%a_addr_41 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_140" [imageprosseing/imgpro.c:47]   --->   Operation 413 'getelementptr' 'a_addr_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 414 [1/1] (0.00ns)   --->   "%b_addr_36 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_135" [imageprosseing/imgpro.c:49]   --->   Operation 414 'getelementptr' 'b_addr_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 415 [1/1] (0.00ns)   --->   "%b_addr_37 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_136" [imageprosseing/imgpro.c:49]   --->   Operation 415 'getelementptr' 'b_addr_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln47_37 = zext i1 %icmp_ln47_36 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 416 'zext' 'zext_ln47_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 417 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_37, i32* %b_addr_36, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 417 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln47_38 = zext i1 %icmp_ln47_37 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 418 'zext' 'zext_ln47_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 419 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_38, i32* %b_addr_37, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 420 [1/2] (3.25ns)   --->   "%a_load_38 = load i32* %a_addr_38, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 420 'load' 'a_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 421 [1/1] (2.47ns)   --->   "%icmp_ln47_38 = icmp sgt i32 %a_load_38, 150" [imageprosseing/imgpro.c:47]   --->   Operation 421 'icmp' 'icmp_ln47_38' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [1/2] (3.25ns)   --->   "%a_load_39 = load i32* %a_addr_39, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 422 'load' 'a_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 423 [1/1] (2.47ns)   --->   "%icmp_ln47_39 = icmp sgt i32 %a_load_39, 150" [imageprosseing/imgpro.c:47]   --->   Operation 423 'icmp' 'icmp_ln47_39' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [2/2] (3.25ns)   --->   "%a_load_40 = load i32* %a_addr_40, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 424 'load' 'a_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 425 [2/2] (3.25ns)   --->   "%a_load_41 = load i32* %a_addr_41, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 425 'load' 'a_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 23 <SV = 22> <Delay = 5.72>
ST_23 : Operation 426 [1/1] (1.81ns)   --->   "%add_ln47_38 = add i14 %phi_mul, 42" [imageprosseing/imgpro.c:47]   --->   Operation 426 'add' 'add_ln47_38' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln47_141 = zext i14 %add_ln47_38 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 427 'zext' 'zext_ln47_141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (0.00ns)   --->   "%a_addr_42 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_141" [imageprosseing/imgpro.c:47]   --->   Operation 428 'getelementptr' 'a_addr_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 429 [1/1] (1.81ns)   --->   "%add_ln47_39 = add i14 %phi_mul, 43" [imageprosseing/imgpro.c:47]   --->   Operation 429 'add' 'add_ln47_39' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln47_142 = zext i14 %add_ln47_39 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 430 'zext' 'zext_ln47_142' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%a_addr_43 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_142" [imageprosseing/imgpro.c:47]   --->   Operation 431 'getelementptr' 'a_addr_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%b_addr_38 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_137" [imageprosseing/imgpro.c:49]   --->   Operation 432 'getelementptr' 'b_addr_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%b_addr_39 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_138" [imageprosseing/imgpro.c:49]   --->   Operation 433 'getelementptr' 'b_addr_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln47_39 = zext i1 %icmp_ln47_38 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 434 'zext' 'zext_ln47_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_39, i32* %b_addr_38, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 435 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln47_40 = zext i1 %icmp_ln47_39 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 436 'zext' 'zext_ln47_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 437 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_40, i32* %b_addr_39, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 437 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 438 [1/2] (3.25ns)   --->   "%a_load_40 = load i32* %a_addr_40, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 438 'load' 'a_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 439 [1/1] (2.47ns)   --->   "%icmp_ln47_40 = icmp sgt i32 %a_load_40, 150" [imageprosseing/imgpro.c:47]   --->   Operation 439 'icmp' 'icmp_ln47_40' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 440 [1/2] (3.25ns)   --->   "%a_load_41 = load i32* %a_addr_41, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 440 'load' 'a_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 441 [1/1] (2.47ns)   --->   "%icmp_ln47_41 = icmp sgt i32 %a_load_41, 150" [imageprosseing/imgpro.c:47]   --->   Operation 441 'icmp' 'icmp_ln47_41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [2/2] (3.25ns)   --->   "%a_load_42 = load i32* %a_addr_42, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 442 'load' 'a_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_23 : Operation 443 [2/2] (3.25ns)   --->   "%a_load_43 = load i32* %a_addr_43, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 443 'load' 'a_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 24 <SV = 23> <Delay = 5.72>
ST_24 : Operation 444 [1/1] (1.81ns)   --->   "%add_ln47_40 = add i14 %phi_mul, 44" [imageprosseing/imgpro.c:47]   --->   Operation 444 'add' 'add_ln47_40' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln47_143 = zext i14 %add_ln47_40 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 445 'zext' 'zext_ln47_143' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 446 [1/1] (0.00ns)   --->   "%a_addr_44 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_143" [imageprosseing/imgpro.c:47]   --->   Operation 446 'getelementptr' 'a_addr_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 447 [1/1] (1.81ns)   --->   "%add_ln47_41 = add i14 %phi_mul, 45" [imageprosseing/imgpro.c:47]   --->   Operation 447 'add' 'add_ln47_41' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln47_144 = zext i14 %add_ln47_41 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 448 'zext' 'zext_ln47_144' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%a_addr_45 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_144" [imageprosseing/imgpro.c:47]   --->   Operation 449 'getelementptr' 'a_addr_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "%b_addr_40 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_139" [imageprosseing/imgpro.c:49]   --->   Operation 450 'getelementptr' 'b_addr_40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%b_addr_41 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_140" [imageprosseing/imgpro.c:49]   --->   Operation 451 'getelementptr' 'b_addr_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln47_41 = zext i1 %icmp_ln47_40 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 452 'zext' 'zext_ln47_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 453 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_41, i32* %b_addr_40, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 453 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln47_42 = zext i1 %icmp_ln47_41 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 454 'zext' 'zext_ln47_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 455 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_42, i32* %b_addr_41, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 455 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 456 [1/2] (3.25ns)   --->   "%a_load_42 = load i32* %a_addr_42, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 456 'load' 'a_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 457 [1/1] (2.47ns)   --->   "%icmp_ln47_42 = icmp sgt i32 %a_load_42, 150" [imageprosseing/imgpro.c:47]   --->   Operation 457 'icmp' 'icmp_ln47_42' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 458 [1/2] (3.25ns)   --->   "%a_load_43 = load i32* %a_addr_43, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 458 'load' 'a_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 459 [1/1] (2.47ns)   --->   "%icmp_ln47_43 = icmp sgt i32 %a_load_43, 150" [imageprosseing/imgpro.c:47]   --->   Operation 459 'icmp' 'icmp_ln47_43' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 460 [2/2] (3.25ns)   --->   "%a_load_44 = load i32* %a_addr_44, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 460 'load' 'a_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_24 : Operation 461 [2/2] (3.25ns)   --->   "%a_load_45 = load i32* %a_addr_45, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 461 'load' 'a_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 25 <SV = 24> <Delay = 5.72>
ST_25 : Operation 462 [1/1] (1.81ns)   --->   "%add_ln47_42 = add i14 %phi_mul, 46" [imageprosseing/imgpro.c:47]   --->   Operation 462 'add' 'add_ln47_42' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln47_145 = zext i14 %add_ln47_42 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 463 'zext' 'zext_ln47_145' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "%a_addr_46 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_145" [imageprosseing/imgpro.c:47]   --->   Operation 464 'getelementptr' 'a_addr_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (1.81ns)   --->   "%add_ln47_43 = add i14 %phi_mul, 47" [imageprosseing/imgpro.c:47]   --->   Operation 465 'add' 'add_ln47_43' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln47_146 = zext i14 %add_ln47_43 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 466 'zext' 'zext_ln47_146' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%a_addr_47 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_146" [imageprosseing/imgpro.c:47]   --->   Operation 467 'getelementptr' 'a_addr_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "%b_addr_42 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_141" [imageprosseing/imgpro.c:49]   --->   Operation 468 'getelementptr' 'b_addr_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 469 [1/1] (0.00ns)   --->   "%b_addr_43 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_142" [imageprosseing/imgpro.c:49]   --->   Operation 469 'getelementptr' 'b_addr_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln47_43 = zext i1 %icmp_ln47_42 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 470 'zext' 'zext_ln47_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 471 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_43, i32* %b_addr_42, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 471 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln47_44 = zext i1 %icmp_ln47_43 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 472 'zext' 'zext_ln47_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_44, i32* %b_addr_43, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 473 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 474 [1/2] (3.25ns)   --->   "%a_load_44 = load i32* %a_addr_44, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 474 'load' 'a_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 475 [1/1] (2.47ns)   --->   "%icmp_ln47_44 = icmp sgt i32 %a_load_44, 150" [imageprosseing/imgpro.c:47]   --->   Operation 475 'icmp' 'icmp_ln47_44' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 476 [1/2] (3.25ns)   --->   "%a_load_45 = load i32* %a_addr_45, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 476 'load' 'a_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 477 [1/1] (2.47ns)   --->   "%icmp_ln47_45 = icmp sgt i32 %a_load_45, 150" [imageprosseing/imgpro.c:47]   --->   Operation 477 'icmp' 'icmp_ln47_45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 478 [2/2] (3.25ns)   --->   "%a_load_46 = load i32* %a_addr_46, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 478 'load' 'a_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_25 : Operation 479 [2/2] (3.25ns)   --->   "%a_load_47 = load i32* %a_addr_47, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 479 'load' 'a_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 26 <SV = 25> <Delay = 5.72>
ST_26 : Operation 480 [1/1] (1.81ns)   --->   "%add_ln47_44 = add i14 %phi_mul, 48" [imageprosseing/imgpro.c:47]   --->   Operation 480 'add' 'add_ln47_44' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln47_147 = zext i14 %add_ln47_44 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 481 'zext' 'zext_ln47_147' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 482 [1/1] (0.00ns)   --->   "%a_addr_48 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_147" [imageprosseing/imgpro.c:47]   --->   Operation 482 'getelementptr' 'a_addr_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 483 [1/1] (1.81ns)   --->   "%add_ln47_45 = add i14 %phi_mul, 49" [imageprosseing/imgpro.c:47]   --->   Operation 483 'add' 'add_ln47_45' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln47_148 = zext i14 %add_ln47_45 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 484 'zext' 'zext_ln47_148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 485 [1/1] (0.00ns)   --->   "%a_addr_49 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_148" [imageprosseing/imgpro.c:47]   --->   Operation 485 'getelementptr' 'a_addr_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 486 [1/1] (0.00ns)   --->   "%b_addr_44 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_143" [imageprosseing/imgpro.c:49]   --->   Operation 486 'getelementptr' 'b_addr_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 487 [1/1] (0.00ns)   --->   "%b_addr_45 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_144" [imageprosseing/imgpro.c:49]   --->   Operation 487 'getelementptr' 'b_addr_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln47_45 = zext i1 %icmp_ln47_44 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 488 'zext' 'zext_ln47_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 489 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_45, i32* %b_addr_44, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 489 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln47_46 = zext i1 %icmp_ln47_45 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 490 'zext' 'zext_ln47_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 491 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_46, i32* %b_addr_45, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 491 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 492 [1/2] (3.25ns)   --->   "%a_load_46 = load i32* %a_addr_46, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 492 'load' 'a_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 493 [1/1] (2.47ns)   --->   "%icmp_ln47_46 = icmp sgt i32 %a_load_46, 150" [imageprosseing/imgpro.c:47]   --->   Operation 493 'icmp' 'icmp_ln47_46' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 494 [1/2] (3.25ns)   --->   "%a_load_47 = load i32* %a_addr_47, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 494 'load' 'a_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 495 [1/1] (2.47ns)   --->   "%icmp_ln47_47 = icmp sgt i32 %a_load_47, 150" [imageprosseing/imgpro.c:47]   --->   Operation 495 'icmp' 'icmp_ln47_47' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 496 [2/2] (3.25ns)   --->   "%a_load_48 = load i32* %a_addr_48, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 496 'load' 'a_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 497 [2/2] (3.25ns)   --->   "%a_load_49 = load i32* %a_addr_49, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 497 'load' 'a_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 27 <SV = 26> <Delay = 5.72>
ST_27 : Operation 498 [1/1] (1.81ns)   --->   "%add_ln47_46 = add i14 %phi_mul, 50" [imageprosseing/imgpro.c:47]   --->   Operation 498 'add' 'add_ln47_46' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln47_149 = zext i14 %add_ln47_46 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 499 'zext' 'zext_ln47_149' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 500 [1/1] (0.00ns)   --->   "%a_addr_50 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_149" [imageprosseing/imgpro.c:47]   --->   Operation 500 'getelementptr' 'a_addr_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 501 [1/1] (1.81ns)   --->   "%add_ln47_47 = add i14 %phi_mul, 51" [imageprosseing/imgpro.c:47]   --->   Operation 501 'add' 'add_ln47_47' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln47_150 = zext i14 %add_ln47_47 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 502 'zext' 'zext_ln47_150' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 503 [1/1] (0.00ns)   --->   "%a_addr_51 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_150" [imageprosseing/imgpro.c:47]   --->   Operation 503 'getelementptr' 'a_addr_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 504 [1/1] (0.00ns)   --->   "%b_addr_46 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_145" [imageprosseing/imgpro.c:49]   --->   Operation 504 'getelementptr' 'b_addr_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 505 [1/1] (0.00ns)   --->   "%b_addr_47 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_146" [imageprosseing/imgpro.c:49]   --->   Operation 505 'getelementptr' 'b_addr_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln47_47 = zext i1 %icmp_ln47_46 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 506 'zext' 'zext_ln47_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 507 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_47, i32* %b_addr_46, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 507 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln47_48 = zext i1 %icmp_ln47_47 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 508 'zext' 'zext_ln47_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 509 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_48, i32* %b_addr_47, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 509 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 510 [1/2] (3.25ns)   --->   "%a_load_48 = load i32* %a_addr_48, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 510 'load' 'a_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 511 [1/1] (2.47ns)   --->   "%icmp_ln47_48 = icmp sgt i32 %a_load_48, 150" [imageprosseing/imgpro.c:47]   --->   Operation 511 'icmp' 'icmp_ln47_48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 512 [1/2] (3.25ns)   --->   "%a_load_49 = load i32* %a_addr_49, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 512 'load' 'a_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 513 [1/1] (2.47ns)   --->   "%icmp_ln47_49 = icmp sgt i32 %a_load_49, 150" [imageprosseing/imgpro.c:47]   --->   Operation 513 'icmp' 'icmp_ln47_49' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 514 [2/2] (3.25ns)   --->   "%a_load_50 = load i32* %a_addr_50, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 514 'load' 'a_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 515 [2/2] (3.25ns)   --->   "%a_load_51 = load i32* %a_addr_51, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 515 'load' 'a_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 28 <SV = 27> <Delay = 5.72>
ST_28 : Operation 516 [1/1] (1.81ns)   --->   "%add_ln47_48 = add i14 %phi_mul, 52" [imageprosseing/imgpro.c:47]   --->   Operation 516 'add' 'add_ln47_48' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln47_151 = zext i14 %add_ln47_48 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 517 'zext' 'zext_ln47_151' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (0.00ns)   --->   "%a_addr_52 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_151" [imageprosseing/imgpro.c:47]   --->   Operation 518 'getelementptr' 'a_addr_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 519 [1/1] (1.81ns)   --->   "%add_ln47_49 = add i14 %phi_mul, 53" [imageprosseing/imgpro.c:47]   --->   Operation 519 'add' 'add_ln47_49' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln47_152 = zext i14 %add_ln47_49 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 520 'zext' 'zext_ln47_152' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%a_addr_53 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_152" [imageprosseing/imgpro.c:47]   --->   Operation 521 'getelementptr' 'a_addr_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 522 [1/1] (0.00ns)   --->   "%b_addr_48 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_147" [imageprosseing/imgpro.c:49]   --->   Operation 522 'getelementptr' 'b_addr_48' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 523 [1/1] (0.00ns)   --->   "%b_addr_49 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_148" [imageprosseing/imgpro.c:49]   --->   Operation 523 'getelementptr' 'b_addr_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln47_49 = zext i1 %icmp_ln47_48 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 524 'zext' 'zext_ln47_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 525 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_49, i32* %b_addr_48, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln47_50 = zext i1 %icmp_ln47_49 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 526 'zext' 'zext_ln47_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 527 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_50, i32* %b_addr_49, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 527 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 528 [1/2] (3.25ns)   --->   "%a_load_50 = load i32* %a_addr_50, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 528 'load' 'a_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 529 [1/1] (2.47ns)   --->   "%icmp_ln47_50 = icmp sgt i32 %a_load_50, 150" [imageprosseing/imgpro.c:47]   --->   Operation 529 'icmp' 'icmp_ln47_50' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [1/2] (3.25ns)   --->   "%a_load_51 = load i32* %a_addr_51, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 530 'load' 'a_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 531 [1/1] (2.47ns)   --->   "%icmp_ln47_51 = icmp sgt i32 %a_load_51, 150" [imageprosseing/imgpro.c:47]   --->   Operation 531 'icmp' 'icmp_ln47_51' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 532 [2/2] (3.25ns)   --->   "%a_load_52 = load i32* %a_addr_52, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 532 'load' 'a_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 533 [2/2] (3.25ns)   --->   "%a_load_53 = load i32* %a_addr_53, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 533 'load' 'a_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 29 <SV = 28> <Delay = 5.72>
ST_29 : Operation 534 [1/1] (1.81ns)   --->   "%add_ln47_50 = add i14 %phi_mul, 54" [imageprosseing/imgpro.c:47]   --->   Operation 534 'add' 'add_ln47_50' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln47_153 = zext i14 %add_ln47_50 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 535 'zext' 'zext_ln47_153' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 536 [1/1] (0.00ns)   --->   "%a_addr_54 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_153" [imageprosseing/imgpro.c:47]   --->   Operation 536 'getelementptr' 'a_addr_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 537 [1/1] (1.81ns)   --->   "%add_ln47_51 = add i14 %phi_mul, 55" [imageprosseing/imgpro.c:47]   --->   Operation 537 'add' 'add_ln47_51' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln47_154 = zext i14 %add_ln47_51 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 538 'zext' 'zext_ln47_154' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 539 [1/1] (0.00ns)   --->   "%a_addr_55 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_154" [imageprosseing/imgpro.c:47]   --->   Operation 539 'getelementptr' 'a_addr_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 540 [1/1] (0.00ns)   --->   "%b_addr_50 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_149" [imageprosseing/imgpro.c:49]   --->   Operation 540 'getelementptr' 'b_addr_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 541 [1/1] (0.00ns)   --->   "%b_addr_51 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_150" [imageprosseing/imgpro.c:49]   --->   Operation 541 'getelementptr' 'b_addr_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln47_51 = zext i1 %icmp_ln47_50 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 542 'zext' 'zext_ln47_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 543 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_51, i32* %b_addr_50, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 543 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln47_52 = zext i1 %icmp_ln47_51 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 544 'zext' 'zext_ln47_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 545 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_52, i32* %b_addr_51, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 546 [1/2] (3.25ns)   --->   "%a_load_52 = load i32* %a_addr_52, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 546 'load' 'a_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 547 [1/1] (2.47ns)   --->   "%icmp_ln47_52 = icmp sgt i32 %a_load_52, 150" [imageprosseing/imgpro.c:47]   --->   Operation 547 'icmp' 'icmp_ln47_52' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 548 [1/2] (3.25ns)   --->   "%a_load_53 = load i32* %a_addr_53, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 548 'load' 'a_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 549 [1/1] (2.47ns)   --->   "%icmp_ln47_53 = icmp sgt i32 %a_load_53, 150" [imageprosseing/imgpro.c:47]   --->   Operation 549 'icmp' 'icmp_ln47_53' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 550 [2/2] (3.25ns)   --->   "%a_load_54 = load i32* %a_addr_54, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 550 'load' 'a_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 551 [2/2] (3.25ns)   --->   "%a_load_55 = load i32* %a_addr_55, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 551 'load' 'a_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 30 <SV = 29> <Delay = 5.72>
ST_30 : Operation 552 [1/1] (1.81ns)   --->   "%add_ln47_52 = add i14 %phi_mul, 56" [imageprosseing/imgpro.c:47]   --->   Operation 552 'add' 'add_ln47_52' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln47_155 = zext i14 %add_ln47_52 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 553 'zext' 'zext_ln47_155' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 554 [1/1] (0.00ns)   --->   "%a_addr_56 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_155" [imageprosseing/imgpro.c:47]   --->   Operation 554 'getelementptr' 'a_addr_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 555 [1/1] (1.81ns)   --->   "%add_ln47_53 = add i14 %phi_mul, 57" [imageprosseing/imgpro.c:47]   --->   Operation 555 'add' 'add_ln47_53' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln47_156 = zext i14 %add_ln47_53 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 556 'zext' 'zext_ln47_156' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 557 [1/1] (0.00ns)   --->   "%a_addr_57 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_156" [imageprosseing/imgpro.c:47]   --->   Operation 557 'getelementptr' 'a_addr_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 558 [1/1] (0.00ns)   --->   "%b_addr_52 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_151" [imageprosseing/imgpro.c:49]   --->   Operation 558 'getelementptr' 'b_addr_52' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 559 [1/1] (0.00ns)   --->   "%b_addr_53 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_152" [imageprosseing/imgpro.c:49]   --->   Operation 559 'getelementptr' 'b_addr_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln47_53 = zext i1 %icmp_ln47_52 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 560 'zext' 'zext_ln47_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 561 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_53, i32* %b_addr_52, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 561 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln47_54 = zext i1 %icmp_ln47_53 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 562 'zext' 'zext_ln47_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 563 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_54, i32* %b_addr_53, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 563 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 564 [1/2] (3.25ns)   --->   "%a_load_54 = load i32* %a_addr_54, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 564 'load' 'a_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 565 [1/1] (2.47ns)   --->   "%icmp_ln47_54 = icmp sgt i32 %a_load_54, 150" [imageprosseing/imgpro.c:47]   --->   Operation 565 'icmp' 'icmp_ln47_54' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 566 [1/2] (3.25ns)   --->   "%a_load_55 = load i32* %a_addr_55, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 566 'load' 'a_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 567 [1/1] (2.47ns)   --->   "%icmp_ln47_55 = icmp sgt i32 %a_load_55, 150" [imageprosseing/imgpro.c:47]   --->   Operation 567 'icmp' 'icmp_ln47_55' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 568 [2/2] (3.25ns)   --->   "%a_load_56 = load i32* %a_addr_56, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 568 'load' 'a_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_30 : Operation 569 [2/2] (3.25ns)   --->   "%a_load_57 = load i32* %a_addr_57, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 569 'load' 'a_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 31 <SV = 30> <Delay = 5.72>
ST_31 : Operation 570 [1/1] (1.81ns)   --->   "%add_ln47_54 = add i14 %phi_mul, 58" [imageprosseing/imgpro.c:47]   --->   Operation 570 'add' 'add_ln47_54' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln47_157 = zext i14 %add_ln47_54 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 571 'zext' 'zext_ln47_157' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 572 [1/1] (0.00ns)   --->   "%a_addr_58 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_157" [imageprosseing/imgpro.c:47]   --->   Operation 572 'getelementptr' 'a_addr_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 573 [1/1] (1.81ns)   --->   "%add_ln47_55 = add i14 %phi_mul, 59" [imageprosseing/imgpro.c:47]   --->   Operation 573 'add' 'add_ln47_55' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln47_158 = zext i14 %add_ln47_55 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 574 'zext' 'zext_ln47_158' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 575 [1/1] (0.00ns)   --->   "%a_addr_59 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_158" [imageprosseing/imgpro.c:47]   --->   Operation 575 'getelementptr' 'a_addr_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 576 [1/1] (0.00ns)   --->   "%b_addr_54 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_153" [imageprosseing/imgpro.c:49]   --->   Operation 576 'getelementptr' 'b_addr_54' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 577 [1/1] (0.00ns)   --->   "%b_addr_55 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_154" [imageprosseing/imgpro.c:49]   --->   Operation 577 'getelementptr' 'b_addr_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln47_55 = zext i1 %icmp_ln47_54 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 578 'zext' 'zext_ln47_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 579 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_55, i32* %b_addr_54, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 579 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln47_56 = zext i1 %icmp_ln47_55 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 580 'zext' 'zext_ln47_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 581 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_56, i32* %b_addr_55, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 581 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 582 [1/2] (3.25ns)   --->   "%a_load_56 = load i32* %a_addr_56, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 582 'load' 'a_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 583 [1/1] (2.47ns)   --->   "%icmp_ln47_56 = icmp sgt i32 %a_load_56, 150" [imageprosseing/imgpro.c:47]   --->   Operation 583 'icmp' 'icmp_ln47_56' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 584 [1/2] (3.25ns)   --->   "%a_load_57 = load i32* %a_addr_57, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 584 'load' 'a_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 585 [1/1] (2.47ns)   --->   "%icmp_ln47_57 = icmp sgt i32 %a_load_57, 150" [imageprosseing/imgpro.c:47]   --->   Operation 585 'icmp' 'icmp_ln47_57' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 586 [2/2] (3.25ns)   --->   "%a_load_58 = load i32* %a_addr_58, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 586 'load' 'a_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_31 : Operation 587 [2/2] (3.25ns)   --->   "%a_load_59 = load i32* %a_addr_59, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 587 'load' 'a_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 32 <SV = 31> <Delay = 5.72>
ST_32 : Operation 588 [1/1] (1.81ns)   --->   "%add_ln47_56 = add i14 %phi_mul, 60" [imageprosseing/imgpro.c:47]   --->   Operation 588 'add' 'add_ln47_56' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln47_159 = zext i14 %add_ln47_56 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 589 'zext' 'zext_ln47_159' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 590 [1/1] (0.00ns)   --->   "%a_addr_60 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_159" [imageprosseing/imgpro.c:47]   --->   Operation 590 'getelementptr' 'a_addr_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 591 [1/1] (1.81ns)   --->   "%add_ln47_57 = add i14 %phi_mul, 61" [imageprosseing/imgpro.c:47]   --->   Operation 591 'add' 'add_ln47_57' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln47_160 = zext i14 %add_ln47_57 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 592 'zext' 'zext_ln47_160' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 593 [1/1] (0.00ns)   --->   "%a_addr_61 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_160" [imageprosseing/imgpro.c:47]   --->   Operation 593 'getelementptr' 'a_addr_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 594 [1/1] (0.00ns)   --->   "%b_addr_56 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_155" [imageprosseing/imgpro.c:49]   --->   Operation 594 'getelementptr' 'b_addr_56' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 595 [1/1] (0.00ns)   --->   "%b_addr_57 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_156" [imageprosseing/imgpro.c:49]   --->   Operation 595 'getelementptr' 'b_addr_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln47_57 = zext i1 %icmp_ln47_56 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 596 'zext' 'zext_ln47_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 597 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_57, i32* %b_addr_56, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 597 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln47_58 = zext i1 %icmp_ln47_57 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 598 'zext' 'zext_ln47_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 599 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_58, i32* %b_addr_57, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 599 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 600 [1/2] (3.25ns)   --->   "%a_load_58 = load i32* %a_addr_58, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 600 'load' 'a_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 601 [1/1] (2.47ns)   --->   "%icmp_ln47_58 = icmp sgt i32 %a_load_58, 150" [imageprosseing/imgpro.c:47]   --->   Operation 601 'icmp' 'icmp_ln47_58' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 602 [1/2] (3.25ns)   --->   "%a_load_59 = load i32* %a_addr_59, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 602 'load' 'a_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 603 [1/1] (2.47ns)   --->   "%icmp_ln47_59 = icmp sgt i32 %a_load_59, 150" [imageprosseing/imgpro.c:47]   --->   Operation 603 'icmp' 'icmp_ln47_59' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 604 [2/2] (3.25ns)   --->   "%a_load_60 = load i32* %a_addr_60, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 604 'load' 'a_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_32 : Operation 605 [2/2] (3.25ns)   --->   "%a_load_61 = load i32* %a_addr_61, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 605 'load' 'a_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 33 <SV = 32> <Delay = 5.72>
ST_33 : Operation 606 [1/1] (1.81ns)   --->   "%add_ln47_58 = add i14 %phi_mul, 62" [imageprosseing/imgpro.c:47]   --->   Operation 606 'add' 'add_ln47_58' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln47_161 = zext i14 %add_ln47_58 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 607 'zext' 'zext_ln47_161' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 608 [1/1] (0.00ns)   --->   "%a_addr_62 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_161" [imageprosseing/imgpro.c:47]   --->   Operation 608 'getelementptr' 'a_addr_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 609 [1/1] (1.81ns)   --->   "%add_ln47_59 = add i14 %phi_mul, 63" [imageprosseing/imgpro.c:47]   --->   Operation 609 'add' 'add_ln47_59' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln47_162 = zext i14 %add_ln47_59 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 610 'zext' 'zext_ln47_162' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 611 [1/1] (0.00ns)   --->   "%a_addr_63 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_162" [imageprosseing/imgpro.c:47]   --->   Operation 611 'getelementptr' 'a_addr_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 612 [1/1] (0.00ns)   --->   "%b_addr_58 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_157" [imageprosseing/imgpro.c:49]   --->   Operation 612 'getelementptr' 'b_addr_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 613 [1/1] (0.00ns)   --->   "%b_addr_59 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_158" [imageprosseing/imgpro.c:49]   --->   Operation 613 'getelementptr' 'b_addr_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln47_59 = zext i1 %icmp_ln47_58 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 614 'zext' 'zext_ln47_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 615 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_59, i32* %b_addr_58, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 615 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln47_60 = zext i1 %icmp_ln47_59 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 616 'zext' 'zext_ln47_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 617 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_60, i32* %b_addr_59, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 617 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 618 [1/2] (3.25ns)   --->   "%a_load_60 = load i32* %a_addr_60, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 618 'load' 'a_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 619 [1/1] (2.47ns)   --->   "%icmp_ln47_60 = icmp sgt i32 %a_load_60, 150" [imageprosseing/imgpro.c:47]   --->   Operation 619 'icmp' 'icmp_ln47_60' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 620 [1/2] (3.25ns)   --->   "%a_load_61 = load i32* %a_addr_61, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 620 'load' 'a_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 621 [1/1] (2.47ns)   --->   "%icmp_ln47_61 = icmp sgt i32 %a_load_61, 150" [imageprosseing/imgpro.c:47]   --->   Operation 621 'icmp' 'icmp_ln47_61' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 622 [2/2] (3.25ns)   --->   "%a_load_62 = load i32* %a_addr_62, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 622 'load' 'a_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 623 [2/2] (3.25ns)   --->   "%a_load_63 = load i32* %a_addr_63, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 623 'load' 'a_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 34 <SV = 33> <Delay = 5.72>
ST_34 : Operation 624 [1/1] (1.81ns)   --->   "%add_ln47_60 = add i14 %phi_mul, 64" [imageprosseing/imgpro.c:47]   --->   Operation 624 'add' 'add_ln47_60' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln47_163 = zext i14 %add_ln47_60 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 625 'zext' 'zext_ln47_163' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 626 [1/1] (0.00ns)   --->   "%a_addr_64 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_163" [imageprosseing/imgpro.c:47]   --->   Operation 626 'getelementptr' 'a_addr_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 627 [1/1] (1.81ns)   --->   "%add_ln47_61 = add i14 %phi_mul, 65" [imageprosseing/imgpro.c:47]   --->   Operation 627 'add' 'add_ln47_61' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln47_164 = zext i14 %add_ln47_61 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 628 'zext' 'zext_ln47_164' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 629 [1/1] (0.00ns)   --->   "%a_addr_65 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_164" [imageprosseing/imgpro.c:47]   --->   Operation 629 'getelementptr' 'a_addr_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 630 [1/1] (0.00ns)   --->   "%b_addr_60 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_159" [imageprosseing/imgpro.c:49]   --->   Operation 630 'getelementptr' 'b_addr_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 631 [1/1] (0.00ns)   --->   "%b_addr_61 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_160" [imageprosseing/imgpro.c:49]   --->   Operation 631 'getelementptr' 'b_addr_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln47_61 = zext i1 %icmp_ln47_60 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 632 'zext' 'zext_ln47_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 633 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_61, i32* %b_addr_60, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 633 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln47_62 = zext i1 %icmp_ln47_61 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 634 'zext' 'zext_ln47_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 635 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_62, i32* %b_addr_61, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 635 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 636 [1/2] (3.25ns)   --->   "%a_load_62 = load i32* %a_addr_62, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 636 'load' 'a_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 637 [1/1] (2.47ns)   --->   "%icmp_ln47_62 = icmp sgt i32 %a_load_62, 150" [imageprosseing/imgpro.c:47]   --->   Operation 637 'icmp' 'icmp_ln47_62' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 638 [1/2] (3.25ns)   --->   "%a_load_63 = load i32* %a_addr_63, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 638 'load' 'a_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 639 [1/1] (2.47ns)   --->   "%icmp_ln47_63 = icmp sgt i32 %a_load_63, 150" [imageprosseing/imgpro.c:47]   --->   Operation 639 'icmp' 'icmp_ln47_63' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 640 [2/2] (3.25ns)   --->   "%a_load_64 = load i32* %a_addr_64, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 640 'load' 'a_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 641 [2/2] (3.25ns)   --->   "%a_load_65 = load i32* %a_addr_65, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 641 'load' 'a_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 35 <SV = 34> <Delay = 5.72>
ST_35 : Operation 642 [1/1] (1.81ns)   --->   "%add_ln47_62 = add i14 %phi_mul, 66" [imageprosseing/imgpro.c:47]   --->   Operation 642 'add' 'add_ln47_62' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln47_165 = zext i14 %add_ln47_62 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 643 'zext' 'zext_ln47_165' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 644 [1/1] (0.00ns)   --->   "%a_addr_66 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_165" [imageprosseing/imgpro.c:47]   --->   Operation 644 'getelementptr' 'a_addr_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 645 [1/1] (1.81ns)   --->   "%add_ln47_63 = add i14 %phi_mul, 67" [imageprosseing/imgpro.c:47]   --->   Operation 645 'add' 'add_ln47_63' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln47_166 = zext i14 %add_ln47_63 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 646 'zext' 'zext_ln47_166' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 647 [1/1] (0.00ns)   --->   "%a_addr_67 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_166" [imageprosseing/imgpro.c:47]   --->   Operation 647 'getelementptr' 'a_addr_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 648 [1/1] (0.00ns)   --->   "%b_addr_62 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_161" [imageprosseing/imgpro.c:49]   --->   Operation 648 'getelementptr' 'b_addr_62' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 649 [1/1] (0.00ns)   --->   "%b_addr_63 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_162" [imageprosseing/imgpro.c:49]   --->   Operation 649 'getelementptr' 'b_addr_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln47_63 = zext i1 %icmp_ln47_62 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 650 'zext' 'zext_ln47_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 651 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_63, i32* %b_addr_62, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 651 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln47_64 = zext i1 %icmp_ln47_63 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 652 'zext' 'zext_ln47_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 653 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_64, i32* %b_addr_63, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 653 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 654 [1/2] (3.25ns)   --->   "%a_load_64 = load i32* %a_addr_64, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 654 'load' 'a_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 655 [1/1] (2.47ns)   --->   "%icmp_ln47_64 = icmp sgt i32 %a_load_64, 150" [imageprosseing/imgpro.c:47]   --->   Operation 655 'icmp' 'icmp_ln47_64' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 656 [1/2] (3.25ns)   --->   "%a_load_65 = load i32* %a_addr_65, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 656 'load' 'a_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 657 [1/1] (2.47ns)   --->   "%icmp_ln47_65 = icmp sgt i32 %a_load_65, 150" [imageprosseing/imgpro.c:47]   --->   Operation 657 'icmp' 'icmp_ln47_65' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 658 [2/2] (3.25ns)   --->   "%a_load_66 = load i32* %a_addr_66, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 658 'load' 'a_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 659 [2/2] (3.25ns)   --->   "%a_load_67 = load i32* %a_addr_67, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 659 'load' 'a_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 36 <SV = 35> <Delay = 5.72>
ST_36 : Operation 660 [1/1] (1.81ns)   --->   "%add_ln47_64 = add i14 %phi_mul, 68" [imageprosseing/imgpro.c:47]   --->   Operation 660 'add' 'add_ln47_64' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln47_167 = zext i14 %add_ln47_64 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 661 'zext' 'zext_ln47_167' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 662 [1/1] (0.00ns)   --->   "%a_addr_68 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_167" [imageprosseing/imgpro.c:47]   --->   Operation 662 'getelementptr' 'a_addr_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 663 [1/1] (1.81ns)   --->   "%add_ln47_65 = add i14 %phi_mul, 69" [imageprosseing/imgpro.c:47]   --->   Operation 663 'add' 'add_ln47_65' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln47_168 = zext i14 %add_ln47_65 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 664 'zext' 'zext_ln47_168' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 665 [1/1] (0.00ns)   --->   "%a_addr_69 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_168" [imageprosseing/imgpro.c:47]   --->   Operation 665 'getelementptr' 'a_addr_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 666 [1/1] (0.00ns)   --->   "%b_addr_64 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_163" [imageprosseing/imgpro.c:49]   --->   Operation 666 'getelementptr' 'b_addr_64' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 667 [1/1] (0.00ns)   --->   "%b_addr_65 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_164" [imageprosseing/imgpro.c:49]   --->   Operation 667 'getelementptr' 'b_addr_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln47_65 = zext i1 %icmp_ln47_64 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 668 'zext' 'zext_ln47_65' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 669 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_65, i32* %b_addr_64, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 669 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln47_66 = zext i1 %icmp_ln47_65 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 670 'zext' 'zext_ln47_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 671 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_66, i32* %b_addr_65, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 671 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 672 [1/2] (3.25ns)   --->   "%a_load_66 = load i32* %a_addr_66, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 672 'load' 'a_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 673 [1/1] (2.47ns)   --->   "%icmp_ln47_66 = icmp sgt i32 %a_load_66, 150" [imageprosseing/imgpro.c:47]   --->   Operation 673 'icmp' 'icmp_ln47_66' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 674 [1/2] (3.25ns)   --->   "%a_load_67 = load i32* %a_addr_67, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 674 'load' 'a_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 675 [1/1] (2.47ns)   --->   "%icmp_ln47_67 = icmp sgt i32 %a_load_67, 150" [imageprosseing/imgpro.c:47]   --->   Operation 675 'icmp' 'icmp_ln47_67' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 676 [2/2] (3.25ns)   --->   "%a_load_68 = load i32* %a_addr_68, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 676 'load' 'a_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 677 [2/2] (3.25ns)   --->   "%a_load_69 = load i32* %a_addr_69, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 677 'load' 'a_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 37 <SV = 36> <Delay = 5.72>
ST_37 : Operation 678 [1/1] (1.81ns)   --->   "%add_ln47_66 = add i14 %phi_mul, 70" [imageprosseing/imgpro.c:47]   --->   Operation 678 'add' 'add_ln47_66' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln47_169 = zext i14 %add_ln47_66 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 679 'zext' 'zext_ln47_169' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 680 [1/1] (0.00ns)   --->   "%a_addr_70 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_169" [imageprosseing/imgpro.c:47]   --->   Operation 680 'getelementptr' 'a_addr_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 681 [1/1] (1.81ns)   --->   "%add_ln47_67 = add i14 %phi_mul, 71" [imageprosseing/imgpro.c:47]   --->   Operation 681 'add' 'add_ln47_67' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln47_170 = zext i14 %add_ln47_67 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 682 'zext' 'zext_ln47_170' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 683 [1/1] (0.00ns)   --->   "%a_addr_71 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_170" [imageprosseing/imgpro.c:47]   --->   Operation 683 'getelementptr' 'a_addr_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 684 [1/1] (0.00ns)   --->   "%b_addr_66 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_165" [imageprosseing/imgpro.c:49]   --->   Operation 684 'getelementptr' 'b_addr_66' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 685 [1/1] (0.00ns)   --->   "%b_addr_67 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_166" [imageprosseing/imgpro.c:49]   --->   Operation 685 'getelementptr' 'b_addr_67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln47_67 = zext i1 %icmp_ln47_66 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 686 'zext' 'zext_ln47_67' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 687 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_67, i32* %b_addr_66, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 687 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln47_68 = zext i1 %icmp_ln47_67 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 688 'zext' 'zext_ln47_68' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 689 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_68, i32* %b_addr_67, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 689 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 690 [1/2] (3.25ns)   --->   "%a_load_68 = load i32* %a_addr_68, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 690 'load' 'a_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 691 [1/1] (2.47ns)   --->   "%icmp_ln47_68 = icmp sgt i32 %a_load_68, 150" [imageprosseing/imgpro.c:47]   --->   Operation 691 'icmp' 'icmp_ln47_68' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 692 [1/2] (3.25ns)   --->   "%a_load_69 = load i32* %a_addr_69, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 692 'load' 'a_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 693 [1/1] (2.47ns)   --->   "%icmp_ln47_69 = icmp sgt i32 %a_load_69, 150" [imageprosseing/imgpro.c:47]   --->   Operation 693 'icmp' 'icmp_ln47_69' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 694 [2/2] (3.25ns)   --->   "%a_load_70 = load i32* %a_addr_70, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 694 'load' 'a_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_37 : Operation 695 [2/2] (3.25ns)   --->   "%a_load_71 = load i32* %a_addr_71, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 695 'load' 'a_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 38 <SV = 37> <Delay = 5.72>
ST_38 : Operation 696 [1/1] (1.81ns)   --->   "%add_ln47_68 = add i14 %phi_mul, 72" [imageprosseing/imgpro.c:47]   --->   Operation 696 'add' 'add_ln47_68' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln47_171 = zext i14 %add_ln47_68 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 697 'zext' 'zext_ln47_171' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 698 [1/1] (0.00ns)   --->   "%a_addr_72 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_171" [imageprosseing/imgpro.c:47]   --->   Operation 698 'getelementptr' 'a_addr_72' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 699 [1/1] (1.81ns)   --->   "%add_ln47_69 = add i14 %phi_mul, 73" [imageprosseing/imgpro.c:47]   --->   Operation 699 'add' 'add_ln47_69' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln47_172 = zext i14 %add_ln47_69 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 700 'zext' 'zext_ln47_172' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 701 [1/1] (0.00ns)   --->   "%a_addr_73 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_172" [imageprosseing/imgpro.c:47]   --->   Operation 701 'getelementptr' 'a_addr_73' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 702 [1/1] (0.00ns)   --->   "%b_addr_68 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_167" [imageprosseing/imgpro.c:49]   --->   Operation 702 'getelementptr' 'b_addr_68' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 703 [1/1] (0.00ns)   --->   "%b_addr_69 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_168" [imageprosseing/imgpro.c:49]   --->   Operation 703 'getelementptr' 'b_addr_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln47_69 = zext i1 %icmp_ln47_68 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 704 'zext' 'zext_ln47_69' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 705 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_69, i32* %b_addr_68, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln47_70 = zext i1 %icmp_ln47_69 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 706 'zext' 'zext_ln47_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 707 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_70, i32* %b_addr_69, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 707 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 708 [1/2] (3.25ns)   --->   "%a_load_70 = load i32* %a_addr_70, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 708 'load' 'a_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 709 [1/1] (2.47ns)   --->   "%icmp_ln47_70 = icmp sgt i32 %a_load_70, 150" [imageprosseing/imgpro.c:47]   --->   Operation 709 'icmp' 'icmp_ln47_70' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 710 [1/2] (3.25ns)   --->   "%a_load_71 = load i32* %a_addr_71, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 710 'load' 'a_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 711 [1/1] (2.47ns)   --->   "%icmp_ln47_71 = icmp sgt i32 %a_load_71, 150" [imageprosseing/imgpro.c:47]   --->   Operation 711 'icmp' 'icmp_ln47_71' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 712 [2/2] (3.25ns)   --->   "%a_load_72 = load i32* %a_addr_72, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 712 'load' 'a_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_38 : Operation 713 [2/2] (3.25ns)   --->   "%a_load_73 = load i32* %a_addr_73, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 713 'load' 'a_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 39 <SV = 38> <Delay = 5.72>
ST_39 : Operation 714 [1/1] (1.81ns)   --->   "%add_ln47_70 = add i14 %phi_mul, 74" [imageprosseing/imgpro.c:47]   --->   Operation 714 'add' 'add_ln47_70' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln47_173 = zext i14 %add_ln47_70 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 715 'zext' 'zext_ln47_173' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 716 [1/1] (0.00ns)   --->   "%a_addr_74 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_173" [imageprosseing/imgpro.c:47]   --->   Operation 716 'getelementptr' 'a_addr_74' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 717 [1/1] (1.81ns)   --->   "%add_ln47_71 = add i14 %phi_mul, 75" [imageprosseing/imgpro.c:47]   --->   Operation 717 'add' 'add_ln47_71' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln47_174 = zext i14 %add_ln47_71 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 718 'zext' 'zext_ln47_174' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 719 [1/1] (0.00ns)   --->   "%a_addr_75 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_174" [imageprosseing/imgpro.c:47]   --->   Operation 719 'getelementptr' 'a_addr_75' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 720 [1/1] (0.00ns)   --->   "%b_addr_70 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_169" [imageprosseing/imgpro.c:49]   --->   Operation 720 'getelementptr' 'b_addr_70' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 721 [1/1] (0.00ns)   --->   "%b_addr_71 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_170" [imageprosseing/imgpro.c:49]   --->   Operation 721 'getelementptr' 'b_addr_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln47_71 = zext i1 %icmp_ln47_70 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 722 'zext' 'zext_ln47_71' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 723 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_71, i32* %b_addr_70, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 723 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln47_72 = zext i1 %icmp_ln47_71 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 724 'zext' 'zext_ln47_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 725 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_72, i32* %b_addr_71, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 725 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 726 [1/2] (3.25ns)   --->   "%a_load_72 = load i32* %a_addr_72, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 726 'load' 'a_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 727 [1/1] (2.47ns)   --->   "%icmp_ln47_72 = icmp sgt i32 %a_load_72, 150" [imageprosseing/imgpro.c:47]   --->   Operation 727 'icmp' 'icmp_ln47_72' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 728 [1/2] (3.25ns)   --->   "%a_load_73 = load i32* %a_addr_73, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 728 'load' 'a_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 729 [1/1] (2.47ns)   --->   "%icmp_ln47_73 = icmp sgt i32 %a_load_73, 150" [imageprosseing/imgpro.c:47]   --->   Operation 729 'icmp' 'icmp_ln47_73' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 730 [2/2] (3.25ns)   --->   "%a_load_74 = load i32* %a_addr_74, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 730 'load' 'a_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_39 : Operation 731 [2/2] (3.25ns)   --->   "%a_load_75 = load i32* %a_addr_75, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 731 'load' 'a_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 40 <SV = 39> <Delay = 5.72>
ST_40 : Operation 732 [1/1] (1.81ns)   --->   "%add_ln47_72 = add i14 %phi_mul, 76" [imageprosseing/imgpro.c:47]   --->   Operation 732 'add' 'add_ln47_72' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln47_175 = zext i14 %add_ln47_72 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 733 'zext' 'zext_ln47_175' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 734 [1/1] (0.00ns)   --->   "%a_addr_76 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_175" [imageprosseing/imgpro.c:47]   --->   Operation 734 'getelementptr' 'a_addr_76' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 735 [1/1] (1.81ns)   --->   "%add_ln47_73 = add i14 %phi_mul, 77" [imageprosseing/imgpro.c:47]   --->   Operation 735 'add' 'add_ln47_73' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln47_176 = zext i14 %add_ln47_73 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 736 'zext' 'zext_ln47_176' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 737 [1/1] (0.00ns)   --->   "%a_addr_77 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_176" [imageprosseing/imgpro.c:47]   --->   Operation 737 'getelementptr' 'a_addr_77' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 738 [1/1] (0.00ns)   --->   "%b_addr_72 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_171" [imageprosseing/imgpro.c:49]   --->   Operation 738 'getelementptr' 'b_addr_72' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 739 [1/1] (0.00ns)   --->   "%b_addr_73 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_172" [imageprosseing/imgpro.c:49]   --->   Operation 739 'getelementptr' 'b_addr_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln47_73 = zext i1 %icmp_ln47_72 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 740 'zext' 'zext_ln47_73' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 741 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_73, i32* %b_addr_72, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 741 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln47_74 = zext i1 %icmp_ln47_73 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 742 'zext' 'zext_ln47_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 743 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_74, i32* %b_addr_73, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 743 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 744 [1/2] (3.25ns)   --->   "%a_load_74 = load i32* %a_addr_74, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 744 'load' 'a_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 745 [1/1] (2.47ns)   --->   "%icmp_ln47_74 = icmp sgt i32 %a_load_74, 150" [imageprosseing/imgpro.c:47]   --->   Operation 745 'icmp' 'icmp_ln47_74' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 746 [1/2] (3.25ns)   --->   "%a_load_75 = load i32* %a_addr_75, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 746 'load' 'a_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 747 [1/1] (2.47ns)   --->   "%icmp_ln47_75 = icmp sgt i32 %a_load_75, 150" [imageprosseing/imgpro.c:47]   --->   Operation 747 'icmp' 'icmp_ln47_75' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 748 [2/2] (3.25ns)   --->   "%a_load_76 = load i32* %a_addr_76, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 748 'load' 'a_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 749 [2/2] (3.25ns)   --->   "%a_load_77 = load i32* %a_addr_77, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 749 'load' 'a_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 41 <SV = 40> <Delay = 5.72>
ST_41 : Operation 750 [1/1] (1.81ns)   --->   "%add_ln47_74 = add i14 %phi_mul, 78" [imageprosseing/imgpro.c:47]   --->   Operation 750 'add' 'add_ln47_74' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln47_177 = zext i14 %add_ln47_74 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 751 'zext' 'zext_ln47_177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 752 [1/1] (0.00ns)   --->   "%a_addr_78 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_177" [imageprosseing/imgpro.c:47]   --->   Operation 752 'getelementptr' 'a_addr_78' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 753 [1/1] (1.81ns)   --->   "%add_ln47_75 = add i14 %phi_mul, 79" [imageprosseing/imgpro.c:47]   --->   Operation 753 'add' 'add_ln47_75' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln47_178 = zext i14 %add_ln47_75 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 754 'zext' 'zext_ln47_178' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 755 [1/1] (0.00ns)   --->   "%a_addr_79 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_178" [imageprosseing/imgpro.c:47]   --->   Operation 755 'getelementptr' 'a_addr_79' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 756 [1/1] (0.00ns)   --->   "%b_addr_74 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_173" [imageprosseing/imgpro.c:49]   --->   Operation 756 'getelementptr' 'b_addr_74' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 757 [1/1] (0.00ns)   --->   "%b_addr_75 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_174" [imageprosseing/imgpro.c:49]   --->   Operation 757 'getelementptr' 'b_addr_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln47_75 = zext i1 %icmp_ln47_74 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 758 'zext' 'zext_ln47_75' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 759 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_75, i32* %b_addr_74, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 759 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln47_76 = zext i1 %icmp_ln47_75 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 760 'zext' 'zext_ln47_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 761 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_76, i32* %b_addr_75, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 761 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 762 [1/2] (3.25ns)   --->   "%a_load_76 = load i32* %a_addr_76, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 762 'load' 'a_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 763 [1/1] (2.47ns)   --->   "%icmp_ln47_76 = icmp sgt i32 %a_load_76, 150" [imageprosseing/imgpro.c:47]   --->   Operation 763 'icmp' 'icmp_ln47_76' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 764 [1/2] (3.25ns)   --->   "%a_load_77 = load i32* %a_addr_77, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 764 'load' 'a_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 765 [1/1] (2.47ns)   --->   "%icmp_ln47_77 = icmp sgt i32 %a_load_77, 150" [imageprosseing/imgpro.c:47]   --->   Operation 765 'icmp' 'icmp_ln47_77' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 766 [2/2] (3.25ns)   --->   "%a_load_78 = load i32* %a_addr_78, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 766 'load' 'a_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 767 [2/2] (3.25ns)   --->   "%a_load_79 = load i32* %a_addr_79, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 767 'load' 'a_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 42 <SV = 41> <Delay = 5.72>
ST_42 : Operation 768 [1/1] (1.81ns)   --->   "%add_ln47_76 = add i14 %phi_mul, 80" [imageprosseing/imgpro.c:47]   --->   Operation 768 'add' 'add_ln47_76' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln47_179 = zext i14 %add_ln47_76 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 769 'zext' 'zext_ln47_179' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 770 [1/1] (0.00ns)   --->   "%a_addr_80 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_179" [imageprosseing/imgpro.c:47]   --->   Operation 770 'getelementptr' 'a_addr_80' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 771 [1/1] (1.81ns)   --->   "%add_ln47_77 = add i14 %phi_mul, 81" [imageprosseing/imgpro.c:47]   --->   Operation 771 'add' 'add_ln47_77' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln47_180 = zext i14 %add_ln47_77 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 772 'zext' 'zext_ln47_180' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 773 [1/1] (0.00ns)   --->   "%a_addr_81 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_180" [imageprosseing/imgpro.c:47]   --->   Operation 773 'getelementptr' 'a_addr_81' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 774 [1/1] (0.00ns)   --->   "%b_addr_76 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_175" [imageprosseing/imgpro.c:49]   --->   Operation 774 'getelementptr' 'b_addr_76' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 775 [1/1] (0.00ns)   --->   "%b_addr_77 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_176" [imageprosseing/imgpro.c:49]   --->   Operation 775 'getelementptr' 'b_addr_77' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln47_77 = zext i1 %icmp_ln47_76 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 776 'zext' 'zext_ln47_77' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 777 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_77, i32* %b_addr_76, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 777 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln47_78 = zext i1 %icmp_ln47_77 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 778 'zext' 'zext_ln47_78' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 779 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_78, i32* %b_addr_77, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 779 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 780 [1/2] (3.25ns)   --->   "%a_load_78 = load i32* %a_addr_78, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 780 'load' 'a_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 781 [1/1] (2.47ns)   --->   "%icmp_ln47_78 = icmp sgt i32 %a_load_78, 150" [imageprosseing/imgpro.c:47]   --->   Operation 781 'icmp' 'icmp_ln47_78' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 782 [1/2] (3.25ns)   --->   "%a_load_79 = load i32* %a_addr_79, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 782 'load' 'a_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 783 [1/1] (2.47ns)   --->   "%icmp_ln47_79 = icmp sgt i32 %a_load_79, 150" [imageprosseing/imgpro.c:47]   --->   Operation 783 'icmp' 'icmp_ln47_79' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 784 [2/2] (3.25ns)   --->   "%a_load_80 = load i32* %a_addr_80, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 784 'load' 'a_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 785 [2/2] (3.25ns)   --->   "%a_load_81 = load i32* %a_addr_81, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 785 'load' 'a_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 43 <SV = 42> <Delay = 5.72>
ST_43 : Operation 786 [1/1] (1.81ns)   --->   "%add_ln47_78 = add i14 %phi_mul, 82" [imageprosseing/imgpro.c:47]   --->   Operation 786 'add' 'add_ln47_78' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln47_181 = zext i14 %add_ln47_78 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 787 'zext' 'zext_ln47_181' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 788 [1/1] (0.00ns)   --->   "%a_addr_82 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_181" [imageprosseing/imgpro.c:47]   --->   Operation 788 'getelementptr' 'a_addr_82' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 789 [1/1] (1.81ns)   --->   "%add_ln47_79 = add i14 %phi_mul, 83" [imageprosseing/imgpro.c:47]   --->   Operation 789 'add' 'add_ln47_79' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln47_182 = zext i14 %add_ln47_79 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 790 'zext' 'zext_ln47_182' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 791 [1/1] (0.00ns)   --->   "%a_addr_83 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_182" [imageprosseing/imgpro.c:47]   --->   Operation 791 'getelementptr' 'a_addr_83' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 792 [1/1] (0.00ns)   --->   "%b_addr_78 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_177" [imageprosseing/imgpro.c:49]   --->   Operation 792 'getelementptr' 'b_addr_78' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 793 [1/1] (0.00ns)   --->   "%b_addr_79 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_178" [imageprosseing/imgpro.c:49]   --->   Operation 793 'getelementptr' 'b_addr_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln47_79 = zext i1 %icmp_ln47_78 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 794 'zext' 'zext_ln47_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 795 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_79, i32* %b_addr_78, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln47_80 = zext i1 %icmp_ln47_79 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 796 'zext' 'zext_ln47_80' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 797 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_80, i32* %b_addr_79, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 797 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 798 [1/2] (3.25ns)   --->   "%a_load_80 = load i32* %a_addr_80, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 798 'load' 'a_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 799 [1/1] (2.47ns)   --->   "%icmp_ln47_80 = icmp sgt i32 %a_load_80, 150" [imageprosseing/imgpro.c:47]   --->   Operation 799 'icmp' 'icmp_ln47_80' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 800 [1/2] (3.25ns)   --->   "%a_load_81 = load i32* %a_addr_81, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 800 'load' 'a_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 801 [1/1] (2.47ns)   --->   "%icmp_ln47_81 = icmp sgt i32 %a_load_81, 150" [imageprosseing/imgpro.c:47]   --->   Operation 801 'icmp' 'icmp_ln47_81' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 802 [2/2] (3.25ns)   --->   "%a_load_82 = load i32* %a_addr_82, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 802 'load' 'a_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_43 : Operation 803 [2/2] (3.25ns)   --->   "%a_load_83 = load i32* %a_addr_83, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 803 'load' 'a_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 44 <SV = 43> <Delay = 5.72>
ST_44 : Operation 804 [1/1] (1.81ns)   --->   "%add_ln47_80 = add i14 %phi_mul, 84" [imageprosseing/imgpro.c:47]   --->   Operation 804 'add' 'add_ln47_80' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln47_183 = zext i14 %add_ln47_80 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 805 'zext' 'zext_ln47_183' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 806 [1/1] (0.00ns)   --->   "%a_addr_84 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_183" [imageprosseing/imgpro.c:47]   --->   Operation 806 'getelementptr' 'a_addr_84' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 807 [1/1] (1.81ns)   --->   "%add_ln47_81 = add i14 %phi_mul, 85" [imageprosseing/imgpro.c:47]   --->   Operation 807 'add' 'add_ln47_81' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln47_184 = zext i14 %add_ln47_81 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 808 'zext' 'zext_ln47_184' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 809 [1/1] (0.00ns)   --->   "%a_addr_85 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_184" [imageprosseing/imgpro.c:47]   --->   Operation 809 'getelementptr' 'a_addr_85' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 810 [1/1] (0.00ns)   --->   "%b_addr_80 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_179" [imageprosseing/imgpro.c:49]   --->   Operation 810 'getelementptr' 'b_addr_80' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 811 [1/1] (0.00ns)   --->   "%b_addr_81 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_180" [imageprosseing/imgpro.c:49]   --->   Operation 811 'getelementptr' 'b_addr_81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln47_81 = zext i1 %icmp_ln47_80 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 812 'zext' 'zext_ln47_81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 813 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_81, i32* %b_addr_80, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 813 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln47_82 = zext i1 %icmp_ln47_81 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 814 'zext' 'zext_ln47_82' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 815 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_82, i32* %b_addr_81, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 815 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 816 [1/2] (3.25ns)   --->   "%a_load_82 = load i32* %a_addr_82, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 816 'load' 'a_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 817 [1/1] (2.47ns)   --->   "%icmp_ln47_82 = icmp sgt i32 %a_load_82, 150" [imageprosseing/imgpro.c:47]   --->   Operation 817 'icmp' 'icmp_ln47_82' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 818 [1/2] (3.25ns)   --->   "%a_load_83 = load i32* %a_addr_83, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 818 'load' 'a_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 819 [1/1] (2.47ns)   --->   "%icmp_ln47_83 = icmp sgt i32 %a_load_83, 150" [imageprosseing/imgpro.c:47]   --->   Operation 819 'icmp' 'icmp_ln47_83' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 820 [2/2] (3.25ns)   --->   "%a_load_84 = load i32* %a_addr_84, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 820 'load' 'a_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 821 [2/2] (3.25ns)   --->   "%a_load_85 = load i32* %a_addr_85, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 821 'load' 'a_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 45 <SV = 44> <Delay = 5.72>
ST_45 : Operation 822 [1/1] (1.81ns)   --->   "%add_ln47_82 = add i14 %phi_mul, 86" [imageprosseing/imgpro.c:47]   --->   Operation 822 'add' 'add_ln47_82' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln47_185 = zext i14 %add_ln47_82 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 823 'zext' 'zext_ln47_185' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 824 [1/1] (0.00ns)   --->   "%a_addr_86 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_185" [imageprosseing/imgpro.c:47]   --->   Operation 824 'getelementptr' 'a_addr_86' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 825 [1/1] (1.81ns)   --->   "%add_ln47_83 = add i14 %phi_mul, 87" [imageprosseing/imgpro.c:47]   --->   Operation 825 'add' 'add_ln47_83' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln47_186 = zext i14 %add_ln47_83 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 826 'zext' 'zext_ln47_186' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 827 [1/1] (0.00ns)   --->   "%a_addr_87 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_186" [imageprosseing/imgpro.c:47]   --->   Operation 827 'getelementptr' 'a_addr_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 828 [1/1] (0.00ns)   --->   "%b_addr_82 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_181" [imageprosseing/imgpro.c:49]   --->   Operation 828 'getelementptr' 'b_addr_82' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 829 [1/1] (0.00ns)   --->   "%b_addr_83 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_182" [imageprosseing/imgpro.c:49]   --->   Operation 829 'getelementptr' 'b_addr_83' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln47_83 = zext i1 %icmp_ln47_82 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 830 'zext' 'zext_ln47_83' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 831 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_83, i32* %b_addr_82, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 831 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln47_84 = zext i1 %icmp_ln47_83 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 832 'zext' 'zext_ln47_84' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 833 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_84, i32* %b_addr_83, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 833 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 834 [1/2] (3.25ns)   --->   "%a_load_84 = load i32* %a_addr_84, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 834 'load' 'a_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 835 [1/1] (2.47ns)   --->   "%icmp_ln47_84 = icmp sgt i32 %a_load_84, 150" [imageprosseing/imgpro.c:47]   --->   Operation 835 'icmp' 'icmp_ln47_84' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 836 [1/2] (3.25ns)   --->   "%a_load_85 = load i32* %a_addr_85, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 836 'load' 'a_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 837 [1/1] (2.47ns)   --->   "%icmp_ln47_85 = icmp sgt i32 %a_load_85, 150" [imageprosseing/imgpro.c:47]   --->   Operation 837 'icmp' 'icmp_ln47_85' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 838 [2/2] (3.25ns)   --->   "%a_load_86 = load i32* %a_addr_86, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 838 'load' 'a_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 839 [2/2] (3.25ns)   --->   "%a_load_87 = load i32* %a_addr_87, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 839 'load' 'a_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 46 <SV = 45> <Delay = 5.72>
ST_46 : Operation 840 [1/1] (1.81ns)   --->   "%add_ln47_84 = add i14 %phi_mul, 88" [imageprosseing/imgpro.c:47]   --->   Operation 840 'add' 'add_ln47_84' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln47_187 = zext i14 %add_ln47_84 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 841 'zext' 'zext_ln47_187' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 842 [1/1] (0.00ns)   --->   "%a_addr_88 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_187" [imageprosseing/imgpro.c:47]   --->   Operation 842 'getelementptr' 'a_addr_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 843 [1/1] (1.81ns)   --->   "%add_ln47_85 = add i14 %phi_mul, 89" [imageprosseing/imgpro.c:47]   --->   Operation 843 'add' 'add_ln47_85' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln47_188 = zext i14 %add_ln47_85 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 844 'zext' 'zext_ln47_188' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 845 [1/1] (0.00ns)   --->   "%a_addr_89 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_188" [imageprosseing/imgpro.c:47]   --->   Operation 845 'getelementptr' 'a_addr_89' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 846 [1/1] (0.00ns)   --->   "%b_addr_84 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_183" [imageprosseing/imgpro.c:49]   --->   Operation 846 'getelementptr' 'b_addr_84' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 847 [1/1] (0.00ns)   --->   "%b_addr_85 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_184" [imageprosseing/imgpro.c:49]   --->   Operation 847 'getelementptr' 'b_addr_85' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln47_85 = zext i1 %icmp_ln47_84 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 848 'zext' 'zext_ln47_85' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 849 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_85, i32* %b_addr_84, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 849 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln47_86 = zext i1 %icmp_ln47_85 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 850 'zext' 'zext_ln47_86' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 851 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_86, i32* %b_addr_85, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 851 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 852 [1/2] (3.25ns)   --->   "%a_load_86 = load i32* %a_addr_86, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 852 'load' 'a_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 853 [1/1] (2.47ns)   --->   "%icmp_ln47_86 = icmp sgt i32 %a_load_86, 150" [imageprosseing/imgpro.c:47]   --->   Operation 853 'icmp' 'icmp_ln47_86' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 854 [1/2] (3.25ns)   --->   "%a_load_87 = load i32* %a_addr_87, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 854 'load' 'a_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 855 [1/1] (2.47ns)   --->   "%icmp_ln47_87 = icmp sgt i32 %a_load_87, 150" [imageprosseing/imgpro.c:47]   --->   Operation 855 'icmp' 'icmp_ln47_87' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 856 [2/2] (3.25ns)   --->   "%a_load_88 = load i32* %a_addr_88, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 856 'load' 'a_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 857 [2/2] (3.25ns)   --->   "%a_load_89 = load i32* %a_addr_89, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 857 'load' 'a_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 47 <SV = 46> <Delay = 5.72>
ST_47 : Operation 858 [1/1] (1.81ns)   --->   "%add_ln47_86 = add i14 %phi_mul, 90" [imageprosseing/imgpro.c:47]   --->   Operation 858 'add' 'add_ln47_86' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln47_189 = zext i14 %add_ln47_86 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 859 'zext' 'zext_ln47_189' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 860 [1/1] (0.00ns)   --->   "%a_addr_90 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_189" [imageprosseing/imgpro.c:47]   --->   Operation 860 'getelementptr' 'a_addr_90' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 861 [1/1] (1.81ns)   --->   "%add_ln47_87 = add i14 %phi_mul, 91" [imageprosseing/imgpro.c:47]   --->   Operation 861 'add' 'add_ln47_87' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln47_190 = zext i14 %add_ln47_87 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 862 'zext' 'zext_ln47_190' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 863 [1/1] (0.00ns)   --->   "%a_addr_91 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_190" [imageprosseing/imgpro.c:47]   --->   Operation 863 'getelementptr' 'a_addr_91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 864 [1/1] (0.00ns)   --->   "%b_addr_86 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_185" [imageprosseing/imgpro.c:49]   --->   Operation 864 'getelementptr' 'b_addr_86' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 865 [1/1] (0.00ns)   --->   "%b_addr_87 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_186" [imageprosseing/imgpro.c:49]   --->   Operation 865 'getelementptr' 'b_addr_87' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln47_87 = zext i1 %icmp_ln47_86 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 866 'zext' 'zext_ln47_87' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 867 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_87, i32* %b_addr_86, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 867 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln47_88 = zext i1 %icmp_ln47_87 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 868 'zext' 'zext_ln47_88' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 869 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_88, i32* %b_addr_87, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 870 [1/2] (3.25ns)   --->   "%a_load_88 = load i32* %a_addr_88, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 870 'load' 'a_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 871 [1/1] (2.47ns)   --->   "%icmp_ln47_88 = icmp sgt i32 %a_load_88, 150" [imageprosseing/imgpro.c:47]   --->   Operation 871 'icmp' 'icmp_ln47_88' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 872 [1/2] (3.25ns)   --->   "%a_load_89 = load i32* %a_addr_89, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 872 'load' 'a_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 873 [1/1] (2.47ns)   --->   "%icmp_ln47_89 = icmp sgt i32 %a_load_89, 150" [imageprosseing/imgpro.c:47]   --->   Operation 873 'icmp' 'icmp_ln47_89' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 874 [2/2] (3.25ns)   --->   "%a_load_90 = load i32* %a_addr_90, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 874 'load' 'a_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_47 : Operation 875 [2/2] (3.25ns)   --->   "%a_load_91 = load i32* %a_addr_91, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 875 'load' 'a_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 48 <SV = 47> <Delay = 5.72>
ST_48 : Operation 876 [1/1] (1.81ns)   --->   "%add_ln47_88 = add i14 %phi_mul, 92" [imageprosseing/imgpro.c:47]   --->   Operation 876 'add' 'add_ln47_88' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln47_191 = zext i14 %add_ln47_88 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 877 'zext' 'zext_ln47_191' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 878 [1/1] (0.00ns)   --->   "%a_addr_92 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_191" [imageprosseing/imgpro.c:47]   --->   Operation 878 'getelementptr' 'a_addr_92' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 879 [1/1] (1.81ns)   --->   "%add_ln47_89 = add i14 %phi_mul, 93" [imageprosseing/imgpro.c:47]   --->   Operation 879 'add' 'add_ln47_89' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln47_192 = zext i14 %add_ln47_89 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 880 'zext' 'zext_ln47_192' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 881 [1/1] (0.00ns)   --->   "%a_addr_93 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_192" [imageprosseing/imgpro.c:47]   --->   Operation 881 'getelementptr' 'a_addr_93' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 882 [1/1] (0.00ns)   --->   "%b_addr_88 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_187" [imageprosseing/imgpro.c:49]   --->   Operation 882 'getelementptr' 'b_addr_88' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 883 [1/1] (0.00ns)   --->   "%b_addr_89 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_188" [imageprosseing/imgpro.c:49]   --->   Operation 883 'getelementptr' 'b_addr_89' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln47_89 = zext i1 %icmp_ln47_88 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 884 'zext' 'zext_ln47_89' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 885 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_89, i32* %b_addr_88, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 885 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln47_90 = zext i1 %icmp_ln47_89 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 886 'zext' 'zext_ln47_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 887 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_90, i32* %b_addr_89, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 887 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 888 [1/2] (3.25ns)   --->   "%a_load_90 = load i32* %a_addr_90, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 888 'load' 'a_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 889 [1/1] (2.47ns)   --->   "%icmp_ln47_90 = icmp sgt i32 %a_load_90, 150" [imageprosseing/imgpro.c:47]   --->   Operation 889 'icmp' 'icmp_ln47_90' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 890 [1/2] (3.25ns)   --->   "%a_load_91 = load i32* %a_addr_91, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 890 'load' 'a_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 891 [1/1] (2.47ns)   --->   "%icmp_ln47_91 = icmp sgt i32 %a_load_91, 150" [imageprosseing/imgpro.c:47]   --->   Operation 891 'icmp' 'icmp_ln47_91' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 892 [2/2] (3.25ns)   --->   "%a_load_92 = load i32* %a_addr_92, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 892 'load' 'a_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 893 [2/2] (3.25ns)   --->   "%a_load_93 = load i32* %a_addr_93, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 893 'load' 'a_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 49 <SV = 48> <Delay = 5.72>
ST_49 : Operation 894 [1/1] (1.81ns)   --->   "%add_ln47_90 = add i14 %phi_mul, 94" [imageprosseing/imgpro.c:47]   --->   Operation 894 'add' 'add_ln47_90' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln47_193 = zext i14 %add_ln47_90 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 895 'zext' 'zext_ln47_193' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 896 [1/1] (0.00ns)   --->   "%a_addr_94 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_193" [imageprosseing/imgpro.c:47]   --->   Operation 896 'getelementptr' 'a_addr_94' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 897 [1/1] (1.81ns)   --->   "%add_ln47_91 = add i14 %phi_mul, 95" [imageprosseing/imgpro.c:47]   --->   Operation 897 'add' 'add_ln47_91' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln47_194 = zext i14 %add_ln47_91 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 898 'zext' 'zext_ln47_194' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 899 [1/1] (0.00ns)   --->   "%a_addr_95 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_194" [imageprosseing/imgpro.c:47]   --->   Operation 899 'getelementptr' 'a_addr_95' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 900 [1/1] (0.00ns)   --->   "%b_addr_90 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_189" [imageprosseing/imgpro.c:49]   --->   Operation 900 'getelementptr' 'b_addr_90' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 901 [1/1] (0.00ns)   --->   "%b_addr_91 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_190" [imageprosseing/imgpro.c:49]   --->   Operation 901 'getelementptr' 'b_addr_91' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln47_91 = zext i1 %icmp_ln47_90 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 902 'zext' 'zext_ln47_91' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 903 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_91, i32* %b_addr_90, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 903 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln47_92 = zext i1 %icmp_ln47_91 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 904 'zext' 'zext_ln47_92' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 905 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_92, i32* %b_addr_91, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 905 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 906 [1/2] (3.25ns)   --->   "%a_load_92 = load i32* %a_addr_92, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 906 'load' 'a_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 907 [1/1] (2.47ns)   --->   "%icmp_ln47_92 = icmp sgt i32 %a_load_92, 150" [imageprosseing/imgpro.c:47]   --->   Operation 907 'icmp' 'icmp_ln47_92' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 908 [1/2] (3.25ns)   --->   "%a_load_93 = load i32* %a_addr_93, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 908 'load' 'a_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 909 [1/1] (2.47ns)   --->   "%icmp_ln47_93 = icmp sgt i32 %a_load_93, 150" [imageprosseing/imgpro.c:47]   --->   Operation 909 'icmp' 'icmp_ln47_93' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 910 [2/2] (3.25ns)   --->   "%a_load_94 = load i32* %a_addr_94, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 910 'load' 'a_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 911 [2/2] (3.25ns)   --->   "%a_load_95 = load i32* %a_addr_95, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 911 'load' 'a_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 50 <SV = 49> <Delay = 5.72>
ST_50 : Operation 912 [1/1] (1.81ns)   --->   "%add_ln47_92 = add i14 %phi_mul, 96" [imageprosseing/imgpro.c:47]   --->   Operation 912 'add' 'add_ln47_92' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln47_195 = zext i14 %add_ln47_92 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 913 'zext' 'zext_ln47_195' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 914 [1/1] (0.00ns)   --->   "%a_addr_96 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_195" [imageprosseing/imgpro.c:47]   --->   Operation 914 'getelementptr' 'a_addr_96' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 915 [1/1] (1.81ns)   --->   "%add_ln47_93 = add i14 %phi_mul, 97" [imageprosseing/imgpro.c:47]   --->   Operation 915 'add' 'add_ln47_93' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln47_196 = zext i14 %add_ln47_93 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 916 'zext' 'zext_ln47_196' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 917 [1/1] (0.00ns)   --->   "%a_addr_97 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_196" [imageprosseing/imgpro.c:47]   --->   Operation 917 'getelementptr' 'a_addr_97' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 918 [1/1] (0.00ns)   --->   "%b_addr_92 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_191" [imageprosseing/imgpro.c:49]   --->   Operation 918 'getelementptr' 'b_addr_92' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 919 [1/1] (0.00ns)   --->   "%b_addr_93 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_192" [imageprosseing/imgpro.c:49]   --->   Operation 919 'getelementptr' 'b_addr_93' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln47_93 = zext i1 %icmp_ln47_92 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 920 'zext' 'zext_ln47_93' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 921 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_93, i32* %b_addr_92, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 921 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln47_94 = zext i1 %icmp_ln47_93 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 922 'zext' 'zext_ln47_94' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 923 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_94, i32* %b_addr_93, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 923 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 924 [1/2] (3.25ns)   --->   "%a_load_94 = load i32* %a_addr_94, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 924 'load' 'a_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 925 [1/1] (2.47ns)   --->   "%icmp_ln47_94 = icmp sgt i32 %a_load_94, 150" [imageprosseing/imgpro.c:47]   --->   Operation 925 'icmp' 'icmp_ln47_94' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 926 [1/2] (3.25ns)   --->   "%a_load_95 = load i32* %a_addr_95, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 926 'load' 'a_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 927 [1/1] (2.47ns)   --->   "%icmp_ln47_95 = icmp sgt i32 %a_load_95, 150" [imageprosseing/imgpro.c:47]   --->   Operation 927 'icmp' 'icmp_ln47_95' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 928 [2/2] (3.25ns)   --->   "%a_load_96 = load i32* %a_addr_96, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 928 'load' 'a_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 929 [2/2] (3.25ns)   --->   "%a_load_97 = load i32* %a_addr_97, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 929 'load' 'a_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 51 <SV = 50> <Delay = 5.72>
ST_51 : Operation 930 [1/1] (1.81ns)   --->   "%add_ln47_96 = add i14 %phi_mul, 100" [imageprosseing/imgpro.c:47]   --->   Operation 930 'add' 'add_ln47_96' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 931 [1/1] (1.81ns)   --->   "%add_ln47_94 = add i14 %phi_mul, 98" [imageprosseing/imgpro.c:47]   --->   Operation 931 'add' 'add_ln47_94' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln47_197 = zext i14 %add_ln47_94 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 932 'zext' 'zext_ln47_197' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 933 [1/1] (0.00ns)   --->   "%a_addr_98 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_197" [imageprosseing/imgpro.c:47]   --->   Operation 933 'getelementptr' 'a_addr_98' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 934 [1/1] (1.81ns)   --->   "%add_ln47_95 = add i14 %phi_mul, 99" [imageprosseing/imgpro.c:47]   --->   Operation 934 'add' 'add_ln47_95' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln47_198 = zext i14 %add_ln47_95 to i64" [imageprosseing/imgpro.c:47]   --->   Operation 935 'zext' 'zext_ln47_198' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 936 [1/1] (0.00ns)   --->   "%a_addr_99 = getelementptr [10000 x i32]* %a, i64 0, i64 %zext_ln47_198" [imageprosseing/imgpro.c:47]   --->   Operation 936 'getelementptr' 'a_addr_99' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 937 [1/1] (0.00ns)   --->   "%b_addr_94 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_193" [imageprosseing/imgpro.c:49]   --->   Operation 937 'getelementptr' 'b_addr_94' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 938 [1/1] (0.00ns)   --->   "%b_addr_95 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_194" [imageprosseing/imgpro.c:49]   --->   Operation 938 'getelementptr' 'b_addr_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln47_95 = zext i1 %icmp_ln47_94 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 939 'zext' 'zext_ln47_95' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 940 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_95, i32* %b_addr_94, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 940 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln47_96 = zext i1 %icmp_ln47_95 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 941 'zext' 'zext_ln47_96' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 942 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_96, i32* %b_addr_95, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 942 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 943 [1/2] (3.25ns)   --->   "%a_load_96 = load i32* %a_addr_96, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 943 'load' 'a_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 944 [1/1] (2.47ns)   --->   "%icmp_ln47_96 = icmp sgt i32 %a_load_96, 150" [imageprosseing/imgpro.c:47]   --->   Operation 944 'icmp' 'icmp_ln47_96' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 945 [1/2] (3.25ns)   --->   "%a_load_97 = load i32* %a_addr_97, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 945 'load' 'a_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 946 [1/1] (2.47ns)   --->   "%icmp_ln47_97 = icmp sgt i32 %a_load_97, 150" [imageprosseing/imgpro.c:47]   --->   Operation 946 'icmp' 'icmp_ln47_97' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 947 [2/2] (3.25ns)   --->   "%a_load_98 = load i32* %a_addr_98, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 947 'load' 'a_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_51 : Operation 948 [2/2] (3.25ns)   --->   "%a_load_99 = load i32* %a_addr_99, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 948 'load' 'a_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 52 <SV = 51> <Delay = 5.72>
ST_52 : Operation 949 [1/1] (0.00ns)   --->   "%b_addr_96 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_195" [imageprosseing/imgpro.c:49]   --->   Operation 949 'getelementptr' 'b_addr_96' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 950 [1/1] (0.00ns)   --->   "%b_addr_97 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_196" [imageprosseing/imgpro.c:49]   --->   Operation 950 'getelementptr' 'b_addr_97' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln47_97 = zext i1 %icmp_ln47_96 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 951 'zext' 'zext_ln47_97' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 952 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_97, i32* %b_addr_96, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 952 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln47_98 = zext i1 %icmp_ln47_97 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 953 'zext' 'zext_ln47_98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 954 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_98, i32* %b_addr_97, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 954 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 955 [1/2] (3.25ns)   --->   "%a_load_98 = load i32* %a_addr_98, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 955 'load' 'a_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 956 [1/1] (2.47ns)   --->   "%icmp_ln47_98 = icmp sgt i32 %a_load_98, 150" [imageprosseing/imgpro.c:47]   --->   Operation 956 'icmp' 'icmp_ln47_98' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 957 [1/2] (3.25ns)   --->   "%a_load_99 = load i32* %a_addr_99, align 4" [imageprosseing/imgpro.c:47]   --->   Operation 957 'load' 'a_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 958 [1/1] (2.47ns)   --->   "%icmp_ln47_99 = icmp sgt i32 %a_load_99, 150" [imageprosseing/imgpro.c:47]   --->   Operation 958 'icmp' 'icmp_ln47_99' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.25>
ST_53 : Operation 959 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [imageprosseing/imgpro.c:44]   --->   Operation 959 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 960 [1/1] (0.00ns)   --->   "%b_addr_98 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_197" [imageprosseing/imgpro.c:49]   --->   Operation 960 'getelementptr' 'b_addr_98' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 961 [1/1] (0.00ns)   --->   "%b_addr_99 = getelementptr [10000 x i32]* %b, i64 0, i64 %zext_ln47_198" [imageprosseing/imgpro.c:49]   --->   Operation 961 'getelementptr' 'b_addr_99' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln47_99 = zext i1 %icmp_ln47_98 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 962 'zext' 'zext_ln47_99' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 963 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_99, i32* %b_addr_98, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 963 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln47_100 = zext i1 %icmp_ln47_99 to i32" [imageprosseing/imgpro.c:47]   --->   Operation 964 'zext' 'zext_ln47_100' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 965 [1/1] (3.25ns)   --->   "store i32 %zext_ln47_100, i32* %b_addr_99, align 4" [imageprosseing/imgpro.c:49]   --->   Operation 965 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 966 [1/1] (0.00ns)   --->   "br label %1" [imageprosseing/imgpro.c:43]   --->   Operation 966 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', imageprosseing/imgpro.c:43) [8]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul', imageprosseing/imgpro.c:47) with incoming values : ('add_ln47_96', imageprosseing/imgpro.c:47) [9]  (0 ns)
	'getelementptr' operation ('a_addr', imageprosseing/imgpro.c:47) [18]  (0 ns)
	'load' operation ('a_load', imageprosseing/imgpro.c:47) on array 'a' [416]  (3.25 ns)

 <State 3>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load', imageprosseing/imgpro.c:47) on array 'a' [416]  (3.25 ns)
	'icmp' operation ('icmp_ln47', imageprosseing/imgpro.c:47) [417]  (2.47 ns)

 <State 4>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_2', imageprosseing/imgpro.c:47) on array 'a' [424]  (3.25 ns)
	'icmp' operation ('icmp_ln47_2', imageprosseing/imgpro.c:47) [425]  (2.47 ns)

 <State 5>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_4', imageprosseing/imgpro.c:47) on array 'a' [432]  (3.25 ns)
	'icmp' operation ('icmp_ln47_4', imageprosseing/imgpro.c:47) [433]  (2.47 ns)

 <State 6>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_6', imageprosseing/imgpro.c:47) on array 'a' [440]  (3.25 ns)
	'icmp' operation ('icmp_ln47_6', imageprosseing/imgpro.c:47) [441]  (2.47 ns)

 <State 7>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_8', imageprosseing/imgpro.c:47) on array 'a' [448]  (3.25 ns)
	'icmp' operation ('icmp_ln47_8', imageprosseing/imgpro.c:47) [449]  (2.47 ns)

 <State 8>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_10', imageprosseing/imgpro.c:47) on array 'a' [456]  (3.25 ns)
	'icmp' operation ('icmp_ln47_10', imageprosseing/imgpro.c:47) [457]  (2.47 ns)

 <State 9>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_12', imageprosseing/imgpro.c:47) on array 'a' [464]  (3.25 ns)
	'icmp' operation ('icmp_ln47_12', imageprosseing/imgpro.c:47) [465]  (2.47 ns)

 <State 10>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_14', imageprosseing/imgpro.c:47) on array 'a' [472]  (3.25 ns)
	'icmp' operation ('icmp_ln47_14', imageprosseing/imgpro.c:47) [473]  (2.47 ns)

 <State 11>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_16', imageprosseing/imgpro.c:47) on array 'a' [480]  (3.25 ns)
	'icmp' operation ('icmp_ln47_16', imageprosseing/imgpro.c:47) [481]  (2.47 ns)

 <State 12>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_18', imageprosseing/imgpro.c:47) on array 'a' [488]  (3.25 ns)
	'icmp' operation ('icmp_ln47_18', imageprosseing/imgpro.c:47) [489]  (2.47 ns)

 <State 13>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_20', imageprosseing/imgpro.c:47) on array 'a' [496]  (3.25 ns)
	'icmp' operation ('icmp_ln47_20', imageprosseing/imgpro.c:47) [497]  (2.47 ns)

 <State 14>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_22', imageprosseing/imgpro.c:47) on array 'a' [504]  (3.25 ns)
	'icmp' operation ('icmp_ln47_22', imageprosseing/imgpro.c:47) [505]  (2.47 ns)

 <State 15>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_24', imageprosseing/imgpro.c:47) on array 'a' [512]  (3.25 ns)
	'icmp' operation ('icmp_ln47_24', imageprosseing/imgpro.c:47) [513]  (2.47 ns)

 <State 16>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_26', imageprosseing/imgpro.c:47) on array 'a' [520]  (3.25 ns)
	'icmp' operation ('icmp_ln47_26', imageprosseing/imgpro.c:47) [521]  (2.47 ns)

 <State 17>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_28', imageprosseing/imgpro.c:47) on array 'a' [528]  (3.25 ns)
	'icmp' operation ('icmp_ln47_28', imageprosseing/imgpro.c:47) [529]  (2.47 ns)

 <State 18>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_30', imageprosseing/imgpro.c:47) on array 'a' [536]  (3.25 ns)
	'icmp' operation ('icmp_ln47_30', imageprosseing/imgpro.c:47) [537]  (2.47 ns)

 <State 19>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_32', imageprosseing/imgpro.c:47) on array 'a' [544]  (3.25 ns)
	'icmp' operation ('icmp_ln47_32', imageprosseing/imgpro.c:47) [545]  (2.47 ns)

 <State 20>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_34', imageprosseing/imgpro.c:47) on array 'a' [552]  (3.25 ns)
	'icmp' operation ('icmp_ln47_34', imageprosseing/imgpro.c:47) [553]  (2.47 ns)

 <State 21>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_36', imageprosseing/imgpro.c:47) on array 'a' [560]  (3.25 ns)
	'icmp' operation ('icmp_ln47_36', imageprosseing/imgpro.c:47) [561]  (2.47 ns)

 <State 22>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_38', imageprosseing/imgpro.c:47) on array 'a' [568]  (3.25 ns)
	'icmp' operation ('icmp_ln47_38', imageprosseing/imgpro.c:47) [569]  (2.47 ns)

 <State 23>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_40', imageprosseing/imgpro.c:47) on array 'a' [576]  (3.25 ns)
	'icmp' operation ('icmp_ln47_40', imageprosseing/imgpro.c:47) [577]  (2.47 ns)

 <State 24>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_42', imageprosseing/imgpro.c:47) on array 'a' [584]  (3.25 ns)
	'icmp' operation ('icmp_ln47_42', imageprosseing/imgpro.c:47) [585]  (2.47 ns)

 <State 25>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_44', imageprosseing/imgpro.c:47) on array 'a' [592]  (3.25 ns)
	'icmp' operation ('icmp_ln47_44', imageprosseing/imgpro.c:47) [593]  (2.47 ns)

 <State 26>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_46', imageprosseing/imgpro.c:47) on array 'a' [600]  (3.25 ns)
	'icmp' operation ('icmp_ln47_46', imageprosseing/imgpro.c:47) [601]  (2.47 ns)

 <State 27>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_48', imageprosseing/imgpro.c:47) on array 'a' [608]  (3.25 ns)
	'icmp' operation ('icmp_ln47_48', imageprosseing/imgpro.c:47) [609]  (2.47 ns)

 <State 28>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_50', imageprosseing/imgpro.c:47) on array 'a' [616]  (3.25 ns)
	'icmp' operation ('icmp_ln47_50', imageprosseing/imgpro.c:47) [617]  (2.47 ns)

 <State 29>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_52', imageprosseing/imgpro.c:47) on array 'a' [624]  (3.25 ns)
	'icmp' operation ('icmp_ln47_52', imageprosseing/imgpro.c:47) [625]  (2.47 ns)

 <State 30>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_54', imageprosseing/imgpro.c:47) on array 'a' [632]  (3.25 ns)
	'icmp' operation ('icmp_ln47_54', imageprosseing/imgpro.c:47) [633]  (2.47 ns)

 <State 31>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_56', imageprosseing/imgpro.c:47) on array 'a' [640]  (3.25 ns)
	'icmp' operation ('icmp_ln47_56', imageprosseing/imgpro.c:47) [641]  (2.47 ns)

 <State 32>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_58', imageprosseing/imgpro.c:47) on array 'a' [648]  (3.25 ns)
	'icmp' operation ('icmp_ln47_58', imageprosseing/imgpro.c:47) [649]  (2.47 ns)

 <State 33>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_60', imageprosseing/imgpro.c:47) on array 'a' [656]  (3.25 ns)
	'icmp' operation ('icmp_ln47_60', imageprosseing/imgpro.c:47) [657]  (2.47 ns)

 <State 34>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_62', imageprosseing/imgpro.c:47) on array 'a' [664]  (3.25 ns)
	'icmp' operation ('icmp_ln47_62', imageprosseing/imgpro.c:47) [665]  (2.47 ns)

 <State 35>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_64', imageprosseing/imgpro.c:47) on array 'a' [672]  (3.25 ns)
	'icmp' operation ('icmp_ln47_64', imageprosseing/imgpro.c:47) [673]  (2.47 ns)

 <State 36>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_66', imageprosseing/imgpro.c:47) on array 'a' [680]  (3.25 ns)
	'icmp' operation ('icmp_ln47_66', imageprosseing/imgpro.c:47) [681]  (2.47 ns)

 <State 37>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_68', imageprosseing/imgpro.c:47) on array 'a' [688]  (3.25 ns)
	'icmp' operation ('icmp_ln47_68', imageprosseing/imgpro.c:47) [689]  (2.47 ns)

 <State 38>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_70', imageprosseing/imgpro.c:47) on array 'a' [696]  (3.25 ns)
	'icmp' operation ('icmp_ln47_70', imageprosseing/imgpro.c:47) [697]  (2.47 ns)

 <State 39>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_72', imageprosseing/imgpro.c:47) on array 'a' [704]  (3.25 ns)
	'icmp' operation ('icmp_ln47_72', imageprosseing/imgpro.c:47) [705]  (2.47 ns)

 <State 40>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_74', imageprosseing/imgpro.c:47) on array 'a' [712]  (3.25 ns)
	'icmp' operation ('icmp_ln47_74', imageprosseing/imgpro.c:47) [713]  (2.47 ns)

 <State 41>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_76', imageprosseing/imgpro.c:47) on array 'a' [720]  (3.25 ns)
	'icmp' operation ('icmp_ln47_76', imageprosseing/imgpro.c:47) [721]  (2.47 ns)

 <State 42>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_78', imageprosseing/imgpro.c:47) on array 'a' [728]  (3.25 ns)
	'icmp' operation ('icmp_ln47_78', imageprosseing/imgpro.c:47) [729]  (2.47 ns)

 <State 43>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_80', imageprosseing/imgpro.c:47) on array 'a' [736]  (3.25 ns)
	'icmp' operation ('icmp_ln47_80', imageprosseing/imgpro.c:47) [737]  (2.47 ns)

 <State 44>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_82', imageprosseing/imgpro.c:47) on array 'a' [744]  (3.25 ns)
	'icmp' operation ('icmp_ln47_82', imageprosseing/imgpro.c:47) [745]  (2.47 ns)

 <State 45>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_84', imageprosseing/imgpro.c:47) on array 'a' [752]  (3.25 ns)
	'icmp' operation ('icmp_ln47_84', imageprosseing/imgpro.c:47) [753]  (2.47 ns)

 <State 46>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_86', imageprosseing/imgpro.c:47) on array 'a' [760]  (3.25 ns)
	'icmp' operation ('icmp_ln47_86', imageprosseing/imgpro.c:47) [761]  (2.47 ns)

 <State 47>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_88', imageprosseing/imgpro.c:47) on array 'a' [768]  (3.25 ns)
	'icmp' operation ('icmp_ln47_88', imageprosseing/imgpro.c:47) [769]  (2.47 ns)

 <State 48>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_90', imageprosseing/imgpro.c:47) on array 'a' [776]  (3.25 ns)
	'icmp' operation ('icmp_ln47_90', imageprosseing/imgpro.c:47) [777]  (2.47 ns)

 <State 49>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_92', imageprosseing/imgpro.c:47) on array 'a' [784]  (3.25 ns)
	'icmp' operation ('icmp_ln47_92', imageprosseing/imgpro.c:47) [785]  (2.47 ns)

 <State 50>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_94', imageprosseing/imgpro.c:47) on array 'a' [792]  (3.25 ns)
	'icmp' operation ('icmp_ln47_94', imageprosseing/imgpro.c:47) [793]  (2.47 ns)

 <State 51>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_96', imageprosseing/imgpro.c:47) on array 'a' [800]  (3.25 ns)
	'icmp' operation ('icmp_ln47_96', imageprosseing/imgpro.c:47) [801]  (2.47 ns)

 <State 52>: 5.73ns
The critical path consists of the following:
	'load' operation ('a_load_98', imageprosseing/imgpro.c:47) on array 'a' [808]  (3.25 ns)
	'icmp' operation ('icmp_ln47_98', imageprosseing/imgpro.c:47) [809]  (2.47 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('b_addr_98', imageprosseing/imgpro.c:49) [414]  (0 ns)
	'store' operation ('store_ln49', imageprosseing/imgpro.c:49) of variable 'zext_ln47_99', imageprosseing/imgpro.c:47 on array 'b' [811]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
