{"vcs1":{"timestamp_begin":1747229367.812932486, "rt":8.58, "ut":8.71, "st":0.62}}
{"vcselab":{"timestamp_begin":1747229376.467910962, "rt":0.38, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1747229376.912330896, "rt":0.43, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747229367.181396201}
{"VCS_COMP_START_TIME": 1747229367.181396201}
{"VCS_COMP_END_TIME": 1747229377.499879327}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482976}}
{"vcselab": {"peak_mem": 183884}}
