$date
	Tue May 10 22:34:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PrimitiveALU $end
$var wire 1 ! clk $end
$var wire 8 " in_a [7:0] $end
$var wire 8 # in_b [7:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 3 & select [2:0] $end
$var reg 1 ' flag $end
$var reg 8 ( out [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
b0 &
1%
z$
b0 #
b0 "
1!
$end
#2500
0!
#5000
1!
#7500
0!
#10000
1!
#12500
0!
#15000
1!
#17500
0!
#20000
0%
1!
#22500
0!
#25000
1!
#27500
0!
#30000
1!
#32500
0!
#35000
1!
#37500
0!
#40000
1!
#42500
0!
#45000
1$
b10101 "
b1100 #
1!
#47500
0!
#50000
b100001 (
1!
#52500
0!
#55000
1!
#57500
0!
#60000
1!
#62500
0!
#65000
b1 &
1!
#67500
0!
#70000
b1001 (
1!
#72500
0!
#75000
b10 &
1!
#77500
0!
#80000
b11111100 (
1!
#82500
0!
#85000
b11 &
1!
#87500
0!
#90000
b1 (
1!
#92500
0!
#95000
b100 &
1!
#97500
0!
#100000
b100 (
1!
#102500
0!
#105000
b101 &
1!
#107500
0!
#110000
b11101 (
1!
#112500
0!
#115000
b110 &
1!
#117500
0!
#120000
b11001 (
1!
#122500
0!
#125000
b111 &
1!
#127500
0!
#130000
b11101010 (
1!
#132500
0!
#135000
1!
#135001
