{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645662938918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645662938918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 18:35:38 2022 " "Processing started: Wed Feb 23 18:35:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645662938918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645662938918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mul4b -c mul4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off mul4b -c mul4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645662938918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645662939754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645662939754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/sum1b/sum1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/sum1b/sum1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1b " "Found entity 1: sum1b" {  } { { "../sum1b/sum1b.v" "" { Text "C:/Proyectos_FPGA/sum1b/sum1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645662953609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645662953609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/mul1b/mul1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/mul1b/mul1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1b " "Found entity 1: mul1b" {  } { { "../mul1b/mul1b.v" "" { Text "C:/Proyectos_FPGA/mul1b/mul1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645662953609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645662953609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/bloque_mul4b/bloque_mul4b.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/bloque_mul4b/bloque_mul4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque_mul4b " "Found entity 1: bloque_mul4b" {  } { { "../bloque_mul4b/bloque_mul4b.v" "" { Text "C:/Proyectos_FPGA/bloque_mul4b/bloque_mul4b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645662953609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645662953609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mul4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul4b " "Found entity 1: mul4b" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645662953624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645662953624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul4b " "Elaborating entity \"mul4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645662953671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 mul4b.v(12) " "Verilog HDL or VHDL warning at mul4b.v(12): object \"r0\" assigned a value but never read" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 mul4b.v(12) " "Verilog HDL or VHDL warning at mul4b.v(12): object \"r1\" assigned a value but never read" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2 mul4b.v(12) " "Verilog HDL or VHDL warning at mul4b.v(12): object \"r2\" assigned a value but never read" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3 mul4b.v(12) " "Verilog HDL or VHDL warning at mul4b.v(12): object \"r3\" assigned a value but never read" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mul4b.v(49) " "Verilog HDL Always Construct warning at mul4b.v(49): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mul4b.v(54) " "Verilog HDL Always Construct warning at mul4b.v(54): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mul4b.v(59) " "Verilog HDL Always Construct warning at mul4b.v(59): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x mul4b.v(64) " "Verilog HDL Always Construct warning at mul4b.v(64): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "z mul4b.v(10) " "Output port \"z\" at mul4b.v(10) has no driver" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 "|mul4b"}
{ "Warning" "WSGN_EMPTY_SHELL" "mul4b " "Entity \"mul4b\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1645662953680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "z\[0\] GND " "Pin \"z\[0\]\" is stuck at GND" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645662953943 "|mul4b|z[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[1\] GND " "Pin \"z\[1\]\" is stuck at GND" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645662953943 "|mul4b|z[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[2\] GND " "Pin \"z\[2\]\" is stuck at GND" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645662953943 "|mul4b|z[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[3\] GND " "Pin \"z\[3\]\" is stuck at GND" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645662953943 "|mul4b|z[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[4\] GND " "Pin \"z\[4\]\" is stuck at GND" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645662953943 "|mul4b|z[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[5\] GND " "Pin \"z\[5\]\" is stuck at GND" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645662953943 "|mul4b|z[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[6\] GND " "Pin \"z\[6\]\" is stuck at GND" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645662953943 "|mul4b|z[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z\[7\] GND " "Pin \"z\[7\]\" is stuck at GND" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645662953943 "|mul4b|z[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645662953943 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645662953988 "|mul4b|x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645662953988 "|mul4b|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "No output dependent on input pin \"x\[2\]\"" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645662953988 "|mul4b|x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "No output dependent on input pin \"x\[3\]\"" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645662953988 "|mul4b|x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[0\] " "No output dependent on input pin \"y\[0\]\"" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645662953988 "|mul4b|y[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[1\] " "No output dependent on input pin \"y\[1\]\"" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645662953988 "|mul4b|y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[2\] " "No output dependent on input pin \"y\[2\]\"" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645662953988 "|mul4b|y[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y\[3\] " "No output dependent on input pin \"y\[3\]\"" {  } { { "mul4b.v" "" { Text "C:/Proyectos_FPGA/mul4b/mul4b.v" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645662953988 "|mul4b|y[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645662953988 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645662953988 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645662953988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645662953988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645662954050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 18:35:54 2022 " "Processing ended: Wed Feb 23 18:35:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645662954050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645662954050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645662954050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645662954050 ""}
