Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c620b9cf450f4bc9a3d027e11f9c04c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dLatch_bench_behav xil_defaultlib.dLatch_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.DLatch [dlatch_default]
Compiling architecture bench of entity xil_defaultlib.dlatch_bench
Built simulation snapshot dLatch_bench_behav
