
Nucleo_Sensor_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008954  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d0  08008b28  08008b28  00009b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ef8  08008ef8  0000a228  2**0
                  CONTENTS
  4 .ARM          00000008  08008ef8  08008ef8  00009ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f00  08008f00  0000a228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f00  08008f00  00009f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f04  08008f04  00009f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000228  20000000  08008f08  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000093c  20000228  08009130  0000a228  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b64  08009130  0000ab64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a228  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f8aa  00000000  00000000  0000a258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002336  00000000  00000000  00019b02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd0  00000000  00000000  0001be38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac1  00000000  00000000  0001cc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020c1a  00000000  00000000  0001d6c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011bf2  00000000  00000000  0003e2e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1eb7  00000000  00000000  0004fed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00111d8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c88  00000000  00000000  00111dd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00116a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000228 	.word	0x20000228
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008b0c 	.word	0x08008b0c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000022c 	.word	0x2000022c
 800020c:	08008b0c 	.word	0x08008b0c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c60:	f000 b9a0 	b.w	8000fa4 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f83c 	bl	8000ce8 <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_d2lz>:
 8000c7c:	b538      	push	{r3, r4, r5, lr}
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2300      	movs	r3, #0
 8000c82:	4604      	mov	r4, r0
 8000c84:	460d      	mov	r5, r1
 8000c86:	f7ff ff49 	bl	8000b1c <__aeabi_dcmplt>
 8000c8a:	b928      	cbnz	r0, 8000c98 <__aeabi_d2lz+0x1c>
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	4629      	mov	r1, r5
 8000c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c94:	f000 b80a 	b.w	8000cac <__aeabi_d2ulz>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c9e:	f000 f805 	bl	8000cac <__aeabi_d2ulz>
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	bd38      	pop	{r3, r4, r5, pc}
 8000caa:	bf00      	nop

08000cac <__aeabi_d2ulz>:
 8000cac:	b5d0      	push	{r4, r6, r7, lr}
 8000cae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce0 <__aeabi_d2ulz+0x34>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	4606      	mov	r6, r0
 8000cb4:	460f      	mov	r7, r1
 8000cb6:	f7ff fcbf 	bl	8000638 <__aeabi_dmul>
 8000cba:	f7ff ff57 	bl	8000b6c <__aeabi_d2uiz>
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	f7ff fc40 	bl	8000544 <__aeabi_ui2d>
 8000cc4:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <__aeabi_d2ulz+0x38>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f7ff fcb6 	bl	8000638 <__aeabi_dmul>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4630      	mov	r0, r6
 8000cd2:	4639      	mov	r1, r7
 8000cd4:	f7ff faf8 	bl	80002c8 <__aeabi_dsub>
 8000cd8:	f7ff ff48 	bl	8000b6c <__aeabi_d2uiz>
 8000cdc:	4621      	mov	r1, r4
 8000cde:	bdd0      	pop	{r4, r6, r7, pc}
 8000ce0:	3df00000 	.word	0x3df00000
 8000ce4:	41f00000 	.word	0x41f00000

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	460c      	mov	r4, r1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d14e      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf4:	4694      	mov	ip, r2
 8000cf6:	458c      	cmp	ip, r1
 8000cf8:	4686      	mov	lr, r0
 8000cfa:	fab2 f282 	clz	r2, r2
 8000cfe:	d962      	bls.n	8000dc6 <__udivmoddi4+0xde>
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0320 	rsb	r3, r2, #32
 8000d06:	4091      	lsls	r1, r2
 8000d08:	fa20 f303 	lsr.w	r3, r0, r3
 8000d0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d10:	4319      	orrs	r1, r3
 8000d12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1a:	fa1f f68c 	uxth.w	r6, ip
 8000d1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d26:	fb07 1114 	mls	r1, r7, r4, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb04 f106 	mul.w	r1, r4, r6
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d3e:	f080 8112 	bcs.w	8000f66 <__udivmoddi4+0x27e>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 810f 	bls.w	8000f66 <__udivmoddi4+0x27e>
 8000d48:	3c02      	subs	r4, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a59      	subs	r1, r3, r1
 8000d4e:	fa1f f38e 	uxth.w	r3, lr
 8000d52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d56:	fb07 1110 	mls	r1, r7, r0, r1
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb00 f606 	mul.w	r6, r0, r6
 8000d62:	429e      	cmp	r6, r3
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x94>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d6e:	f080 80fc 	bcs.w	8000f6a <__udivmoddi4+0x282>
 8000d72:	429e      	cmp	r6, r3
 8000d74:	f240 80f9 	bls.w	8000f6a <__udivmoddi4+0x282>
 8000d78:	4463      	add	r3, ip
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	1b9b      	subs	r3, r3, r6
 8000d7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d82:	2100      	movs	r1, #0
 8000d84:	b11d      	cbz	r5, 8000d8e <__udivmoddi4+0xa6>
 8000d86:	40d3      	lsrs	r3, r2
 8000d88:	2200      	movs	r2, #0
 8000d8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d905      	bls.n	8000da2 <__udivmoddi4+0xba>
 8000d96:	b10d      	cbz	r5, 8000d9c <__udivmoddi4+0xb4>
 8000d98:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e7f5      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000da2:	fab3 f183 	clz	r1, r3
 8000da6:	2900      	cmp	r1, #0
 8000da8:	d146      	bne.n	8000e38 <__udivmoddi4+0x150>
 8000daa:	42a3      	cmp	r3, r4
 8000dac:	d302      	bcc.n	8000db4 <__udivmoddi4+0xcc>
 8000dae:	4290      	cmp	r0, r2
 8000db0:	f0c0 80f0 	bcc.w	8000f94 <__udivmoddi4+0x2ac>
 8000db4:	1a86      	subs	r6, r0, r2
 8000db6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dba:	2001      	movs	r0, #1
 8000dbc:	2d00      	cmp	r5, #0
 8000dbe:	d0e6      	beq.n	8000d8e <__udivmoddi4+0xa6>
 8000dc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000dc4:	e7e3      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000dc6:	2a00      	cmp	r2, #0
 8000dc8:	f040 8090 	bne.w	8000eec <__udivmoddi4+0x204>
 8000dcc:	eba1 040c 	sub.w	r4, r1, ip
 8000dd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd4:	fa1f f78c 	uxth.w	r7, ip
 8000dd8:	2101      	movs	r1, #1
 8000dda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000de2:	fb08 4416 	mls	r4, r8, r6, r4
 8000de6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dea:	fb07 f006 	mul.w	r0, r7, r6
 8000dee:	4298      	cmp	r0, r3
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x11c>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x11a>
 8000dfc:	4298      	cmp	r0, r3
 8000dfe:	f200 80cd 	bhi.w	8000f9c <__udivmoddi4+0x2b4>
 8000e02:	4626      	mov	r6, r4
 8000e04:	1a1c      	subs	r4, r3, r0
 8000e06:	fa1f f38e 	uxth.w	r3, lr
 8000e0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e16:	fb00 f707 	mul.w	r7, r0, r7
 8000e1a:	429f      	cmp	r7, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x148>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x146>
 8000e28:	429f      	cmp	r7, r3
 8000e2a:	f200 80b0 	bhi.w	8000f8e <__udivmoddi4+0x2a6>
 8000e2e:	4620      	mov	r0, r4
 8000e30:	1bdb      	subs	r3, r3, r7
 8000e32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e36:	e7a5      	b.n	8000d84 <__udivmoddi4+0x9c>
 8000e38:	f1c1 0620 	rsb	r6, r1, #32
 8000e3c:	408b      	lsls	r3, r1
 8000e3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e42:	431f      	orrs	r7, r3
 8000e44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e48:	fa04 f301 	lsl.w	r3, r4, r1
 8000e4c:	ea43 030c 	orr.w	r3, r3, ip
 8000e50:	40f4      	lsrs	r4, r6
 8000e52:	fa00 f801 	lsl.w	r8, r0, r1
 8000e56:	0c38      	lsrs	r0, r7, #16
 8000e58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e60:	fa1f fc87 	uxth.w	ip, r7
 8000e64:	fb00 441e 	mls	r4, r0, lr, r4
 8000e68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e70:	45a1      	cmp	r9, r4
 8000e72:	fa02 f201 	lsl.w	r2, r2, r1
 8000e76:	d90a      	bls.n	8000e8e <__udivmoddi4+0x1a6>
 8000e78:	193c      	adds	r4, r7, r4
 8000e7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e7e:	f080 8084 	bcs.w	8000f8a <__udivmoddi4+0x2a2>
 8000e82:	45a1      	cmp	r9, r4
 8000e84:	f240 8081 	bls.w	8000f8a <__udivmoddi4+0x2a2>
 8000e88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e8c:	443c      	add	r4, r7
 8000e8e:	eba4 0409 	sub.w	r4, r4, r9
 8000e92:	fa1f f983 	uxth.w	r9, r3
 8000e96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea6:	45a4      	cmp	ip, r4
 8000ea8:	d907      	bls.n	8000eba <__udivmoddi4+0x1d2>
 8000eaa:	193c      	adds	r4, r7, r4
 8000eac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eb0:	d267      	bcs.n	8000f82 <__udivmoddi4+0x29a>
 8000eb2:	45a4      	cmp	ip, r4
 8000eb4:	d965      	bls.n	8000f82 <__udivmoddi4+0x29a>
 8000eb6:	3b02      	subs	r3, #2
 8000eb8:	443c      	add	r4, r7
 8000eba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ebe:	fba0 9302 	umull	r9, r3, r0, r2
 8000ec2:	eba4 040c 	sub.w	r4, r4, ip
 8000ec6:	429c      	cmp	r4, r3
 8000ec8:	46ce      	mov	lr, r9
 8000eca:	469c      	mov	ip, r3
 8000ecc:	d351      	bcc.n	8000f72 <__udivmoddi4+0x28a>
 8000ece:	d04e      	beq.n	8000f6e <__udivmoddi4+0x286>
 8000ed0:	b155      	cbz	r5, 8000ee8 <__udivmoddi4+0x200>
 8000ed2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ed6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eda:	fa04 f606 	lsl.w	r6, r4, r6
 8000ede:	40cb      	lsrs	r3, r1
 8000ee0:	431e      	orrs	r6, r3
 8000ee2:	40cc      	lsrs	r4, r1
 8000ee4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee8:	2100      	movs	r1, #0
 8000eea:	e750      	b.n	8000d8e <__udivmoddi4+0xa6>
 8000eec:	f1c2 0320 	rsb	r3, r2, #32
 8000ef0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ef4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ef8:	fa24 f303 	lsr.w	r3, r4, r3
 8000efc:	4094      	lsls	r4, r2
 8000efe:	430c      	orrs	r4, r1
 8000f00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f08:	fa1f f78c 	uxth.w	r7, ip
 8000f0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f10:	fb08 3110 	mls	r1, r8, r0, r3
 8000f14:	0c23      	lsrs	r3, r4, #16
 8000f16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f1a:	fb00 f107 	mul.w	r1, r0, r7
 8000f1e:	4299      	cmp	r1, r3
 8000f20:	d908      	bls.n	8000f34 <__udivmoddi4+0x24c>
 8000f22:	eb1c 0303 	adds.w	r3, ip, r3
 8000f26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f2a:	d22c      	bcs.n	8000f86 <__udivmoddi4+0x29e>
 8000f2c:	4299      	cmp	r1, r3
 8000f2e:	d92a      	bls.n	8000f86 <__udivmoddi4+0x29e>
 8000f30:	3802      	subs	r0, #2
 8000f32:	4463      	add	r3, ip
 8000f34:	1a5b      	subs	r3, r3, r1
 8000f36:	b2a4      	uxth	r4, r4
 8000f38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f44:	fb01 f307 	mul.w	r3, r1, r7
 8000f48:	42a3      	cmp	r3, r4
 8000f4a:	d908      	bls.n	8000f5e <__udivmoddi4+0x276>
 8000f4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f54:	d213      	bcs.n	8000f7e <__udivmoddi4+0x296>
 8000f56:	42a3      	cmp	r3, r4
 8000f58:	d911      	bls.n	8000f7e <__udivmoddi4+0x296>
 8000f5a:	3902      	subs	r1, #2
 8000f5c:	4464      	add	r4, ip
 8000f5e:	1ae4      	subs	r4, r4, r3
 8000f60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f64:	e739      	b.n	8000dda <__udivmoddi4+0xf2>
 8000f66:	4604      	mov	r4, r0
 8000f68:	e6f0      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e706      	b.n	8000d7c <__udivmoddi4+0x94>
 8000f6e:	45c8      	cmp	r8, r9
 8000f70:	d2ae      	bcs.n	8000ed0 <__udivmoddi4+0x1e8>
 8000f72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f7a:	3801      	subs	r0, #1
 8000f7c:	e7a8      	b.n	8000ed0 <__udivmoddi4+0x1e8>
 8000f7e:	4631      	mov	r1, r6
 8000f80:	e7ed      	b.n	8000f5e <__udivmoddi4+0x276>
 8000f82:	4603      	mov	r3, r0
 8000f84:	e799      	b.n	8000eba <__udivmoddi4+0x1d2>
 8000f86:	4630      	mov	r0, r6
 8000f88:	e7d4      	b.n	8000f34 <__udivmoddi4+0x24c>
 8000f8a:	46d6      	mov	lr, sl
 8000f8c:	e77f      	b.n	8000e8e <__udivmoddi4+0x1a6>
 8000f8e:	4463      	add	r3, ip
 8000f90:	3802      	subs	r0, #2
 8000f92:	e74d      	b.n	8000e30 <__udivmoddi4+0x148>
 8000f94:	4606      	mov	r6, r0
 8000f96:	4623      	mov	r3, r4
 8000f98:	4608      	mov	r0, r1
 8000f9a:	e70f      	b.n	8000dbc <__udivmoddi4+0xd4>
 8000f9c:	3e02      	subs	r6, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	e730      	b.n	8000e04 <__udivmoddi4+0x11c>
 8000fa2:	bf00      	nop

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <set_gps>:
uint8_t i2cret[128];
char parse_buf[255];
char gps_lat_dir;
char gps_long_dir;

uint8_t set_gps(char* buf, uint8_t order){
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	70fb      	strb	r3, [r7, #3]
	char tmp[2];

	if(strlen(buf)==0)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d101      	bne.n	8000fc0 <set_gps+0x18>
		return 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	e0c8      	b.n	8001152 <set_gps+0x1aa>

	switch(order) {
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	2b09      	cmp	r3, #9
 8000fc4:	f200 80bd 	bhi.w	8001142 <set_gps+0x19a>
 8000fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fd0 <set_gps+0x28>)
 8000fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fce:	bf00      	nop
 8000fd0:	08000ff9 	.word	0x08000ff9
 8000fd4:	08001031 	.word	0x08001031
 8000fd8:	08001085 	.word	0x08001085
 8000fdc:	080010ad 	.word	0x080010ad
 8000fe0:	080010cf 	.word	0x080010cf
 8000fe4:	080010f7 	.word	0x080010f7
 8000fe8:	08001143 	.word	0x08001143
 8000fec:	08001119 	.word	0x08001119
 8000ff0:	08001143 	.word	0x08001143
 8000ff4:	08001129 	.word	0x08001129
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff f909 	bl	8000210 <strlen>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b04      	cmp	r3, #4
 8001002:	d913      	bls.n	800102c <set_gps+0x84>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b47      	cmp	r3, #71	@ 0x47
 800100a:	d10f      	bne.n	800102c <set_gps+0x84>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3302      	adds	r3, #2
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b47      	cmp	r3, #71	@ 0x47
 8001014:	d10a      	bne.n	800102c <set_gps+0x84>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3303      	adds	r3, #3
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b47      	cmp	r3, #71	@ 0x47
 800101e:	d105      	bne.n	800102c <set_gps+0x84>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3304      	adds	r3, #4
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b41      	cmp	r3, #65	@ 0x41
 8001028:	f000 808d 	beq.w	8001146 <set_gps+0x19e>
			return 1;
 800102c:	2301      	movs	r3, #1
 800102e:	e090      	b.n	8001152 <set_gps+0x1aa>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	881b      	ldrh	r3, [r3, #0]
 8001034:	b29b      	uxth	r3, r3
 8001036:	81bb      	strh	r3, [r7, #12]
		gps_time_hr = atoi(tmp);
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	4618      	mov	r0, r3
 800103e:	f004 fee3 	bl	8005e08 <atoi>
 8001042:	4603      	mov	r3, r0
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4b45      	ldr	r3, [pc, #276]	@ (800115c <set_gps+0x1b4>)
 8001048:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[2], 2);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3302      	adds	r3, #2
 800104e:	881b      	ldrh	r3, [r3, #0]
 8001050:	b29b      	uxth	r3, r3
 8001052:	81bb      	strh	r3, [r7, #12]
		gps_time_min = atoi(tmp);
 8001054:	f107 030c 	add.w	r3, r7, #12
 8001058:	4618      	mov	r0, r3
 800105a:	f004 fed5 	bl	8005e08 <atoi>
 800105e:	4603      	mov	r3, r0
 8001060:	b2da      	uxtb	r2, r3
 8001062:	4b3f      	ldr	r3, [pc, #252]	@ (8001160 <set_gps+0x1b8>)
 8001064:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[4], 2);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3304      	adds	r3, #4
 800106a:	881b      	ldrh	r3, [r3, #0]
 800106c:	b29b      	uxth	r3, r3
 800106e:	81bb      	strh	r3, [r7, #12]
		gps_time_sec = atoi(tmp);
 8001070:	f107 030c 	add.w	r3, r7, #12
 8001074:	4618      	mov	r0, r3
 8001076:	f004 fec7 	bl	8005e08 <atoi>
 800107a:	4603      	mov	r3, r0
 800107c:	b2da      	uxtb	r2, r3
 800107e:	4b39      	ldr	r3, [pc, #228]	@ (8001164 <set_gps+0x1bc>)
 8001080:	701a      	strb	r2, [r3, #0]

		break;
 8001082:	e065      	b.n	8001150 <set_gps+0x1a8>
	case 2: //LATITUDE
		gps_latitude = atof(buf) / 100;
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f004 febc 	bl	8005e02 <atof>
 800108a:	ec51 0b10 	vmov	r0, r1, d0
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	4b35      	ldr	r3, [pc, #212]	@ (8001168 <set_gps+0x1c0>)
 8001094:	f7ff fbfa 	bl	800088c <__aeabi_ddiv>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4610      	mov	r0, r2
 800109e:	4619      	mov	r1, r3
 80010a0:	f7ff fd84 	bl	8000bac <__aeabi_d2f>
 80010a4:	4603      	mov	r3, r0
 80010a6:	4a31      	ldr	r2, [pc, #196]	@ (800116c <set_gps+0x1c4>)
 80010a8:	6013      	str	r3, [r2, #0]
		break;
 80010aa:	e051      	b.n	8001150 <set_gps+0x1a8>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	781a      	ldrb	r2, [r3, #0]
 80010b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001170 <set_gps+0x1c8>)
 80010b2:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 80010b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001170 <set_gps+0x1c8>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b53      	cmp	r3, #83	@ 0x53
 80010ba:	d146      	bne.n	800114a <set_gps+0x1a2>
			gps_latitude*= -1;
 80010bc:	4b2b      	ldr	r3, [pc, #172]	@ (800116c <set_gps+0x1c4>)
 80010be:	edd3 7a00 	vldr	s15, [r3]
 80010c2:	eef1 7a67 	vneg.f32	s15, s15
 80010c6:	4b29      	ldr	r3, [pc, #164]	@ (800116c <set_gps+0x1c4>)
 80010c8:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 80010cc:	e03d      	b.n	800114a <set_gps+0x1a2>
	case 4: //LONGITUDE
		gps_longitude = atof(buf) / 100;
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f004 fe97 	bl	8005e02 <atof>
 80010d4:	ec51 0b10 	vmov	r0, r1, d0
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	4b22      	ldr	r3, [pc, #136]	@ (8001168 <set_gps+0x1c0>)
 80010de:	f7ff fbd5 	bl	800088c <__aeabi_ddiv>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4610      	mov	r0, r2
 80010e8:	4619      	mov	r1, r3
 80010ea:	f7ff fd5f 	bl	8000bac <__aeabi_d2f>
 80010ee:	4603      	mov	r3, r0
 80010f0:	4a20      	ldr	r2, [pc, #128]	@ (8001174 <set_gps+0x1cc>)
 80010f2:	6013      	str	r3, [r2, #0]
		break;
 80010f4:	e02c      	b.n	8001150 <set_gps+0x1a8>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	781a      	ldrb	r2, [r3, #0]
 80010fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <set_gps+0x1d0>)
 80010fc:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 80010fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <set_gps+0x1d0>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	2b57      	cmp	r3, #87	@ 0x57
 8001104:	d123      	bne.n	800114e <set_gps+0x1a6>
			gps_longitude*= -1;
 8001106:	4b1b      	ldr	r3, [pc, #108]	@ (8001174 <set_gps+0x1cc>)
 8001108:	edd3 7a00 	vldr	s15, [r3]
 800110c:	eef1 7a67 	vneg.f32	s15, s15
 8001110:	4b18      	ldr	r3, [pc, #96]	@ (8001174 <set_gps+0x1cc>)
 8001112:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 8001116:	e01a      	b.n	800114e <set_gps+0x1a6>
	case 7: //SATS
		gps_sats = atoi(buf);
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f004 fe75 	bl	8005e08 <atoi>
 800111e:	4603      	mov	r3, r0
 8001120:	b2da      	uxtb	r2, r3
 8001122:	4b16      	ldr	r3, [pc, #88]	@ (800117c <set_gps+0x1d4>)
 8001124:	701a      	strb	r2, [r3, #0]
		break;
 8001126:	e013      	b.n	8001150 <set_gps+0x1a8>
	case 9: //ALTITUDE
		gps_altitude = atof(buf);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f004 fe6a 	bl	8005e02 <atof>
 800112e:	ec53 2b10 	vmov	r2, r3, d0
 8001132:	4610      	mov	r0, r2
 8001134:	4619      	mov	r1, r3
 8001136:	f7ff fd39 	bl	8000bac <__aeabi_d2f>
 800113a:	4603      	mov	r3, r0
 800113c:	4a10      	ldr	r2, [pc, #64]	@ (8001180 <set_gps+0x1d8>)
 800113e:	6013      	str	r3, [r2, #0]
		break;
 8001140:	e006      	b.n	8001150 <set_gps+0x1a8>
	default:
		break;
 8001142:	bf00      	nop
 8001144:	e004      	b.n	8001150 <set_gps+0x1a8>
		break;
 8001146:	bf00      	nop
 8001148:	e002      	b.n	8001150 <set_gps+0x1a8>
		break;
 800114a:	bf00      	nop
 800114c:	e000      	b.n	8001150 <set_gps+0x1a8>
		break;
 800114e:	bf00      	nop
	}

	return 0;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	200007f0 	.word	0x200007f0
 8001160:	200007f1 	.word	0x200007f1
 8001164:	200007f2 	.word	0x200007f2
 8001168:	40590000 	.word	0x40590000
 800116c:	200007f8 	.word	0x200007f8
 8001170:	20000a0b 	.word	0x20000a0b
 8001174:	200007fc 	.word	0x200007fc
 8001178:	20000a0c 	.word	0x20000a0c
 800117c:	20000800 	.word	0x20000800
 8001180:	200007f4 	.word	0x200007f4

08001184 <parse_nmea>:

bool parse_nmea(char *buf){
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t last = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 8001190:	2300      	movs	r3, #0
 8001192:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 8001194:	2300      	movs	r3, #0
 8001196:	73fb      	strb	r3, [r7, #15]
 8001198:	e032      	b.n	8001200 <parse_nmea+0x7c>
		if ( buf[i] == 44 ){
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	4413      	add	r3, r2
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b2c      	cmp	r3, #44	@ 0x2c
 80011a4:	d123      	bne.n	80011ee <parse_nmea+0x6a>
			if (last != i){
 80011a6:	7bba      	ldrb	r2, [r7, #14]
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d018      	beq.n	80011e0 <parse_nmea+0x5c>
				memset(parse_buf, '\000', sizeof parse_buf);
 80011ae:	22ff      	movs	r2, #255	@ 0xff
 80011b0:	2100      	movs	r1, #0
 80011b2:	4818      	ldr	r0, [pc, #96]	@ (8001214 <parse_nmea+0x90>)
 80011b4:	f005 fdc5 	bl	8006d42 <memset>
				memcpy(parse_buf, &buf[last], i-last);
 80011b8:	7bbb      	ldrb	r3, [r7, #14]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	18d1      	adds	r1, r2, r3
 80011be:	7bfa      	ldrb	r2, [r7, #15]
 80011c0:	7bbb      	ldrb	r3, [r7, #14]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	461a      	mov	r2, r3
 80011c6:	4813      	ldr	r0, [pc, #76]	@ (8001214 <parse_nmea+0x90>)
 80011c8:	f005 fe49 	bl	8006e5e <memcpy>
				if(set_gps(parse_buf, order)){
 80011cc:	7b7b      	ldrb	r3, [r7, #13]
 80011ce:	4619      	mov	r1, r3
 80011d0:	4810      	ldr	r0, [pc, #64]	@ (8001214 <parse_nmea+0x90>)
 80011d2:	f7ff fee9 	bl	8000fa8 <set_gps>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <parse_nmea+0x5c>
					return false;
 80011dc:	2300      	movs	r3, #0
 80011de:	e015      	b.n	800120c <parse_nmea+0x88>
				}
			}
			last = i + 1;
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	3301      	adds	r3, #1
 80011e4:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 80011e6:	7b7b      	ldrb	r3, [r7, #13]
 80011e8:	3301      	adds	r3, #1
 80011ea:	737b      	strb	r3, [r7, #13]
 80011ec:	e005      	b.n	80011fa <parse_nmea+0x76>
		} else if (buf[i] == 42) {
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4413      	add	r3, r2
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80011f8:	d006      	beq.n	8001208 <parse_nmea+0x84>
	for(i=0; i<255;i++){
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	3301      	adds	r3, #1
 80011fe:	73fb      	strb	r3, [r7, #15]
 8001200:	7bfb      	ldrb	r3, [r7, #15]
 8001202:	2bff      	cmp	r3, #255	@ 0xff
 8001204:	d1c9      	bne.n	800119a <parse_nmea+0x16>
 8001206:	e000      	b.n	800120a <parse_nmea+0x86>
			break;
 8001208:	bf00      	nop
		}
	}

	return true;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	2000090c 	.word	0x2000090c

08001218 <read_MMC5603>:

void read_MMC5603(void) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b08c      	sub	sp, #48	@ 0x30
 800121c:	af04      	add	r7, sp, #16
    uint8_t mmc5603_ret;
    uint8_t mmc5603_buf[9];
    int32_t rawX, rawY, rawZ;

    // Check if MMC5603 is ready for communication
    mmc5603_ret = HAL_I2C_IsDeviceReady(&hi2c2, MMC5603_ADDRESS, 3, 5);
 800121e:	2305      	movs	r3, #5
 8001220:	2203      	movs	r2, #3
 8001222:	2160      	movs	r1, #96	@ 0x60
 8001224:	4835      	ldr	r0, [pc, #212]	@ (80012fc <read_MMC5603+0xe4>)
 8001226:	f002 fa51 	bl	80036cc <HAL_I2C_IsDeviceReady>
 800122a:	4603      	mov	r3, r0
 800122c:	77fb      	strb	r3, [r7, #31]
    if (mmc5603_ret == HAL_OK) {
 800122e:	7ffb      	ldrb	r3, [r7, #31]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d15f      	bne.n	80012f4 <read_MMC5603+0xdc>
        mmc5603_ret = HAL_I2C_Mem_Read(&hi2c2, MMC5603_ADDRESS, (uint8_t)0x00, I2C_MEMADD_SIZE_8BIT, mmc5603_buf, 9, HAL_MAX_DELAY);
 8001234:	f04f 33ff 	mov.w	r3, #4294967295
 8001238:	9302      	str	r3, [sp, #8]
 800123a:	2309      	movs	r3, #9
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	2301      	movs	r3, #1
 8001244:	2200      	movs	r2, #0
 8001246:	2160      	movs	r1, #96	@ 0x60
 8001248:	482c      	ldr	r0, [pc, #176]	@ (80012fc <read_MMC5603+0xe4>)
 800124a:	f002 f80d 	bl	8003268 <HAL_I2C_Mem_Read>
 800124e:	4603      	mov	r3, r0
 8001250:	77fb      	strb	r3, [r7, #31]

		if (mmc5603_ret == HAL_OK) {
 8001252:	7ffb      	ldrb	r3, [r7, #31]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d14d      	bne.n	80012f4 <read_MMC5603+0xdc>

			rawX = ((uint32_t)mmc5603_buf[0] << 12) | ((uint32_t)mmc5603_buf[1] << 4) | ((mmc5603_buf[6] & 0xF0) >> 4); // [19:0]
 8001258:	793b      	ldrb	r3, [r7, #4]
 800125a:	031a      	lsls	r2, r3, #12
 800125c:	797b      	ldrb	r3, [r7, #5]
 800125e:	011b      	lsls	r3, r3, #4
 8001260:	4313      	orrs	r3, r2
 8001262:	7aba      	ldrb	r2, [r7, #10]
 8001264:	0912      	lsrs	r2, r2, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	4313      	orrs	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
			rawY = ((uint32_t)mmc5603_buf[2] << 12) | ((uint32_t)mmc5603_buf[3] << 4) | ((mmc5603_buf[7] & 0xF0) >> 4); // [19:0]
 800126c:	79bb      	ldrb	r3, [r7, #6]
 800126e:	031a      	lsls	r2, r3, #12
 8001270:	79fb      	ldrb	r3, [r7, #7]
 8001272:	011b      	lsls	r3, r3, #4
 8001274:	4313      	orrs	r3, r2
 8001276:	7afa      	ldrb	r2, [r7, #11]
 8001278:	0912      	lsrs	r2, r2, #4
 800127a:	b2d2      	uxtb	r2, r2
 800127c:	4313      	orrs	r3, r2
 800127e:	617b      	str	r3, [r7, #20]
			rawZ = ((uint32_t)mmc5603_buf[4] << 12) | ((uint32_t)mmc5603_buf[5] << 4) | ((mmc5603_buf[8] & 0xF0) >> 4); // [19:0]
 8001280:	7a3b      	ldrb	r3, [r7, #8]
 8001282:	031a      	lsls	r2, r3, #12
 8001284:	7a7b      	ldrb	r3, [r7, #9]
 8001286:	011b      	lsls	r3, r3, #4
 8001288:	4313      	orrs	r3, r2
 800128a:	7b3a      	ldrb	r2, [r7, #12]
 800128c:	0912      	lsrs	r2, r2, #4
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	4313      	orrs	r3, r2
 8001292:	613b      	str	r3, [r7, #16]

			// Convert to Gauss
			mag_x = rawX * 0.0625f / 1000.0f;
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800129e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001300 <read_MMC5603+0xe8>
 80012a2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012a6:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001304 <read_MMC5603+0xec>
 80012aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012ae:	4b16      	ldr	r3, [pc, #88]	@ (8001308 <read_MMC5603+0xf0>)
 80012b0:	edc3 7a00 	vstr	s15, [r3]
			mag_y = rawY * 0.0625f / 1000.0f;
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012be:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001300 <read_MMC5603+0xe8>
 80012c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012c6:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8001304 <read_MMC5603+0xec>
 80012ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012ce:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <read_MMC5603+0xf4>)
 80012d0:	edc3 7a00 	vstr	s15, [r3]
			mag_z = rawZ * 0.0625f / 1000.0f;
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	ee07 3a90 	vmov	s15, r3
 80012da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012de:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001300 <read_MMC5603+0xe8>
 80012e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012e6:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001304 <read_MMC5603+0xec>
 80012ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012ee:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <read_MMC5603+0xf8>)
 80012f0:	edc3 7a00 	vstr	s15, [r3]
        }
    }
}
 80012f4:	bf00      	nop
 80012f6:	3720      	adds	r7, #32
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000244 	.word	0x20000244
 8001300:	3d800000 	.word	0x3d800000
 8001304:	447a0000 	.word	0x447a0000
 8001308:	200007e4 	.word	0x200007e4
 800130c:	200007e8 	.word	0x200007e8
 8001310:	200007ec 	.word	0x200007ec

08001314 <read_MPL3115A2>:

void read_MPL3115A2(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b088      	sub	sp, #32
 8001318:	af04      	add	r7, sp, #16
    uint8_t data[5]; // Buffer to hold pressure and temperature data

    // Read 5 bytes from OUT_P_MSB (3 for pressure, 2 for temperature)
    HAL_I2C_Mem_Read(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_OUT_P_MSB, I2C_MEMADD_SIZE_8BIT, data, 5, HAL_MAX_DELAY);
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
 800131e:	9302      	str	r3, [sp, #8]
 8001320:	2305      	movs	r3, #5
 8001322:	9301      	str	r3, [sp, #4]
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2301      	movs	r3, #1
 800132a:	2201      	movs	r2, #1
 800132c:	21c0      	movs	r1, #192	@ 0xc0
 800132e:	4825      	ldr	r0, [pc, #148]	@ (80013c4 <read_MPL3115A2+0xb0>)
 8001330:	f001 ff9a 	bl	8003268 <HAL_I2C_Mem_Read>

    // Combine pressure bytes into a 20-bit integer
    uint32_t p_raw = ((uint32_t)data[0] << 16) | ((uint32_t)data[1] << 8) | (data[2]);
 8001334:	793b      	ldrb	r3, [r7, #4]
 8001336:	041a      	lsls	r2, r3, #16
 8001338:	797b      	ldrb	r3, [r7, #5]
 800133a:	021b      	lsls	r3, r3, #8
 800133c:	4313      	orrs	r3, r2
 800133e:	79ba      	ldrb	r2, [r7, #6]
 8001340:	4313      	orrs	r3, r2
 8001342:	60fb      	str	r3, [r7, #12]
    p_raw >>= 4; // Pressure is stored in the upper 20 bits
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	091b      	lsrs	r3, r3, #4
 8001348:	60fb      	str	r3, [r7, #12]

    // Convert raw pressure to Pascals
    pressure = p_raw / 4.0 / 1000; // Pressure in KiloPascals
 800134a:	68f8      	ldr	r0, [r7, #12]
 800134c:	f7ff f8fa 	bl	8000544 <__aeabi_ui2d>
 8001350:	f04f 0200 	mov.w	r2, #0
 8001354:	4b1c      	ldr	r3, [pc, #112]	@ (80013c8 <read_MPL3115A2+0xb4>)
 8001356:	f7ff fa99 	bl	800088c <__aeabi_ddiv>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	4610      	mov	r0, r2
 8001360:	4619      	mov	r1, r3
 8001362:	f04f 0200 	mov.w	r2, #0
 8001366:	4b19      	ldr	r3, [pc, #100]	@ (80013cc <read_MPL3115A2+0xb8>)
 8001368:	f7ff fa90 	bl	800088c <__aeabi_ddiv>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	4610      	mov	r0, r2
 8001372:	4619      	mov	r1, r3
 8001374:	f7ff fc1a 	bl	8000bac <__aeabi_d2f>
 8001378:	4603      	mov	r3, r0
 800137a:	4a15      	ldr	r2, [pc, #84]	@ (80013d0 <read_MPL3115A2+0xbc>)
 800137c:	6013      	str	r3, [r2, #0]

    // Combine temperature bytes into a 12-bit integer
    int16_t t_raw = ((int16_t)data[3] << 8) | (data[4]);
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	021b      	lsls	r3, r3, #8
 8001382:	b21a      	sxth	r2, r3
 8001384:	7a3b      	ldrb	r3, [r7, #8]
 8001386:	b21b      	sxth	r3, r3
 8001388:	4313      	orrs	r3, r2
 800138a:	817b      	strh	r3, [r7, #10]
    t_raw >>= 4; // Temperature is stored in the upper 12 bits
 800138c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001390:	111b      	asrs	r3, r3, #4
 8001392:	817b      	strh	r3, [r7, #10]

    // Convert raw temperature to degrees Celsius
    temperature = t_raw / 16.0; // Temperature in Celsius
 8001394:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff f8e3 	bl	8000564 <__aeabi_i2d>
 800139e:	f04f 0200 	mov.w	r2, #0
 80013a2:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <read_MPL3115A2+0xc0>)
 80013a4:	f7ff fa72 	bl	800088c <__aeabi_ddiv>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	4610      	mov	r0, r2
 80013ae:	4619      	mov	r1, r3
 80013b0:	f7ff fbfc 	bl	8000bac <__aeabi_d2f>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4a08      	ldr	r2, [pc, #32]	@ (80013d8 <read_MPL3115A2+0xc4>)
 80013b8:	6013      	str	r3, [r2, #0]
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000244 	.word	0x20000244
 80013c8:	40100000 	.word	0x40100000
 80013cc:	408f4000 	.word	0x408f4000
 80013d0:	200007c8 	.word	0x200007c8
 80013d4:	40300000 	.word	0x40300000
 80013d8:	200007c4 	.word	0x200007c4
 80013dc:	00000000 	.word	0x00000000

080013e0 <read_MPU6050>:

void read_MPU6050() {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af02      	add	r7, sp, #8
	uint8_t imu_addr = 0x3B;
 80013e6:	233b      	movs	r3, #59	@ 0x3b
 80013e8:	727b      	strb	r3, [r7, #9]
	uint8_t gyro_addr = 0x43;
 80013ea:	2343      	movs	r3, #67	@ 0x43
 80013ec:	723b      	strb	r3, [r7, #8]
	HAL_StatusTypeDef mpu_ret;
	uint8_t mpu_buf[6];
	int16_t raw_accel_x;
	int16_t raw_accel_y;
	int16_t raw_accel_z;
	int16_t raw_gyro_x = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	82fb      	strh	r3, [r7, #22]
	int16_t raw_gyro_y = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	82bb      	strh	r3, [r7, #20]
	int16_t raw_gyro_z = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	827b      	strh	r3, [r7, #18]

	mpu_ret = HAL_I2C_IsDeviceReady(&hi2c2, MPU6050_ADDRESS, 3, 5);
 80013fa:	2305      	movs	r3, #5
 80013fc:	2203      	movs	r2, #3
 80013fe:	21d0      	movs	r1, #208	@ 0xd0
 8001400:	4871      	ldr	r0, [pc, #452]	@ (80015c8 <read_MPU6050+0x1e8>)
 8001402:	f002 f963 	bl	80036cc <HAL_I2C_IsDeviceReady>
 8001406:	4603      	mov	r3, r0
 8001408:	747b      	strb	r3, [r7, #17]
    if (mpu_ret == HAL_OK){
 800140a:	7c7b      	ldrb	r3, [r7, #17]
 800140c:	2b00      	cmp	r3, #0
 800140e:	f040 80d2 	bne.w	80015b6 <read_MPU6050+0x1d6>
		mpu_ret = HAL_I2C_Master_Transmit(&hi2c2, MPU6050_ADDRESS, &imu_addr, 1, 100);
 8001412:	f107 0209 	add.w	r2, r7, #9
 8001416:	2364      	movs	r3, #100	@ 0x64
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2301      	movs	r3, #1
 800141c:	21d0      	movs	r1, #208	@ 0xd0
 800141e:	486a      	ldr	r0, [pc, #424]	@ (80015c8 <read_MPU6050+0x1e8>)
 8001420:	f001 faf8 	bl	8002a14 <HAL_I2C_Master_Transmit>
 8001424:	4603      	mov	r3, r0
 8001426:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 8001428:	7c7b      	ldrb	r3, [r7, #17]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d15a      	bne.n	80014e4 <read_MPU6050+0x104>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c2, MPU6050_ADDRESS, mpu_buf, 6, 100);
 800142e:	463a      	mov	r2, r7
 8001430:	2364      	movs	r3, #100	@ 0x64
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	2306      	movs	r3, #6
 8001436:	21d0      	movs	r1, #208	@ 0xd0
 8001438:	4863      	ldr	r0, [pc, #396]	@ (80015c8 <read_MPU6050+0x1e8>)
 800143a:	f001 fbe9 	bl	8002c10 <HAL_I2C_Master_Receive>
 800143e:	4603      	mov	r3, r0
 8001440:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 8001442:	7c7b      	ldrb	r3, [r7, #17]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d14d      	bne.n	80014e4 <read_MPU6050+0x104>
				// shift first byte left, add second byte
				raw_accel_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf[1]);
 8001448:	783b      	ldrb	r3, [r7, #0]
 800144a:	021b      	lsls	r3, r3, #8
 800144c:	b21a      	sxth	r2, r3
 800144e:	787b      	ldrb	r3, [r7, #1]
 8001450:	b21b      	sxth	r3, r3
 8001452:	4313      	orrs	r3, r2
 8001454:	81fb      	strh	r3, [r7, #14]
				raw_accel_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf[3]);
 8001456:	78bb      	ldrb	r3, [r7, #2]
 8001458:	021b      	lsls	r3, r3, #8
 800145a:	b21a      	sxth	r2, r3
 800145c:	78fb      	ldrb	r3, [r7, #3]
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	81bb      	strh	r3, [r7, #12]
				raw_accel_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf[5]);
 8001464:	793b      	ldrb	r3, [r7, #4]
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b21a      	sxth	r2, r3
 800146a:	797b      	ldrb	r3, [r7, #5]
 800146c:	b21b      	sxth	r3, r3
 800146e:	4313      	orrs	r3, r2
 8001470:	817b      	strh	r3, [r7, #10]

				// get float values in g
				accel_x = raw_accel_x/16384.0;
 8001472:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff f874 	bl	8000564 <__aeabi_i2d>
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	4b52      	ldr	r3, [pc, #328]	@ (80015cc <read_MPU6050+0x1ec>)
 8001482:	f7ff fa03 	bl	800088c <__aeabi_ddiv>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	4610      	mov	r0, r2
 800148c:	4619      	mov	r1, r3
 800148e:	f7ff fb8d 	bl	8000bac <__aeabi_d2f>
 8001492:	4603      	mov	r3, r0
 8001494:	4a4e      	ldr	r2, [pc, #312]	@ (80015d0 <read_MPU6050+0x1f0>)
 8001496:	6013      	str	r3, [r2, #0]
				accel_y = raw_accel_y/16384.0;
 8001498:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f861 	bl	8000564 <__aeabi_i2d>
 80014a2:	f04f 0200 	mov.w	r2, #0
 80014a6:	4b49      	ldr	r3, [pc, #292]	@ (80015cc <read_MPU6050+0x1ec>)
 80014a8:	f7ff f9f0 	bl	800088c <__aeabi_ddiv>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4610      	mov	r0, r2
 80014b2:	4619      	mov	r1, r3
 80014b4:	f7ff fb7a 	bl	8000bac <__aeabi_d2f>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a46      	ldr	r2, [pc, #280]	@ (80015d4 <read_MPU6050+0x1f4>)
 80014bc:	6013      	str	r3, [r2, #0]
				accel_z = raw_accel_z/16384.0;
 80014be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff f84e 	bl	8000564 <__aeabi_i2d>
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	4b3f      	ldr	r3, [pc, #252]	@ (80015cc <read_MPU6050+0x1ec>)
 80014ce:	f7ff f9dd 	bl	800088c <__aeabi_ddiv>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f7ff fb67 	bl	8000bac <__aeabi_d2f>
 80014de:	4603      	mov	r3, r0
 80014e0:	4a3d      	ldr	r2, [pc, #244]	@ (80015d8 <read_MPU6050+0x1f8>)
 80014e2:	6013      	str	r3, [r2, #0]
			}
		}

		mpu_ret = HAL_I2C_Master_Transmit(&hi2c2, MPU6050_ADDRESS, &gyro_addr, 1, 100);
 80014e4:	f107 0208 	add.w	r2, r7, #8
 80014e8:	2364      	movs	r3, #100	@ 0x64
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2301      	movs	r3, #1
 80014ee:	21d0      	movs	r1, #208	@ 0xd0
 80014f0:	4835      	ldr	r0, [pc, #212]	@ (80015c8 <read_MPU6050+0x1e8>)
 80014f2:	f001 fa8f 	bl	8002a14 <HAL_I2C_Master_Transmit>
 80014f6:	4603      	mov	r3, r0
 80014f8:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 80014fa:	7c7b      	ldrb	r3, [r7, #17]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d15a      	bne.n	80015b6 <read_MPU6050+0x1d6>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c2, MPU6050_ADDRESS, mpu_buf, 6, 100);
 8001500:	463a      	mov	r2, r7
 8001502:	2364      	movs	r3, #100	@ 0x64
 8001504:	9300      	str	r3, [sp, #0]
 8001506:	2306      	movs	r3, #6
 8001508:	21d0      	movs	r1, #208	@ 0xd0
 800150a:	482f      	ldr	r0, [pc, #188]	@ (80015c8 <read_MPU6050+0x1e8>)
 800150c:	f001 fb80 	bl	8002c10 <HAL_I2C_Master_Receive>
 8001510:	4603      	mov	r3, r0
 8001512:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 8001514:	7c7b      	ldrb	r3, [r7, #17]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d14d      	bne.n	80015b6 <read_MPU6050+0x1d6>
				// shift first byte left, add second byte
				raw_gyro_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf [1]);
 800151a:	783b      	ldrb	r3, [r7, #0]
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b21a      	sxth	r2, r3
 8001520:	787b      	ldrb	r3, [r7, #1]
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	82fb      	strh	r3, [r7, #22]
				raw_gyro_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf [3]);
 8001528:	78bb      	ldrb	r3, [r7, #2]
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	b21a      	sxth	r2, r3
 800152e:	78fb      	ldrb	r3, [r7, #3]
 8001530:	b21b      	sxth	r3, r3
 8001532:	4313      	orrs	r3, r2
 8001534:	82bb      	strh	r3, [r7, #20]
				raw_gyro_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf [5]);
 8001536:	793b      	ldrb	r3, [r7, #4]
 8001538:	021b      	lsls	r3, r3, #8
 800153a:	b21a      	sxth	r2, r3
 800153c:	797b      	ldrb	r3, [r7, #5]
 800153e:	b21b      	sxth	r3, r3
 8001540:	4313      	orrs	r3, r2
 8001542:	827b      	strh	r3, [r7, #18]

				// convert to deg/sec
				gyro_x = raw_gyro_x/131.0;
 8001544:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff f80b 	bl	8000564 <__aeabi_i2d>
 800154e:	a31c      	add	r3, pc, #112	@ (adr r3, 80015c0 <read_MPU6050+0x1e0>)
 8001550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001554:	f7ff f99a 	bl	800088c <__aeabi_ddiv>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	4610      	mov	r0, r2
 800155e:	4619      	mov	r1, r3
 8001560:	f7ff fb24 	bl	8000bac <__aeabi_d2f>
 8001564:	4603      	mov	r3, r0
 8001566:	4a1d      	ldr	r2, [pc, #116]	@ (80015dc <read_MPU6050+0x1fc>)
 8001568:	6013      	str	r3, [r2, #0]
				gyro_y = raw_gyro_y/131.0;
 800156a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800156e:	4618      	mov	r0, r3
 8001570:	f7fe fff8 	bl	8000564 <__aeabi_i2d>
 8001574:	a312      	add	r3, pc, #72	@ (adr r3, 80015c0 <read_MPU6050+0x1e0>)
 8001576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157a:	f7ff f987 	bl	800088c <__aeabi_ddiv>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4610      	mov	r0, r2
 8001584:	4619      	mov	r1, r3
 8001586:	f7ff fb11 	bl	8000bac <__aeabi_d2f>
 800158a:	4603      	mov	r3, r0
 800158c:	4a14      	ldr	r2, [pc, #80]	@ (80015e0 <read_MPU6050+0x200>)
 800158e:	6013      	str	r3, [r2, #0]
				gyro_z = raw_gyro_z/131.0;
 8001590:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe ffe5 	bl	8000564 <__aeabi_i2d>
 800159a:	a309      	add	r3, pc, #36	@ (adr r3, 80015c0 <read_MPU6050+0x1e0>)
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7ff f974 	bl	800088c <__aeabi_ddiv>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	4610      	mov	r0, r2
 80015aa:	4619      	mov	r1, r3
 80015ac:	f7ff fafe 	bl	8000bac <__aeabi_d2f>
 80015b0:	4603      	mov	r3, r0
 80015b2:	4a0c      	ldr	r2, [pc, #48]	@ (80015e4 <read_MPU6050+0x204>)
 80015b4:	6013      	str	r3, [r2, #0]
			}
		}
    }
}
 80015b6:	bf00      	nop
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	00000000 	.word	0x00000000
 80015c4:	40606000 	.word	0x40606000
 80015c8:	20000244 	.word	0x20000244
 80015cc:	40d00000 	.word	0x40d00000
 80015d0:	200007d8 	.word	0x200007d8
 80015d4:	200007dc 	.word	0x200007dc
 80015d8:	200007e0 	.word	0x200007e0
 80015dc:	200007cc 	.word	0x200007cc
 80015e0:	200007d0 	.word	0x200007d0
 80015e4:	200007d4 	.word	0x200007d4

080015e8 <read_PA1010D>:

void read_PA1010D(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af02      	add	r7, sp, #8
	uint8_t pa1010d_i;
	uint8_t pa1010d_bytebuf;

	/* PA1010D (GPS) */
	for(pa1010d_i=0; pa1010d_i<255; pa1010d_i++){
 80015ee:	2300      	movs	r3, #0
 80015f0:	71fb      	strb	r3, [r7, #7]
 80015f2:	e015      	b.n	8001620 <read_PA1010D+0x38>
		pa_ret = HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, 100);
 80015f4:	1dba      	adds	r2, r7, #6
 80015f6:	2364      	movs	r3, #100	@ 0x64
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	2301      	movs	r3, #1
 80015fc:	2120      	movs	r1, #32
 80015fe:	480e      	ldr	r0, [pc, #56]	@ (8001638 <read_PA1010D+0x50>)
 8001600:	f001 fb06 	bl	8002c10 <HAL_I2C_Master_Receive>
 8001604:	4603      	mov	r3, r0
 8001606:	461a      	mov	r2, r3
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <read_PA1010D+0x54>)
 800160a:	701a      	strb	r2, [r3, #0]
		if (pa1010d_bytebuf == '$'){
 800160c:	79bb      	ldrb	r3, [r7, #6]
 800160e:	2b24      	cmp	r3, #36	@ 0x24
 8001610:	d00a      	beq.n	8001628 <read_PA1010D+0x40>
			break;
		}
		pa_buf[pa1010d_i] = pa1010d_bytebuf;
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	79b9      	ldrb	r1, [r7, #6]
 8001616:	4a0a      	ldr	r2, [pc, #40]	@ (8001640 <read_PA1010D+0x58>)
 8001618:	54d1      	strb	r1, [r2, r3]
	for(pa1010d_i=0; pa1010d_i<255; pa1010d_i++){
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	3301      	adds	r3, #1
 800161e:	71fb      	strb	r3, [r7, #7]
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	2bff      	cmp	r3, #255	@ 0xff
 8001624:	d1e6      	bne.n	80015f4 <read_PA1010D+0xc>
 8001626:	e000      	b.n	800162a <read_PA1010D+0x42>
			break;
 8001628:	bf00      	nop
	}
	parse_nmea(pa_buf);
 800162a:	4805      	ldr	r0, [pc, #20]	@ (8001640 <read_PA1010D+0x58>)
 800162c:	f7ff fdaa 	bl	8001184 <parse_nmea>

	return 1;
 8001630:	bf00      	nop
}
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000244 	.word	0x20000244
 800163c:	20000801 	.word	0x20000801
 8001640:	20000804 	.word	0x20000804

08001644 <init_MMC5603>:

void init_MMC5603(void) {
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af04      	add	r7, sp, #16
	uint8_t odr_value = 255;  // Example: Set ODR to 1000 Hz by writing 255
 800164a:	23ff      	movs	r3, #255	@ 0xff
 800164c:	71fb      	strb	r3, [r7, #7]
	uint8_t control_reg0 = 0b01000001;  // Set Cmm_freq_en and Take_meas_M
 800164e:	2341      	movs	r3, #65	@ 0x41
 8001650:	71bb      	strb	r3, [r7, #6]
	uint8_t control_reg1 = 0b00000000;  // BW0=0, BW1=0 (6.6 ms)
 8001652:	2300      	movs	r3, #0
 8001654:	717b      	strb	r3, [r7, #5]
	uint8_t control_reg2 = 0b00010000;  // Set Cmm_en to enable continuous mode
 8001656:	2310      	movs	r3, #16
 8001658:	713b      	strb	r3, [r7, #4]

	// Set Output Data Rate
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1A, I2C_MEMADD_SIZE_8BIT, &odr_value, 1, HAL_MAX_DELAY);
 800165a:	f04f 33ff 	mov.w	r3, #4294967295
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	2301      	movs	r3, #1
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	1dfb      	adds	r3, r7, #7
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2301      	movs	r3, #1
 800166a:	221a      	movs	r2, #26
 800166c:	2160      	movs	r1, #96	@ 0x60
 800166e:	4818      	ldr	r0, [pc, #96]	@ (80016d0 <init_MMC5603+0x8c>)
 8001670:	f001 fd00 	bl	8003074 <HAL_I2C_Mem_Write>

	// Configure Control Register 0
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &control_reg0, 1, HAL_MAX_DELAY);
 8001674:	f04f 33ff 	mov.w	r3, #4294967295
 8001678:	9302      	str	r3, [sp, #8]
 800167a:	2301      	movs	r3, #1
 800167c:	9301      	str	r3, [sp, #4]
 800167e:	1dbb      	adds	r3, r7, #6
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	2301      	movs	r3, #1
 8001684:	221b      	movs	r2, #27
 8001686:	2160      	movs	r1, #96	@ 0x60
 8001688:	4811      	ldr	r0, [pc, #68]	@ (80016d0 <init_MMC5603+0x8c>)
 800168a:	f001 fcf3 	bl	8003074 <HAL_I2C_Mem_Write>

	// Configure Control Register 1
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1C, I2C_MEMADD_SIZE_8BIT, &control_reg1, 1, HAL_MAX_DELAY);
 800168e:	f04f 33ff 	mov.w	r3, #4294967295
 8001692:	9302      	str	r3, [sp, #8]
 8001694:	2301      	movs	r3, #1
 8001696:	9301      	str	r3, [sp, #4]
 8001698:	1d7b      	adds	r3, r7, #5
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	2301      	movs	r3, #1
 800169e:	221c      	movs	r2, #28
 80016a0:	2160      	movs	r1, #96	@ 0x60
 80016a2:	480b      	ldr	r0, [pc, #44]	@ (80016d0 <init_MMC5603+0x8c>)
 80016a4:	f001 fce6 	bl	8003074 <HAL_I2C_Mem_Write>

	// Configure Control Register 2
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1D, I2C_MEMADD_SIZE_8BIT, &control_reg2, 1, HAL_MAX_DELAY);
 80016a8:	f04f 33ff 	mov.w	r3, #4294967295
 80016ac:	9302      	str	r3, [sp, #8]
 80016ae:	2301      	movs	r3, #1
 80016b0:	9301      	str	r3, [sp, #4]
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	2301      	movs	r3, #1
 80016b8:	221d      	movs	r2, #29
 80016ba:	2160      	movs	r1, #96	@ 0x60
 80016bc:	4804      	ldr	r0, [pc, #16]	@ (80016d0 <init_MMC5603+0x8c>)
 80016be:	f001 fcd9 	bl	8003074 <HAL_I2C_Mem_Write>

	// Optionally: Add a delay to allow the sensor to stabilize
	HAL_Delay(10);
 80016c2:	200a      	movs	r0, #10
 80016c4:	f000 fdaa 	bl	800221c <HAL_Delay>
}
 80016c8:	bf00      	nop
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000244 	.word	0x20000244

080016d4 <init_MPL3115A2>:

void init_MPL3115A2(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af04      	add	r7, sp, #16
	// Check the WHO_AM_I register to verify sensor is connected
	uint8_t who_am_i = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &who_am_i, 1, HAL_MAX_DELAY);
 80016de:	f04f 33ff 	mov.w	r3, #4294967295
 80016e2:	9302      	str	r3, [sp, #8]
 80016e4:	2301      	movs	r3, #1
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	1dfb      	adds	r3, r7, #7
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	2301      	movs	r3, #1
 80016ee:	220c      	movs	r2, #12
 80016f0:	21c0      	movs	r1, #192	@ 0xc0
 80016f2:	480c      	ldr	r0, [pc, #48]	@ (8001724 <init_MPL3115A2+0x50>)
 80016f4:	f001 fdb8 	bl	8003268 <HAL_I2C_Mem_Read>
	if (who_am_i == 0xC4)
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	2bc4      	cmp	r3, #196	@ 0xc4
 80016fc:	d10e      	bne.n	800171c <init_MPL3115A2+0x48>
	{
		// WHO_AM_I is correct, now configure the sensor
//		uint8_t data = 0xB9;
		uint8_t data = 0x39;
 80016fe:	2339      	movs	r3, #57	@ 0x39
 8001700:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_CTRL_REG1, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
 8001706:	9302      	str	r3, [sp, #8]
 8001708:	2301      	movs	r3, #1
 800170a:	9301      	str	r3, [sp, #4]
 800170c:	1dbb      	adds	r3, r7, #6
 800170e:	9300      	str	r3, [sp, #0]
 8001710:	2301      	movs	r3, #1
 8001712:	2226      	movs	r2, #38	@ 0x26
 8001714:	21c0      	movs	r1, #192	@ 0xc0
 8001716:	4803      	ldr	r0, [pc, #12]	@ (8001724 <init_MPL3115A2+0x50>)
 8001718:	f001 fcac 	bl	8003074 <HAL_I2C_Mem_Write>
	}
	else
	{
		// Handle error
	}
}
 800171c:	bf00      	nop
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000244 	.word	0x20000244

08001728 <init_MPU6050>:

void init_MPU6050(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af04      	add	r7, sp, #16
	uint8_t mpu_config = 0x00;
 800172e:	2300      	movs	r3, #0
 8001730:	71fb      	strb	r3, [r7, #7]
	uint8_t mpu_set_sample_rate = 0x07;
 8001732:	2307      	movs	r3, #7
 8001734:	71bb      	strb	r3, [r7, #6]
	uint8_t mpu_set_fs_range = 0x00;
 8001736:	2300      	movs	r3, #0
 8001738:	717b      	strb	r3, [r7, #5]

	// wake up sensor
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x6B, 1,&mpu_config, 1, 1000);
 800173a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800173e:	9302      	str	r3, [sp, #8]
 8001740:	2301      	movs	r3, #1
 8001742:	9301      	str	r3, [sp, #4]
 8001744:	1dfb      	adds	r3, r7, #7
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	2301      	movs	r3, #1
 800174a:	226b      	movs	r2, #107	@ 0x6b
 800174c:	21d0      	movs	r1, #208	@ 0xd0
 800174e:	4817      	ldr	r0, [pc, #92]	@ (80017ac <init_MPU6050+0x84>)
 8001750:	f001 fc90 	bl	8003074 <HAL_I2C_Mem_Write>

	// set sample rate to 1kHz, config ranges
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x19, 1, &mpu_set_sample_rate, 1, 1000);
 8001754:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001758:	9302      	str	r3, [sp, #8]
 800175a:	2301      	movs	r3, #1
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	1dbb      	adds	r3, r7, #6
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	2301      	movs	r3, #1
 8001764:	2219      	movs	r2, #25
 8001766:	21d0      	movs	r1, #208	@ 0xd0
 8001768:	4810      	ldr	r0, [pc, #64]	@ (80017ac <init_MPU6050+0x84>)
 800176a:	f001 fc83 	bl	8003074 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x1B, 1, &mpu_set_fs_range, 1, 1000);
 800176e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001772:	9302      	str	r3, [sp, #8]
 8001774:	2301      	movs	r3, #1
 8001776:	9301      	str	r3, [sp, #4]
 8001778:	1d7b      	adds	r3, r7, #5
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	2301      	movs	r3, #1
 800177e:	221b      	movs	r2, #27
 8001780:	21d0      	movs	r1, #208	@ 0xd0
 8001782:	480a      	ldr	r0, [pc, #40]	@ (80017ac <init_MPU6050+0x84>)
 8001784:	f001 fc76 	bl	8003074 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x1c, 1, &mpu_set_fs_range, 1, 1000);
 8001788:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800178c:	9302      	str	r3, [sp, #8]
 800178e:	2301      	movs	r3, #1
 8001790:	9301      	str	r3, [sp, #4]
 8001792:	1d7b      	adds	r3, r7, #5
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	2301      	movs	r3, #1
 8001798:	221c      	movs	r2, #28
 800179a:	21d0      	movs	r1, #208	@ 0xd0
 800179c:	4803      	ldr	r0, [pc, #12]	@ (80017ac <init_MPU6050+0x84>)
 800179e:	f001 fc69 	bl	8003074 <HAL_I2C_Mem_Write>
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000244 	.word	0x20000244

080017b0 <init_PA1010D>:

void init_PA1010D(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af02      	add	r7, sp, #8
	uint8_t pa1010d_bytebuf;

//	pa_init_ret[0] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_RATE, strlen( (char *)PA1010D_RATE), 1000);
	pa_init_ret[1] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_INIT, strlen( (char *)PA1010D_INIT), 1000);
 80017b6:	4833      	ldr	r0, [pc, #204]	@ (8001884 <init_PA1010D+0xd4>)
 80017b8:	f7fe fd2a 	bl	8000210 <strlen>
 80017bc:	4603      	mov	r3, r0
 80017be:	b29b      	uxth	r3, r3
 80017c0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017c4:	9200      	str	r2, [sp, #0]
 80017c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001884 <init_PA1010D+0xd4>)
 80017c8:	2120      	movs	r1, #32
 80017ca:	482f      	ldr	r0, [pc, #188]	@ (8001888 <init_PA1010D+0xd8>)
 80017cc:	f001 f922 	bl	8002a14 <HAL_I2C_Master_Transmit>
 80017d0:	4603      	mov	r3, r0
 80017d2:	461a      	mov	r2, r3
 80017d4:	4b2d      	ldr	r3, [pc, #180]	@ (800188c <init_PA1010D+0xdc>)
 80017d6:	705a      	strb	r2, [r3, #1]
	pa_init_ret[2] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_SAT, strlen( (char *)PA1010D_SAT), 1000);
 80017d8:	482d      	ldr	r0, [pc, #180]	@ (8001890 <init_PA1010D+0xe0>)
 80017da:	f7fe fd19 	bl	8000210 <strlen>
 80017de:	4603      	mov	r3, r0
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80017e6:	9200      	str	r2, [sp, #0]
 80017e8:	4a29      	ldr	r2, [pc, #164]	@ (8001890 <init_PA1010D+0xe0>)
 80017ea:	2120      	movs	r1, #32
 80017ec:	4826      	ldr	r0, [pc, #152]	@ (8001888 <init_PA1010D+0xd8>)
 80017ee:	f001 f911 	bl	8002a14 <HAL_I2C_Master_Transmit>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461a      	mov	r2, r3
 80017f6:	4b25      	ldr	r3, [pc, #148]	@ (800188c <init_PA1010D+0xdc>)
 80017f8:	709a      	strb	r2, [r3, #2]
//	pa_init_ret[3] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_CFG, strlen( (char *)PA1010D_CFG), 1000);
	pa_init_ret[4] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_MODE, strlen( (char *)PA1010D_MODE), 1000);
 80017fa:	4826      	ldr	r0, [pc, #152]	@ (8001894 <init_PA1010D+0xe4>)
 80017fc:	f7fe fd08 	bl	8000210 <strlen>
 8001800:	4603      	mov	r3, r0
 8001802:	b29b      	uxth	r3, r3
 8001804:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001808:	9200      	str	r2, [sp, #0]
 800180a:	4a22      	ldr	r2, [pc, #136]	@ (8001894 <init_PA1010D+0xe4>)
 800180c:	2120      	movs	r1, #32
 800180e:	481e      	ldr	r0, [pc, #120]	@ (8001888 <init_PA1010D+0xd8>)
 8001810:	f001 f900 	bl	8002a14 <HAL_I2C_Master_Transmit>
 8001814:	4603      	mov	r3, r0
 8001816:	461a      	mov	r2, r3
 8001818:	4b1c      	ldr	r3, [pc, #112]	@ (800188c <init_PA1010D+0xdc>)
 800181a:	711a      	strb	r2, [r3, #4]

	//Wait for stabilization
	for(int j=0; j<10; j++){
 800181c:	2300      	movs	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	e028      	b.n	8001874 <init_PA1010D+0xc4>
		for(int i=0; i<255; i++){
 8001822:	2300      	movs	r3, #0
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	e013      	b.n	8001850 <init_PA1010D+0xa0>
			HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, 10);
 8001828:	1dfa      	adds	r2, r7, #7
 800182a:	230a      	movs	r3, #10
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	2301      	movs	r3, #1
 8001830:	2120      	movs	r1, #32
 8001832:	4815      	ldr	r0, [pc, #84]	@ (8001888 <init_PA1010D+0xd8>)
 8001834:	f001 f9ec 	bl	8002c10 <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	2b24      	cmp	r3, #36	@ 0x24
 800183c:	d00c      	beq.n	8001858 <init_PA1010D+0xa8>
				break;
			}
			pa_buf[i] = pa1010d_bytebuf;
 800183e:	79f9      	ldrb	r1, [r7, #7]
 8001840:	4a15      	ldr	r2, [pc, #84]	@ (8001898 <init_PA1010D+0xe8>)
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	4413      	add	r3, r2
 8001846:	460a      	mov	r2, r1
 8001848:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<255; i++){
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	3301      	adds	r3, #1
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	2bfe      	cmp	r3, #254	@ 0xfe
 8001854:	dde8      	ble.n	8001828 <init_PA1010D+0x78>
 8001856:	e000      	b.n	800185a <init_PA1010D+0xaa>
				break;
 8001858:	bf00      	nop
		}
		if (j>5){
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2b05      	cmp	r3, #5
 800185e:	dd02      	ble.n	8001866 <init_PA1010D+0xb6>
			parse_nmea(pa_buf);
 8001860:	480d      	ldr	r0, [pc, #52]	@ (8001898 <init_PA1010D+0xe8>)
 8001862:	f7ff fc8f 	bl	8001184 <parse_nmea>
		}
		HAL_Delay(500);
 8001866:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800186a:	f000 fcd7 	bl	800221c <HAL_Delay>
	for(int j=0; j<10; j++){
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	3301      	adds	r3, #1
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b09      	cmp	r3, #9
 8001878:	ddd3      	ble.n	8001822 <init_PA1010D+0x72>
	}
}
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000010 	.word	0x20000010
 8001888:	20000244 	.word	0x20000244
 800188c:	20000904 	.word	0x20000904
 8001890:	20000000 	.word	0x20000000
 8001894:	20000020 	.word	0x20000020
 8001898:	20000804 	.word	0x20000804

0800189c <read_sensors>:

void read_sensors(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
	read_MPL3115A2(); // Temperature/ Pressure
 80018a0:	f7ff fd38 	bl	8001314 <read_MPL3115A2>
	read_MMC5603(); // Magnetic Field
 80018a4:	f7ff fcb8 	bl	8001218 <read_MMC5603>
	read_MPU6050(); // Accel/ tilt
 80018a8:	f7ff fd9a 	bl	80013e0 <read_MPU6050>
	read_PA1010D(); // GPS
 80018ac:	f7ff fe9c 	bl	80015e8 <read_PA1010D>
}
 80018b0:	bf00      	nop
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <init_sensors>:

void init_sensors()
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	init_MPL3115A2();
 80018b8:	f7ff ff0c 	bl	80016d4 <init_MPL3115A2>
	init_MMC5603();
 80018bc:	f7ff fec2 	bl	8001644 <init_MMC5603>
	init_MPU6050();
 80018c0:	f7ff ff32 	bl	8001728 <init_MPU6050>
	init_PA1010D();
 80018c4:	f7ff ff74 	bl	80017b0 <init_PA1010D>
}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}

080018cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018d0:	f000 fc32 	bl	8002138 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018d4:	f000 f812 	bl	80018fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018d8:	f000 f904 	bl	8001ae4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80018dc:	f000 f8a8 	bl	8001a30 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80018e0:	f000 f8d0 	bl	8001a84 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C2_Init();
 80018e4:	f000 f876 	bl	80019d4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  init_sensors();
 80018e8:	f7ff ffe4 	bl	80018b4 <init_sensors>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	  read_sensors();
 80018ec:	f7ff ffd6 	bl	800189c <read_sensors>

	  HAL_Delay(1000);
 80018f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018f4:	f000 fc92 	bl	800221c <HAL_Delay>
	  read_sensors();
 80018f8:	bf00      	nop
 80018fa:	e7f7      	b.n	80018ec <main+0x20>

080018fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b094      	sub	sp, #80	@ 0x50
 8001900:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	2234      	movs	r2, #52	@ 0x34
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f005 fa19 	bl	8006d42 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001910:	f107 0308 	add.w	r3, r7, #8
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001920:	2300      	movs	r3, #0
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	4b29      	ldr	r3, [pc, #164]	@ (80019cc <SystemClock_Config+0xd0>)
 8001926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001928:	4a28      	ldr	r2, [pc, #160]	@ (80019cc <SystemClock_Config+0xd0>)
 800192a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001930:	4b26      	ldr	r3, [pc, #152]	@ (80019cc <SystemClock_Config+0xd0>)
 8001932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001938:	607b      	str	r3, [r7, #4]
 800193a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800193c:	2300      	movs	r3, #0
 800193e:	603b      	str	r3, [r7, #0]
 8001940:	4b23      	ldr	r3, [pc, #140]	@ (80019d0 <SystemClock_Config+0xd4>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a22      	ldr	r2, [pc, #136]	@ (80019d0 <SystemClock_Config+0xd4>)
 8001946:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b20      	ldr	r3, [pc, #128]	@ (80019d0 <SystemClock_Config+0xd4>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001954:	603b      	str	r3, [r7, #0]
 8001956:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001958:	2301      	movs	r3, #1
 800195a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800195c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001960:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001962:	2302      	movs	r3, #2
 8001964:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001966:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800196a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800196c:	2308      	movs	r3, #8
 800196e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 384;
 8001970:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001974:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001976:	2304      	movs	r3, #4
 8001978:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800197a:	2308      	movs	r3, #8
 800197c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800197e:	2302      	movs	r3, #2
 8001980:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001982:	f107 031c 	add.w	r3, r7, #28
 8001986:	4618      	mov	r0, r3
 8001988:	f003 f9fa 	bl	8004d80 <HAL_RCC_OscConfig>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001992:	f000 f973 	bl	8001c7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001996:	230f      	movs	r3, #15
 8001998:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800199a:	2302      	movs	r3, #2
 800199c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80019ac:	f107 0308 	add.w	r3, r7, #8
 80019b0:	2103      	movs	r1, #3
 80019b2:	4618      	mov	r0, r3
 80019b4:	f002 fdf6 	bl	80045a4 <HAL_RCC_ClockConfig>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80019be:	f000 f95d 	bl	8001c7c <Error_Handler>
  }
}
 80019c2:	bf00      	nop
 80019c4:	3750      	adds	r7, #80	@ 0x50
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800
 80019d0:	40007000 	.word	0x40007000

080019d4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019d8:	4b12      	ldr	r3, [pc, #72]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019da:	4a13      	ldr	r2, [pc, #76]	@ (8001a28 <MX_I2C2_Init+0x54>)
 80019dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80019de:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019e0:	4a12      	ldr	r2, [pc, #72]	@ (8001a2c <MX_I2C2_Init+0x58>)
 80019e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019fe:	4b09      	ldr	r3, [pc, #36]	@ (8001a24 <MX_I2C2_Init+0x50>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a04:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <MX_I2C2_Init+0x50>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <MX_I2C2_Init+0x50>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a10:	4804      	ldr	r0, [pc, #16]	@ (8001a24 <MX_I2C2_Init+0x50>)
 8001a12:	f000 febb 	bl	800278c <HAL_I2C_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001a1c:	f000 f92e 	bl	8001c7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000244 	.word	0x20000244
 8001a28:	40005800 	.word	0x40005800
 8001a2c:	000186a0 	.word	0x000186a0

08001a30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a36:	4a12      	ldr	r2, [pc, #72]	@ (8001a80 <MX_USART3_UART_Init+0x50>)
 8001a38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a3a:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a48:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a54:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a56:	220c      	movs	r2, #12
 8001a58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5a:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a60:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a66:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <MX_USART3_UART_Init+0x4c>)
 8001a68:	f003 fc0e 	bl	8005288 <HAL_UART_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a72:	f000 f903 	bl	8001c7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000298 	.word	0x20000298
 8001a80:	40004800 	.word	0x40004800

08001a84 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001a88:	4b15      	ldr	r3, [pc, #84]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a8a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001a8e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001a90:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a92:	2206      	movs	r2, #6
 8001a94:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001a96:	4b12      	ldr	r3, [pc, #72]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a98:	2202      	movs	r2, #2
 8001a9a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001a9c:	4b10      	ldr	r3, [pc, #64]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001aae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001aba:	4b09      	ldr	r3, [pc, #36]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001ac0:	4b07      	ldr	r3, [pc, #28]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001ac6:	4b06      	ldr	r3, [pc, #24]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001acc:	4804      	ldr	r0, [pc, #16]	@ (8001ae0 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001ace:	f002 fc2f 	bl	8004330 <HAL_PCD_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 8001ad8:	f000 f8d0 	bl	8001c7c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	200002e0 	.word	0x200002e0

08001ae4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08c      	sub	sp, #48	@ 0x30
 8001ae8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aea:	f107 031c 	add.w	r3, r7, #28
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]
 8001af8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	61bb      	str	r3, [r7, #24]
 8001afe:	4b5b      	ldr	r3, [pc, #364]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	4a5a      	ldr	r2, [pc, #360]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b04:	f043 0304 	orr.w	r3, r3, #4
 8001b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0a:	4b58      	ldr	r3, [pc, #352]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	61bb      	str	r3, [r7, #24]
 8001b14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	4b54      	ldr	r3, [pc, #336]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1e:	4a53      	ldr	r2, [pc, #332]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b20:	f043 0320 	orr.w	r3, r3, #32
 8001b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b26:	4b51      	ldr	r3, [pc, #324]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	f003 0320 	and.w	r3, r3, #32
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	4b4d      	ldr	r3, [pc, #308]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	4a4c      	ldr	r2, [pc, #304]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b42:	4b4a      	ldr	r3, [pc, #296]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b4a:	613b      	str	r3, [r7, #16]
 8001b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	4b46      	ldr	r3, [pc, #280]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	4a45      	ldr	r2, [pc, #276]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b58:	f043 0302 	orr.w	r3, r3, #2
 8001b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5e:	4b43      	ldr	r3, [pc, #268]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
 8001b6e:	4b3f      	ldr	r3, [pc, #252]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	4a3e      	ldr	r2, [pc, #248]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b74:	f043 0308 	orr.w	r3, r3, #8
 8001b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7a:	4b3c      	ldr	r3, [pc, #240]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	607b      	str	r3, [r7, #4]
 8001b8a:	4b38      	ldr	r3, [pc, #224]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8e:	4a37      	ldr	r2, [pc, #220]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b96:	4b35      	ldr	r3, [pc, #212]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b9e:	607b      	str	r3, [r7, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	603b      	str	r3, [r7, #0]
 8001ba6:	4b31      	ldr	r3, [pc, #196]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	4a30      	ldr	r2, [pc, #192]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001bac:	f043 0301 	orr.w	r3, r3, #1
 8001bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb2:	4b2e      	ldr	r3, [pc, #184]	@ (8001c6c <MX_GPIO_Init+0x188>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	f003 0301 	and.w	r3, r3, #1
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001bc4:	482a      	ldr	r0, [pc, #168]	@ (8001c70 <MX_GPIO_Init+0x18c>)
 8001bc6:	f000 fdc7 	bl	8002758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2140      	movs	r1, #64	@ 0x40
 8001bce:	4829      	ldr	r0, [pc, #164]	@ (8001c74 <MX_GPIO_Init+0x190>)
 8001bd0:	f000 fdc2 	bl	8002758 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001bd4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001bda:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001bde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001be4:	f107 031c 	add.w	r3, r7, #28
 8001be8:	4619      	mov	r1, r3
 8001bea:	4823      	ldr	r0, [pc, #140]	@ (8001c78 <MX_GPIO_Init+0x194>)
 8001bec:	f000 fc20 	bl	8002430 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin PB7 */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|GPIO_PIN_7;
 8001bf0:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c02:	f107 031c 	add.w	r3, r7, #28
 8001c06:	4619      	mov	r1, r3
 8001c08:	4819      	ldr	r0, [pc, #100]	@ (8001c70 <MX_GPIO_Init+0x18c>)
 8001c0a:	f000 fc11 	bl	8002430 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001c0e:	2340      	movs	r3, #64	@ 0x40
 8001c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c12:	2301      	movs	r3, #1
 8001c14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001c1e:	f107 031c 	add.w	r3, r7, #28
 8001c22:	4619      	mov	r1, r3
 8001c24:	4813      	ldr	r0, [pc, #76]	@ (8001c74 <MX_GPIO_Init+0x190>)
 8001c26:	f000 fc03 	bl	8002430 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001c2a:	2380      	movs	r3, #128	@ 0x80
 8001c2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	480d      	ldr	r0, [pc, #52]	@ (8001c74 <MX_GPIO_Init+0x190>)
 8001c3e:	f000 fbf7 	bl	8002430 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c42:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c48:	2312      	movs	r3, #18
 8001c4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c50:	2303      	movs	r3, #3
 8001c52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c54:	2304      	movs	r3, #4
 8001c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c58:	f107 031c 	add.w	r3, r7, #28
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4804      	ldr	r0, [pc, #16]	@ (8001c70 <MX_GPIO_Init+0x18c>)
 8001c60:	f000 fbe6 	bl	8002430 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c64:	bf00      	nop
 8001c66:	3730      	adds	r7, #48	@ 0x30
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020400 	.word	0x40020400
 8001c74:	40021800 	.word	0x40021800
 8001c78:	40020800 	.word	0x40020800

08001c7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c80:	b672      	cpsid	i
}
 8001c82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c84:	bf00      	nop
 8001c86:	e7fd      	b.n	8001c84 <Error_Handler+0x8>

08001c88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	607b      	str	r3, [r7, #4]
 8001c92:	4b10      	ldr	r3, [pc, #64]	@ (8001cd4 <HAL_MspInit+0x4c>)
 8001c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c96:	4a0f      	ldr	r2, [pc, #60]	@ (8001cd4 <HAL_MspInit+0x4c>)
 8001c98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd4 <HAL_MspInit+0x4c>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ca2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	603b      	str	r3, [r7, #0]
 8001cae:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <HAL_MspInit+0x4c>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	4a08      	ldr	r2, [pc, #32]	@ (8001cd4 <HAL_MspInit+0x4c>)
 8001cb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cba:	4b06      	ldr	r3, [pc, #24]	@ (8001cd4 <HAL_MspInit+0x4c>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc2:	603b      	str	r3, [r7, #0]
 8001cc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	40023800 	.word	0x40023800

08001cd8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	@ 0x28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
 8001cee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a19      	ldr	r2, [pc, #100]	@ (8001d5c <HAL_I2C_MspInit+0x84>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d12b      	bne.n	8001d52 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	4b18      	ldr	r3, [pc, #96]	@ (8001d60 <HAL_I2C_MspInit+0x88>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	4a17      	ldr	r2, [pc, #92]	@ (8001d60 <HAL_I2C_MspInit+0x88>)
 8001d04:	f043 0320 	orr.w	r3, r3, #32
 8001d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0a:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <HAL_I2C_MspInit+0x88>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	f003 0320 	and.w	r3, r3, #32
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d16:	2303      	movs	r3, #3
 8001d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d1a:	2312      	movs	r3, #18
 8001d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d22:	2303      	movs	r3, #3
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d26:	2304      	movs	r3, #4
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4619      	mov	r1, r3
 8001d30:	480c      	ldr	r0, [pc, #48]	@ (8001d64 <HAL_I2C_MspInit+0x8c>)
 8001d32:	f000 fb7d 	bl	8002430 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b09      	ldr	r3, [pc, #36]	@ (8001d60 <HAL_I2C_MspInit+0x88>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	4a08      	ldr	r2, [pc, #32]	@ (8001d60 <HAL_I2C_MspInit+0x88>)
 8001d40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d46:	4b06      	ldr	r3, [pc, #24]	@ (8001d60 <HAL_I2C_MspInit+0x88>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001d52:	bf00      	nop
 8001d54:	3728      	adds	r7, #40	@ 0x28
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40005800 	.word	0x40005800
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40021400 	.word	0x40021400

08001d68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08a      	sub	sp, #40	@ 0x28
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a19      	ldr	r2, [pc, #100]	@ (8001dec <HAL_UART_MspInit+0x84>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d12c      	bne.n	8001de4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	613b      	str	r3, [r7, #16]
 8001d8e:	4b18      	ldr	r3, [pc, #96]	@ (8001df0 <HAL_UART_MspInit+0x88>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	4a17      	ldr	r2, [pc, #92]	@ (8001df0 <HAL_UART_MspInit+0x88>)
 8001d94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d9a:	4b15      	ldr	r3, [pc, #84]	@ (8001df0 <HAL_UART_MspInit+0x88>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	4b11      	ldr	r3, [pc, #68]	@ (8001df0 <HAL_UART_MspInit+0x88>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dae:	4a10      	ldr	r2, [pc, #64]	@ (8001df0 <HAL_UART_MspInit+0x88>)
 8001db0:	f043 0308 	orr.w	r3, r3, #8
 8001db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001db6:	4b0e      	ldr	r3, [pc, #56]	@ (8001df0 <HAL_UART_MspInit+0x88>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	f003 0308 	and.w	r3, r3, #8
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001dc2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dd4:	2307      	movs	r3, #7
 8001dd6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4805      	ldr	r0, [pc, #20]	@ (8001df4 <HAL_UART_MspInit+0x8c>)
 8001de0:	f000 fb26 	bl	8002430 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001de4:	bf00      	nop
 8001de6:	3728      	adds	r7, #40	@ 0x28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40004800 	.word	0x40004800
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40020c00 	.word	0x40020c00

08001df8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b098      	sub	sp, #96	@ 0x60
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e00:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e10:	f107 0310 	add.w	r3, r7, #16
 8001e14:	223c      	movs	r2, #60	@ 0x3c
 8001e16:	2100      	movs	r1, #0
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f004 ff92 	bl	8006d42 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e26:	d14d      	bne.n	8001ec4 <HAL_PCD_MspInit+0xcc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001e28:	2320      	movs	r3, #32
 8001e2a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e30:	f107 0310 	add.w	r3, r7, #16
 8001e34:	4618      	mov	r0, r3
 8001e36:	f002 fdd5 	bl	80049e4 <HAL_RCCEx_PeriphCLKConfig>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_PCD_MspInit+0x4c>
    {
      Error_Handler();
 8001e40:	f7ff ff1c 	bl	8001c7c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e44:	2300      	movs	r3, #0
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	4b20      	ldr	r3, [pc, #128]	@ (8001ecc <HAL_PCD_MspInit+0xd4>)
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4c:	4a1f      	ldr	r2, [pc, #124]	@ (8001ecc <HAL_PCD_MspInit+0xd4>)
 8001e4e:	f043 0301 	orr.w	r3, r3, #1
 8001e52:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e54:	4b1d      	ldr	r3, [pc, #116]	@ (8001ecc <HAL_PCD_MspInit+0xd4>)
 8001e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001e60:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e72:	230a      	movs	r3, #10
 8001e74:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e76:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4814      	ldr	r0, [pc, #80]	@ (8001ed0 <HAL_PCD_MspInit+0xd8>)
 8001e7e:	f000 fad7 	bl	8002430 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001e82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e90:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001e94:	4619      	mov	r1, r3
 8001e96:	480e      	ldr	r0, [pc, #56]	@ (8001ed0 <HAL_PCD_MspInit+0xd8>)
 8001e98:	f000 faca 	bl	8002430 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <HAL_PCD_MspInit+0xd4>)
 8001e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <HAL_PCD_MspInit+0xd4>)
 8001ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ea6:	6353      	str	r3, [r2, #52]	@ 0x34
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	60bb      	str	r3, [r7, #8]
 8001eac:	4b07      	ldr	r3, [pc, #28]	@ (8001ecc <HAL_PCD_MspInit+0xd4>)
 8001eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb0:	4a06      	ldr	r2, [pc, #24]	@ (8001ecc <HAL_PCD_MspInit+0xd4>)
 8001eb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eb6:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ecc <HAL_PCD_MspInit+0xd4>)
 8001eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ebc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ec0:	60bb      	str	r3, [r7, #8]
 8001ec2:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001ec4:	bf00      	nop
 8001ec6:	3760      	adds	r7, #96	@ 0x60
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40020000 	.word	0x40020000

08001ed4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <NMI_Handler+0x4>

08001edc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <HardFault_Handler+0x4>

08001ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <MemManage_Handler+0x4>

08001eec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <BusFault_Handler+0x4>

08001ef4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <UsageFault_Handler+0x4>

08001efc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f2a:	f000 f957 	bl	80021dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f32:	b480      	push	{r7}
 8001f34:	af00      	add	r7, sp, #0
  return 1;
 8001f36:	2301      	movs	r3, #1
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <_kill>:

int _kill(int pid, int sig)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b082      	sub	sp, #8
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
 8001f4a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f4c:	f004 ff5a 	bl	8006e04 <__errno>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2216      	movs	r2, #22
 8001f54:	601a      	str	r2, [r3, #0]
  return -1;
 8001f56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <_exit>:

void _exit (int status)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b082      	sub	sp, #8
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f6a:	f04f 31ff 	mov.w	r1, #4294967295
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7ff ffe7 	bl	8001f42 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <_exit+0x12>

08001f78 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]
 8001f88:	e00a      	b.n	8001fa0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f8a:	f3af 8000 	nop.w
 8001f8e:	4601      	mov	r1, r0
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	1c5a      	adds	r2, r3, #1
 8001f94:	60ba      	str	r2, [r7, #8]
 8001f96:	b2ca      	uxtb	r2, r1
 8001f98:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	617b      	str	r3, [r7, #20]
 8001fa0:	697a      	ldr	r2, [r7, #20]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	dbf0      	blt.n	8001f8a <_read+0x12>
  }

  return len;
 8001fa8:	687b      	ldr	r3, [r7, #4]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3718      	adds	r7, #24
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b086      	sub	sp, #24
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	60f8      	str	r0, [r7, #12]
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	617b      	str	r3, [r7, #20]
 8001fc2:	e009      	b.n	8001fd8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	1c5a      	adds	r2, r3, #1
 8001fc8:	60ba      	str	r2, [r7, #8]
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	617b      	str	r3, [r7, #20]
 8001fd8:	697a      	ldr	r2, [r7, #20]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	dbf1      	blt.n	8001fc4 <_write+0x12>
  }
  return len;
 8001fe0:	687b      	ldr	r3, [r7, #4]
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <_close>:

int _close(int file)
{
 8001fea:	b480      	push	{r7}
 8001fec:	b083      	sub	sp, #12
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ff2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
 800200a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002012:	605a      	str	r2, [r3, #4]
  return 0;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <_isatty>:

int _isatty(int file)
{
 8002022:	b480      	push	{r7}
 8002024:	b083      	sub	sp, #12
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800202a:	2301      	movs	r3, #1
}
 800202c:	4618      	mov	r0, r3
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
	...

08002054 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800205c:	4a14      	ldr	r2, [pc, #80]	@ (80020b0 <_sbrk+0x5c>)
 800205e:	4b15      	ldr	r3, [pc, #84]	@ (80020b4 <_sbrk+0x60>)
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002068:	4b13      	ldr	r3, [pc, #76]	@ (80020b8 <_sbrk+0x64>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d102      	bne.n	8002076 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002070:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <_sbrk+0x64>)
 8002072:	4a12      	ldr	r2, [pc, #72]	@ (80020bc <_sbrk+0x68>)
 8002074:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002076:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <_sbrk+0x64>)
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4413      	add	r3, r2
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	429a      	cmp	r2, r3
 8002082:	d207      	bcs.n	8002094 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002084:	f004 febe 	bl	8006e04 <__errno>
 8002088:	4603      	mov	r3, r0
 800208a:	220c      	movs	r2, #12
 800208c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800208e:	f04f 33ff 	mov.w	r3, #4294967295
 8002092:	e009      	b.n	80020a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002094:	4b08      	ldr	r3, [pc, #32]	@ (80020b8 <_sbrk+0x64>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800209a:	4b07      	ldr	r3, [pc, #28]	@ (80020b8 <_sbrk+0x64>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	4a05      	ldr	r2, [pc, #20]	@ (80020b8 <_sbrk+0x64>)
 80020a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020a6:	68fb      	ldr	r3, [r7, #12]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	20040000 	.word	0x20040000
 80020b4:	00000400 	.word	0x00000400
 80020b8:	20000a10 	.word	0x20000a10
 80020bc:	20000b68 	.word	0x20000b68

080020c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020c4:	4b06      	ldr	r3, [pc, #24]	@ (80020e0 <SystemInit+0x20>)
 80020c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ca:	4a05      	ldr	r2, [pc, #20]	@ (80020e0 <SystemInit+0x20>)
 80020cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80020e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800211c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020e8:	f7ff ffea 	bl	80020c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020ec:	480c      	ldr	r0, [pc, #48]	@ (8002120 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020ee:	490d      	ldr	r1, [pc, #52]	@ (8002124 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002128 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020f4:	e002      	b.n	80020fc <LoopCopyDataInit>

080020f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020fa:	3304      	adds	r3, #4

080020fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002100:	d3f9      	bcc.n	80020f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002102:	4a0a      	ldr	r2, [pc, #40]	@ (800212c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002104:	4c0a      	ldr	r4, [pc, #40]	@ (8002130 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002106:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002108:	e001      	b.n	800210e <LoopFillZerobss>

0800210a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800210a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800210c:	3204      	adds	r2, #4

0800210e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800210e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002110:	d3fb      	bcc.n	800210a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002112:	f004 fe7d 	bl	8006e10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002116:	f7ff fbd9 	bl	80018cc <main>
  bx  lr    
 800211a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800211c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002120:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002124:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8002128:	08008f08 	.word	0x08008f08
  ldr r2, =_sbss
 800212c:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8002130:	20000b64 	.word	0x20000b64

08002134 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002134:	e7fe      	b.n	8002134 <ADC_IRQHandler>
	...

08002138 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800213c:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <HAL_Init+0x40>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a0d      	ldr	r2, [pc, #52]	@ (8002178 <HAL_Init+0x40>)
 8002142:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002146:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002148:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <HAL_Init+0x40>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a0a      	ldr	r2, [pc, #40]	@ (8002178 <HAL_Init+0x40>)
 800214e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002152:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002154:	4b08      	ldr	r3, [pc, #32]	@ (8002178 <HAL_Init+0x40>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a07      	ldr	r2, [pc, #28]	@ (8002178 <HAL_Init+0x40>)
 800215a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800215e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002160:	2003      	movs	r0, #3
 8002162:	f000 f931 	bl	80023c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002166:	2000      	movs	r0, #0
 8002168:	f000 f808 	bl	800217c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800216c:	f7ff fd8c 	bl	8001c88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40023c00 	.word	0x40023c00

0800217c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002184:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <HAL_InitTick+0x54>)
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <HAL_InitTick+0x58>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	4619      	mov	r1, r3
 800218e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002192:	fbb3 f3f1 	udiv	r3, r3, r1
 8002196:	fbb2 f3f3 	udiv	r3, r2, r3
 800219a:	4618      	mov	r0, r3
 800219c:	f000 f93b 	bl	8002416 <HAL_SYSTICK_Config>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e00e      	b.n	80021c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b0f      	cmp	r3, #15
 80021ae:	d80a      	bhi.n	80021c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021b0:	2200      	movs	r2, #0
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	f04f 30ff 	mov.w	r0, #4294967295
 80021b8:	f000 f911 	bl	80023de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021bc:	4a06      	ldr	r2, [pc, #24]	@ (80021d8 <HAL_InitTick+0x5c>)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
 80021c4:	e000      	b.n	80021c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20000054 	.word	0x20000054
 80021d4:	2000005c 	.word	0x2000005c
 80021d8:	20000058 	.word	0x20000058

080021dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021e0:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_IncTick+0x20>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	461a      	mov	r2, r3
 80021e6:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <HAL_IncTick+0x24>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4413      	add	r3, r2
 80021ec:	4a04      	ldr	r2, [pc, #16]	@ (8002200 <HAL_IncTick+0x24>)
 80021ee:	6013      	str	r3, [r2, #0]
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	2000005c 	.word	0x2000005c
 8002200:	20000a14 	.word	0x20000a14

08002204 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return uwTick;
 8002208:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <HAL_GetTick+0x14>)
 800220a:	681b      	ldr	r3, [r3, #0]
}
 800220c:	4618      	mov	r0, r3
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	20000a14 	.word	0x20000a14

0800221c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002224:	f7ff ffee 	bl	8002204 <HAL_GetTick>
 8002228:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002234:	d005      	beq.n	8002242 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002236:	4b0a      	ldr	r3, [pc, #40]	@ (8002260 <HAL_Delay+0x44>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	4413      	add	r3, r2
 8002240:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002242:	bf00      	nop
 8002244:	f7ff ffde 	bl	8002204 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	429a      	cmp	r2, r3
 8002252:	d8f7      	bhi.n	8002244 <HAL_Delay+0x28>
  {
  }
}
 8002254:	bf00      	nop
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	2000005c 	.word	0x2000005c

08002264 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002274:	4b0c      	ldr	r3, [pc, #48]	@ (80022a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002276:	68db      	ldr	r3, [r3, #12]
 8002278:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002280:	4013      	ands	r3, r2
 8002282:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800228c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002290:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002296:	4a04      	ldr	r2, [pc, #16]	@ (80022a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	60d3      	str	r3, [r2, #12]
}
 800229c:	bf00      	nop
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000ed00 	.word	0xe000ed00

080022ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b0:	4b04      	ldr	r3, [pc, #16]	@ (80022c4 <__NVIC_GetPriorityGrouping+0x18>)
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	0a1b      	lsrs	r3, r3, #8
 80022b6:	f003 0307 	and.w	r3, r3, #7
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	6039      	str	r1, [r7, #0]
 80022d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	db0a      	blt.n	80022f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	490c      	ldr	r1, [pc, #48]	@ (8002314 <__NVIC_SetPriority+0x4c>)
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	0112      	lsls	r2, r2, #4
 80022e8:	b2d2      	uxtb	r2, r2
 80022ea:	440b      	add	r3, r1
 80022ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022f0:	e00a      	b.n	8002308 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	4908      	ldr	r1, [pc, #32]	@ (8002318 <__NVIC_SetPriority+0x50>)
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	3b04      	subs	r3, #4
 8002300:	0112      	lsls	r2, r2, #4
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	440b      	add	r3, r1
 8002306:	761a      	strb	r2, [r3, #24]
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	e000e100 	.word	0xe000e100
 8002318:	e000ed00 	.word	0xe000ed00

0800231c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800231c:	b480      	push	{r7}
 800231e:	b089      	sub	sp, #36	@ 0x24
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f1c3 0307 	rsb	r3, r3, #7
 8002336:	2b04      	cmp	r3, #4
 8002338:	bf28      	it	cs
 800233a:	2304      	movcs	r3, #4
 800233c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3304      	adds	r3, #4
 8002342:	2b06      	cmp	r3, #6
 8002344:	d902      	bls.n	800234c <NVIC_EncodePriority+0x30>
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	3b03      	subs	r3, #3
 800234a:	e000      	b.n	800234e <NVIC_EncodePriority+0x32>
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002350:	f04f 32ff 	mov.w	r2, #4294967295
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43da      	mvns	r2, r3
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	401a      	ands	r2, r3
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002364:	f04f 31ff 	mov.w	r1, #4294967295
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	fa01 f303 	lsl.w	r3, r1, r3
 800236e:	43d9      	mvns	r1, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002374:	4313      	orrs	r3, r2
         );
}
 8002376:	4618      	mov	r0, r3
 8002378:	3724      	adds	r7, #36	@ 0x24
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
	...

08002384 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3b01      	subs	r3, #1
 8002390:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002394:	d301      	bcc.n	800239a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002396:	2301      	movs	r3, #1
 8002398:	e00f      	b.n	80023ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800239a:	4a0a      	ldr	r2, [pc, #40]	@ (80023c4 <SysTick_Config+0x40>)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3b01      	subs	r3, #1
 80023a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023a2:	210f      	movs	r1, #15
 80023a4:	f04f 30ff 	mov.w	r0, #4294967295
 80023a8:	f7ff ff8e 	bl	80022c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023ac:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <SysTick_Config+0x40>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023b2:	4b04      	ldr	r3, [pc, #16]	@ (80023c4 <SysTick_Config+0x40>)
 80023b4:	2207      	movs	r2, #7
 80023b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	e000e010 	.word	0xe000e010

080023c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f7ff ff47 	bl	8002264 <__NVIC_SetPriorityGrouping>
}
 80023d6:	bf00      	nop
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023de:	b580      	push	{r7, lr}
 80023e0:	b086      	sub	sp, #24
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	4603      	mov	r3, r0
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	607a      	str	r2, [r7, #4]
 80023ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023f0:	f7ff ff5c 	bl	80022ac <__NVIC_GetPriorityGrouping>
 80023f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	68b9      	ldr	r1, [r7, #8]
 80023fa:	6978      	ldr	r0, [r7, #20]
 80023fc:	f7ff ff8e 	bl	800231c <NVIC_EncodePriority>
 8002400:	4602      	mov	r2, r0
 8002402:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002406:	4611      	mov	r1, r2
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff ff5d 	bl	80022c8 <__NVIC_SetPriority>
}
 800240e:	bf00      	nop
 8002410:	3718      	adds	r7, #24
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff ffb0 	bl	8002384 <SysTick_Config>
 8002424:	4603      	mov	r3, r0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
	...

08002430 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002430:	b480      	push	{r7}
 8002432:	b089      	sub	sp, #36	@ 0x24
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800243a:	2300      	movs	r3, #0
 800243c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800243e:	2300      	movs	r3, #0
 8002440:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002442:	2300      	movs	r3, #0
 8002444:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
 800244a:	e165      	b.n	8002718 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800244c:	2201      	movs	r2, #1
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	4013      	ands	r3, r2
 800245e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	429a      	cmp	r2, r3
 8002466:	f040 8154 	bne.w	8002712 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	2b01      	cmp	r3, #1
 8002474:	d005      	beq.n	8002482 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800247e:	2b02      	cmp	r3, #2
 8002480:	d130      	bne.n	80024e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	2203      	movs	r2, #3
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	43db      	mvns	r3, r3
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	4013      	ands	r3, r2
 8002498:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024b8:	2201      	movs	r2, #1
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43db      	mvns	r3, r3
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4013      	ands	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	091b      	lsrs	r3, r3, #4
 80024ce:	f003 0201 	and.w	r2, r3, #1
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4313      	orrs	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 0303 	and.w	r3, r3, #3
 80024ec:	2b03      	cmp	r3, #3
 80024ee:	d017      	beq.n	8002520 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	2203      	movs	r2, #3
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4013      	ands	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	4313      	orrs	r3, r2
 8002518:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	69ba      	ldr	r2, [r7, #24]
 800251e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 0303 	and.w	r3, r3, #3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d123      	bne.n	8002574 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	08da      	lsrs	r2, r3, #3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3208      	adds	r2, #8
 8002534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002538:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	f003 0307 	and.w	r3, r3, #7
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	220f      	movs	r2, #15
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	43db      	mvns	r3, r3
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4013      	ands	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	4313      	orrs	r3, r2
 8002564:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	08da      	lsrs	r2, r3, #3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	3208      	adds	r2, #8
 800256e:	69b9      	ldr	r1, [r7, #24]
 8002570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	2203      	movs	r2, #3
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	43db      	mvns	r3, r3
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4013      	ands	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f003 0203 	and.w	r2, r3, #3
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4313      	orrs	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f000 80ae 	beq.w	8002712 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b6:	2300      	movs	r3, #0
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002730 <HAL_GPIO_Init+0x300>)
 80025bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025be:	4a5c      	ldr	r2, [pc, #368]	@ (8002730 <HAL_GPIO_Init+0x300>)
 80025c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80025c6:	4b5a      	ldr	r3, [pc, #360]	@ (8002730 <HAL_GPIO_Init+0x300>)
 80025c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025d2:	4a58      	ldr	r2, [pc, #352]	@ (8002734 <HAL_GPIO_Init+0x304>)
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	089b      	lsrs	r3, r3, #2
 80025d8:	3302      	adds	r3, #2
 80025da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	f003 0303 	and.w	r3, r3, #3
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	220f      	movs	r2, #15
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	43db      	mvns	r3, r3
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	4013      	ands	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a4f      	ldr	r2, [pc, #316]	@ (8002738 <HAL_GPIO_Init+0x308>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d025      	beq.n	800264a <HAL_GPIO_Init+0x21a>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a4e      	ldr	r2, [pc, #312]	@ (800273c <HAL_GPIO_Init+0x30c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d01f      	beq.n	8002646 <HAL_GPIO_Init+0x216>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a4d      	ldr	r2, [pc, #308]	@ (8002740 <HAL_GPIO_Init+0x310>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d019      	beq.n	8002642 <HAL_GPIO_Init+0x212>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a4c      	ldr	r2, [pc, #304]	@ (8002744 <HAL_GPIO_Init+0x314>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d013      	beq.n	800263e <HAL_GPIO_Init+0x20e>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a4b      	ldr	r2, [pc, #300]	@ (8002748 <HAL_GPIO_Init+0x318>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d00d      	beq.n	800263a <HAL_GPIO_Init+0x20a>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a4a      	ldr	r2, [pc, #296]	@ (800274c <HAL_GPIO_Init+0x31c>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d007      	beq.n	8002636 <HAL_GPIO_Init+0x206>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a49      	ldr	r2, [pc, #292]	@ (8002750 <HAL_GPIO_Init+0x320>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d101      	bne.n	8002632 <HAL_GPIO_Init+0x202>
 800262e:	2306      	movs	r3, #6
 8002630:	e00c      	b.n	800264c <HAL_GPIO_Init+0x21c>
 8002632:	2307      	movs	r3, #7
 8002634:	e00a      	b.n	800264c <HAL_GPIO_Init+0x21c>
 8002636:	2305      	movs	r3, #5
 8002638:	e008      	b.n	800264c <HAL_GPIO_Init+0x21c>
 800263a:	2304      	movs	r3, #4
 800263c:	e006      	b.n	800264c <HAL_GPIO_Init+0x21c>
 800263e:	2303      	movs	r3, #3
 8002640:	e004      	b.n	800264c <HAL_GPIO_Init+0x21c>
 8002642:	2302      	movs	r3, #2
 8002644:	e002      	b.n	800264c <HAL_GPIO_Init+0x21c>
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <HAL_GPIO_Init+0x21c>
 800264a:	2300      	movs	r3, #0
 800264c:	69fa      	ldr	r2, [r7, #28]
 800264e:	f002 0203 	and.w	r2, r2, #3
 8002652:	0092      	lsls	r2, r2, #2
 8002654:	4093      	lsls	r3, r2
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4313      	orrs	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800265c:	4935      	ldr	r1, [pc, #212]	@ (8002734 <HAL_GPIO_Init+0x304>)
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	089b      	lsrs	r3, r3, #2
 8002662:	3302      	adds	r3, #2
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800266a:	4b3a      	ldr	r3, [pc, #232]	@ (8002754 <HAL_GPIO_Init+0x324>)
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	43db      	mvns	r3, r3
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4013      	ands	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d003      	beq.n	800268e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800268e:	4a31      	ldr	r2, [pc, #196]	@ (8002754 <HAL_GPIO_Init+0x324>)
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002694:	4b2f      	ldr	r3, [pc, #188]	@ (8002754 <HAL_GPIO_Init+0x324>)
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	43db      	mvns	r3, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4013      	ands	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026b8:	4a26      	ldr	r2, [pc, #152]	@ (8002754 <HAL_GPIO_Init+0x324>)
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026be:	4b25      	ldr	r3, [pc, #148]	@ (8002754 <HAL_GPIO_Init+0x324>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	43db      	mvns	r3, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4013      	ands	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d003      	beq.n	80026e2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	4313      	orrs	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002754 <HAL_GPIO_Init+0x324>)
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002754 <HAL_GPIO_Init+0x324>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	43db      	mvns	r3, r3
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	4013      	ands	r3, r2
 80026f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d003      	beq.n	800270c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	4313      	orrs	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800270c:	4a11      	ldr	r2, [pc, #68]	@ (8002754 <HAL_GPIO_Init+0x324>)
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	3301      	adds	r3, #1
 8002716:	61fb      	str	r3, [r7, #28]
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	2b0f      	cmp	r3, #15
 800271c:	f67f ae96 	bls.w	800244c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002720:	bf00      	nop
 8002722:	bf00      	nop
 8002724:	3724      	adds	r7, #36	@ 0x24
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800
 8002734:	40013800 	.word	0x40013800
 8002738:	40020000 	.word	0x40020000
 800273c:	40020400 	.word	0x40020400
 8002740:	40020800 	.word	0x40020800
 8002744:	40020c00 	.word	0x40020c00
 8002748:	40021000 	.word	0x40021000
 800274c:	40021400 	.word	0x40021400
 8002750:	40021800 	.word	0x40021800
 8002754:	40013c00 	.word	0x40013c00

08002758 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	807b      	strh	r3, [r7, #2]
 8002764:	4613      	mov	r3, r2
 8002766:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002768:	787b      	ldrb	r3, [r7, #1]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d003      	beq.n	8002776 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800276e:	887a      	ldrh	r2, [r7, #2]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002774:	e003      	b.n	800277e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002776:	887b      	ldrh	r3, [r7, #2]
 8002778:	041a      	lsls	r2, r3, #16
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	619a      	str	r2, [r3, #24]
}
 800277e:	bf00      	nop
 8002780:	370c      	adds	r7, #12
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
	...

0800278c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e12b      	b.n	80029f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d106      	bne.n	80027b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff fa90 	bl	8001cd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2224      	movs	r2, #36	@ 0x24
 80027bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f022 0201 	bic.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80027de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80027f0:	f002 f8d0 	bl	8004994 <HAL_RCC_GetPCLK1Freq>
 80027f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	4a81      	ldr	r2, [pc, #516]	@ (8002a00 <HAL_I2C_Init+0x274>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d807      	bhi.n	8002810 <HAL_I2C_Init+0x84>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4a80      	ldr	r2, [pc, #512]	@ (8002a04 <HAL_I2C_Init+0x278>)
 8002804:	4293      	cmp	r3, r2
 8002806:	bf94      	ite	ls
 8002808:	2301      	movls	r3, #1
 800280a:	2300      	movhi	r3, #0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	e006      	b.n	800281e <HAL_I2C_Init+0x92>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4a7d      	ldr	r2, [pc, #500]	@ (8002a08 <HAL_I2C_Init+0x27c>)
 8002814:	4293      	cmp	r3, r2
 8002816:	bf94      	ite	ls
 8002818:	2301      	movls	r3, #1
 800281a:	2300      	movhi	r3, #0
 800281c:	b2db      	uxtb	r3, r3
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e0e7      	b.n	80029f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	4a78      	ldr	r2, [pc, #480]	@ (8002a0c <HAL_I2C_Init+0x280>)
 800282a:	fba2 2303 	umull	r2, r3, r2, r3
 800282e:	0c9b      	lsrs	r3, r3, #18
 8002830:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	430a      	orrs	r2, r1
 8002844:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	4a6a      	ldr	r2, [pc, #424]	@ (8002a00 <HAL_I2C_Init+0x274>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d802      	bhi.n	8002860 <HAL_I2C_Init+0xd4>
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	3301      	adds	r3, #1
 800285e:	e009      	b.n	8002874 <HAL_I2C_Init+0xe8>
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002866:	fb02 f303 	mul.w	r3, r2, r3
 800286a:	4a69      	ldr	r2, [pc, #420]	@ (8002a10 <HAL_I2C_Init+0x284>)
 800286c:	fba2 2303 	umull	r2, r3, r2, r3
 8002870:	099b      	lsrs	r3, r3, #6
 8002872:	3301      	adds	r3, #1
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6812      	ldr	r2, [r2, #0]
 8002878:	430b      	orrs	r3, r1
 800287a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002886:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	495c      	ldr	r1, [pc, #368]	@ (8002a00 <HAL_I2C_Init+0x274>)
 8002890:	428b      	cmp	r3, r1
 8002892:	d819      	bhi.n	80028c8 <HAL_I2C_Init+0x13c>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	1e59      	subs	r1, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	fbb1 f3f3 	udiv	r3, r1, r3
 80028a2:	1c59      	adds	r1, r3, #1
 80028a4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80028a8:	400b      	ands	r3, r1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00a      	beq.n	80028c4 <HAL_I2C_Init+0x138>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	1e59      	subs	r1, r3, #1
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80028bc:	3301      	adds	r3, #1
 80028be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c2:	e051      	b.n	8002968 <HAL_I2C_Init+0x1dc>
 80028c4:	2304      	movs	r3, #4
 80028c6:	e04f      	b.n	8002968 <HAL_I2C_Init+0x1dc>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d111      	bne.n	80028f4 <HAL_I2C_Init+0x168>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	1e58      	subs	r0, r3, #1
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6859      	ldr	r1, [r3, #4]
 80028d8:	460b      	mov	r3, r1
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	440b      	add	r3, r1
 80028de:	fbb0 f3f3 	udiv	r3, r0, r3
 80028e2:	3301      	adds	r3, #1
 80028e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	bf0c      	ite	eq
 80028ec:	2301      	moveq	r3, #1
 80028ee:	2300      	movne	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	e012      	b.n	800291a <HAL_I2C_Init+0x18e>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	1e58      	subs	r0, r3, #1
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6859      	ldr	r1, [r3, #4]
 80028fc:	460b      	mov	r3, r1
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	440b      	add	r3, r1
 8002902:	0099      	lsls	r1, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	fbb0 f3f3 	udiv	r3, r0, r3
 800290a:	3301      	adds	r3, #1
 800290c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002910:	2b00      	cmp	r3, #0
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <HAL_I2C_Init+0x196>
 800291e:	2301      	movs	r3, #1
 8002920:	e022      	b.n	8002968 <HAL_I2C_Init+0x1dc>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10e      	bne.n	8002948 <HAL_I2C_Init+0x1bc>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	1e58      	subs	r0, r3, #1
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6859      	ldr	r1, [r3, #4]
 8002932:	460b      	mov	r3, r1
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	440b      	add	r3, r1
 8002938:	fbb0 f3f3 	udiv	r3, r0, r3
 800293c:	3301      	adds	r3, #1
 800293e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002942:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002946:	e00f      	b.n	8002968 <HAL_I2C_Init+0x1dc>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	1e58      	subs	r0, r3, #1
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	460b      	mov	r3, r1
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	440b      	add	r3, r1
 8002956:	0099      	lsls	r1, r3, #2
 8002958:	440b      	add	r3, r1
 800295a:	fbb0 f3f3 	udiv	r3, r0, r3
 800295e:	3301      	adds	r3, #1
 8002960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002964:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002968:	6879      	ldr	r1, [r7, #4]
 800296a:	6809      	ldr	r1, [r1, #0]
 800296c:	4313      	orrs	r3, r2
 800296e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	69da      	ldr	r2, [r3, #28]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	430a      	orrs	r2, r1
 800298a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002996:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	6911      	ldr	r1, [r2, #16]
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	68d2      	ldr	r2, [r2, #12]
 80029a2:	4311      	orrs	r1, r2
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	430b      	orrs	r3, r1
 80029aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	695a      	ldr	r2, [r3, #20]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	431a      	orrs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	430a      	orrs	r2, r1
 80029c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0201 	orr.w	r2, r2, #1
 80029d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2220      	movs	r2, #32
 80029e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3710      	adds	r7, #16
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	000186a0 	.word	0x000186a0
 8002a04:	001e847f 	.word	0x001e847f
 8002a08:	003d08ff 	.word	0x003d08ff
 8002a0c:	431bde83 	.word	0x431bde83
 8002a10:	10624dd3 	.word	0x10624dd3

08002a14 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b088      	sub	sp, #32
 8002a18:	af02      	add	r7, sp, #8
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	607a      	str	r2, [r7, #4]
 8002a1e:	461a      	mov	r2, r3
 8002a20:	460b      	mov	r3, r1
 8002a22:	817b      	strh	r3, [r7, #10]
 8002a24:	4613      	mov	r3, r2
 8002a26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a28:	f7ff fbec 	bl	8002204 <HAL_GetTick>
 8002a2c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b20      	cmp	r3, #32
 8002a38:	f040 80e0 	bne.w	8002bfc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2319      	movs	r3, #25
 8002a42:	2201      	movs	r2, #1
 8002a44:	4970      	ldr	r1, [pc, #448]	@ (8002c08 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f001 fa3c 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a52:	2302      	movs	r3, #2
 8002a54:	e0d3      	b.n	8002bfe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d101      	bne.n	8002a64 <HAL_I2C_Master_Transmit+0x50>
 8002a60:	2302      	movs	r3, #2
 8002a62:	e0cc      	b.n	8002bfe <HAL_I2C_Master_Transmit+0x1ea>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d007      	beq.n	8002a8a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f042 0201 	orr.w	r2, r2, #1
 8002a88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2221      	movs	r2, #33	@ 0x21
 8002a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2210      	movs	r2, #16
 8002aa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	893a      	ldrh	r2, [r7, #8]
 8002aba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ac0:	b29a      	uxth	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	4a50      	ldr	r2, [pc, #320]	@ (8002c0c <HAL_I2C_Master_Transmit+0x1f8>)
 8002aca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002acc:	8979      	ldrh	r1, [r7, #10]
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	6a3a      	ldr	r2, [r7, #32]
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 ff28 	bl	8003928 <I2C_MasterRequestWrite>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e08d      	b.n	8002bfe <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	613b      	str	r3, [r7, #16]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	613b      	str	r3, [r7, #16]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	613b      	str	r3, [r7, #16]
 8002af6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002af8:	e066      	b.n	8002bc8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002afa:	697a      	ldr	r2, [r7, #20]
 8002afc:	6a39      	ldr	r1, [r7, #32]
 8002afe:	68f8      	ldr	r0, [r7, #12]
 8002b00:	f001 fafa 	bl	80040f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00d      	beq.n	8002b26 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d107      	bne.n	8002b22 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b20:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e06b      	b.n	8002bfe <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2a:	781a      	ldrb	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b36:	1c5a      	adds	r2, r3, #1
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	3b01      	subs	r3, #1
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b04      	cmp	r3, #4
 8002b62:	d11b      	bne.n	8002b9c <HAL_I2C_Master_Transmit+0x188>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d017      	beq.n	8002b9c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b70:	781a      	ldrb	r2, [r3, #0]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	b29a      	uxth	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b9c:	697a      	ldr	r2, [r7, #20]
 8002b9e:	6a39      	ldr	r1, [r7, #32]
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f001 faf1 	bl	8004188 <I2C_WaitOnBTFFlagUntilTimeout>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00d      	beq.n	8002bc8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb0:	2b04      	cmp	r3, #4
 8002bb2:	d107      	bne.n	8002bc4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bc2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e01a      	b.n	8002bfe <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d194      	bne.n	8002afa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2220      	movs	r2, #32
 8002be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	e000      	b.n	8002bfe <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002bfc:	2302      	movs	r3, #2
  }
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3718      	adds	r7, #24
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	00100002 	.word	0x00100002
 8002c0c:	ffff0000 	.word	0xffff0000

08002c10 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08c      	sub	sp, #48	@ 0x30
 8002c14:	af02      	add	r7, sp, #8
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	607a      	str	r2, [r7, #4]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	817b      	strh	r3, [r7, #10]
 8002c20:	4613      	mov	r3, r2
 8002c22:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c24:	f7ff faee 	bl	8002204 <HAL_GetTick>
 8002c28:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b20      	cmp	r3, #32
 8002c34:	f040 8217 	bne.w	8003066 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3a:	9300      	str	r3, [sp, #0]
 8002c3c:	2319      	movs	r3, #25
 8002c3e:	2201      	movs	r2, #1
 8002c40:	497c      	ldr	r1, [pc, #496]	@ (8002e34 <HAL_I2C_Master_Receive+0x224>)
 8002c42:	68f8      	ldr	r0, [r7, #12]
 8002c44:	f001 f93e 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d001      	beq.n	8002c52 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002c4e:	2302      	movs	r3, #2
 8002c50:	e20a      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d101      	bne.n	8002c60 <HAL_I2C_Master_Receive+0x50>
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	e203      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d007      	beq.n	8002c86 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f042 0201 	orr.w	r2, r2, #1
 8002c84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c94:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2222      	movs	r2, #34	@ 0x22
 8002c9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2210      	movs	r2, #16
 8002ca2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	893a      	ldrh	r2, [r7, #8]
 8002cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	4a5c      	ldr	r2, [pc, #368]	@ (8002e38 <HAL_I2C_Master_Receive+0x228>)
 8002cc6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cc8:	8979      	ldrh	r1, [r7, #10]
 8002cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ccc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	f000 feac 	bl	8003a2c <I2C_MasterRequestRead>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e1c4      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d113      	bne.n	8002d0e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	623b      	str	r3, [r7, #32]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	623b      	str	r3, [r7, #32]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	623b      	str	r3, [r7, #32]
 8002cfa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	e198      	b.n	8003040 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d11b      	bne.n	8002d4e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d26:	2300      	movs	r3, #0
 8002d28:	61fb      	str	r3, [r7, #28]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	61fb      	str	r3, [r7, #28]
 8002d3a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	e178      	b.n	8003040 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d11b      	bne.n	8002d8e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d64:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d76:	2300      	movs	r3, #0
 8002d78:	61bb      	str	r3, [r7, #24]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	61bb      	str	r3, [r7, #24]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	61bb      	str	r3, [r7, #24]
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	e158      	b.n	8003040 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002d9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	617b      	str	r3, [r7, #20]
 8002db2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002db4:	e144      	b.n	8003040 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dba:	2b03      	cmp	r3, #3
 8002dbc:	f200 80f1 	bhi.w	8002fa2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d123      	bne.n	8002e10 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dca:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f001 fa23 	bl	8004218 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e145      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691a      	ldr	r2, [r3, #16]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de6:	b2d2      	uxtb	r2, r2
 8002de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dee:	1c5a      	adds	r2, r3, #1
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	3b01      	subs	r3, #1
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e0e:	e117      	b.n	8003040 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d14e      	bne.n	8002eb6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1e:	2200      	movs	r2, #0
 8002e20:	4906      	ldr	r1, [pc, #24]	@ (8002e3c <HAL_I2C_Master_Receive+0x22c>)
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f001 f84e 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d008      	beq.n	8002e40 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e11a      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
 8002e32:	bf00      	nop
 8002e34:	00100002 	.word	0x00100002
 8002e38:	ffff0000 	.word	0xffff0000
 8002e3c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	691a      	ldr	r2, [r3, #16]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5a:	b2d2      	uxtb	r2, r2
 8002e5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e62:	1c5a      	adds	r2, r3, #1
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	b29a      	uxth	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	691a      	ldr	r2, [r3, #16]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	3b01      	subs	r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002eb4:	e0c4      	b.n	8003040 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	496c      	ldr	r1, [pc, #432]	@ (8003070 <HAL_I2C_Master_Receive+0x460>)
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 ffff 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e0cb      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ede:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	691a      	ldr	r2, [r3, #16]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eea:	b2d2      	uxtb	r2, r2
 8002eec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef2:	1c5a      	adds	r2, r3, #1
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	3b01      	subs	r3, #1
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	b29a      	uxth	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f18:	2200      	movs	r2, #0
 8002f1a:	4955      	ldr	r1, [pc, #340]	@ (8003070 <HAL_I2C_Master_Receive+0x460>)
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 ffd1 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e09d      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691a      	ldr	r2, [r3, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4e:	1c5a      	adds	r2, r3, #1
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f78:	b2d2      	uxtb	r2, r2
 8002f7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	1c5a      	adds	r2, r3, #1
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fa0:	e04e      	b.n	8003040 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fa4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f001 f936 	bl	8004218 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e058      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	691a      	ldr	r2, [r3, #16]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc8:	1c5a      	adds	r2, r3, #1
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	f003 0304 	and.w	r3, r3, #4
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	d124      	bne.n	8003040 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffa:	2b03      	cmp	r3, #3
 8002ffc:	d107      	bne.n	800300e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800300c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	691a      	ldr	r2, [r3, #16]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	b2d2      	uxtb	r2, r2
 800301a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003020:	1c5a      	adds	r2, r3, #1
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800302a:	3b01      	subs	r3, #1
 800302c:	b29a      	uxth	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003036:	b29b      	uxth	r3, r3
 8003038:	3b01      	subs	r3, #1
 800303a:	b29a      	uxth	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003044:	2b00      	cmp	r3, #0
 8003046:	f47f aeb6 	bne.w	8002db6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2220      	movs	r2, #32
 800304e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003062:	2300      	movs	r3, #0
 8003064:	e000      	b.n	8003068 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003066:	2302      	movs	r3, #2
  }
}
 8003068:	4618      	mov	r0, r3
 800306a:	3728      	adds	r7, #40	@ 0x28
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	00010004 	.word	0x00010004

08003074 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b088      	sub	sp, #32
 8003078:	af02      	add	r7, sp, #8
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	4608      	mov	r0, r1
 800307e:	4611      	mov	r1, r2
 8003080:	461a      	mov	r2, r3
 8003082:	4603      	mov	r3, r0
 8003084:	817b      	strh	r3, [r7, #10]
 8003086:	460b      	mov	r3, r1
 8003088:	813b      	strh	r3, [r7, #8]
 800308a:	4613      	mov	r3, r2
 800308c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800308e:	f7ff f8b9 	bl	8002204 <HAL_GetTick>
 8003092:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b20      	cmp	r3, #32
 800309e:	f040 80d9 	bne.w	8003254 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	2319      	movs	r3, #25
 80030a8:	2201      	movs	r2, #1
 80030aa:	496d      	ldr	r1, [pc, #436]	@ (8003260 <HAL_I2C_Mem_Write+0x1ec>)
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 ff09 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80030b8:	2302      	movs	r3, #2
 80030ba:	e0cc      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d101      	bne.n	80030ca <HAL_I2C_Mem_Write+0x56>
 80030c6:	2302      	movs	r3, #2
 80030c8:	e0c5      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0301 	and.w	r3, r3, #1
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d007      	beq.n	80030f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0201 	orr.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2221      	movs	r2, #33	@ 0x21
 8003104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2240      	movs	r2, #64	@ 0x40
 800310c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6a3a      	ldr	r2, [r7, #32]
 800311a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003120:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003126:	b29a      	uxth	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	4a4d      	ldr	r2, [pc, #308]	@ (8003264 <HAL_I2C_Mem_Write+0x1f0>)
 8003130:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003132:	88f8      	ldrh	r0, [r7, #6]
 8003134:	893a      	ldrh	r2, [r7, #8]
 8003136:	8979      	ldrh	r1, [r7, #10]
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	9301      	str	r3, [sp, #4]
 800313c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	4603      	mov	r3, r0
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f000 fd40 	bl	8003bc8 <I2C_RequestMemoryWrite>
 8003148:	4603      	mov	r3, r0
 800314a:	2b00      	cmp	r3, #0
 800314c:	d052      	beq.n	80031f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e081      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003152:	697a      	ldr	r2, [r7, #20]
 8003154:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	f000 ffce 	bl	80040f8 <I2C_WaitOnTXEFlagUntilTimeout>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d00d      	beq.n	800317e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003166:	2b04      	cmp	r3, #4
 8003168:	d107      	bne.n	800317a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003178:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e06b      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003182:	781a      	ldrb	r2, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318e:	1c5a      	adds	r2, r3, #1
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003198:	3b01      	subs	r3, #1
 800319a:	b29a      	uxth	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	3b01      	subs	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	f003 0304 	and.w	r3, r3, #4
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	d11b      	bne.n	80031f4 <HAL_I2C_Mem_Write+0x180>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d017      	beq.n	80031f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c8:	781a      	ldrb	r2, [r3, #0]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d4:	1c5a      	adds	r2, r3, #1
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031de:	3b01      	subs	r3, #1
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	3b01      	subs	r3, #1
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1aa      	bne.n	8003152 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031fc:	697a      	ldr	r2, [r7, #20]
 80031fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f000 ffc1 	bl	8004188 <I2C_WaitOnBTFFlagUntilTimeout>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00d      	beq.n	8003228 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003210:	2b04      	cmp	r3, #4
 8003212:	d107      	bne.n	8003224 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003222:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e016      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003236:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2220      	movs	r2, #32
 800323c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003250:	2300      	movs	r3, #0
 8003252:	e000      	b.n	8003256 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003254:	2302      	movs	r3, #2
  }
}
 8003256:	4618      	mov	r0, r3
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	00100002 	.word	0x00100002
 8003264:	ffff0000 	.word	0xffff0000

08003268 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08c      	sub	sp, #48	@ 0x30
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	4608      	mov	r0, r1
 8003272:	4611      	mov	r1, r2
 8003274:	461a      	mov	r2, r3
 8003276:	4603      	mov	r3, r0
 8003278:	817b      	strh	r3, [r7, #10]
 800327a:	460b      	mov	r3, r1
 800327c:	813b      	strh	r3, [r7, #8]
 800327e:	4613      	mov	r3, r2
 8003280:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003282:	f7fe ffbf 	bl	8002204 <HAL_GetTick>
 8003286:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800328e:	b2db      	uxtb	r3, r3
 8003290:	2b20      	cmp	r3, #32
 8003292:	f040 8214 	bne.w	80036be <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003298:	9300      	str	r3, [sp, #0]
 800329a:	2319      	movs	r3, #25
 800329c:	2201      	movs	r2, #1
 800329e:	497b      	ldr	r1, [pc, #492]	@ (800348c <HAL_I2C_Mem_Read+0x224>)
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f000 fe0f 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80032ac:	2302      	movs	r3, #2
 80032ae:	e207      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d101      	bne.n	80032be <HAL_I2C_Mem_Read+0x56>
 80032ba:	2302      	movs	r3, #2
 80032bc:	e200      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d007      	beq.n	80032e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f042 0201 	orr.w	r2, r2, #1
 80032e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2222      	movs	r2, #34	@ 0x22
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2240      	movs	r2, #64	@ 0x40
 8003300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800330e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003314:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	4a5b      	ldr	r2, [pc, #364]	@ (8003490 <HAL_I2C_Mem_Read+0x228>)
 8003324:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003326:	88f8      	ldrh	r0, [r7, #6]
 8003328:	893a      	ldrh	r2, [r7, #8]
 800332a:	8979      	ldrh	r1, [r7, #10]
 800332c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800332e:	9301      	str	r3, [sp, #4]
 8003330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003332:	9300      	str	r3, [sp, #0]
 8003334:	4603      	mov	r3, r0
 8003336:	68f8      	ldr	r0, [r7, #12]
 8003338:	f000 fcdc 	bl	8003cf4 <I2C_RequestMemoryRead>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e1bc      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800334a:	2b00      	cmp	r3, #0
 800334c:	d113      	bne.n	8003376 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334e:	2300      	movs	r3, #0
 8003350:	623b      	str	r3, [r7, #32]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	623b      	str	r3, [r7, #32]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	623b      	str	r3, [r7, #32]
 8003362:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	e190      	b.n	8003698 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800337a:	2b01      	cmp	r3, #1
 800337c:	d11b      	bne.n	80033b6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800338c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800338e:	2300      	movs	r3, #0
 8003390:	61fb      	str	r3, [r7, #28]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	61fb      	str	r3, [r7, #28]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	61fb      	str	r3, [r7, #28]
 80033a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	e170      	b.n	8003698 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d11b      	bne.n	80033f6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033de:	2300      	movs	r3, #0
 80033e0:	61bb      	str	r3, [r7, #24]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	695b      	ldr	r3, [r3, #20]
 80033e8:	61bb      	str	r3, [r7, #24]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	61bb      	str	r3, [r7, #24]
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	e150      	b.n	8003698 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033f6:	2300      	movs	r3, #0
 80033f8:	617b      	str	r3, [r7, #20]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	617b      	str	r3, [r7, #20]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	617b      	str	r3, [r7, #20]
 800340a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800340c:	e144      	b.n	8003698 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003412:	2b03      	cmp	r3, #3
 8003414:	f200 80f1 	bhi.w	80035fa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341c:	2b01      	cmp	r3, #1
 800341e:	d123      	bne.n	8003468 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003422:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 fef7 	bl	8004218 <I2C_WaitOnRXNEFlagUntilTimeout>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e145      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691a      	ldr	r2, [r3, #16]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343e:	b2d2      	uxtb	r2, r2
 8003440:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003446:	1c5a      	adds	r2, r3, #1
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003450:	3b01      	subs	r3, #1
 8003452:	b29a      	uxth	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345c:	b29b      	uxth	r3, r3
 800345e:	3b01      	subs	r3, #1
 8003460:	b29a      	uxth	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003466:	e117      	b.n	8003698 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346c:	2b02      	cmp	r3, #2
 800346e:	d14e      	bne.n	800350e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003472:	9300      	str	r3, [sp, #0]
 8003474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003476:	2200      	movs	r2, #0
 8003478:	4906      	ldr	r1, [pc, #24]	@ (8003494 <HAL_I2C_Mem_Read+0x22c>)
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 fd22 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d008      	beq.n	8003498 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e11a      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
 800348a:	bf00      	nop
 800348c:	00100002 	.word	0x00100002
 8003490:	ffff0000 	.word	0xffff0000
 8003494:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	691a      	ldr	r2, [r3, #16]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	3b01      	subs	r3, #1
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	691a      	ldr	r2, [r3, #16]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e4:	b2d2      	uxtb	r2, r2
 80034e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	1c5a      	adds	r2, r3, #1
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f6:	3b01      	subs	r3, #1
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003502:	b29b      	uxth	r3, r3
 8003504:	3b01      	subs	r3, #1
 8003506:	b29a      	uxth	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800350c:	e0c4      	b.n	8003698 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003514:	2200      	movs	r2, #0
 8003516:	496c      	ldr	r1, [pc, #432]	@ (80036c8 <HAL_I2C_Mem_Read+0x460>)
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 fcd3 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d001      	beq.n	8003528 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e0cb      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003536:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	691a      	ldr	r2, [r3, #16]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003542:	b2d2      	uxtb	r2, r2
 8003544:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003560:	b29b      	uxth	r3, r3
 8003562:	3b01      	subs	r3, #1
 8003564:	b29a      	uxth	r2, r3
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356c:	9300      	str	r3, [sp, #0]
 800356e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003570:	2200      	movs	r2, #0
 8003572:	4955      	ldr	r1, [pc, #340]	@ (80036c8 <HAL_I2C_Mem_Read+0x460>)
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f000 fca5 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e09d      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003592:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	691a      	ldr	r2, [r3, #16]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359e:	b2d2      	uxtb	r2, r2
 80035a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a6:	1c5a      	adds	r2, r3, #1
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035bc:	b29b      	uxth	r3, r3
 80035be:	3b01      	subs	r3, #1
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	691a      	ldr	r2, [r3, #16]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d0:	b2d2      	uxtb	r2, r2
 80035d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d8:	1c5a      	adds	r2, r3, #1
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	3b01      	subs	r3, #1
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035f8:	e04e      	b.n	8003698 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f000 fe0a 	bl	8004218 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e058      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	691a      	ldr	r2, [r3, #16]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003618:	b2d2      	uxtb	r2, r2
 800361a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003620:	1c5a      	adds	r2, r3, #1
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800362a:	3b01      	subs	r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003636:	b29b      	uxth	r3, r3
 8003638:	3b01      	subs	r3, #1
 800363a:	b29a      	uxth	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b04      	cmp	r3, #4
 800364c:	d124      	bne.n	8003698 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003652:	2b03      	cmp	r3, #3
 8003654:	d107      	bne.n	8003666 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003664:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	691a      	ldr	r2, [r3, #16]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003682:	3b01      	subs	r3, #1
 8003684:	b29a      	uxth	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368e:	b29b      	uxth	r3, r3
 8003690:	3b01      	subs	r3, #1
 8003692:	b29a      	uxth	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369c:	2b00      	cmp	r3, #0
 800369e:	f47f aeb6 	bne.w	800340e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2220      	movs	r2, #32
 80036a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036ba:	2300      	movs	r3, #0
 80036bc:	e000      	b.n	80036c0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80036be:	2302      	movs	r3, #2
  }
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3728      	adds	r7, #40	@ 0x28
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	00010004 	.word	0x00010004

080036cc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08a      	sub	sp, #40	@ 0x28
 80036d0:	af02      	add	r7, sp, #8
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	607a      	str	r2, [r7, #4]
 80036d6:	603b      	str	r3, [r7, #0]
 80036d8:	460b      	mov	r3, r1
 80036da:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80036dc:	f7fe fd92 	bl	8002204 <HAL_GetTick>
 80036e0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80036e2:	2300      	movs	r3, #0
 80036e4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b20      	cmp	r3, #32
 80036f0:	f040 8111 	bne.w	8003916 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	2319      	movs	r3, #25
 80036fa:	2201      	movs	r2, #1
 80036fc:	4988      	ldr	r1, [pc, #544]	@ (8003920 <HAL_I2C_IsDeviceReady+0x254>)
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 fbe0 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800370a:	2302      	movs	r3, #2
 800370c:	e104      	b.n	8003918 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003714:	2b01      	cmp	r3, #1
 8003716:	d101      	bne.n	800371c <HAL_I2C_IsDeviceReady+0x50>
 8003718:	2302      	movs	r3, #2
 800371a:	e0fd      	b.n	8003918 <HAL_I2C_IsDeviceReady+0x24c>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b01      	cmp	r3, #1
 8003730:	d007      	beq.n	8003742 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f042 0201 	orr.w	r2, r2, #1
 8003740:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003750:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2224      	movs	r2, #36	@ 0x24
 8003756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	4a70      	ldr	r2, [pc, #448]	@ (8003924 <HAL_I2C_IsDeviceReady+0x258>)
 8003764:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003774:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	2200      	movs	r2, #0
 800377e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f000 fb9e 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00d      	beq.n	80037aa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800379c:	d103      	bne.n	80037a6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037a4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e0b6      	b.n	8003918 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037aa:	897b      	ldrh	r3, [r7, #10]
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037b8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80037ba:	f7fe fd23 	bl	8002204 <HAL_GetTick>
 80037be:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	bf0c      	ite	eq
 80037ce:	2301      	moveq	r3, #1
 80037d0:	2300      	movne	r3, #0
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	695b      	ldr	r3, [r3, #20]
 80037dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037e4:	bf0c      	ite	eq
 80037e6:	2301      	moveq	r3, #1
 80037e8:	2300      	movne	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80037ee:	e025      	b.n	800383c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80037f0:	f7fe fd08 	bl	8002204 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	683a      	ldr	r2, [r7, #0]
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d302      	bcc.n	8003806 <HAL_I2C_IsDeviceReady+0x13a>
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d103      	bne.n	800380e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	22a0      	movs	r2, #160	@ 0xa0
 800380a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b02      	cmp	r3, #2
 800381a:	bf0c      	ite	eq
 800381c:	2301      	moveq	r3, #1
 800381e:	2300      	movne	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	695b      	ldr	r3, [r3, #20]
 800382a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800382e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2ba0      	cmp	r3, #160	@ 0xa0
 8003846:	d005      	beq.n	8003854 <HAL_I2C_IsDeviceReady+0x188>
 8003848:	7dfb      	ldrb	r3, [r7, #23]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d102      	bne.n	8003854 <HAL_I2C_IsDeviceReady+0x188>
 800384e:	7dbb      	ldrb	r3, [r7, #22]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d0cd      	beq.n	80037f0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b02      	cmp	r3, #2
 8003868:	d129      	bne.n	80038be <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003878:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800387a:	2300      	movs	r3, #0
 800387c:	613b      	str	r3, [r7, #16]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	613b      	str	r3, [r7, #16]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	613b      	str	r3, [r7, #16]
 800388e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	2319      	movs	r3, #25
 8003896:	2201      	movs	r2, #1
 8003898:	4921      	ldr	r1, [pc, #132]	@ (8003920 <HAL_I2C_IsDeviceReady+0x254>)
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f000 fb12 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e036      	b.n	8003918 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2220      	movs	r2, #32
 80038ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80038ba:	2300      	movs	r3, #0
 80038bc:	e02c      	b.n	8003918 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038cc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038d6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	2319      	movs	r3, #25
 80038de:	2201      	movs	r2, #1
 80038e0:	490f      	ldr	r1, [pc, #60]	@ (8003920 <HAL_I2C_IsDeviceReady+0x254>)
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 faee 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e012      	b.n	8003918 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	3301      	adds	r3, #1
 80038f6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	f4ff af32 	bcc.w	8003766 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2220      	movs	r2, #32
 8003906:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e000      	b.n	8003918 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003916:	2302      	movs	r3, #2
  }
}
 8003918:	4618      	mov	r0, r3
 800391a:	3720      	adds	r7, #32
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	00100002 	.word	0x00100002
 8003924:	ffff0000 	.word	0xffff0000

08003928 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b088      	sub	sp, #32
 800392c:	af02      	add	r7, sp, #8
 800392e:	60f8      	str	r0, [r7, #12]
 8003930:	607a      	str	r2, [r7, #4]
 8003932:	603b      	str	r3, [r7, #0]
 8003934:	460b      	mov	r3, r1
 8003936:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	2b08      	cmp	r3, #8
 8003942:	d006      	beq.n	8003952 <I2C_MasterRequestWrite+0x2a>
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d003      	beq.n	8003952 <I2C_MasterRequestWrite+0x2a>
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003950:	d108      	bne.n	8003964 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	e00b      	b.n	800397c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003968:	2b12      	cmp	r3, #18
 800396a:	d107      	bne.n	800397c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800397a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	9300      	str	r3, [sp, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f000 fa9b 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00d      	beq.n	80039b0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800399e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039a2:	d103      	bne.n	80039ac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e035      	b.n	8003a1c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039b8:	d108      	bne.n	80039cc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039ba:	897b      	ldrh	r3, [r7, #10]
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	461a      	mov	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039c8:	611a      	str	r2, [r3, #16]
 80039ca:	e01b      	b.n	8003a04 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039cc:	897b      	ldrh	r3, [r7, #10]
 80039ce:	11db      	asrs	r3, r3, #7
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	f003 0306 	and.w	r3, r3, #6
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	f063 030f 	orn	r3, r3, #15
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	490e      	ldr	r1, [pc, #56]	@ (8003a24 <I2C_MasterRequestWrite+0xfc>)
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 fae4 	bl	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e010      	b.n	8003a1c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039fa:	897b      	ldrh	r3, [r7, #10]
 80039fc:	b2da      	uxtb	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	4907      	ldr	r1, [pc, #28]	@ (8003a28 <I2C_MasterRequestWrite+0x100>)
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 fad4 	bl	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e000      	b.n	8003a1c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3718      	adds	r7, #24
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	00010008 	.word	0x00010008
 8003a28:	00010002 	.word	0x00010002

08003a2c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b088      	sub	sp, #32
 8003a30:	af02      	add	r7, sp, #8
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	607a      	str	r2, [r7, #4]
 8003a36:	603b      	str	r3, [r7, #0]
 8003a38:	460b      	mov	r3, r1
 8003a3a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a40:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a50:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	2b08      	cmp	r3, #8
 8003a56:	d006      	beq.n	8003a66 <I2C_MasterRequestRead+0x3a>
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d003      	beq.n	8003a66 <I2C_MasterRequestRead+0x3a>
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a64:	d108      	bne.n	8003a78 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	e00b      	b.n	8003a90 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a7c:	2b11      	cmp	r3, #17
 8003a7e:	d107      	bne.n	8003a90 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 fa11 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00d      	beq.n	8003ac4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ab6:	d103      	bne.n	8003ac0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003abe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e079      	b.n	8003bb8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003acc:	d108      	bne.n	8003ae0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ace:	897b      	ldrh	r3, [r7, #10]
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	f043 0301 	orr.w	r3, r3, #1
 8003ad6:	b2da      	uxtb	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	611a      	str	r2, [r3, #16]
 8003ade:	e05f      	b.n	8003ba0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ae0:	897b      	ldrh	r3, [r7, #10]
 8003ae2:	11db      	asrs	r3, r3, #7
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	f003 0306 	and.w	r3, r3, #6
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	f063 030f 	orn	r3, r3, #15
 8003af0:	b2da      	uxtb	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	4930      	ldr	r1, [pc, #192]	@ (8003bc0 <I2C_MasterRequestRead+0x194>)
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 fa5a 	bl	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e054      	b.n	8003bb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b0e:	897b      	ldrh	r3, [r7, #10]
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	4929      	ldr	r1, [pc, #164]	@ (8003bc4 <I2C_MasterRequestRead+0x198>)
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 fa4a 	bl	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e044      	b.n	8003bb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b2e:	2300      	movs	r3, #0
 8003b30:	613b      	str	r3, [r7, #16]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	613b      	str	r3, [r7, #16]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	613b      	str	r3, [r7, #16]
 8003b42:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b52:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	9300      	str	r3, [sp, #0]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b60:	68f8      	ldr	r0, [r7, #12]
 8003b62:	f000 f9af 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00d      	beq.n	8003b88 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b7a:	d103      	bne.n	8003b84 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b82:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e017      	b.n	8003bb8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003b88:	897b      	ldrh	r3, [r7, #10]
 8003b8a:	11db      	asrs	r3, r3, #7
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	f003 0306 	and.w	r3, r3, #6
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	f063 030e 	orn	r3, r3, #14
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	4907      	ldr	r1, [pc, #28]	@ (8003bc4 <I2C_MasterRequestRead+0x198>)
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 fa06 	bl	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e000      	b.n	8003bb8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3718      	adds	r7, #24
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	00010008 	.word	0x00010008
 8003bc4:	00010002 	.word	0x00010002

08003bc8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b088      	sub	sp, #32
 8003bcc:	af02      	add	r7, sp, #8
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	4608      	mov	r0, r1
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	817b      	strh	r3, [r7, #10]
 8003bda:	460b      	mov	r3, r1
 8003bdc:	813b      	strh	r3, [r7, #8]
 8003bde:	4613      	mov	r3, r2
 8003be0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bf0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf4:	9300      	str	r3, [sp, #0]
 8003bf6:	6a3b      	ldr	r3, [r7, #32]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f960 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00d      	beq.n	8003c26 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c18:	d103      	bne.n	8003c22 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c20:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e05f      	b.n	8003ce6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c26:	897b      	ldrh	r3, [r7, #10]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c34:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	6a3a      	ldr	r2, [r7, #32]
 8003c3a:	492d      	ldr	r1, [pc, #180]	@ (8003cf0 <I2C_RequestMemoryWrite+0x128>)
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 f9bb 	bl	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d001      	beq.n	8003c4c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e04c      	b.n	8003ce6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	617b      	str	r3, [r7, #20]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	617b      	str	r3, [r7, #20]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c64:	6a39      	ldr	r1, [r7, #32]
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 fa46 	bl	80040f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00d      	beq.n	8003c8e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d107      	bne.n	8003c8a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c88:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e02b      	b.n	8003ce6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c8e:	88fb      	ldrh	r3, [r7, #6]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d105      	bne.n	8003ca0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c94:	893b      	ldrh	r3, [r7, #8]
 8003c96:	b2da      	uxtb	r2, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	611a      	str	r2, [r3, #16]
 8003c9e:	e021      	b.n	8003ce4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ca0:	893b      	ldrh	r3, [r7, #8]
 8003ca2:	0a1b      	lsrs	r3, r3, #8
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cb0:	6a39      	ldr	r1, [r7, #32]
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f000 fa20 	bl	80040f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00d      	beq.n	8003cda <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	2b04      	cmp	r3, #4
 8003cc4:	d107      	bne.n	8003cd6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cd4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e005      	b.n	8003ce6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cda:	893b      	ldrh	r3, [r7, #8]
 8003cdc:	b2da      	uxtb	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003ce4:	2300      	movs	r3, #0
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	00010002 	.word	0x00010002

08003cf4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b088      	sub	sp, #32
 8003cf8:	af02      	add	r7, sp, #8
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	4611      	mov	r1, r2
 8003d00:	461a      	mov	r2, r3
 8003d02:	4603      	mov	r3, r0
 8003d04:	817b      	strh	r3, [r7, #10]
 8003d06:	460b      	mov	r3, r1
 8003d08:	813b      	strh	r3, [r7, #8]
 8003d0a:	4613      	mov	r3, r2
 8003d0c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d1c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	6a3b      	ldr	r3, [r7, #32]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f8c2 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00d      	beq.n	8003d62 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d54:	d103      	bne.n	8003d5e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e0aa      	b.n	8003eb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d62:	897b      	ldrh	r3, [r7, #10]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	461a      	mov	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d74:	6a3a      	ldr	r2, [r7, #32]
 8003d76:	4952      	ldr	r1, [pc, #328]	@ (8003ec0 <I2C_RequestMemoryRead+0x1cc>)
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 f91d 	bl	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e097      	b.n	8003eb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	617b      	str	r3, [r7, #20]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	617b      	str	r3, [r7, #20]
 8003d9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da0:	6a39      	ldr	r1, [r7, #32]
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 f9a8 	bl	80040f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00d      	beq.n	8003dca <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d107      	bne.n	8003dc6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dc4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e076      	b.n	8003eb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003dca:	88fb      	ldrh	r3, [r7, #6]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d105      	bne.n	8003ddc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003dd0:	893b      	ldrh	r3, [r7, #8]
 8003dd2:	b2da      	uxtb	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	611a      	str	r2, [r3, #16]
 8003dda:	e021      	b.n	8003e20 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ddc:	893b      	ldrh	r3, [r7, #8]
 8003dde:	0a1b      	lsrs	r3, r3, #8
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	b2da      	uxtb	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dec:	6a39      	ldr	r1, [r7, #32]
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f982 	bl	80040f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00d      	beq.n	8003e16 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d107      	bne.n	8003e12 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e050      	b.n	8003eb8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e16:	893b      	ldrh	r3, [r7, #8]
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e22:	6a39      	ldr	r1, [r7, #32]
 8003e24:	68f8      	ldr	r0, [r7, #12]
 8003e26:	f000 f967 	bl	80040f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00d      	beq.n	8003e4c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	2b04      	cmp	r3, #4
 8003e36:	d107      	bne.n	8003e48 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e46:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e035      	b.n	8003eb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e5a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	6a3b      	ldr	r3, [r7, #32]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 f82b 	bl	8003ec4 <I2C_WaitOnFlagUntilTimeout>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00d      	beq.n	8003e90 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e82:	d103      	bne.n	8003e8c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e013      	b.n	8003eb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e90:	897b      	ldrh	r3, [r7, #10]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	f043 0301 	orr.w	r3, r3, #1
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea2:	6a3a      	ldr	r2, [r7, #32]
 8003ea4:	4906      	ldr	r1, [pc, #24]	@ (8003ec0 <I2C_RequestMemoryRead+0x1cc>)
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 f886 	bl	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e000      	b.n	8003eb8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3718      	adds	r7, #24
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	00010002 	.word	0x00010002

08003ec4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	603b      	str	r3, [r7, #0]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ed4:	e048      	b.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003edc:	d044      	beq.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ede:	f7fe f991 	bl	8002204 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	69bb      	ldr	r3, [r7, #24]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d302      	bcc.n	8003ef4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d139      	bne.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	0c1b      	lsrs	r3, r3, #16
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d10d      	bne.n	8003f1a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	43da      	mvns	r2, r3
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	bf0c      	ite	eq
 8003f10:	2301      	moveq	r3, #1
 8003f12:	2300      	movne	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	461a      	mov	r2, r3
 8003f18:	e00c      	b.n	8003f34 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	43da      	mvns	r2, r3
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	4013      	ands	r3, r2
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	461a      	mov	r2, r3
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d116      	bne.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2220      	movs	r2, #32
 8003f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f54:	f043 0220 	orr.w	r2, r3, #32
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e023      	b.n	8003fb0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	0c1b      	lsrs	r3, r3, #16
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d10d      	bne.n	8003f8e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	43da      	mvns	r2, r3
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	bf0c      	ite	eq
 8003f84:	2301      	moveq	r3, #1
 8003f86:	2300      	movne	r3, #0
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	e00c      	b.n	8003fa8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	43da      	mvns	r2, r3
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	bf0c      	ite	eq
 8003fa0:	2301      	moveq	r3, #1
 8003fa2:	2300      	movne	r3, #0
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	79fb      	ldrb	r3, [r7, #7]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d093      	beq.n	8003ed6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fae:	2300      	movs	r3, #0
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3710      	adds	r7, #16
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
 8003fc4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fc6:	e071      	b.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd6:	d123      	bne.n	8004020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ff0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400c:	f043 0204 	orr.w	r2, r3, #4
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e067      	b.n	80040f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004026:	d041      	beq.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004028:	f7fe f8ec 	bl	8002204 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	429a      	cmp	r2, r3
 8004036:	d302      	bcc.n	800403e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d136      	bne.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	0c1b      	lsrs	r3, r3, #16
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b01      	cmp	r3, #1
 8004046:	d10c      	bne.n	8004062 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	43da      	mvns	r2, r3
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	4013      	ands	r3, r2
 8004054:	b29b      	uxth	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	bf14      	ite	ne
 800405a:	2301      	movne	r3, #1
 800405c:	2300      	moveq	r3, #0
 800405e:	b2db      	uxtb	r3, r3
 8004060:	e00b      	b.n	800407a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	699b      	ldr	r3, [r3, #24]
 8004068:	43da      	mvns	r2, r3
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	4013      	ands	r3, r2
 800406e:	b29b      	uxth	r3, r3
 8004070:	2b00      	cmp	r3, #0
 8004072:	bf14      	ite	ne
 8004074:	2301      	movne	r3, #1
 8004076:	2300      	moveq	r3, #0
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d016      	beq.n	80040ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	f043 0220 	orr.w	r2, r3, #32
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e021      	b.n	80040f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	0c1b      	lsrs	r3, r3, #16
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d10c      	bne.n	80040d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	695b      	ldr	r3, [r3, #20]
 80040bc:	43da      	mvns	r2, r3
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	4013      	ands	r3, r2
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	bf14      	ite	ne
 80040c8:	2301      	movne	r3, #1
 80040ca:	2300      	moveq	r3, #0
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	e00b      	b.n	80040e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	43da      	mvns	r2, r3
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	4013      	ands	r3, r2
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	bf14      	ite	ne
 80040e2:	2301      	movne	r3, #1
 80040e4:	2300      	moveq	r3, #0
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f47f af6d 	bne.w	8003fc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004104:	e034      	b.n	8004170 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 f8e3 	bl	80042d2 <I2C_IsAcknowledgeFailed>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e034      	b.n	8004180 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800411c:	d028      	beq.n	8004170 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800411e:	f7fe f871 	bl	8002204 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	68ba      	ldr	r2, [r7, #8]
 800412a:	429a      	cmp	r2, r3
 800412c:	d302      	bcc.n	8004134 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d11d      	bne.n	8004170 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	695b      	ldr	r3, [r3, #20]
 800413a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800413e:	2b80      	cmp	r3, #128	@ 0x80
 8004140:	d016      	beq.n	8004170 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2220      	movs	r2, #32
 800414c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415c:	f043 0220 	orr.w	r2, r3, #32
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e007      	b.n	8004180 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800417a:	2b80      	cmp	r3, #128	@ 0x80
 800417c:	d1c3      	bne.n	8004106 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004194:	e034      	b.n	8004200 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004196:	68f8      	ldr	r0, [r7, #12]
 8004198:	f000 f89b 	bl	80042d2 <I2C_IsAcknowledgeFailed>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e034      	b.n	8004210 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ac:	d028      	beq.n	8004200 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ae:	f7fe f829 	bl	8002204 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d302      	bcc.n	80041c4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d11d      	bne.n	8004200 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	f003 0304 	and.w	r3, r3, #4
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d016      	beq.n	8004200 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	f043 0220 	orr.w	r2, r3, #32
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	e007      	b.n	8004210 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	f003 0304 	and.w	r3, r3, #4
 800420a:	2b04      	cmp	r3, #4
 800420c:	d1c3      	bne.n	8004196 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004224:	e049      	b.n	80042ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	f003 0310 	and.w	r3, r3, #16
 8004230:	2b10      	cmp	r3, #16
 8004232:	d119      	bne.n	8004268 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f06f 0210 	mvn.w	r2, #16
 800423c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e030      	b.n	80042ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004268:	f7fd ffcc 	bl	8002204 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	429a      	cmp	r2, r3
 8004276:	d302      	bcc.n	800427e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d11d      	bne.n	80042ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004288:	2b40      	cmp	r3, #64	@ 0x40
 800428a:	d016      	beq.n	80042ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2220      	movs	r2, #32
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a6:	f043 0220 	orr.w	r2, r3, #32
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e007      	b.n	80042ca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c4:	2b40      	cmp	r3, #64	@ 0x40
 80042c6:	d1ae      	bne.n	8004226 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b083      	sub	sp, #12
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e8:	d11b      	bne.n	8004322 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042f2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2220      	movs	r2, #32
 80042fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	f043 0204 	orr.w	r2, r3, #4
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e000      	b.n	8004324 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af02      	add	r7, sp, #8
 8004336:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e108      	b.n	8004554 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d106      	bne.n	8004362 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7fd fd4b 	bl	8001df8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2203      	movs	r2, #3
 8004366:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004370:	d102      	bne.n	8004378 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4618      	mov	r0, r3
 800437e:	f001 faab 	bl	80058d8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6818      	ldr	r0, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	7c1a      	ldrb	r2, [r3, #16]
 800438a:	f88d 2000 	strb.w	r2, [sp]
 800438e:	3304      	adds	r3, #4
 8004390:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004392:	f001 fa3d 	bl	8005810 <USB_CoreInit>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d005      	beq.n	80043a8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2202      	movs	r2, #2
 80043a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0d5      	b.n	8004554 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2100      	movs	r1, #0
 80043ae:	4618      	mov	r0, r3
 80043b0:	f001 faa3 	bl	80058fa <USB_SetCurrentMode>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d005      	beq.n	80043c6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2202      	movs	r2, #2
 80043be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e0c6      	b.n	8004554 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043c6:	2300      	movs	r3, #0
 80043c8:	73fb      	strb	r3, [r7, #15]
 80043ca:	e04a      	b.n	8004462 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80043cc:	7bfa      	ldrb	r2, [r7, #15]
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	4613      	mov	r3, r2
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	4413      	add	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	3315      	adds	r3, #21
 80043dc:	2201      	movs	r2, #1
 80043de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80043e0:	7bfa      	ldrb	r2, [r7, #15]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	4413      	add	r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	3314      	adds	r3, #20
 80043f0:	7bfa      	ldrb	r2, [r7, #15]
 80043f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80043f4:	7bfa      	ldrb	r2, [r7, #15]
 80043f6:	7bfb      	ldrb	r3, [r7, #15]
 80043f8:	b298      	uxth	r0, r3
 80043fa:	6879      	ldr	r1, [r7, #4]
 80043fc:	4613      	mov	r3, r2
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	4413      	add	r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	332e      	adds	r3, #46	@ 0x2e
 8004408:	4602      	mov	r2, r0
 800440a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800440c:	7bfa      	ldrb	r2, [r7, #15]
 800440e:	6879      	ldr	r1, [r7, #4]
 8004410:	4613      	mov	r3, r2
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	4413      	add	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	440b      	add	r3, r1
 800441a:	3318      	adds	r3, #24
 800441c:	2200      	movs	r2, #0
 800441e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004420:	7bfa      	ldrb	r2, [r7, #15]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	4413      	add	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	331c      	adds	r3, #28
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004434:	7bfa      	ldrb	r2, [r7, #15]
 8004436:	6879      	ldr	r1, [r7, #4]
 8004438:	4613      	mov	r3, r2
 800443a:	00db      	lsls	r3, r3, #3
 800443c:	4413      	add	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	440b      	add	r3, r1
 8004442:	3320      	adds	r3, #32
 8004444:	2200      	movs	r2, #0
 8004446:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004448:	7bfa      	ldrb	r2, [r7, #15]
 800444a:	6879      	ldr	r1, [r7, #4]
 800444c:	4613      	mov	r3, r2
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	4413      	add	r3, r2
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	440b      	add	r3, r1
 8004456:	3324      	adds	r3, #36	@ 0x24
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800445c:	7bfb      	ldrb	r3, [r7, #15]
 800445e:	3301      	adds	r3, #1
 8004460:	73fb      	strb	r3, [r7, #15]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	791b      	ldrb	r3, [r3, #4]
 8004466:	7bfa      	ldrb	r2, [r7, #15]
 8004468:	429a      	cmp	r2, r3
 800446a:	d3af      	bcc.n	80043cc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800446c:	2300      	movs	r3, #0
 800446e:	73fb      	strb	r3, [r7, #15]
 8004470:	e044      	b.n	80044fc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004472:	7bfa      	ldrb	r2, [r7, #15]
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	4613      	mov	r3, r2
 8004478:	00db      	lsls	r3, r3, #3
 800447a:	4413      	add	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	440b      	add	r3, r1
 8004480:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004484:	2200      	movs	r2, #0
 8004486:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004488:	7bfa      	ldrb	r2, [r7, #15]
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	4613      	mov	r3, r2
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	4413      	add	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	440b      	add	r3, r1
 8004496:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800449a:	7bfa      	ldrb	r2, [r7, #15]
 800449c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800449e:	7bfa      	ldrb	r2, [r7, #15]
 80044a0:	6879      	ldr	r1, [r7, #4]
 80044a2:	4613      	mov	r3, r2
 80044a4:	00db      	lsls	r3, r3, #3
 80044a6:	4413      	add	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	440b      	add	r3, r1
 80044ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80044b0:	2200      	movs	r2, #0
 80044b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80044b4:	7bfa      	ldrb	r2, [r7, #15]
 80044b6:	6879      	ldr	r1, [r7, #4]
 80044b8:	4613      	mov	r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	4413      	add	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80044c6:	2200      	movs	r2, #0
 80044c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80044ca:	7bfa      	ldrb	r2, [r7, #15]
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	4613      	mov	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	4413      	add	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80044dc:	2200      	movs	r2, #0
 80044de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80044e0:	7bfa      	ldrb	r2, [r7, #15]
 80044e2:	6879      	ldr	r1, [r7, #4]
 80044e4:	4613      	mov	r3, r2
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	4413      	add	r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	440b      	add	r3, r1
 80044ee:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044f6:	7bfb      	ldrb	r3, [r7, #15]
 80044f8:	3301      	adds	r3, #1
 80044fa:	73fb      	strb	r3, [r7, #15]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	791b      	ldrb	r3, [r3, #4]
 8004500:	7bfa      	ldrb	r2, [r7, #15]
 8004502:	429a      	cmp	r2, r3
 8004504:	d3b5      	bcc.n	8004472 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6818      	ldr	r0, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	7c1a      	ldrb	r2, [r3, #16]
 800450e:	f88d 2000 	strb.w	r2, [sp]
 8004512:	3304      	adds	r3, #4
 8004514:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004516:	f001 fa3d 	bl	8005994 <USB_DevInit>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d005      	beq.n	800452c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e013      	b.n	8004554 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	7b1b      	ldrb	r3, [r3, #12]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d102      	bne.n	8004548 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f80a 	bl	800455c <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f001 fbf8 	bl	8005d42 <USB_DevDisconnect>

  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800455c:	b480      	push	{r7}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2201      	movs	r2, #1
 800456e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	699b      	ldr	r3, [r3, #24]
 800457e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800458a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800458e:	f043 0303 	orr.w	r3, r3, #3
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004596:	2300      	movs	r3, #0
}
 8004598:	4618      	mov	r0, r3
 800459a:	3714      	adds	r7, #20
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e0cc      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045b8:	4b68      	ldr	r3, [pc, #416]	@ (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0307 	and.w	r3, r3, #7
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d90c      	bls.n	80045e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045c6:	4b65      	ldr	r3, [pc, #404]	@ (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80045c8:	683a      	ldr	r2, [r7, #0]
 80045ca:	b2d2      	uxtb	r2, r2
 80045cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ce:	4b63      	ldr	r3, [pc, #396]	@ (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0307 	and.w	r3, r3, #7
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d001      	beq.n	80045e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0b8      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d020      	beq.n	800462e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d005      	beq.n	8004604 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045f8:	4b59      	ldr	r3, [pc, #356]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	4a58      	ldr	r2, [pc, #352]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 80045fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004602:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0308 	and.w	r3, r3, #8
 800460c:	2b00      	cmp	r3, #0
 800460e:	d005      	beq.n	800461c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004610:	4b53      	ldr	r3, [pc, #332]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	4a52      	ldr	r2, [pc, #328]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004616:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800461a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800461c:	4b50      	ldr	r3, [pc, #320]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	494d      	ldr	r1, [pc, #308]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 800462a:	4313      	orrs	r3, r2
 800462c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d044      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d107      	bne.n	8004652 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004642:	4b47      	ldr	r3, [pc, #284]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d119      	bne.n	8004682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e07f      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d003      	beq.n	8004662 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800465e:	2b03      	cmp	r3, #3
 8004660:	d107      	bne.n	8004672 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004662:	4b3f      	ldr	r3, [pc, #252]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d109      	bne.n	8004682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e06f      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004672:	4b3b      	ldr	r3, [pc, #236]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e067      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004682:	4b37      	ldr	r3, [pc, #220]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f023 0203 	bic.w	r2, r3, #3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	4934      	ldr	r1, [pc, #208]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004690:	4313      	orrs	r3, r2
 8004692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004694:	f7fd fdb6 	bl	8002204 <HAL_GetTick>
 8004698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800469a:	e00a      	b.n	80046b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800469c:	f7fd fdb2 	bl	8002204 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e04f      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046b2:	4b2b      	ldr	r3, [pc, #172]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f003 020c 	and.w	r2, r3, #12
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d1eb      	bne.n	800469c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046c4:	4b25      	ldr	r3, [pc, #148]	@ (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0307 	and.w	r3, r3, #7
 80046cc:	683a      	ldr	r2, [r7, #0]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d20c      	bcs.n	80046ec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046d2:	4b22      	ldr	r3, [pc, #136]	@ (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	b2d2      	uxtb	r2, r2
 80046d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046da:	4b20      	ldr	r3, [pc, #128]	@ (800475c <HAL_RCC_ClockConfig+0x1b8>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0307 	and.w	r3, r3, #7
 80046e2:	683a      	ldr	r2, [r7, #0]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d001      	beq.n	80046ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e032      	b.n	8004752 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d008      	beq.n	800470a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046f8:	4b19      	ldr	r3, [pc, #100]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	4916      	ldr	r1, [pc, #88]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004706:	4313      	orrs	r3, r2
 8004708:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0308 	and.w	r3, r3, #8
 8004712:	2b00      	cmp	r3, #0
 8004714:	d009      	beq.n	800472a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004716:	4b12      	ldr	r3, [pc, #72]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	490e      	ldr	r1, [pc, #56]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004726:	4313      	orrs	r3, r2
 8004728:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800472a:	f000 f821 	bl	8004770 <HAL_RCC_GetSysClockFreq>
 800472e:	4602      	mov	r2, r0
 8004730:	4b0b      	ldr	r3, [pc, #44]	@ (8004760 <HAL_RCC_ClockConfig+0x1bc>)
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	091b      	lsrs	r3, r3, #4
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	490a      	ldr	r1, [pc, #40]	@ (8004764 <HAL_RCC_ClockConfig+0x1c0>)
 800473c:	5ccb      	ldrb	r3, [r1, r3]
 800473e:	fa22 f303 	lsr.w	r3, r2, r3
 8004742:	4a09      	ldr	r2, [pc, #36]	@ (8004768 <HAL_RCC_ClockConfig+0x1c4>)
 8004744:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004746:	4b09      	ldr	r3, [pc, #36]	@ (800476c <HAL_RCC_ClockConfig+0x1c8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4618      	mov	r0, r3
 800474c:	f7fd fd16 	bl	800217c <HAL_InitTick>

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	40023c00 	.word	0x40023c00
 8004760:	40023800 	.word	0x40023800
 8004764:	08008b28 	.word	0x08008b28
 8004768:	20000054 	.word	0x20000054
 800476c:	20000058 	.word	0x20000058

08004770 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004774:	b094      	sub	sp, #80	@ 0x50
 8004776:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004778:	2300      	movs	r3, #0
 800477a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800477c:	2300      	movs	r3, #0
 800477e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004780:	2300      	movs	r3, #0
 8004782:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004788:	4b79      	ldr	r3, [pc, #484]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f003 030c 	and.w	r3, r3, #12
 8004790:	2b08      	cmp	r3, #8
 8004792:	d00d      	beq.n	80047b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004794:	2b08      	cmp	r3, #8
 8004796:	f200 80e1 	bhi.w	800495c <HAL_RCC_GetSysClockFreq+0x1ec>
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <HAL_RCC_GetSysClockFreq+0x34>
 800479e:	2b04      	cmp	r3, #4
 80047a0:	d003      	beq.n	80047aa <HAL_RCC_GetSysClockFreq+0x3a>
 80047a2:	e0db      	b.n	800495c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047a4:	4b73      	ldr	r3, [pc, #460]	@ (8004974 <HAL_RCC_GetSysClockFreq+0x204>)
 80047a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047a8:	e0db      	b.n	8004962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047aa:	4b73      	ldr	r3, [pc, #460]	@ (8004978 <HAL_RCC_GetSysClockFreq+0x208>)
 80047ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047ae:	e0d8      	b.n	8004962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047b8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d063      	beq.n	800488e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047c6:	4b6a      	ldr	r3, [pc, #424]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	099b      	lsrs	r3, r3, #6
 80047cc:	2200      	movs	r2, #0
 80047ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80047d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80047da:	2300      	movs	r3, #0
 80047dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80047de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80047e2:	4622      	mov	r2, r4
 80047e4:	462b      	mov	r3, r5
 80047e6:	f04f 0000 	mov.w	r0, #0
 80047ea:	f04f 0100 	mov.w	r1, #0
 80047ee:	0159      	lsls	r1, r3, #5
 80047f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047f4:	0150      	lsls	r0, r2, #5
 80047f6:	4602      	mov	r2, r0
 80047f8:	460b      	mov	r3, r1
 80047fa:	4621      	mov	r1, r4
 80047fc:	1a51      	subs	r1, r2, r1
 80047fe:	6139      	str	r1, [r7, #16]
 8004800:	4629      	mov	r1, r5
 8004802:	eb63 0301 	sbc.w	r3, r3, r1
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	f04f 0200 	mov.w	r2, #0
 800480c:	f04f 0300 	mov.w	r3, #0
 8004810:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004814:	4659      	mov	r1, fp
 8004816:	018b      	lsls	r3, r1, #6
 8004818:	4651      	mov	r1, sl
 800481a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800481e:	4651      	mov	r1, sl
 8004820:	018a      	lsls	r2, r1, #6
 8004822:	4651      	mov	r1, sl
 8004824:	ebb2 0801 	subs.w	r8, r2, r1
 8004828:	4659      	mov	r1, fp
 800482a:	eb63 0901 	sbc.w	r9, r3, r1
 800482e:	f04f 0200 	mov.w	r2, #0
 8004832:	f04f 0300 	mov.w	r3, #0
 8004836:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800483a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800483e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004842:	4690      	mov	r8, r2
 8004844:	4699      	mov	r9, r3
 8004846:	4623      	mov	r3, r4
 8004848:	eb18 0303 	adds.w	r3, r8, r3
 800484c:	60bb      	str	r3, [r7, #8]
 800484e:	462b      	mov	r3, r5
 8004850:	eb49 0303 	adc.w	r3, r9, r3
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	f04f 0200 	mov.w	r2, #0
 800485a:	f04f 0300 	mov.w	r3, #0
 800485e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004862:	4629      	mov	r1, r5
 8004864:	024b      	lsls	r3, r1, #9
 8004866:	4621      	mov	r1, r4
 8004868:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800486c:	4621      	mov	r1, r4
 800486e:	024a      	lsls	r2, r1, #9
 8004870:	4610      	mov	r0, r2
 8004872:	4619      	mov	r1, r3
 8004874:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004876:	2200      	movs	r2, #0
 8004878:	62bb      	str	r3, [r7, #40]	@ 0x28
 800487a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800487c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004880:	f7fc f9e4 	bl	8000c4c <__aeabi_uldivmod>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4613      	mov	r3, r2
 800488a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800488c:	e058      	b.n	8004940 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800488e:	4b38      	ldr	r3, [pc, #224]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	099b      	lsrs	r3, r3, #6
 8004894:	2200      	movs	r2, #0
 8004896:	4618      	mov	r0, r3
 8004898:	4611      	mov	r1, r2
 800489a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800489e:	623b      	str	r3, [r7, #32]
 80048a0:	2300      	movs	r3, #0
 80048a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80048a8:	4642      	mov	r2, r8
 80048aa:	464b      	mov	r3, r9
 80048ac:	f04f 0000 	mov.w	r0, #0
 80048b0:	f04f 0100 	mov.w	r1, #0
 80048b4:	0159      	lsls	r1, r3, #5
 80048b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048ba:	0150      	lsls	r0, r2, #5
 80048bc:	4602      	mov	r2, r0
 80048be:	460b      	mov	r3, r1
 80048c0:	4641      	mov	r1, r8
 80048c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80048c6:	4649      	mov	r1, r9
 80048c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80048cc:	f04f 0200 	mov.w	r2, #0
 80048d0:	f04f 0300 	mov.w	r3, #0
 80048d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048e0:	ebb2 040a 	subs.w	r4, r2, sl
 80048e4:	eb63 050b 	sbc.w	r5, r3, fp
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	f04f 0300 	mov.w	r3, #0
 80048f0:	00eb      	lsls	r3, r5, #3
 80048f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048f6:	00e2      	lsls	r2, r4, #3
 80048f8:	4614      	mov	r4, r2
 80048fa:	461d      	mov	r5, r3
 80048fc:	4643      	mov	r3, r8
 80048fe:	18e3      	adds	r3, r4, r3
 8004900:	603b      	str	r3, [r7, #0]
 8004902:	464b      	mov	r3, r9
 8004904:	eb45 0303 	adc.w	r3, r5, r3
 8004908:	607b      	str	r3, [r7, #4]
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	f04f 0300 	mov.w	r3, #0
 8004912:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004916:	4629      	mov	r1, r5
 8004918:	028b      	lsls	r3, r1, #10
 800491a:	4621      	mov	r1, r4
 800491c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004920:	4621      	mov	r1, r4
 8004922:	028a      	lsls	r2, r1, #10
 8004924:	4610      	mov	r0, r2
 8004926:	4619      	mov	r1, r3
 8004928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800492a:	2200      	movs	r2, #0
 800492c:	61bb      	str	r3, [r7, #24]
 800492e:	61fa      	str	r2, [r7, #28]
 8004930:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004934:	f7fc f98a 	bl	8000c4c <__aeabi_uldivmod>
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	4613      	mov	r3, r2
 800493e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004940:	4b0b      	ldr	r3, [pc, #44]	@ (8004970 <HAL_RCC_GetSysClockFreq+0x200>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	0c1b      	lsrs	r3, r3, #16
 8004946:	f003 0303 	and.w	r3, r3, #3
 800494a:	3301      	adds	r3, #1
 800494c:	005b      	lsls	r3, r3, #1
 800494e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004950:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004954:	fbb2 f3f3 	udiv	r3, r2, r3
 8004958:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800495a:	e002      	b.n	8004962 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800495c:	4b05      	ldr	r3, [pc, #20]	@ (8004974 <HAL_RCC_GetSysClockFreq+0x204>)
 800495e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004962:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004964:	4618      	mov	r0, r3
 8004966:	3750      	adds	r7, #80	@ 0x50
 8004968:	46bd      	mov	sp, r7
 800496a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800496e:	bf00      	nop
 8004970:	40023800 	.word	0x40023800
 8004974:	00f42400 	.word	0x00f42400
 8004978:	007a1200 	.word	0x007a1200

0800497c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800497c:	b480      	push	{r7}
 800497e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004980:	4b03      	ldr	r3, [pc, #12]	@ (8004990 <HAL_RCC_GetHCLKFreq+0x14>)
 8004982:	681b      	ldr	r3, [r3, #0]
}
 8004984:	4618      	mov	r0, r3
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
 800498e:	bf00      	nop
 8004990:	20000054 	.word	0x20000054

08004994 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004998:	f7ff fff0 	bl	800497c <HAL_RCC_GetHCLKFreq>
 800499c:	4602      	mov	r2, r0
 800499e:	4b05      	ldr	r3, [pc, #20]	@ (80049b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	0a9b      	lsrs	r3, r3, #10
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	4903      	ldr	r1, [pc, #12]	@ (80049b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049aa:	5ccb      	ldrb	r3, [r1, r3]
 80049ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40023800 	.word	0x40023800
 80049b8:	08008b38 	.word	0x08008b38

080049bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049c0:	f7ff ffdc 	bl	800497c <HAL_RCC_GetHCLKFreq>
 80049c4:	4602      	mov	r2, r0
 80049c6:	4b05      	ldr	r3, [pc, #20]	@ (80049dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	0b5b      	lsrs	r3, r3, #13
 80049cc:	f003 0307 	and.w	r3, r3, #7
 80049d0:	4903      	ldr	r1, [pc, #12]	@ (80049e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049d2:	5ccb      	ldrb	r3, [r1, r3]
 80049d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049d8:	4618      	mov	r0, r3
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	40023800 	.word	0x40023800
 80049e0:	08008b38 	.word	0x08008b38

080049e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 80049f0:	2300      	movs	r3, #0
 80049f2:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d010      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004a04:	4b87      	ldr	r3, [pc, #540]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a0a:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	4984      	ldr	r1, [pc, #528]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8004a22:	2301      	movs	r3, #1
 8004a24:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d010      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004a32:	4b7c      	ldr	r3, [pc, #496]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a38:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	4978      	ldr	r1, [pc, #480]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d101      	bne.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8004a50:	2301      	movs	r3, #1
 8004a52:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f000 8083 	beq.w	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a62:	2300      	movs	r3, #0
 8004a64:	60bb      	str	r3, [r7, #8]
 8004a66:	4b6f      	ldr	r3, [pc, #444]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6a:	4a6e      	ldr	r2, [pc, #440]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a72:	4b6c      	ldr	r3, [pc, #432]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a7a:	60bb      	str	r3, [r7, #8]
 8004a7c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004a7e:	4b6a      	ldr	r3, [pc, #424]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a69      	ldr	r2, [pc, #420]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004a84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a88:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a8a:	f7fd fbbb 	bl	8002204 <HAL_GetTick>
 8004a8e:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004a90:	e008      	b.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a92:	f7fd fbb7 	bl	8002204 <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d901      	bls.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e162      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004aa4:	4b60      	ldr	r3, [pc, #384]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d0f0      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ab0:	4b5c      	ldr	r3, [pc, #368]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ab4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ab8:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d02f      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	69db      	ldr	r3, [r3, #28]
 8004ac4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d028      	beq.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ace:	4b55      	ldr	r3, [pc, #340]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad6:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ad8:	4b54      	ldr	r3, [pc, #336]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ade:	4b53      	ldr	r3, [pc, #332]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004ae4:	4a4f      	ldr	r2, [pc, #316]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004aea:	4b4e      	ldr	r3, [pc, #312]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aee:	f003 0301 	and.w	r3, r3, #1
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d114      	bne.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004af6:	f7fd fb85 	bl	8002204 <HAL_GetTick>
 8004afa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004afc:	e00a      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004afe:	f7fd fb81 	bl	8002204 <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d901      	bls.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e12a      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b14:	4b43      	ldr	r3, [pc, #268]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b18:	f003 0302 	and.w	r3, r3, #2
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0ee      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b2c:	d10d      	bne.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	69db      	ldr	r3, [r3, #28]
 8004b3a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b42:	4938      	ldr	r1, [pc, #224]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	608b      	str	r3, [r1, #8]
 8004b48:	e005      	b.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8004b4a:	4b36      	ldr	r3, [pc, #216]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	4a35      	ldr	r2, [pc, #212]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b50:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004b54:	6093      	str	r3, [r2, #8]
 8004b56:	4b33      	ldr	r3, [pc, #204]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b58:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	69db      	ldr	r3, [r3, #28]
 8004b5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b62:	4930      	ldr	r1, [pc, #192]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0304 	and.w	r3, r3, #4
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d004      	beq.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8004b7a:	4b2d      	ldr	r3, [pc, #180]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8004b7c:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0310 	and.w	r3, r3, #16
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00a      	beq.n	8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004b8a:	4b26      	ldr	r3, [pc, #152]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b90:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b98:	4922      	ldr	r1, [pc, #136]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0320 	and.w	r3, r3, #32
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d011      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004bac:	4b1d      	ldr	r3, [pc, #116]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bb2:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bba:	491a      	ldr	r1, [pc, #104]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bca:	d101      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00a      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004bdc:	4b11      	ldr	r3, [pc, #68]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004bde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004be2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	490e      	ldr	r1, [pc, #56]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d004      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b80      	cmp	r3, #128	@ 0x80
 8004bfe:	f040 8091 	bne.w	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c02:	4b0c      	ldr	r3, [pc, #48]	@ (8004c34 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c08:	f7fd fafc 	bl	8002204 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c0e:	e013      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c10:	f7fd faf8 	bl	8002204 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d90c      	bls.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e0a3      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x386>
 8004c22:	bf00      	nop
 8004c24:	40023800 	.word	0x40023800
 8004c28:	40007000 	.word	0x40007000
 8004c2c:	42470e40 	.word	0x42470e40
 8004c30:	424711e0 	.word	0x424711e0
 8004c34:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c38:	4b4e      	ldr	r3, [pc, #312]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d1e5      	bne.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8004c44:	4a4c      	ldr	r2, [pc, #304]	@ (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c4a:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d003      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d023      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d003      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d019      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d004      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c88:	d00e      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d019      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a1b      	ldr	r3, [r3, #32]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d115      	bne.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ca6:	d110      	bne.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	019b      	lsls	r3, r3, #6
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	061b      	lsls	r3, r3, #24
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	071b      	lsls	r3, r3, #28
 8004cc2:	492c      	ldr	r1, [pc, #176]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d010      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	019b      	lsls	r3, r3, #6
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	061b      	lsls	r3, r3, #24
 8004ce8:	431a      	orrs	r2, r3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	071b      	lsls	r3, r3, #28
 8004cf0:	4920      	ldr	r1, [pc, #128]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004cf8:	4b20      	ldr	r3, [pc, #128]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cfe:	f7fd fa81 	bl	8002204 <HAL_GetTick>
 8004d02:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d04:	e008      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d06:	f7fd fa7d 	bl	8002204 <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d901      	bls.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e028      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d18:	4b16      	ldr	r3, [pc, #88]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0f0      	beq.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00a      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d30:	4b10      	ldr	r3, [pc, #64]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004d32:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d36:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3e:	490d      	ldr	r1, [pc, #52]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00a      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004d52:	4b08      	ldr	r3, [pc, #32]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004d54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d58:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d60:	4904      	ldr	r1, [pc, #16]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	40023800 	.word	0x40023800
 8004d78:	424710d8 	.word	0x424710d8
 8004d7c:	42470068 	.word	0x42470068

08004d80 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e273      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d075      	beq.n	8004e8a <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d9e:	4b88      	ldr	r3, [pc, #544]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 030c 	and.w	r3, r3, #12
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d00c      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004daa:	4b85      	ldr	r3, [pc, #532]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f003 030c 	and.w	r3, r3, #12
        || \
 8004db2:	2b08      	cmp	r3, #8
 8004db4:	d112      	bne.n	8004ddc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004db6:	4b82      	ldr	r3, [pc, #520]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dc2:	d10b      	bne.n	8004ddc <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc4:	4b7e      	ldr	r3, [pc, #504]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d05b      	beq.n	8004e88 <HAL_RCC_OscConfig+0x108>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d157      	bne.n	8004e88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e24e      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de4:	d106      	bne.n	8004df4 <HAL_RCC_OscConfig+0x74>
 8004de6:	4b76      	ldr	r3, [pc, #472]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a75      	ldr	r2, [pc, #468]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df0:	6013      	str	r3, [r2, #0]
 8004df2:	e01d      	b.n	8004e30 <HAL_RCC_OscConfig+0xb0>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dfc:	d10c      	bne.n	8004e18 <HAL_RCC_OscConfig+0x98>
 8004dfe:	4b70      	ldr	r3, [pc, #448]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a6f      	ldr	r2, [pc, #444]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e08:	6013      	str	r3, [r2, #0]
 8004e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a6c      	ldr	r2, [pc, #432]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	e00b      	b.n	8004e30 <HAL_RCC_OscConfig+0xb0>
 8004e18:	4b69      	ldr	r3, [pc, #420]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a68      	ldr	r2, [pc, #416]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	4b66      	ldr	r3, [pc, #408]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a65      	ldr	r2, [pc, #404]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d013      	beq.n	8004e60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e38:	f7fd f9e4 	bl	8002204 <HAL_GetTick>
 8004e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e40:	f7fd f9e0 	bl	8002204 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b64      	cmp	r3, #100	@ 0x64
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e213      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e52:	4b5b      	ldr	r3, [pc, #364]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f0      	beq.n	8004e40 <HAL_RCC_OscConfig+0xc0>
 8004e5e:	e014      	b.n	8004e8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fd f9d0 	bl	8002204 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e68:	f7fd f9cc 	bl	8002204 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b64      	cmp	r3, #100	@ 0x64
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e1ff      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e7a:	4b51      	ldr	r3, [pc, #324]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0xe8>
 8004e86:	e000      	b.n	8004e8a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d063      	beq.n	8004f5e <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e96:	4b4a      	ldr	r3, [pc, #296]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00b      	beq.n	8004eba <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ea2:	4b47      	ldr	r3, [pc, #284]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f003 030c 	and.w	r3, r3, #12
        || \
 8004eaa:	2b08      	cmp	r3, #8
 8004eac:	d11c      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004eae:	4b44      	ldr	r3, [pc, #272]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d116      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eba:	4b41      	ldr	r3, [pc, #260]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d005      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x152>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d001      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e1d3      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	4937      	ldr	r1, [pc, #220]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ee6:	e03a      	b.n	8004f5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d020      	beq.n	8004f32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ef0:	4b34      	ldr	r3, [pc, #208]	@ (8004fc4 <HAL_RCC_OscConfig+0x244>)
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef6:	f7fd f985 	bl	8002204 <HAL_GetTick>
 8004efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004efc:	e008      	b.n	8004f10 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004efe:	f7fd f981 	bl	8002204 <HAL_GetTick>
 8004f02:	4602      	mov	r2, r0
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d901      	bls.n	8004f10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e1b4      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f10:	4b2b      	ldr	r3, [pc, #172]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d0f0      	beq.n	8004efe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f1c:	4b28      	ldr	r3, [pc, #160]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	4925      	ldr	r1, [pc, #148]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	600b      	str	r3, [r1, #0]
 8004f30:	e015      	b.n	8004f5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f32:	4b24      	ldr	r3, [pc, #144]	@ (8004fc4 <HAL_RCC_OscConfig+0x244>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f38:	f7fd f964 	bl	8002204 <HAL_GetTick>
 8004f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f40:	f7fd f960 	bl	8002204 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e193      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f52:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1f0      	bne.n	8004f40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d036      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d016      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f72:	4b15      	ldr	r3, [pc, #84]	@ (8004fc8 <HAL_RCC_OscConfig+0x248>)
 8004f74:	2201      	movs	r2, #1
 8004f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f78:	f7fd f944 	bl	8002204 <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f80:	f7fd f940 	bl	8002204 <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e173      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f92:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0f0      	beq.n	8004f80 <HAL_RCC_OscConfig+0x200>
 8004f9e:	e01b      	b.n	8004fd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fa0:	4b09      	ldr	r3, [pc, #36]	@ (8004fc8 <HAL_RCC_OscConfig+0x248>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fa6:	f7fd f92d 	bl	8002204 <HAL_GetTick>
 8004faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fac:	e00e      	b.n	8004fcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fae:	f7fd f929 	bl	8002204 <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d907      	bls.n	8004fcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e15c      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
 8004fc0:	40023800 	.word	0x40023800
 8004fc4:	42470000 	.word	0x42470000
 8004fc8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fcc:	4b8a      	ldr	r3, [pc, #552]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8004fce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fd0:	f003 0302 	and.w	r3, r3, #2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1ea      	bne.n	8004fae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0304 	and.w	r3, r3, #4
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 8097 	beq.w	8005114 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fea:	4b83      	ldr	r3, [pc, #524]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10f      	bne.n	8005016 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60bb      	str	r3, [r7, #8]
 8004ffa:	4b7f      	ldr	r3, [pc, #508]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffe:	4a7e      	ldr	r2, [pc, #504]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005000:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005004:	6413      	str	r3, [r2, #64]	@ 0x40
 8005006:	4b7c      	ldr	r3, [pc, #496]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800500e:	60bb      	str	r3, [r7, #8]
 8005010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005012:	2301      	movs	r3, #1
 8005014:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005016:	4b79      	ldr	r3, [pc, #484]	@ (80051fc <HAL_RCC_OscConfig+0x47c>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800501e:	2b00      	cmp	r3, #0
 8005020:	d118      	bne.n	8005054 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005022:	4b76      	ldr	r3, [pc, #472]	@ (80051fc <HAL_RCC_OscConfig+0x47c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a75      	ldr	r2, [pc, #468]	@ (80051fc <HAL_RCC_OscConfig+0x47c>)
 8005028:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800502c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800502e:	f7fd f8e9 	bl	8002204 <HAL_GetTick>
 8005032:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005034:	e008      	b.n	8005048 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005036:	f7fd f8e5 	bl	8002204 <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e118      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005048:	4b6c      	ldr	r3, [pc, #432]	@ (80051fc <HAL_RCC_OscConfig+0x47c>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0f0      	beq.n	8005036 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d106      	bne.n	800506a <HAL_RCC_OscConfig+0x2ea>
 800505c:	4b66      	ldr	r3, [pc, #408]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800505e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005060:	4a65      	ldr	r2, [pc, #404]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005062:	f043 0301 	orr.w	r3, r3, #1
 8005066:	6713      	str	r3, [r2, #112]	@ 0x70
 8005068:	e01c      	b.n	80050a4 <HAL_RCC_OscConfig+0x324>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	2b05      	cmp	r3, #5
 8005070:	d10c      	bne.n	800508c <HAL_RCC_OscConfig+0x30c>
 8005072:	4b61      	ldr	r3, [pc, #388]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005076:	4a60      	ldr	r2, [pc, #384]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005078:	f043 0304 	orr.w	r3, r3, #4
 800507c:	6713      	str	r3, [r2, #112]	@ 0x70
 800507e:	4b5e      	ldr	r3, [pc, #376]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005082:	4a5d      	ldr	r2, [pc, #372]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005084:	f043 0301 	orr.w	r3, r3, #1
 8005088:	6713      	str	r3, [r2, #112]	@ 0x70
 800508a:	e00b      	b.n	80050a4 <HAL_RCC_OscConfig+0x324>
 800508c:	4b5a      	ldr	r3, [pc, #360]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800508e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005090:	4a59      	ldr	r2, [pc, #356]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	6713      	str	r3, [r2, #112]	@ 0x70
 8005098:	4b57      	ldr	r3, [pc, #348]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800509a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509c:	4a56      	ldr	r2, [pc, #344]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800509e:	f023 0304 	bic.w	r3, r3, #4
 80050a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d015      	beq.n	80050d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ac:	f7fd f8aa 	bl	8002204 <HAL_GetTick>
 80050b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050b2:	e00a      	b.n	80050ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050b4:	f7fd f8a6 	bl	8002204 <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d901      	bls.n	80050ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e0d7      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ca:	4b4b      	ldr	r3, [pc, #300]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 80050cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d0ee      	beq.n	80050b4 <HAL_RCC_OscConfig+0x334>
 80050d6:	e014      	b.n	8005102 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050d8:	f7fd f894 	bl	8002204 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050de:	e00a      	b.n	80050f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050e0:	f7fd f890 	bl	8002204 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e0c1      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050f6:	4b40      	ldr	r3, [pc, #256]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 80050f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1ee      	bne.n	80050e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005102:	7dfb      	ldrb	r3, [r7, #23]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d105      	bne.n	8005114 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005108:	4b3b      	ldr	r3, [pc, #236]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800510a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510c:	4a3a      	ldr	r2, [pc, #232]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800510e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005112:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	2b00      	cmp	r3, #0
 800511a:	f000 80ad 	beq.w	8005278 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800511e:	4b36      	ldr	r3, [pc, #216]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	2b08      	cmp	r3, #8
 8005128:	d060      	beq.n	80051ec <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	2b02      	cmp	r3, #2
 8005130:	d145      	bne.n	80051be <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005132:	4b33      	ldr	r3, [pc, #204]	@ (8005200 <HAL_RCC_OscConfig+0x480>)
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005138:	f7fd f864 	bl	8002204 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513e:	e008      	b.n	8005152 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005140:	f7fd f860 	bl	8002204 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b02      	cmp	r3, #2
 800514c:	d901      	bls.n	8005152 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e093      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005152:	4b29      	ldr	r3, [pc, #164]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1f0      	bne.n	8005140 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69da      	ldr	r2, [r3, #28]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	431a      	orrs	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	019b      	lsls	r3, r3, #6
 800516e:	431a      	orrs	r2, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	3b01      	subs	r3, #1
 8005178:	041b      	lsls	r3, r3, #16
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005180:	061b      	lsls	r3, r3, #24
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005188:	071b      	lsls	r3, r3, #28
 800518a:	491b      	ldr	r1, [pc, #108]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800518c:	4313      	orrs	r3, r2
 800518e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005190:	4b1b      	ldr	r3, [pc, #108]	@ (8005200 <HAL_RCC_OscConfig+0x480>)
 8005192:	2201      	movs	r2, #1
 8005194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005196:	f7fd f835 	bl	8002204 <HAL_GetTick>
 800519a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800519e:	f7fd f831 	bl	8002204 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e064      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051b0:	4b11      	ldr	r3, [pc, #68]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d0f0      	beq.n	800519e <HAL_RCC_OscConfig+0x41e>
 80051bc:	e05c      	b.n	8005278 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051be:	4b10      	ldr	r3, [pc, #64]	@ (8005200 <HAL_RCC_OscConfig+0x480>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c4:	f7fd f81e 	bl	8002204 <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051cc:	f7fd f81a 	bl	8002204 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e04d      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051de:	4b06      	ldr	r3, [pc, #24]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f0      	bne.n	80051cc <HAL_RCC_OscConfig+0x44c>
 80051ea:	e045      	b.n	8005278 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d107      	bne.n	8005204 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e040      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
 80051f8:	40023800 	.word	0x40023800
 80051fc:	40007000 	.word	0x40007000
 8005200:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005204:	4b1f      	ldr	r3, [pc, #124]	@ (8005284 <HAL_RCC_OscConfig+0x504>)
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d030      	beq.n	8005274 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800521c:	429a      	cmp	r2, r3
 800521e:	d129      	bne.n	8005274 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800522a:	429a      	cmp	r2, r3
 800522c:	d122      	bne.n	8005274 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800522e:	68fa      	ldr	r2, [r7, #12]
 8005230:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005234:	4013      	ands	r3, r2
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800523a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800523c:	4293      	cmp	r3, r2
 800523e:	d119      	bne.n	8005274 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800524a:	085b      	lsrs	r3, r3, #1
 800524c:	3b01      	subs	r3, #1
 800524e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005250:	429a      	cmp	r2, r3
 8005252:	d10f      	bne.n	8005274 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005260:	429a      	cmp	r2, r3
 8005262:	d107      	bne.n	8005274 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800526e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005270:	429a      	cmp	r2, r3
 8005272:	d001      	beq.n	8005278 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e000      	b.n	800527a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3718      	adds	r7, #24
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	40023800 	.word	0x40023800

08005288 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e042      	b.n	8005320 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d106      	bne.n	80052b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7fc fd5a 	bl	8001d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2224      	movs	r2, #36	@ 0x24
 80052b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80052ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f000 f82b 	bl	8005328 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	695a      	ldr	r2, [r3, #20]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005300:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2220      	movs	r2, #32
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800532c:	b0c0      	sub	sp, #256	@ 0x100
 800532e:	af00      	add	r7, sp, #0
 8005330:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005344:	68d9      	ldr	r1, [r3, #12]
 8005346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	ea40 0301 	orr.w	r3, r0, r1
 8005350:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005356:	689a      	ldr	r2, [r3, #8]
 8005358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	431a      	orrs	r2, r3
 8005360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	431a      	orrs	r2, r3
 8005368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	4313      	orrs	r3, r2
 8005370:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005380:	f021 010c 	bic.w	r1, r1, #12
 8005384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800538e:	430b      	orrs	r3, r1
 8005390:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800539e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a2:	6999      	ldr	r1, [r3, #24]
 80053a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	ea40 0301 	orr.w	r3, r0, r1
 80053ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80053b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	4b8f      	ldr	r3, [pc, #572]	@ (80055f4 <UART_SetConfig+0x2cc>)
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d005      	beq.n	80053c8 <UART_SetConfig+0xa0>
 80053bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	4b8d      	ldr	r3, [pc, #564]	@ (80055f8 <UART_SetConfig+0x2d0>)
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d104      	bne.n	80053d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80053c8:	f7ff faf8 	bl	80049bc <HAL_RCC_GetPCLK2Freq>
 80053cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80053d0:	e003      	b.n	80053da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80053d2:	f7ff fadf 	bl	8004994 <HAL_RCC_GetPCLK1Freq>
 80053d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053de:	69db      	ldr	r3, [r3, #28]
 80053e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053e4:	f040 810c 	bne.w	8005600 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80053e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053ec:	2200      	movs	r2, #0
 80053ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80053f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80053f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80053fa:	4622      	mov	r2, r4
 80053fc:	462b      	mov	r3, r5
 80053fe:	1891      	adds	r1, r2, r2
 8005400:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005402:	415b      	adcs	r3, r3
 8005404:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005406:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800540a:	4621      	mov	r1, r4
 800540c:	eb12 0801 	adds.w	r8, r2, r1
 8005410:	4629      	mov	r1, r5
 8005412:	eb43 0901 	adc.w	r9, r3, r1
 8005416:	f04f 0200 	mov.w	r2, #0
 800541a:	f04f 0300 	mov.w	r3, #0
 800541e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005422:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005426:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800542a:	4690      	mov	r8, r2
 800542c:	4699      	mov	r9, r3
 800542e:	4623      	mov	r3, r4
 8005430:	eb18 0303 	adds.w	r3, r8, r3
 8005434:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005438:	462b      	mov	r3, r5
 800543a:	eb49 0303 	adc.w	r3, r9, r3
 800543e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800544e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005452:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005456:	460b      	mov	r3, r1
 8005458:	18db      	adds	r3, r3, r3
 800545a:	653b      	str	r3, [r7, #80]	@ 0x50
 800545c:	4613      	mov	r3, r2
 800545e:	eb42 0303 	adc.w	r3, r2, r3
 8005462:	657b      	str	r3, [r7, #84]	@ 0x54
 8005464:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005468:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800546c:	f7fb fbee 	bl	8000c4c <__aeabi_uldivmod>
 8005470:	4602      	mov	r2, r0
 8005472:	460b      	mov	r3, r1
 8005474:	4b61      	ldr	r3, [pc, #388]	@ (80055fc <UART_SetConfig+0x2d4>)
 8005476:	fba3 2302 	umull	r2, r3, r3, r2
 800547a:	095b      	lsrs	r3, r3, #5
 800547c:	011c      	lsls	r4, r3, #4
 800547e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005482:	2200      	movs	r2, #0
 8005484:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005488:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800548c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005490:	4642      	mov	r2, r8
 8005492:	464b      	mov	r3, r9
 8005494:	1891      	adds	r1, r2, r2
 8005496:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005498:	415b      	adcs	r3, r3
 800549a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800549c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80054a0:	4641      	mov	r1, r8
 80054a2:	eb12 0a01 	adds.w	sl, r2, r1
 80054a6:	4649      	mov	r1, r9
 80054a8:	eb43 0b01 	adc.w	fp, r3, r1
 80054ac:	f04f 0200 	mov.w	r2, #0
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80054b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80054bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054c0:	4692      	mov	sl, r2
 80054c2:	469b      	mov	fp, r3
 80054c4:	4643      	mov	r3, r8
 80054c6:	eb1a 0303 	adds.w	r3, sl, r3
 80054ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054ce:	464b      	mov	r3, r9
 80054d0:	eb4b 0303 	adc.w	r3, fp, r3
 80054d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80054d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80054e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80054e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80054ec:	460b      	mov	r3, r1
 80054ee:	18db      	adds	r3, r3, r3
 80054f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80054f2:	4613      	mov	r3, r2
 80054f4:	eb42 0303 	adc.w	r3, r2, r3
 80054f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80054fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80054fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005502:	f7fb fba3 	bl	8000c4c <__aeabi_uldivmod>
 8005506:	4602      	mov	r2, r0
 8005508:	460b      	mov	r3, r1
 800550a:	4611      	mov	r1, r2
 800550c:	4b3b      	ldr	r3, [pc, #236]	@ (80055fc <UART_SetConfig+0x2d4>)
 800550e:	fba3 2301 	umull	r2, r3, r3, r1
 8005512:	095b      	lsrs	r3, r3, #5
 8005514:	2264      	movs	r2, #100	@ 0x64
 8005516:	fb02 f303 	mul.w	r3, r2, r3
 800551a:	1acb      	subs	r3, r1, r3
 800551c:	00db      	lsls	r3, r3, #3
 800551e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005522:	4b36      	ldr	r3, [pc, #216]	@ (80055fc <UART_SetConfig+0x2d4>)
 8005524:	fba3 2302 	umull	r2, r3, r3, r2
 8005528:	095b      	lsrs	r3, r3, #5
 800552a:	005b      	lsls	r3, r3, #1
 800552c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005530:	441c      	add	r4, r3
 8005532:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005536:	2200      	movs	r2, #0
 8005538:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800553c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005540:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005544:	4642      	mov	r2, r8
 8005546:	464b      	mov	r3, r9
 8005548:	1891      	adds	r1, r2, r2
 800554a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800554c:	415b      	adcs	r3, r3
 800554e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005550:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005554:	4641      	mov	r1, r8
 8005556:	1851      	adds	r1, r2, r1
 8005558:	6339      	str	r1, [r7, #48]	@ 0x30
 800555a:	4649      	mov	r1, r9
 800555c:	414b      	adcs	r3, r1
 800555e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005560:	f04f 0200 	mov.w	r2, #0
 8005564:	f04f 0300 	mov.w	r3, #0
 8005568:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800556c:	4659      	mov	r1, fp
 800556e:	00cb      	lsls	r3, r1, #3
 8005570:	4651      	mov	r1, sl
 8005572:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005576:	4651      	mov	r1, sl
 8005578:	00ca      	lsls	r2, r1, #3
 800557a:	4610      	mov	r0, r2
 800557c:	4619      	mov	r1, r3
 800557e:	4603      	mov	r3, r0
 8005580:	4642      	mov	r2, r8
 8005582:	189b      	adds	r3, r3, r2
 8005584:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005588:	464b      	mov	r3, r9
 800558a:	460a      	mov	r2, r1
 800558c:	eb42 0303 	adc.w	r3, r2, r3
 8005590:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80055a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80055a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80055a8:	460b      	mov	r3, r1
 80055aa:	18db      	adds	r3, r3, r3
 80055ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055ae:	4613      	mov	r3, r2
 80055b0:	eb42 0303 	adc.w	r3, r2, r3
 80055b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80055ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80055be:	f7fb fb45 	bl	8000c4c <__aeabi_uldivmod>
 80055c2:	4602      	mov	r2, r0
 80055c4:	460b      	mov	r3, r1
 80055c6:	4b0d      	ldr	r3, [pc, #52]	@ (80055fc <UART_SetConfig+0x2d4>)
 80055c8:	fba3 1302 	umull	r1, r3, r3, r2
 80055cc:	095b      	lsrs	r3, r3, #5
 80055ce:	2164      	movs	r1, #100	@ 0x64
 80055d0:	fb01 f303 	mul.w	r3, r1, r3
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	00db      	lsls	r3, r3, #3
 80055d8:	3332      	adds	r3, #50	@ 0x32
 80055da:	4a08      	ldr	r2, [pc, #32]	@ (80055fc <UART_SetConfig+0x2d4>)
 80055dc:	fba2 2303 	umull	r2, r3, r2, r3
 80055e0:	095b      	lsrs	r3, r3, #5
 80055e2:	f003 0207 	and.w	r2, r3, #7
 80055e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4422      	add	r2, r4
 80055ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80055f0:	e106      	b.n	8005800 <UART_SetConfig+0x4d8>
 80055f2:	bf00      	nop
 80055f4:	40011000 	.word	0x40011000
 80055f8:	40011400 	.word	0x40011400
 80055fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005604:	2200      	movs	r2, #0
 8005606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800560a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800560e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005612:	4642      	mov	r2, r8
 8005614:	464b      	mov	r3, r9
 8005616:	1891      	adds	r1, r2, r2
 8005618:	6239      	str	r1, [r7, #32]
 800561a:	415b      	adcs	r3, r3
 800561c:	627b      	str	r3, [r7, #36]	@ 0x24
 800561e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005622:	4641      	mov	r1, r8
 8005624:	1854      	adds	r4, r2, r1
 8005626:	4649      	mov	r1, r9
 8005628:	eb43 0501 	adc.w	r5, r3, r1
 800562c:	f04f 0200 	mov.w	r2, #0
 8005630:	f04f 0300 	mov.w	r3, #0
 8005634:	00eb      	lsls	r3, r5, #3
 8005636:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800563a:	00e2      	lsls	r2, r4, #3
 800563c:	4614      	mov	r4, r2
 800563e:	461d      	mov	r5, r3
 8005640:	4643      	mov	r3, r8
 8005642:	18e3      	adds	r3, r4, r3
 8005644:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005648:	464b      	mov	r3, r9
 800564a:	eb45 0303 	adc.w	r3, r5, r3
 800564e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800565e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005662:	f04f 0200 	mov.w	r2, #0
 8005666:	f04f 0300 	mov.w	r3, #0
 800566a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800566e:	4629      	mov	r1, r5
 8005670:	008b      	lsls	r3, r1, #2
 8005672:	4621      	mov	r1, r4
 8005674:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005678:	4621      	mov	r1, r4
 800567a:	008a      	lsls	r2, r1, #2
 800567c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005680:	f7fb fae4 	bl	8000c4c <__aeabi_uldivmod>
 8005684:	4602      	mov	r2, r0
 8005686:	460b      	mov	r3, r1
 8005688:	4b60      	ldr	r3, [pc, #384]	@ (800580c <UART_SetConfig+0x4e4>)
 800568a:	fba3 2302 	umull	r2, r3, r3, r2
 800568e:	095b      	lsrs	r3, r3, #5
 8005690:	011c      	lsls	r4, r3, #4
 8005692:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005696:	2200      	movs	r2, #0
 8005698:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800569c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80056a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80056a4:	4642      	mov	r2, r8
 80056a6:	464b      	mov	r3, r9
 80056a8:	1891      	adds	r1, r2, r2
 80056aa:	61b9      	str	r1, [r7, #24]
 80056ac:	415b      	adcs	r3, r3
 80056ae:	61fb      	str	r3, [r7, #28]
 80056b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056b4:	4641      	mov	r1, r8
 80056b6:	1851      	adds	r1, r2, r1
 80056b8:	6139      	str	r1, [r7, #16]
 80056ba:	4649      	mov	r1, r9
 80056bc:	414b      	adcs	r3, r1
 80056be:	617b      	str	r3, [r7, #20]
 80056c0:	f04f 0200 	mov.w	r2, #0
 80056c4:	f04f 0300 	mov.w	r3, #0
 80056c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056cc:	4659      	mov	r1, fp
 80056ce:	00cb      	lsls	r3, r1, #3
 80056d0:	4651      	mov	r1, sl
 80056d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056d6:	4651      	mov	r1, sl
 80056d8:	00ca      	lsls	r2, r1, #3
 80056da:	4610      	mov	r0, r2
 80056dc:	4619      	mov	r1, r3
 80056de:	4603      	mov	r3, r0
 80056e0:	4642      	mov	r2, r8
 80056e2:	189b      	adds	r3, r3, r2
 80056e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056e8:	464b      	mov	r3, r9
 80056ea:	460a      	mov	r2, r1
 80056ec:	eb42 0303 	adc.w	r3, r2, r3
 80056f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80056f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80056fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005700:	f04f 0200 	mov.w	r2, #0
 8005704:	f04f 0300 	mov.w	r3, #0
 8005708:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800570c:	4649      	mov	r1, r9
 800570e:	008b      	lsls	r3, r1, #2
 8005710:	4641      	mov	r1, r8
 8005712:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005716:	4641      	mov	r1, r8
 8005718:	008a      	lsls	r2, r1, #2
 800571a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800571e:	f7fb fa95 	bl	8000c4c <__aeabi_uldivmod>
 8005722:	4602      	mov	r2, r0
 8005724:	460b      	mov	r3, r1
 8005726:	4611      	mov	r1, r2
 8005728:	4b38      	ldr	r3, [pc, #224]	@ (800580c <UART_SetConfig+0x4e4>)
 800572a:	fba3 2301 	umull	r2, r3, r3, r1
 800572e:	095b      	lsrs	r3, r3, #5
 8005730:	2264      	movs	r2, #100	@ 0x64
 8005732:	fb02 f303 	mul.w	r3, r2, r3
 8005736:	1acb      	subs	r3, r1, r3
 8005738:	011b      	lsls	r3, r3, #4
 800573a:	3332      	adds	r3, #50	@ 0x32
 800573c:	4a33      	ldr	r2, [pc, #204]	@ (800580c <UART_SetConfig+0x4e4>)
 800573e:	fba2 2303 	umull	r2, r3, r2, r3
 8005742:	095b      	lsrs	r3, r3, #5
 8005744:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005748:	441c      	add	r4, r3
 800574a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800574e:	2200      	movs	r2, #0
 8005750:	673b      	str	r3, [r7, #112]	@ 0x70
 8005752:	677a      	str	r2, [r7, #116]	@ 0x74
 8005754:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005758:	4642      	mov	r2, r8
 800575a:	464b      	mov	r3, r9
 800575c:	1891      	adds	r1, r2, r2
 800575e:	60b9      	str	r1, [r7, #8]
 8005760:	415b      	adcs	r3, r3
 8005762:	60fb      	str	r3, [r7, #12]
 8005764:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005768:	4641      	mov	r1, r8
 800576a:	1851      	adds	r1, r2, r1
 800576c:	6039      	str	r1, [r7, #0]
 800576e:	4649      	mov	r1, r9
 8005770:	414b      	adcs	r3, r1
 8005772:	607b      	str	r3, [r7, #4]
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	f04f 0300 	mov.w	r3, #0
 800577c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005780:	4659      	mov	r1, fp
 8005782:	00cb      	lsls	r3, r1, #3
 8005784:	4651      	mov	r1, sl
 8005786:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800578a:	4651      	mov	r1, sl
 800578c:	00ca      	lsls	r2, r1, #3
 800578e:	4610      	mov	r0, r2
 8005790:	4619      	mov	r1, r3
 8005792:	4603      	mov	r3, r0
 8005794:	4642      	mov	r2, r8
 8005796:	189b      	adds	r3, r3, r2
 8005798:	66bb      	str	r3, [r7, #104]	@ 0x68
 800579a:	464b      	mov	r3, r9
 800579c:	460a      	mov	r2, r1
 800579e:	eb42 0303 	adc.w	r3, r2, r3
 80057a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80057a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80057ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80057b0:	f04f 0200 	mov.w	r2, #0
 80057b4:	f04f 0300 	mov.w	r3, #0
 80057b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80057bc:	4649      	mov	r1, r9
 80057be:	008b      	lsls	r3, r1, #2
 80057c0:	4641      	mov	r1, r8
 80057c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057c6:	4641      	mov	r1, r8
 80057c8:	008a      	lsls	r2, r1, #2
 80057ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80057ce:	f7fb fa3d 	bl	8000c4c <__aeabi_uldivmod>
 80057d2:	4602      	mov	r2, r0
 80057d4:	460b      	mov	r3, r1
 80057d6:	4b0d      	ldr	r3, [pc, #52]	@ (800580c <UART_SetConfig+0x4e4>)
 80057d8:	fba3 1302 	umull	r1, r3, r3, r2
 80057dc:	095b      	lsrs	r3, r3, #5
 80057de:	2164      	movs	r1, #100	@ 0x64
 80057e0:	fb01 f303 	mul.w	r3, r1, r3
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	011b      	lsls	r3, r3, #4
 80057e8:	3332      	adds	r3, #50	@ 0x32
 80057ea:	4a08      	ldr	r2, [pc, #32]	@ (800580c <UART_SetConfig+0x4e4>)
 80057ec:	fba2 2303 	umull	r2, r3, r2, r3
 80057f0:	095b      	lsrs	r3, r3, #5
 80057f2:	f003 020f 	and.w	r2, r3, #15
 80057f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4422      	add	r2, r4
 80057fe:	609a      	str	r2, [r3, #8]
}
 8005800:	bf00      	nop
 8005802:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005806:	46bd      	mov	sp, r7
 8005808:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800580c:	51eb851f 	.word	0x51eb851f

08005810 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005810:	b084      	sub	sp, #16
 8005812:	b580      	push	{r7, lr}
 8005814:	b084      	sub	sp, #16
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
 800581a:	f107 001c 	add.w	r0, r7, #28
 800581e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005822:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005826:	2b01      	cmp	r3, #1
 8005828:	d123      	bne.n	8005872 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800583e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005852:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005856:	2b01      	cmp	r3, #1
 8005858:	d105      	bne.n	8005866 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 fa9a 	bl	8005da0 <USB_CoreReset>
 800586c:	4603      	mov	r3, r0
 800586e:	73fb      	strb	r3, [r7, #15]
 8005870:	e01b      	b.n	80058aa <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 fa8e 	bl	8005da0 <USB_CoreReset>
 8005884:	4603      	mov	r3, r0
 8005886:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005888:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800588c:	2b00      	cmp	r3, #0
 800588e:	d106      	bne.n	800589e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005894:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	639a      	str	r2, [r3, #56]	@ 0x38
 800589c:	e005      	b.n	80058aa <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80058aa:	7fbb      	ldrb	r3, [r7, #30]
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d10b      	bne.n	80058c8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	f043 0206 	orr.w	r2, r3, #6
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f043 0220 	orr.w	r2, r3, #32
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3710      	adds	r7, #16
 80058ce:	46bd      	mov	sp, r7
 80058d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058d4:	b004      	add	sp, #16
 80058d6:	4770      	bx	lr

080058d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f023 0201 	bic.w	r2, r3, #1
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	370c      	adds	r7, #12
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr

080058fa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b084      	sub	sp, #16
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	460b      	mov	r3, r1
 8005904:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005906:	2300      	movs	r3, #0
 8005908:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005916:	78fb      	ldrb	r3, [r7, #3]
 8005918:	2b01      	cmp	r3, #1
 800591a:	d115      	bne.n	8005948 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005928:	200a      	movs	r0, #10
 800592a:	f7fc fc77 	bl	800221c <HAL_Delay>
      ms += 10U;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	330a      	adds	r3, #10
 8005932:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 fa25 	bl	8005d84 <USB_GetMode>
 800593a:	4603      	mov	r3, r0
 800593c:	2b01      	cmp	r3, #1
 800593e:	d01e      	beq.n	800597e <USB_SetCurrentMode+0x84>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2bc7      	cmp	r3, #199	@ 0xc7
 8005944:	d9f0      	bls.n	8005928 <USB_SetCurrentMode+0x2e>
 8005946:	e01a      	b.n	800597e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005948:	78fb      	ldrb	r3, [r7, #3]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d115      	bne.n	800597a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800595a:	200a      	movs	r0, #10
 800595c:	f7fc fc5e 	bl	800221c <HAL_Delay>
      ms += 10U;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	330a      	adds	r3, #10
 8005964:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 fa0c 	bl	8005d84 <USB_GetMode>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d005      	beq.n	800597e <USB_SetCurrentMode+0x84>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2bc7      	cmp	r3, #199	@ 0xc7
 8005976:	d9f0      	bls.n	800595a <USB_SetCurrentMode+0x60>
 8005978:	e001      	b.n	800597e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e005      	b.n	800598a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2bc8      	cmp	r3, #200	@ 0xc8
 8005982:	d101      	bne.n	8005988 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e000      	b.n	800598a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
	...

08005994 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005994:	b084      	sub	sp, #16
 8005996:	b580      	push	{r7, lr}
 8005998:	b086      	sub	sp, #24
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
 800599e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80059a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80059a6:	2300      	movs	r3, #0
 80059a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80059ae:	2300      	movs	r3, #0
 80059b0:	613b      	str	r3, [r7, #16]
 80059b2:	e009      	b.n	80059c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	3340      	adds	r3, #64	@ 0x40
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	4413      	add	r3, r2
 80059be:	2200      	movs	r2, #0
 80059c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	3301      	adds	r3, #1
 80059c6:	613b      	str	r3, [r7, #16]
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	2b0e      	cmp	r3, #14
 80059cc:	d9f2      	bls.n	80059b4 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80059ce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d11c      	bne.n	8005a10 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059e4:	f043 0302 	orr.w	r3, r3, #2
 80059e8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ee:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	601a      	str	r2, [r3, #0]
 8005a0e:	e005      	b.n	8005a1c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a14:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a22:	461a      	mov	r2, r3
 8005a24:	2300      	movs	r3, #0
 8005a26:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a28:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d10d      	bne.n	8005a4c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005a30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d104      	bne.n	8005a42 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005a38:	2100      	movs	r1, #0
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f000 f968 	bl	8005d10 <USB_SetDevSpeed>
 8005a40:	e008      	b.n	8005a54 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005a42:	2101      	movs	r1, #1
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 f963 	bl	8005d10 <USB_SetDevSpeed>
 8005a4a:	e003      	b.n	8005a54 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005a4c:	2103      	movs	r1, #3
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f95e 	bl	8005d10 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005a54:	2110      	movs	r1, #16
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f8fa 	bl	8005c50 <USB_FlushTxFifo>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d001      	beq.n	8005a66 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f924 	bl	8005cb4 <USB_FlushRxFifo>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d001      	beq.n	8005a76 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	2300      	movs	r3, #0
 8005a80:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a88:	461a      	mov	r2, r3
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a94:	461a      	mov	r2, r3
 8005a96:	2300      	movs	r3, #0
 8005a98:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	613b      	str	r3, [r7, #16]
 8005a9e:	e043      	b.n	8005b28 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ab2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ab6:	d118      	bne.n	8005aea <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10a      	bne.n	8005ad4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	015a      	lsls	r2, r3, #5
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aca:	461a      	mov	r2, r3
 8005acc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005ad0:	6013      	str	r3, [r2, #0]
 8005ad2:	e013      	b.n	8005afc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	015a      	lsls	r2, r3, #5
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	4413      	add	r3, r2
 8005adc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ae6:	6013      	str	r3, [r2, #0]
 8005ae8:	e008      	b.n	8005afc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	015a      	lsls	r2, r3, #5
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	4413      	add	r3, r2
 8005af2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005af6:	461a      	mov	r2, r3
 8005af8:	2300      	movs	r3, #0
 8005afa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b08:	461a      	mov	r2, r3
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	015a      	lsls	r2, r3, #5
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	4413      	add	r3, r2
 8005b16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005b20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	3301      	adds	r3, #1
 8005b26:	613b      	str	r3, [r7, #16]
 8005b28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d3b5      	bcc.n	8005aa0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b34:	2300      	movs	r3, #0
 8005b36:	613b      	str	r3, [r7, #16]
 8005b38:	e043      	b.n	8005bc2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	015a      	lsls	r2, r3, #5
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	4413      	add	r3, r2
 8005b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b50:	d118      	bne.n	8005b84 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10a      	bne.n	8005b6e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	015a      	lsls	r2, r3, #5
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	4413      	add	r3, r2
 8005b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b64:	461a      	mov	r2, r3
 8005b66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005b6a:	6013      	str	r3, [r2, #0]
 8005b6c:	e013      	b.n	8005b96 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	015a      	lsls	r2, r3, #5
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	4413      	add	r3, r2
 8005b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b7a:	461a      	mov	r2, r3
 8005b7c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005b80:	6013      	str	r3, [r2, #0]
 8005b82:	e008      	b.n	8005b96 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	015a      	lsls	r2, r3, #5
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	4413      	add	r3, r2
 8005b8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b90:	461a      	mov	r2, r3
 8005b92:	2300      	movs	r3, #0
 8005b94:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	015a      	lsls	r2, r3, #5
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	015a      	lsls	r2, r3, #5
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	4413      	add	r3, r2
 8005bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005bba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	613b      	str	r3, [r7, #16]
 8005bc2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d3b5      	bcc.n	8005b3a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005be0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005bee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005bf0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d105      	bne.n	8005c04 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	699b      	ldr	r3, [r3, #24]
 8005bfc:	f043 0210 	orr.w	r2, r3, #16
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	699a      	ldr	r2, [r3, #24]
 8005c08:	4b10      	ldr	r3, [pc, #64]	@ (8005c4c <USB_DevInit+0x2b8>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005c10:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d005      	beq.n	8005c24 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	699b      	ldr	r3, [r3, #24]
 8005c1c:	f043 0208 	orr.w	r2, r3, #8
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005c24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d107      	bne.n	8005c3c <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c34:	f043 0304 	orr.w	r3, r3, #4
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3718      	adds	r7, #24
 8005c42:	46bd      	mov	sp, r7
 8005c44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c48:	b004      	add	sp, #16
 8005c4a:	4770      	bx	lr
 8005c4c:	803c3800 	.word	0x803c3800

08005c50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	3301      	adds	r3, #1
 8005c62:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c6a:	d901      	bls.n	8005c70 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e01b      	b.n	8005ca8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	691b      	ldr	r3, [r3, #16]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	daf2      	bge.n	8005c5e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	019b      	lsls	r3, r3, #6
 8005c80:	f043 0220 	orr.w	r2, r3, #32
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	3301      	adds	r3, #1
 8005c8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c94:	d901      	bls.n	8005c9a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e006      	b.n	8005ca8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	f003 0320 	and.w	r3, r3, #32
 8005ca2:	2b20      	cmp	r3, #32
 8005ca4:	d0f0      	beq.n	8005c88 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3714      	adds	r7, #20
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ccc:	d901      	bls.n	8005cd2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	e018      	b.n	8005d04 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	691b      	ldr	r3, [r3, #16]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	daf2      	bge.n	8005cc0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2210      	movs	r2, #16
 8005ce2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	3301      	adds	r3, #1
 8005ce8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005cf0:	d901      	bls.n	8005cf6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e006      	b.n	8005d04 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	f003 0310 	and.w	r3, r3, #16
 8005cfe:	2b10      	cmp	r3, #16
 8005d00:	d0f0      	beq.n	8005ce4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3714      	adds	r7, #20
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	460b      	mov	r3, r1
 8005d1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	78fb      	ldrb	r3, [r7, #3]
 8005d2a:	68f9      	ldr	r1, [r7, #12]
 8005d2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d30:	4313      	orrs	r3, r2
 8005d32:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr

08005d42 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d42:	b480      	push	{r7}
 8005d44:	b085      	sub	sp, #20
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005d5c:	f023 0303 	bic.w	r3, r3, #3
 8005d60:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d70:	f043 0302 	orr.w	r3, r3, #2
 8005d74:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3714      	adds	r7, #20
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	f003 0301 	and.w	r3, r3, #1
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b085      	sub	sp, #20
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005da8:	2300      	movs	r3, #0
 8005daa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	3301      	adds	r3, #1
 8005db0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005db8:	d901      	bls.n	8005dbe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e01b      	b.n	8005df6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	daf2      	bge.n	8005dac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	f043 0201 	orr.w	r2, r3, #1
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005de2:	d901      	bls.n	8005de8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005de4:	2303      	movs	r3, #3
 8005de6:	e006      	b.n	8005df6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	f003 0301 	and.w	r3, r3, #1
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d0f0      	beq.n	8005dd6 <USB_CoreReset+0x36>

  return HAL_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3714      	adds	r7, #20
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr

08005e02 <atof>:
 8005e02:	2100      	movs	r1, #0
 8005e04:	f000 be08 	b.w	8006a18 <strtod>

08005e08 <atoi>:
 8005e08:	220a      	movs	r2, #10
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	f000 be8a 	b.w	8006b24 <strtol>

08005e10 <sulp>:
 8005e10:	b570      	push	{r4, r5, r6, lr}
 8005e12:	4604      	mov	r4, r0
 8005e14:	460d      	mov	r5, r1
 8005e16:	ec45 4b10 	vmov	d0, r4, r5
 8005e1a:	4616      	mov	r6, r2
 8005e1c:	f001 fff0 	bl	8007e00 <__ulp>
 8005e20:	ec51 0b10 	vmov	r0, r1, d0
 8005e24:	b17e      	cbz	r6, 8005e46 <sulp+0x36>
 8005e26:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005e2a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	dd09      	ble.n	8005e46 <sulp+0x36>
 8005e32:	051b      	lsls	r3, r3, #20
 8005e34:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005e38:	2400      	movs	r4, #0
 8005e3a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005e3e:	4622      	mov	r2, r4
 8005e40:	462b      	mov	r3, r5
 8005e42:	f7fa fbf9 	bl	8000638 <__aeabi_dmul>
 8005e46:	ec41 0b10 	vmov	d0, r0, r1
 8005e4a:	bd70      	pop	{r4, r5, r6, pc}
 8005e4c:	0000      	movs	r0, r0
	...

08005e50 <_strtod_l>:
 8005e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e54:	b09f      	sub	sp, #124	@ 0x7c
 8005e56:	460c      	mov	r4, r1
 8005e58:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	921a      	str	r2, [sp, #104]	@ 0x68
 8005e5e:	9005      	str	r0, [sp, #20]
 8005e60:	f04f 0a00 	mov.w	sl, #0
 8005e64:	f04f 0b00 	mov.w	fp, #0
 8005e68:	460a      	mov	r2, r1
 8005e6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e6c:	7811      	ldrb	r1, [r2, #0]
 8005e6e:	292b      	cmp	r1, #43	@ 0x2b
 8005e70:	d04a      	beq.n	8005f08 <_strtod_l+0xb8>
 8005e72:	d838      	bhi.n	8005ee6 <_strtod_l+0x96>
 8005e74:	290d      	cmp	r1, #13
 8005e76:	d832      	bhi.n	8005ede <_strtod_l+0x8e>
 8005e78:	2908      	cmp	r1, #8
 8005e7a:	d832      	bhi.n	8005ee2 <_strtod_l+0x92>
 8005e7c:	2900      	cmp	r1, #0
 8005e7e:	d03b      	beq.n	8005ef8 <_strtod_l+0xa8>
 8005e80:	2200      	movs	r2, #0
 8005e82:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005e84:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005e86:	782a      	ldrb	r2, [r5, #0]
 8005e88:	2a30      	cmp	r2, #48	@ 0x30
 8005e8a:	f040 80b3 	bne.w	8005ff4 <_strtod_l+0x1a4>
 8005e8e:	786a      	ldrb	r2, [r5, #1]
 8005e90:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005e94:	2a58      	cmp	r2, #88	@ 0x58
 8005e96:	d16e      	bne.n	8005f76 <_strtod_l+0x126>
 8005e98:	9302      	str	r3, [sp, #8]
 8005e9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e9c:	9301      	str	r3, [sp, #4]
 8005e9e:	ab1a      	add	r3, sp, #104	@ 0x68
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	4a8e      	ldr	r2, [pc, #568]	@ (80060dc <_strtod_l+0x28c>)
 8005ea4:	9805      	ldr	r0, [sp, #20]
 8005ea6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005ea8:	a919      	add	r1, sp, #100	@ 0x64
 8005eaa:	f001 f8a3 	bl	8006ff4 <__gethex>
 8005eae:	f010 060f 	ands.w	r6, r0, #15
 8005eb2:	4604      	mov	r4, r0
 8005eb4:	d005      	beq.n	8005ec2 <_strtod_l+0x72>
 8005eb6:	2e06      	cmp	r6, #6
 8005eb8:	d128      	bne.n	8005f0c <_strtod_l+0xbc>
 8005eba:	3501      	adds	r5, #1
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	9519      	str	r5, [sp, #100]	@ 0x64
 8005ec0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ec2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	f040 858e 	bne.w	80069e6 <_strtod_l+0xb96>
 8005eca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ecc:	b1cb      	cbz	r3, 8005f02 <_strtod_l+0xb2>
 8005ece:	4652      	mov	r2, sl
 8005ed0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005ed4:	ec43 2b10 	vmov	d0, r2, r3
 8005ed8:	b01f      	add	sp, #124	@ 0x7c
 8005eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ede:	2920      	cmp	r1, #32
 8005ee0:	d1ce      	bne.n	8005e80 <_strtod_l+0x30>
 8005ee2:	3201      	adds	r2, #1
 8005ee4:	e7c1      	b.n	8005e6a <_strtod_l+0x1a>
 8005ee6:	292d      	cmp	r1, #45	@ 0x2d
 8005ee8:	d1ca      	bne.n	8005e80 <_strtod_l+0x30>
 8005eea:	2101      	movs	r1, #1
 8005eec:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005eee:	1c51      	adds	r1, r2, #1
 8005ef0:	9119      	str	r1, [sp, #100]	@ 0x64
 8005ef2:	7852      	ldrb	r2, [r2, #1]
 8005ef4:	2a00      	cmp	r2, #0
 8005ef6:	d1c5      	bne.n	8005e84 <_strtod_l+0x34>
 8005ef8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005efa:	9419      	str	r4, [sp, #100]	@ 0x64
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f040 8570 	bne.w	80069e2 <_strtod_l+0xb92>
 8005f02:	4652      	mov	r2, sl
 8005f04:	465b      	mov	r3, fp
 8005f06:	e7e5      	b.n	8005ed4 <_strtod_l+0x84>
 8005f08:	2100      	movs	r1, #0
 8005f0a:	e7ef      	b.n	8005eec <_strtod_l+0x9c>
 8005f0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005f0e:	b13a      	cbz	r2, 8005f20 <_strtod_l+0xd0>
 8005f10:	2135      	movs	r1, #53	@ 0x35
 8005f12:	a81c      	add	r0, sp, #112	@ 0x70
 8005f14:	f002 f86e 	bl	8007ff4 <__copybits>
 8005f18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005f1a:	9805      	ldr	r0, [sp, #20]
 8005f1c:	f001 fc3c 	bl	8007798 <_Bfree>
 8005f20:	3e01      	subs	r6, #1
 8005f22:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005f24:	2e04      	cmp	r6, #4
 8005f26:	d806      	bhi.n	8005f36 <_strtod_l+0xe6>
 8005f28:	e8df f006 	tbb	[pc, r6]
 8005f2c:	201d0314 	.word	0x201d0314
 8005f30:	14          	.byte	0x14
 8005f31:	00          	.byte	0x00
 8005f32:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005f36:	05e1      	lsls	r1, r4, #23
 8005f38:	bf48      	it	mi
 8005f3a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005f3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005f42:	0d1b      	lsrs	r3, r3, #20
 8005f44:	051b      	lsls	r3, r3, #20
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1bb      	bne.n	8005ec2 <_strtod_l+0x72>
 8005f4a:	f000 ff5b 	bl	8006e04 <__errno>
 8005f4e:	2322      	movs	r3, #34	@ 0x22
 8005f50:	6003      	str	r3, [r0, #0]
 8005f52:	e7b6      	b.n	8005ec2 <_strtod_l+0x72>
 8005f54:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005f58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005f5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005f60:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005f64:	e7e7      	b.n	8005f36 <_strtod_l+0xe6>
 8005f66:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80060e4 <_strtod_l+0x294>
 8005f6a:	e7e4      	b.n	8005f36 <_strtod_l+0xe6>
 8005f6c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005f70:	f04f 3aff 	mov.w	sl, #4294967295
 8005f74:	e7df      	b.n	8005f36 <_strtod_l+0xe6>
 8005f76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	9219      	str	r2, [sp, #100]	@ 0x64
 8005f7c:	785b      	ldrb	r3, [r3, #1]
 8005f7e:	2b30      	cmp	r3, #48	@ 0x30
 8005f80:	d0f9      	beq.n	8005f76 <_strtod_l+0x126>
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d09d      	beq.n	8005ec2 <_strtod_l+0x72>
 8005f86:	2301      	movs	r3, #1
 8005f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8005f8e:	2300      	movs	r3, #0
 8005f90:	9308      	str	r3, [sp, #32]
 8005f92:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f94:	461f      	mov	r7, r3
 8005f96:	220a      	movs	r2, #10
 8005f98:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005f9a:	7805      	ldrb	r5, [r0, #0]
 8005f9c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005fa0:	b2d9      	uxtb	r1, r3
 8005fa2:	2909      	cmp	r1, #9
 8005fa4:	d928      	bls.n	8005ff8 <_strtod_l+0x1a8>
 8005fa6:	494e      	ldr	r1, [pc, #312]	@ (80060e0 <_strtod_l+0x290>)
 8005fa8:	2201      	movs	r2, #1
 8005faa:	f000 fed2 	bl	8006d52 <strncmp>
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	d032      	beq.n	8006018 <_strtod_l+0x1c8>
 8005fb2:	2000      	movs	r0, #0
 8005fb4:	462a      	mov	r2, r5
 8005fb6:	4681      	mov	r9, r0
 8005fb8:	463d      	mov	r5, r7
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2a65      	cmp	r2, #101	@ 0x65
 8005fbe:	d001      	beq.n	8005fc4 <_strtod_l+0x174>
 8005fc0:	2a45      	cmp	r2, #69	@ 0x45
 8005fc2:	d114      	bne.n	8005fee <_strtod_l+0x19e>
 8005fc4:	b91d      	cbnz	r5, 8005fce <_strtod_l+0x17e>
 8005fc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fc8:	4302      	orrs	r2, r0
 8005fca:	d095      	beq.n	8005ef8 <_strtod_l+0xa8>
 8005fcc:	2500      	movs	r5, #0
 8005fce:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005fd0:	1c62      	adds	r2, r4, #1
 8005fd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8005fd4:	7862      	ldrb	r2, [r4, #1]
 8005fd6:	2a2b      	cmp	r2, #43	@ 0x2b
 8005fd8:	d077      	beq.n	80060ca <_strtod_l+0x27a>
 8005fda:	2a2d      	cmp	r2, #45	@ 0x2d
 8005fdc:	d07b      	beq.n	80060d6 <_strtod_l+0x286>
 8005fde:	f04f 0c00 	mov.w	ip, #0
 8005fe2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005fe6:	2909      	cmp	r1, #9
 8005fe8:	f240 8082 	bls.w	80060f0 <_strtod_l+0x2a0>
 8005fec:	9419      	str	r4, [sp, #100]	@ 0x64
 8005fee:	f04f 0800 	mov.w	r8, #0
 8005ff2:	e0a2      	b.n	800613a <_strtod_l+0x2ea>
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	e7c7      	b.n	8005f88 <_strtod_l+0x138>
 8005ff8:	2f08      	cmp	r7, #8
 8005ffa:	bfd5      	itete	le
 8005ffc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005ffe:	9908      	ldrgt	r1, [sp, #32]
 8006000:	fb02 3301 	mlale	r3, r2, r1, r3
 8006004:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006008:	f100 0001 	add.w	r0, r0, #1
 800600c:	bfd4      	ite	le
 800600e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006010:	9308      	strgt	r3, [sp, #32]
 8006012:	3701      	adds	r7, #1
 8006014:	9019      	str	r0, [sp, #100]	@ 0x64
 8006016:	e7bf      	b.n	8005f98 <_strtod_l+0x148>
 8006018:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800601a:	1c5a      	adds	r2, r3, #1
 800601c:	9219      	str	r2, [sp, #100]	@ 0x64
 800601e:	785a      	ldrb	r2, [r3, #1]
 8006020:	b37f      	cbz	r7, 8006082 <_strtod_l+0x232>
 8006022:	4681      	mov	r9, r0
 8006024:	463d      	mov	r5, r7
 8006026:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800602a:	2b09      	cmp	r3, #9
 800602c:	d912      	bls.n	8006054 <_strtod_l+0x204>
 800602e:	2301      	movs	r3, #1
 8006030:	e7c4      	b.n	8005fbc <_strtod_l+0x16c>
 8006032:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006034:	1c5a      	adds	r2, r3, #1
 8006036:	9219      	str	r2, [sp, #100]	@ 0x64
 8006038:	785a      	ldrb	r2, [r3, #1]
 800603a:	3001      	adds	r0, #1
 800603c:	2a30      	cmp	r2, #48	@ 0x30
 800603e:	d0f8      	beq.n	8006032 <_strtod_l+0x1e2>
 8006040:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006044:	2b08      	cmp	r3, #8
 8006046:	f200 84d3 	bhi.w	80069f0 <_strtod_l+0xba0>
 800604a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800604c:	930c      	str	r3, [sp, #48]	@ 0x30
 800604e:	4681      	mov	r9, r0
 8006050:	2000      	movs	r0, #0
 8006052:	4605      	mov	r5, r0
 8006054:	3a30      	subs	r2, #48	@ 0x30
 8006056:	f100 0301 	add.w	r3, r0, #1
 800605a:	d02a      	beq.n	80060b2 <_strtod_l+0x262>
 800605c:	4499      	add	r9, r3
 800605e:	eb00 0c05 	add.w	ip, r0, r5
 8006062:	462b      	mov	r3, r5
 8006064:	210a      	movs	r1, #10
 8006066:	4563      	cmp	r3, ip
 8006068:	d10d      	bne.n	8006086 <_strtod_l+0x236>
 800606a:	1c69      	adds	r1, r5, #1
 800606c:	4401      	add	r1, r0
 800606e:	4428      	add	r0, r5
 8006070:	2808      	cmp	r0, #8
 8006072:	dc16      	bgt.n	80060a2 <_strtod_l+0x252>
 8006074:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006076:	230a      	movs	r3, #10
 8006078:	fb03 2300 	mla	r3, r3, r0, r2
 800607c:	930a      	str	r3, [sp, #40]	@ 0x28
 800607e:	2300      	movs	r3, #0
 8006080:	e018      	b.n	80060b4 <_strtod_l+0x264>
 8006082:	4638      	mov	r0, r7
 8006084:	e7da      	b.n	800603c <_strtod_l+0x1ec>
 8006086:	2b08      	cmp	r3, #8
 8006088:	f103 0301 	add.w	r3, r3, #1
 800608c:	dc03      	bgt.n	8006096 <_strtod_l+0x246>
 800608e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006090:	434e      	muls	r6, r1
 8006092:	960a      	str	r6, [sp, #40]	@ 0x28
 8006094:	e7e7      	b.n	8006066 <_strtod_l+0x216>
 8006096:	2b10      	cmp	r3, #16
 8006098:	bfde      	ittt	le
 800609a:	9e08      	ldrle	r6, [sp, #32]
 800609c:	434e      	mulle	r6, r1
 800609e:	9608      	strle	r6, [sp, #32]
 80060a0:	e7e1      	b.n	8006066 <_strtod_l+0x216>
 80060a2:	280f      	cmp	r0, #15
 80060a4:	dceb      	bgt.n	800607e <_strtod_l+0x22e>
 80060a6:	9808      	ldr	r0, [sp, #32]
 80060a8:	230a      	movs	r3, #10
 80060aa:	fb03 2300 	mla	r3, r3, r0, r2
 80060ae:	9308      	str	r3, [sp, #32]
 80060b0:	e7e5      	b.n	800607e <_strtod_l+0x22e>
 80060b2:	4629      	mov	r1, r5
 80060b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80060b6:	1c50      	adds	r0, r2, #1
 80060b8:	9019      	str	r0, [sp, #100]	@ 0x64
 80060ba:	7852      	ldrb	r2, [r2, #1]
 80060bc:	4618      	mov	r0, r3
 80060be:	460d      	mov	r5, r1
 80060c0:	e7b1      	b.n	8006026 <_strtod_l+0x1d6>
 80060c2:	f04f 0900 	mov.w	r9, #0
 80060c6:	2301      	movs	r3, #1
 80060c8:	e77d      	b.n	8005fc6 <_strtod_l+0x176>
 80060ca:	f04f 0c00 	mov.w	ip, #0
 80060ce:	1ca2      	adds	r2, r4, #2
 80060d0:	9219      	str	r2, [sp, #100]	@ 0x64
 80060d2:	78a2      	ldrb	r2, [r4, #2]
 80060d4:	e785      	b.n	8005fe2 <_strtod_l+0x192>
 80060d6:	f04f 0c01 	mov.w	ip, #1
 80060da:	e7f8      	b.n	80060ce <_strtod_l+0x27e>
 80060dc:	08008b64 	.word	0x08008b64
 80060e0:	08008b40 	.word	0x08008b40
 80060e4:	7ff00000 	.word	0x7ff00000
 80060e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80060ea:	1c51      	adds	r1, r2, #1
 80060ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80060ee:	7852      	ldrb	r2, [r2, #1]
 80060f0:	2a30      	cmp	r2, #48	@ 0x30
 80060f2:	d0f9      	beq.n	80060e8 <_strtod_l+0x298>
 80060f4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80060f8:	2908      	cmp	r1, #8
 80060fa:	f63f af78 	bhi.w	8005fee <_strtod_l+0x19e>
 80060fe:	3a30      	subs	r2, #48	@ 0x30
 8006100:	920e      	str	r2, [sp, #56]	@ 0x38
 8006102:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006104:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006106:	f04f 080a 	mov.w	r8, #10
 800610a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800610c:	1c56      	adds	r6, r2, #1
 800610e:	9619      	str	r6, [sp, #100]	@ 0x64
 8006110:	7852      	ldrb	r2, [r2, #1]
 8006112:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006116:	f1be 0f09 	cmp.w	lr, #9
 800611a:	d939      	bls.n	8006190 <_strtod_l+0x340>
 800611c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800611e:	1a76      	subs	r6, r6, r1
 8006120:	2e08      	cmp	r6, #8
 8006122:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006126:	dc03      	bgt.n	8006130 <_strtod_l+0x2e0>
 8006128:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800612a:	4588      	cmp	r8, r1
 800612c:	bfa8      	it	ge
 800612e:	4688      	movge	r8, r1
 8006130:	f1bc 0f00 	cmp.w	ip, #0
 8006134:	d001      	beq.n	800613a <_strtod_l+0x2ea>
 8006136:	f1c8 0800 	rsb	r8, r8, #0
 800613a:	2d00      	cmp	r5, #0
 800613c:	d14e      	bne.n	80061dc <_strtod_l+0x38c>
 800613e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006140:	4308      	orrs	r0, r1
 8006142:	f47f aebe 	bne.w	8005ec2 <_strtod_l+0x72>
 8006146:	2b00      	cmp	r3, #0
 8006148:	f47f aed6 	bne.w	8005ef8 <_strtod_l+0xa8>
 800614c:	2a69      	cmp	r2, #105	@ 0x69
 800614e:	d028      	beq.n	80061a2 <_strtod_l+0x352>
 8006150:	dc25      	bgt.n	800619e <_strtod_l+0x34e>
 8006152:	2a49      	cmp	r2, #73	@ 0x49
 8006154:	d025      	beq.n	80061a2 <_strtod_l+0x352>
 8006156:	2a4e      	cmp	r2, #78	@ 0x4e
 8006158:	f47f aece 	bne.w	8005ef8 <_strtod_l+0xa8>
 800615c:	499b      	ldr	r1, [pc, #620]	@ (80063cc <_strtod_l+0x57c>)
 800615e:	a819      	add	r0, sp, #100	@ 0x64
 8006160:	f001 f96a 	bl	8007438 <__match>
 8006164:	2800      	cmp	r0, #0
 8006166:	f43f aec7 	beq.w	8005ef8 <_strtod_l+0xa8>
 800616a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	2b28      	cmp	r3, #40	@ 0x28
 8006170:	d12e      	bne.n	80061d0 <_strtod_l+0x380>
 8006172:	4997      	ldr	r1, [pc, #604]	@ (80063d0 <_strtod_l+0x580>)
 8006174:	aa1c      	add	r2, sp, #112	@ 0x70
 8006176:	a819      	add	r0, sp, #100	@ 0x64
 8006178:	f001 f972 	bl	8007460 <__hexnan>
 800617c:	2805      	cmp	r0, #5
 800617e:	d127      	bne.n	80061d0 <_strtod_l+0x380>
 8006180:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006182:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006186:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800618a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800618e:	e698      	b.n	8005ec2 <_strtod_l+0x72>
 8006190:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006192:	fb08 2101 	mla	r1, r8, r1, r2
 8006196:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800619a:	920e      	str	r2, [sp, #56]	@ 0x38
 800619c:	e7b5      	b.n	800610a <_strtod_l+0x2ba>
 800619e:	2a6e      	cmp	r2, #110	@ 0x6e
 80061a0:	e7da      	b.n	8006158 <_strtod_l+0x308>
 80061a2:	498c      	ldr	r1, [pc, #560]	@ (80063d4 <_strtod_l+0x584>)
 80061a4:	a819      	add	r0, sp, #100	@ 0x64
 80061a6:	f001 f947 	bl	8007438 <__match>
 80061aa:	2800      	cmp	r0, #0
 80061ac:	f43f aea4 	beq.w	8005ef8 <_strtod_l+0xa8>
 80061b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061b2:	4989      	ldr	r1, [pc, #548]	@ (80063d8 <_strtod_l+0x588>)
 80061b4:	3b01      	subs	r3, #1
 80061b6:	a819      	add	r0, sp, #100	@ 0x64
 80061b8:	9319      	str	r3, [sp, #100]	@ 0x64
 80061ba:	f001 f93d 	bl	8007438 <__match>
 80061be:	b910      	cbnz	r0, 80061c6 <_strtod_l+0x376>
 80061c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061c2:	3301      	adds	r3, #1
 80061c4:	9319      	str	r3, [sp, #100]	@ 0x64
 80061c6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80063e8 <_strtod_l+0x598>
 80061ca:	f04f 0a00 	mov.w	sl, #0
 80061ce:	e678      	b.n	8005ec2 <_strtod_l+0x72>
 80061d0:	4882      	ldr	r0, [pc, #520]	@ (80063dc <_strtod_l+0x58c>)
 80061d2:	f000 fe55 	bl	8006e80 <nan>
 80061d6:	ec5b ab10 	vmov	sl, fp, d0
 80061da:	e672      	b.n	8005ec2 <_strtod_l+0x72>
 80061dc:	eba8 0309 	sub.w	r3, r8, r9
 80061e0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80061e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80061e4:	2f00      	cmp	r7, #0
 80061e6:	bf08      	it	eq
 80061e8:	462f      	moveq	r7, r5
 80061ea:	2d10      	cmp	r5, #16
 80061ec:	462c      	mov	r4, r5
 80061ee:	bfa8      	it	ge
 80061f0:	2410      	movge	r4, #16
 80061f2:	f7fa f9a7 	bl	8000544 <__aeabi_ui2d>
 80061f6:	2d09      	cmp	r5, #9
 80061f8:	4682      	mov	sl, r0
 80061fa:	468b      	mov	fp, r1
 80061fc:	dc13      	bgt.n	8006226 <_strtod_l+0x3d6>
 80061fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006200:	2b00      	cmp	r3, #0
 8006202:	f43f ae5e 	beq.w	8005ec2 <_strtod_l+0x72>
 8006206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006208:	dd78      	ble.n	80062fc <_strtod_l+0x4ac>
 800620a:	2b16      	cmp	r3, #22
 800620c:	dc5f      	bgt.n	80062ce <_strtod_l+0x47e>
 800620e:	4974      	ldr	r1, [pc, #464]	@ (80063e0 <_strtod_l+0x590>)
 8006210:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006214:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006218:	4652      	mov	r2, sl
 800621a:	465b      	mov	r3, fp
 800621c:	f7fa fa0c 	bl	8000638 <__aeabi_dmul>
 8006220:	4682      	mov	sl, r0
 8006222:	468b      	mov	fp, r1
 8006224:	e64d      	b.n	8005ec2 <_strtod_l+0x72>
 8006226:	4b6e      	ldr	r3, [pc, #440]	@ (80063e0 <_strtod_l+0x590>)
 8006228:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800622c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006230:	f7fa fa02 	bl	8000638 <__aeabi_dmul>
 8006234:	4682      	mov	sl, r0
 8006236:	9808      	ldr	r0, [sp, #32]
 8006238:	468b      	mov	fp, r1
 800623a:	f7fa f983 	bl	8000544 <__aeabi_ui2d>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4650      	mov	r0, sl
 8006244:	4659      	mov	r1, fp
 8006246:	f7fa f841 	bl	80002cc <__adddf3>
 800624a:	2d0f      	cmp	r5, #15
 800624c:	4682      	mov	sl, r0
 800624e:	468b      	mov	fp, r1
 8006250:	ddd5      	ble.n	80061fe <_strtod_l+0x3ae>
 8006252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006254:	1b2c      	subs	r4, r5, r4
 8006256:	441c      	add	r4, r3
 8006258:	2c00      	cmp	r4, #0
 800625a:	f340 8096 	ble.w	800638a <_strtod_l+0x53a>
 800625e:	f014 030f 	ands.w	r3, r4, #15
 8006262:	d00a      	beq.n	800627a <_strtod_l+0x42a>
 8006264:	495e      	ldr	r1, [pc, #376]	@ (80063e0 <_strtod_l+0x590>)
 8006266:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800626a:	4652      	mov	r2, sl
 800626c:	465b      	mov	r3, fp
 800626e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006272:	f7fa f9e1 	bl	8000638 <__aeabi_dmul>
 8006276:	4682      	mov	sl, r0
 8006278:	468b      	mov	fp, r1
 800627a:	f034 040f 	bics.w	r4, r4, #15
 800627e:	d073      	beq.n	8006368 <_strtod_l+0x518>
 8006280:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006284:	dd48      	ble.n	8006318 <_strtod_l+0x4c8>
 8006286:	2400      	movs	r4, #0
 8006288:	46a0      	mov	r8, r4
 800628a:	940a      	str	r4, [sp, #40]	@ 0x28
 800628c:	46a1      	mov	r9, r4
 800628e:	9a05      	ldr	r2, [sp, #20]
 8006290:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80063e8 <_strtod_l+0x598>
 8006294:	2322      	movs	r3, #34	@ 0x22
 8006296:	6013      	str	r3, [r2, #0]
 8006298:	f04f 0a00 	mov.w	sl, #0
 800629c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f43f ae0f 	beq.w	8005ec2 <_strtod_l+0x72>
 80062a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80062a6:	9805      	ldr	r0, [sp, #20]
 80062a8:	f001 fa76 	bl	8007798 <_Bfree>
 80062ac:	9805      	ldr	r0, [sp, #20]
 80062ae:	4649      	mov	r1, r9
 80062b0:	f001 fa72 	bl	8007798 <_Bfree>
 80062b4:	9805      	ldr	r0, [sp, #20]
 80062b6:	4641      	mov	r1, r8
 80062b8:	f001 fa6e 	bl	8007798 <_Bfree>
 80062bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80062be:	9805      	ldr	r0, [sp, #20]
 80062c0:	f001 fa6a 	bl	8007798 <_Bfree>
 80062c4:	9805      	ldr	r0, [sp, #20]
 80062c6:	4621      	mov	r1, r4
 80062c8:	f001 fa66 	bl	8007798 <_Bfree>
 80062cc:	e5f9      	b.n	8005ec2 <_strtod_l+0x72>
 80062ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80062d4:	4293      	cmp	r3, r2
 80062d6:	dbbc      	blt.n	8006252 <_strtod_l+0x402>
 80062d8:	4c41      	ldr	r4, [pc, #260]	@ (80063e0 <_strtod_l+0x590>)
 80062da:	f1c5 050f 	rsb	r5, r5, #15
 80062de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80062e2:	4652      	mov	r2, sl
 80062e4:	465b      	mov	r3, fp
 80062e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80062ea:	f7fa f9a5 	bl	8000638 <__aeabi_dmul>
 80062ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062f0:	1b5d      	subs	r5, r3, r5
 80062f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80062f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80062fa:	e78f      	b.n	800621c <_strtod_l+0x3cc>
 80062fc:	3316      	adds	r3, #22
 80062fe:	dba8      	blt.n	8006252 <_strtod_l+0x402>
 8006300:	4b37      	ldr	r3, [pc, #220]	@ (80063e0 <_strtod_l+0x590>)
 8006302:	eba9 0808 	sub.w	r8, r9, r8
 8006306:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800630a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800630e:	4650      	mov	r0, sl
 8006310:	4659      	mov	r1, fp
 8006312:	f7fa fabb 	bl	800088c <__aeabi_ddiv>
 8006316:	e783      	b.n	8006220 <_strtod_l+0x3d0>
 8006318:	4b32      	ldr	r3, [pc, #200]	@ (80063e4 <_strtod_l+0x594>)
 800631a:	9308      	str	r3, [sp, #32]
 800631c:	2300      	movs	r3, #0
 800631e:	1124      	asrs	r4, r4, #4
 8006320:	4650      	mov	r0, sl
 8006322:	4659      	mov	r1, fp
 8006324:	461e      	mov	r6, r3
 8006326:	2c01      	cmp	r4, #1
 8006328:	dc21      	bgt.n	800636e <_strtod_l+0x51e>
 800632a:	b10b      	cbz	r3, 8006330 <_strtod_l+0x4e0>
 800632c:	4682      	mov	sl, r0
 800632e:	468b      	mov	fp, r1
 8006330:	492c      	ldr	r1, [pc, #176]	@ (80063e4 <_strtod_l+0x594>)
 8006332:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006336:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800633a:	4652      	mov	r2, sl
 800633c:	465b      	mov	r3, fp
 800633e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006342:	f7fa f979 	bl	8000638 <__aeabi_dmul>
 8006346:	4b28      	ldr	r3, [pc, #160]	@ (80063e8 <_strtod_l+0x598>)
 8006348:	460a      	mov	r2, r1
 800634a:	400b      	ands	r3, r1
 800634c:	4927      	ldr	r1, [pc, #156]	@ (80063ec <_strtod_l+0x59c>)
 800634e:	428b      	cmp	r3, r1
 8006350:	4682      	mov	sl, r0
 8006352:	d898      	bhi.n	8006286 <_strtod_l+0x436>
 8006354:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006358:	428b      	cmp	r3, r1
 800635a:	bf86      	itte	hi
 800635c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80063f0 <_strtod_l+0x5a0>
 8006360:	f04f 3aff 	movhi.w	sl, #4294967295
 8006364:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006368:	2300      	movs	r3, #0
 800636a:	9308      	str	r3, [sp, #32]
 800636c:	e07a      	b.n	8006464 <_strtod_l+0x614>
 800636e:	07e2      	lsls	r2, r4, #31
 8006370:	d505      	bpl.n	800637e <_strtod_l+0x52e>
 8006372:	9b08      	ldr	r3, [sp, #32]
 8006374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006378:	f7fa f95e 	bl	8000638 <__aeabi_dmul>
 800637c:	2301      	movs	r3, #1
 800637e:	9a08      	ldr	r2, [sp, #32]
 8006380:	3208      	adds	r2, #8
 8006382:	3601      	adds	r6, #1
 8006384:	1064      	asrs	r4, r4, #1
 8006386:	9208      	str	r2, [sp, #32]
 8006388:	e7cd      	b.n	8006326 <_strtod_l+0x4d6>
 800638a:	d0ed      	beq.n	8006368 <_strtod_l+0x518>
 800638c:	4264      	negs	r4, r4
 800638e:	f014 020f 	ands.w	r2, r4, #15
 8006392:	d00a      	beq.n	80063aa <_strtod_l+0x55a>
 8006394:	4b12      	ldr	r3, [pc, #72]	@ (80063e0 <_strtod_l+0x590>)
 8006396:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800639a:	4650      	mov	r0, sl
 800639c:	4659      	mov	r1, fp
 800639e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a2:	f7fa fa73 	bl	800088c <__aeabi_ddiv>
 80063a6:	4682      	mov	sl, r0
 80063a8:	468b      	mov	fp, r1
 80063aa:	1124      	asrs	r4, r4, #4
 80063ac:	d0dc      	beq.n	8006368 <_strtod_l+0x518>
 80063ae:	2c1f      	cmp	r4, #31
 80063b0:	dd20      	ble.n	80063f4 <_strtod_l+0x5a4>
 80063b2:	2400      	movs	r4, #0
 80063b4:	46a0      	mov	r8, r4
 80063b6:	940a      	str	r4, [sp, #40]	@ 0x28
 80063b8:	46a1      	mov	r9, r4
 80063ba:	9a05      	ldr	r2, [sp, #20]
 80063bc:	2322      	movs	r3, #34	@ 0x22
 80063be:	f04f 0a00 	mov.w	sl, #0
 80063c2:	f04f 0b00 	mov.w	fp, #0
 80063c6:	6013      	str	r3, [r2, #0]
 80063c8:	e768      	b.n	800629c <_strtod_l+0x44c>
 80063ca:	bf00      	nop
 80063cc:	08008b4b 	.word	0x08008b4b
 80063d0:	08008b50 	.word	0x08008b50
 80063d4:	08008b42 	.word	0x08008b42
 80063d8:	08008b45 	.word	0x08008b45
 80063dc:	08008ec3 	.word	0x08008ec3
 80063e0:	08008dc0 	.word	0x08008dc0
 80063e4:	08008d98 	.word	0x08008d98
 80063e8:	7ff00000 	.word	0x7ff00000
 80063ec:	7ca00000 	.word	0x7ca00000
 80063f0:	7fefffff 	.word	0x7fefffff
 80063f4:	f014 0310 	ands.w	r3, r4, #16
 80063f8:	bf18      	it	ne
 80063fa:	236a      	movne	r3, #106	@ 0x6a
 80063fc:	4ea9      	ldr	r6, [pc, #676]	@ (80066a4 <_strtod_l+0x854>)
 80063fe:	9308      	str	r3, [sp, #32]
 8006400:	4650      	mov	r0, sl
 8006402:	4659      	mov	r1, fp
 8006404:	2300      	movs	r3, #0
 8006406:	07e2      	lsls	r2, r4, #31
 8006408:	d504      	bpl.n	8006414 <_strtod_l+0x5c4>
 800640a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800640e:	f7fa f913 	bl	8000638 <__aeabi_dmul>
 8006412:	2301      	movs	r3, #1
 8006414:	1064      	asrs	r4, r4, #1
 8006416:	f106 0608 	add.w	r6, r6, #8
 800641a:	d1f4      	bne.n	8006406 <_strtod_l+0x5b6>
 800641c:	b10b      	cbz	r3, 8006422 <_strtod_l+0x5d2>
 800641e:	4682      	mov	sl, r0
 8006420:	468b      	mov	fp, r1
 8006422:	9b08      	ldr	r3, [sp, #32]
 8006424:	b1b3      	cbz	r3, 8006454 <_strtod_l+0x604>
 8006426:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800642a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800642e:	2b00      	cmp	r3, #0
 8006430:	4659      	mov	r1, fp
 8006432:	dd0f      	ble.n	8006454 <_strtod_l+0x604>
 8006434:	2b1f      	cmp	r3, #31
 8006436:	dd55      	ble.n	80064e4 <_strtod_l+0x694>
 8006438:	2b34      	cmp	r3, #52	@ 0x34
 800643a:	bfde      	ittt	le
 800643c:	f04f 33ff 	movle.w	r3, #4294967295
 8006440:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006444:	4093      	lslle	r3, r2
 8006446:	f04f 0a00 	mov.w	sl, #0
 800644a:	bfcc      	ite	gt
 800644c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006450:	ea03 0b01 	andle.w	fp, r3, r1
 8006454:	2200      	movs	r2, #0
 8006456:	2300      	movs	r3, #0
 8006458:	4650      	mov	r0, sl
 800645a:	4659      	mov	r1, fp
 800645c:	f7fa fb54 	bl	8000b08 <__aeabi_dcmpeq>
 8006460:	2800      	cmp	r0, #0
 8006462:	d1a6      	bne.n	80063b2 <_strtod_l+0x562>
 8006464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006466:	9300      	str	r3, [sp, #0]
 8006468:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800646a:	9805      	ldr	r0, [sp, #20]
 800646c:	462b      	mov	r3, r5
 800646e:	463a      	mov	r2, r7
 8006470:	f001 f9fa 	bl	8007868 <__s2b>
 8006474:	900a      	str	r0, [sp, #40]	@ 0x28
 8006476:	2800      	cmp	r0, #0
 8006478:	f43f af05 	beq.w	8006286 <_strtod_l+0x436>
 800647c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800647e:	2a00      	cmp	r2, #0
 8006480:	eba9 0308 	sub.w	r3, r9, r8
 8006484:	bfa8      	it	ge
 8006486:	2300      	movge	r3, #0
 8006488:	9312      	str	r3, [sp, #72]	@ 0x48
 800648a:	2400      	movs	r4, #0
 800648c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006490:	9316      	str	r3, [sp, #88]	@ 0x58
 8006492:	46a0      	mov	r8, r4
 8006494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006496:	9805      	ldr	r0, [sp, #20]
 8006498:	6859      	ldr	r1, [r3, #4]
 800649a:	f001 f93d 	bl	8007718 <_Balloc>
 800649e:	4681      	mov	r9, r0
 80064a0:	2800      	cmp	r0, #0
 80064a2:	f43f aef4 	beq.w	800628e <_strtod_l+0x43e>
 80064a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064a8:	691a      	ldr	r2, [r3, #16]
 80064aa:	3202      	adds	r2, #2
 80064ac:	f103 010c 	add.w	r1, r3, #12
 80064b0:	0092      	lsls	r2, r2, #2
 80064b2:	300c      	adds	r0, #12
 80064b4:	f000 fcd3 	bl	8006e5e <memcpy>
 80064b8:	ec4b ab10 	vmov	d0, sl, fp
 80064bc:	9805      	ldr	r0, [sp, #20]
 80064be:	aa1c      	add	r2, sp, #112	@ 0x70
 80064c0:	a91b      	add	r1, sp, #108	@ 0x6c
 80064c2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80064c6:	f001 fd0b 	bl	8007ee0 <__d2b>
 80064ca:	901a      	str	r0, [sp, #104]	@ 0x68
 80064cc:	2800      	cmp	r0, #0
 80064ce:	f43f aede 	beq.w	800628e <_strtod_l+0x43e>
 80064d2:	9805      	ldr	r0, [sp, #20]
 80064d4:	2101      	movs	r1, #1
 80064d6:	f001 fa5d 	bl	8007994 <__i2b>
 80064da:	4680      	mov	r8, r0
 80064dc:	b948      	cbnz	r0, 80064f2 <_strtod_l+0x6a2>
 80064de:	f04f 0800 	mov.w	r8, #0
 80064e2:	e6d4      	b.n	800628e <_strtod_l+0x43e>
 80064e4:	f04f 32ff 	mov.w	r2, #4294967295
 80064e8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ec:	ea03 0a0a 	and.w	sl, r3, sl
 80064f0:	e7b0      	b.n	8006454 <_strtod_l+0x604>
 80064f2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80064f4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80064f6:	2d00      	cmp	r5, #0
 80064f8:	bfab      	itete	ge
 80064fa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80064fc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80064fe:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006500:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006502:	bfac      	ite	ge
 8006504:	18ef      	addge	r7, r5, r3
 8006506:	1b5e      	sublt	r6, r3, r5
 8006508:	9b08      	ldr	r3, [sp, #32]
 800650a:	1aed      	subs	r5, r5, r3
 800650c:	4415      	add	r5, r2
 800650e:	4b66      	ldr	r3, [pc, #408]	@ (80066a8 <_strtod_l+0x858>)
 8006510:	3d01      	subs	r5, #1
 8006512:	429d      	cmp	r5, r3
 8006514:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006518:	da50      	bge.n	80065bc <_strtod_l+0x76c>
 800651a:	1b5b      	subs	r3, r3, r5
 800651c:	2b1f      	cmp	r3, #31
 800651e:	eba2 0203 	sub.w	r2, r2, r3
 8006522:	f04f 0101 	mov.w	r1, #1
 8006526:	dc3d      	bgt.n	80065a4 <_strtod_l+0x754>
 8006528:	fa01 f303 	lsl.w	r3, r1, r3
 800652c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800652e:	2300      	movs	r3, #0
 8006530:	9310      	str	r3, [sp, #64]	@ 0x40
 8006532:	18bd      	adds	r5, r7, r2
 8006534:	9b08      	ldr	r3, [sp, #32]
 8006536:	42af      	cmp	r7, r5
 8006538:	4416      	add	r6, r2
 800653a:	441e      	add	r6, r3
 800653c:	463b      	mov	r3, r7
 800653e:	bfa8      	it	ge
 8006540:	462b      	movge	r3, r5
 8006542:	42b3      	cmp	r3, r6
 8006544:	bfa8      	it	ge
 8006546:	4633      	movge	r3, r6
 8006548:	2b00      	cmp	r3, #0
 800654a:	bfc2      	ittt	gt
 800654c:	1aed      	subgt	r5, r5, r3
 800654e:	1af6      	subgt	r6, r6, r3
 8006550:	1aff      	subgt	r7, r7, r3
 8006552:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006554:	2b00      	cmp	r3, #0
 8006556:	dd16      	ble.n	8006586 <_strtod_l+0x736>
 8006558:	4641      	mov	r1, r8
 800655a:	9805      	ldr	r0, [sp, #20]
 800655c:	461a      	mov	r2, r3
 800655e:	f001 fad9 	bl	8007b14 <__pow5mult>
 8006562:	4680      	mov	r8, r0
 8006564:	2800      	cmp	r0, #0
 8006566:	d0ba      	beq.n	80064de <_strtod_l+0x68e>
 8006568:	4601      	mov	r1, r0
 800656a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800656c:	9805      	ldr	r0, [sp, #20]
 800656e:	f001 fa27 	bl	80079c0 <__multiply>
 8006572:	900e      	str	r0, [sp, #56]	@ 0x38
 8006574:	2800      	cmp	r0, #0
 8006576:	f43f ae8a 	beq.w	800628e <_strtod_l+0x43e>
 800657a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800657c:	9805      	ldr	r0, [sp, #20]
 800657e:	f001 f90b 	bl	8007798 <_Bfree>
 8006582:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006584:	931a      	str	r3, [sp, #104]	@ 0x68
 8006586:	2d00      	cmp	r5, #0
 8006588:	dc1d      	bgt.n	80065c6 <_strtod_l+0x776>
 800658a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800658c:	2b00      	cmp	r3, #0
 800658e:	dd23      	ble.n	80065d8 <_strtod_l+0x788>
 8006590:	4649      	mov	r1, r9
 8006592:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006594:	9805      	ldr	r0, [sp, #20]
 8006596:	f001 fabd 	bl	8007b14 <__pow5mult>
 800659a:	4681      	mov	r9, r0
 800659c:	b9e0      	cbnz	r0, 80065d8 <_strtod_l+0x788>
 800659e:	f04f 0900 	mov.w	r9, #0
 80065a2:	e674      	b.n	800628e <_strtod_l+0x43e>
 80065a4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80065a8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80065ac:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80065b0:	35e2      	adds	r5, #226	@ 0xe2
 80065b2:	fa01 f305 	lsl.w	r3, r1, r5
 80065b6:	9310      	str	r3, [sp, #64]	@ 0x40
 80065b8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80065ba:	e7ba      	b.n	8006532 <_strtod_l+0x6e2>
 80065bc:	2300      	movs	r3, #0
 80065be:	9310      	str	r3, [sp, #64]	@ 0x40
 80065c0:	2301      	movs	r3, #1
 80065c2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80065c4:	e7b5      	b.n	8006532 <_strtod_l+0x6e2>
 80065c6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065c8:	9805      	ldr	r0, [sp, #20]
 80065ca:	462a      	mov	r2, r5
 80065cc:	f001 fafc 	bl	8007bc8 <__lshift>
 80065d0:	901a      	str	r0, [sp, #104]	@ 0x68
 80065d2:	2800      	cmp	r0, #0
 80065d4:	d1d9      	bne.n	800658a <_strtod_l+0x73a>
 80065d6:	e65a      	b.n	800628e <_strtod_l+0x43e>
 80065d8:	2e00      	cmp	r6, #0
 80065da:	dd07      	ble.n	80065ec <_strtod_l+0x79c>
 80065dc:	4649      	mov	r1, r9
 80065de:	9805      	ldr	r0, [sp, #20]
 80065e0:	4632      	mov	r2, r6
 80065e2:	f001 faf1 	bl	8007bc8 <__lshift>
 80065e6:	4681      	mov	r9, r0
 80065e8:	2800      	cmp	r0, #0
 80065ea:	d0d8      	beq.n	800659e <_strtod_l+0x74e>
 80065ec:	2f00      	cmp	r7, #0
 80065ee:	dd08      	ble.n	8006602 <_strtod_l+0x7b2>
 80065f0:	4641      	mov	r1, r8
 80065f2:	9805      	ldr	r0, [sp, #20]
 80065f4:	463a      	mov	r2, r7
 80065f6:	f001 fae7 	bl	8007bc8 <__lshift>
 80065fa:	4680      	mov	r8, r0
 80065fc:	2800      	cmp	r0, #0
 80065fe:	f43f ae46 	beq.w	800628e <_strtod_l+0x43e>
 8006602:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006604:	9805      	ldr	r0, [sp, #20]
 8006606:	464a      	mov	r2, r9
 8006608:	f001 fb66 	bl	8007cd8 <__mdiff>
 800660c:	4604      	mov	r4, r0
 800660e:	2800      	cmp	r0, #0
 8006610:	f43f ae3d 	beq.w	800628e <_strtod_l+0x43e>
 8006614:	68c3      	ldr	r3, [r0, #12]
 8006616:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006618:	2300      	movs	r3, #0
 800661a:	60c3      	str	r3, [r0, #12]
 800661c:	4641      	mov	r1, r8
 800661e:	f001 fb3f 	bl	8007ca0 <__mcmp>
 8006622:	2800      	cmp	r0, #0
 8006624:	da46      	bge.n	80066b4 <_strtod_l+0x864>
 8006626:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006628:	ea53 030a 	orrs.w	r3, r3, sl
 800662c:	d16c      	bne.n	8006708 <_strtod_l+0x8b8>
 800662e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006632:	2b00      	cmp	r3, #0
 8006634:	d168      	bne.n	8006708 <_strtod_l+0x8b8>
 8006636:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800663a:	0d1b      	lsrs	r3, r3, #20
 800663c:	051b      	lsls	r3, r3, #20
 800663e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006642:	d961      	bls.n	8006708 <_strtod_l+0x8b8>
 8006644:	6963      	ldr	r3, [r4, #20]
 8006646:	b913      	cbnz	r3, 800664e <_strtod_l+0x7fe>
 8006648:	6923      	ldr	r3, [r4, #16]
 800664a:	2b01      	cmp	r3, #1
 800664c:	dd5c      	ble.n	8006708 <_strtod_l+0x8b8>
 800664e:	4621      	mov	r1, r4
 8006650:	2201      	movs	r2, #1
 8006652:	9805      	ldr	r0, [sp, #20]
 8006654:	f001 fab8 	bl	8007bc8 <__lshift>
 8006658:	4641      	mov	r1, r8
 800665a:	4604      	mov	r4, r0
 800665c:	f001 fb20 	bl	8007ca0 <__mcmp>
 8006660:	2800      	cmp	r0, #0
 8006662:	dd51      	ble.n	8006708 <_strtod_l+0x8b8>
 8006664:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006668:	9a08      	ldr	r2, [sp, #32]
 800666a:	0d1b      	lsrs	r3, r3, #20
 800666c:	051b      	lsls	r3, r3, #20
 800666e:	2a00      	cmp	r2, #0
 8006670:	d06b      	beq.n	800674a <_strtod_l+0x8fa>
 8006672:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006676:	d868      	bhi.n	800674a <_strtod_l+0x8fa>
 8006678:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800667c:	f67f ae9d 	bls.w	80063ba <_strtod_l+0x56a>
 8006680:	4b0a      	ldr	r3, [pc, #40]	@ (80066ac <_strtod_l+0x85c>)
 8006682:	4650      	mov	r0, sl
 8006684:	4659      	mov	r1, fp
 8006686:	2200      	movs	r2, #0
 8006688:	f7f9 ffd6 	bl	8000638 <__aeabi_dmul>
 800668c:	4b08      	ldr	r3, [pc, #32]	@ (80066b0 <_strtod_l+0x860>)
 800668e:	400b      	ands	r3, r1
 8006690:	4682      	mov	sl, r0
 8006692:	468b      	mov	fp, r1
 8006694:	2b00      	cmp	r3, #0
 8006696:	f47f ae05 	bne.w	80062a4 <_strtod_l+0x454>
 800669a:	9a05      	ldr	r2, [sp, #20]
 800669c:	2322      	movs	r3, #34	@ 0x22
 800669e:	6013      	str	r3, [r2, #0]
 80066a0:	e600      	b.n	80062a4 <_strtod_l+0x454>
 80066a2:	bf00      	nop
 80066a4:	08008b78 	.word	0x08008b78
 80066a8:	fffffc02 	.word	0xfffffc02
 80066ac:	39500000 	.word	0x39500000
 80066b0:	7ff00000 	.word	0x7ff00000
 80066b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80066b8:	d165      	bne.n	8006786 <_strtod_l+0x936>
 80066ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80066bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80066c0:	b35a      	cbz	r2, 800671a <_strtod_l+0x8ca>
 80066c2:	4a9f      	ldr	r2, [pc, #636]	@ (8006940 <_strtod_l+0xaf0>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d12b      	bne.n	8006720 <_strtod_l+0x8d0>
 80066c8:	9b08      	ldr	r3, [sp, #32]
 80066ca:	4651      	mov	r1, sl
 80066cc:	b303      	cbz	r3, 8006710 <_strtod_l+0x8c0>
 80066ce:	4b9d      	ldr	r3, [pc, #628]	@ (8006944 <_strtod_l+0xaf4>)
 80066d0:	465a      	mov	r2, fp
 80066d2:	4013      	ands	r3, r2
 80066d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80066d8:	f04f 32ff 	mov.w	r2, #4294967295
 80066dc:	d81b      	bhi.n	8006716 <_strtod_l+0x8c6>
 80066de:	0d1b      	lsrs	r3, r3, #20
 80066e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80066e4:	fa02 f303 	lsl.w	r3, r2, r3
 80066e8:	4299      	cmp	r1, r3
 80066ea:	d119      	bne.n	8006720 <_strtod_l+0x8d0>
 80066ec:	4b96      	ldr	r3, [pc, #600]	@ (8006948 <_strtod_l+0xaf8>)
 80066ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d102      	bne.n	80066fa <_strtod_l+0x8aa>
 80066f4:	3101      	adds	r1, #1
 80066f6:	f43f adca 	beq.w	800628e <_strtod_l+0x43e>
 80066fa:	4b92      	ldr	r3, [pc, #584]	@ (8006944 <_strtod_l+0xaf4>)
 80066fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066fe:	401a      	ands	r2, r3
 8006700:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006704:	f04f 0a00 	mov.w	sl, #0
 8006708:	9b08      	ldr	r3, [sp, #32]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1b8      	bne.n	8006680 <_strtod_l+0x830>
 800670e:	e5c9      	b.n	80062a4 <_strtod_l+0x454>
 8006710:	f04f 33ff 	mov.w	r3, #4294967295
 8006714:	e7e8      	b.n	80066e8 <_strtod_l+0x898>
 8006716:	4613      	mov	r3, r2
 8006718:	e7e6      	b.n	80066e8 <_strtod_l+0x898>
 800671a:	ea53 030a 	orrs.w	r3, r3, sl
 800671e:	d0a1      	beq.n	8006664 <_strtod_l+0x814>
 8006720:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006722:	b1db      	cbz	r3, 800675c <_strtod_l+0x90c>
 8006724:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006726:	4213      	tst	r3, r2
 8006728:	d0ee      	beq.n	8006708 <_strtod_l+0x8b8>
 800672a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800672c:	9a08      	ldr	r2, [sp, #32]
 800672e:	4650      	mov	r0, sl
 8006730:	4659      	mov	r1, fp
 8006732:	b1bb      	cbz	r3, 8006764 <_strtod_l+0x914>
 8006734:	f7ff fb6c 	bl	8005e10 <sulp>
 8006738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800673c:	ec53 2b10 	vmov	r2, r3, d0
 8006740:	f7f9 fdc4 	bl	80002cc <__adddf3>
 8006744:	4682      	mov	sl, r0
 8006746:	468b      	mov	fp, r1
 8006748:	e7de      	b.n	8006708 <_strtod_l+0x8b8>
 800674a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800674e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006752:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006756:	f04f 3aff 	mov.w	sl, #4294967295
 800675a:	e7d5      	b.n	8006708 <_strtod_l+0x8b8>
 800675c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800675e:	ea13 0f0a 	tst.w	r3, sl
 8006762:	e7e1      	b.n	8006728 <_strtod_l+0x8d8>
 8006764:	f7ff fb54 	bl	8005e10 <sulp>
 8006768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800676c:	ec53 2b10 	vmov	r2, r3, d0
 8006770:	f7f9 fdaa 	bl	80002c8 <__aeabi_dsub>
 8006774:	2200      	movs	r2, #0
 8006776:	2300      	movs	r3, #0
 8006778:	4682      	mov	sl, r0
 800677a:	468b      	mov	fp, r1
 800677c:	f7fa f9c4 	bl	8000b08 <__aeabi_dcmpeq>
 8006780:	2800      	cmp	r0, #0
 8006782:	d0c1      	beq.n	8006708 <_strtod_l+0x8b8>
 8006784:	e619      	b.n	80063ba <_strtod_l+0x56a>
 8006786:	4641      	mov	r1, r8
 8006788:	4620      	mov	r0, r4
 800678a:	f001 fc01 	bl	8007f90 <__ratio>
 800678e:	ec57 6b10 	vmov	r6, r7, d0
 8006792:	2200      	movs	r2, #0
 8006794:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006798:	4630      	mov	r0, r6
 800679a:	4639      	mov	r1, r7
 800679c:	f7fa f9c8 	bl	8000b30 <__aeabi_dcmple>
 80067a0:	2800      	cmp	r0, #0
 80067a2:	d06f      	beq.n	8006884 <_strtod_l+0xa34>
 80067a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d17a      	bne.n	80068a0 <_strtod_l+0xa50>
 80067aa:	f1ba 0f00 	cmp.w	sl, #0
 80067ae:	d158      	bne.n	8006862 <_strtod_l+0xa12>
 80067b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d15a      	bne.n	8006870 <_strtod_l+0xa20>
 80067ba:	4b64      	ldr	r3, [pc, #400]	@ (800694c <_strtod_l+0xafc>)
 80067bc:	2200      	movs	r2, #0
 80067be:	4630      	mov	r0, r6
 80067c0:	4639      	mov	r1, r7
 80067c2:	f7fa f9ab 	bl	8000b1c <__aeabi_dcmplt>
 80067c6:	2800      	cmp	r0, #0
 80067c8:	d159      	bne.n	800687e <_strtod_l+0xa2e>
 80067ca:	4630      	mov	r0, r6
 80067cc:	4639      	mov	r1, r7
 80067ce:	4b60      	ldr	r3, [pc, #384]	@ (8006950 <_strtod_l+0xb00>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	f7f9 ff31 	bl	8000638 <__aeabi_dmul>
 80067d6:	4606      	mov	r6, r0
 80067d8:	460f      	mov	r7, r1
 80067da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80067de:	9606      	str	r6, [sp, #24]
 80067e0:	9307      	str	r3, [sp, #28]
 80067e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80067e6:	4d57      	ldr	r5, [pc, #348]	@ (8006944 <_strtod_l+0xaf4>)
 80067e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80067ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067ee:	401d      	ands	r5, r3
 80067f0:	4b58      	ldr	r3, [pc, #352]	@ (8006954 <_strtod_l+0xb04>)
 80067f2:	429d      	cmp	r5, r3
 80067f4:	f040 80b2 	bne.w	800695c <_strtod_l+0xb0c>
 80067f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80067fe:	ec4b ab10 	vmov	d0, sl, fp
 8006802:	f001 fafd 	bl	8007e00 <__ulp>
 8006806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800680a:	ec51 0b10 	vmov	r0, r1, d0
 800680e:	f7f9 ff13 	bl	8000638 <__aeabi_dmul>
 8006812:	4652      	mov	r2, sl
 8006814:	465b      	mov	r3, fp
 8006816:	f7f9 fd59 	bl	80002cc <__adddf3>
 800681a:	460b      	mov	r3, r1
 800681c:	4949      	ldr	r1, [pc, #292]	@ (8006944 <_strtod_l+0xaf4>)
 800681e:	4a4e      	ldr	r2, [pc, #312]	@ (8006958 <_strtod_l+0xb08>)
 8006820:	4019      	ands	r1, r3
 8006822:	4291      	cmp	r1, r2
 8006824:	4682      	mov	sl, r0
 8006826:	d942      	bls.n	80068ae <_strtod_l+0xa5e>
 8006828:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800682a:	4b47      	ldr	r3, [pc, #284]	@ (8006948 <_strtod_l+0xaf8>)
 800682c:	429a      	cmp	r2, r3
 800682e:	d103      	bne.n	8006838 <_strtod_l+0x9e8>
 8006830:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006832:	3301      	adds	r3, #1
 8006834:	f43f ad2b 	beq.w	800628e <_strtod_l+0x43e>
 8006838:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006948 <_strtod_l+0xaf8>
 800683c:	f04f 3aff 	mov.w	sl, #4294967295
 8006840:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006842:	9805      	ldr	r0, [sp, #20]
 8006844:	f000 ffa8 	bl	8007798 <_Bfree>
 8006848:	9805      	ldr	r0, [sp, #20]
 800684a:	4649      	mov	r1, r9
 800684c:	f000 ffa4 	bl	8007798 <_Bfree>
 8006850:	9805      	ldr	r0, [sp, #20]
 8006852:	4641      	mov	r1, r8
 8006854:	f000 ffa0 	bl	8007798 <_Bfree>
 8006858:	9805      	ldr	r0, [sp, #20]
 800685a:	4621      	mov	r1, r4
 800685c:	f000 ff9c 	bl	8007798 <_Bfree>
 8006860:	e618      	b.n	8006494 <_strtod_l+0x644>
 8006862:	f1ba 0f01 	cmp.w	sl, #1
 8006866:	d103      	bne.n	8006870 <_strtod_l+0xa20>
 8006868:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800686a:	2b00      	cmp	r3, #0
 800686c:	f43f ada5 	beq.w	80063ba <_strtod_l+0x56a>
 8006870:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006920 <_strtod_l+0xad0>
 8006874:	4f35      	ldr	r7, [pc, #212]	@ (800694c <_strtod_l+0xafc>)
 8006876:	ed8d 7b06 	vstr	d7, [sp, #24]
 800687a:	2600      	movs	r6, #0
 800687c:	e7b1      	b.n	80067e2 <_strtod_l+0x992>
 800687e:	4f34      	ldr	r7, [pc, #208]	@ (8006950 <_strtod_l+0xb00>)
 8006880:	2600      	movs	r6, #0
 8006882:	e7aa      	b.n	80067da <_strtod_l+0x98a>
 8006884:	4b32      	ldr	r3, [pc, #200]	@ (8006950 <_strtod_l+0xb00>)
 8006886:	4630      	mov	r0, r6
 8006888:	4639      	mov	r1, r7
 800688a:	2200      	movs	r2, #0
 800688c:	f7f9 fed4 	bl	8000638 <__aeabi_dmul>
 8006890:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006892:	4606      	mov	r6, r0
 8006894:	460f      	mov	r7, r1
 8006896:	2b00      	cmp	r3, #0
 8006898:	d09f      	beq.n	80067da <_strtod_l+0x98a>
 800689a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800689e:	e7a0      	b.n	80067e2 <_strtod_l+0x992>
 80068a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006928 <_strtod_l+0xad8>
 80068a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80068a8:	ec57 6b17 	vmov	r6, r7, d7
 80068ac:	e799      	b.n	80067e2 <_strtod_l+0x992>
 80068ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80068b2:	9b08      	ldr	r3, [sp, #32]
 80068b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d1c1      	bne.n	8006840 <_strtod_l+0x9f0>
 80068bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80068c0:	0d1b      	lsrs	r3, r3, #20
 80068c2:	051b      	lsls	r3, r3, #20
 80068c4:	429d      	cmp	r5, r3
 80068c6:	d1bb      	bne.n	8006840 <_strtod_l+0x9f0>
 80068c8:	4630      	mov	r0, r6
 80068ca:	4639      	mov	r1, r7
 80068cc:	f7fa f9d6 	bl	8000c7c <__aeabi_d2lz>
 80068d0:	f7f9 fe84 	bl	80005dc <__aeabi_l2d>
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	4630      	mov	r0, r6
 80068da:	4639      	mov	r1, r7
 80068dc:	f7f9 fcf4 	bl	80002c8 <__aeabi_dsub>
 80068e0:	460b      	mov	r3, r1
 80068e2:	4602      	mov	r2, r0
 80068e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80068e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80068ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068ee:	ea46 060a 	orr.w	r6, r6, sl
 80068f2:	431e      	orrs	r6, r3
 80068f4:	d06f      	beq.n	80069d6 <_strtod_l+0xb86>
 80068f6:	a30e      	add	r3, pc, #56	@ (adr r3, 8006930 <_strtod_l+0xae0>)
 80068f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fc:	f7fa f90e 	bl	8000b1c <__aeabi_dcmplt>
 8006900:	2800      	cmp	r0, #0
 8006902:	f47f accf 	bne.w	80062a4 <_strtod_l+0x454>
 8006906:	a30c      	add	r3, pc, #48	@ (adr r3, 8006938 <_strtod_l+0xae8>)
 8006908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800690c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006910:	f7fa f922 	bl	8000b58 <__aeabi_dcmpgt>
 8006914:	2800      	cmp	r0, #0
 8006916:	d093      	beq.n	8006840 <_strtod_l+0x9f0>
 8006918:	e4c4      	b.n	80062a4 <_strtod_l+0x454>
 800691a:	bf00      	nop
 800691c:	f3af 8000 	nop.w
 8006920:	00000000 	.word	0x00000000
 8006924:	bff00000 	.word	0xbff00000
 8006928:	00000000 	.word	0x00000000
 800692c:	3ff00000 	.word	0x3ff00000
 8006930:	94a03595 	.word	0x94a03595
 8006934:	3fdfffff 	.word	0x3fdfffff
 8006938:	35afe535 	.word	0x35afe535
 800693c:	3fe00000 	.word	0x3fe00000
 8006940:	000fffff 	.word	0x000fffff
 8006944:	7ff00000 	.word	0x7ff00000
 8006948:	7fefffff 	.word	0x7fefffff
 800694c:	3ff00000 	.word	0x3ff00000
 8006950:	3fe00000 	.word	0x3fe00000
 8006954:	7fe00000 	.word	0x7fe00000
 8006958:	7c9fffff 	.word	0x7c9fffff
 800695c:	9b08      	ldr	r3, [sp, #32]
 800695e:	b323      	cbz	r3, 80069aa <_strtod_l+0xb5a>
 8006960:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006964:	d821      	bhi.n	80069aa <_strtod_l+0xb5a>
 8006966:	a328      	add	r3, pc, #160	@ (adr r3, 8006a08 <_strtod_l+0xbb8>)
 8006968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696c:	4630      	mov	r0, r6
 800696e:	4639      	mov	r1, r7
 8006970:	f7fa f8de 	bl	8000b30 <__aeabi_dcmple>
 8006974:	b1a0      	cbz	r0, 80069a0 <_strtod_l+0xb50>
 8006976:	4639      	mov	r1, r7
 8006978:	4630      	mov	r0, r6
 800697a:	f7fa f8f7 	bl	8000b6c <__aeabi_d2uiz>
 800697e:	2801      	cmp	r0, #1
 8006980:	bf38      	it	cc
 8006982:	2001      	movcc	r0, #1
 8006984:	f7f9 fdde 	bl	8000544 <__aeabi_ui2d>
 8006988:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800698a:	4606      	mov	r6, r0
 800698c:	460f      	mov	r7, r1
 800698e:	b9fb      	cbnz	r3, 80069d0 <_strtod_l+0xb80>
 8006990:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006994:	9014      	str	r0, [sp, #80]	@ 0x50
 8006996:	9315      	str	r3, [sp, #84]	@ 0x54
 8006998:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800699c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80069a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80069a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80069a6:	1b5b      	subs	r3, r3, r5
 80069a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80069aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80069ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80069b2:	f001 fa25 	bl	8007e00 <__ulp>
 80069b6:	4650      	mov	r0, sl
 80069b8:	ec53 2b10 	vmov	r2, r3, d0
 80069bc:	4659      	mov	r1, fp
 80069be:	f7f9 fe3b 	bl	8000638 <__aeabi_dmul>
 80069c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80069c6:	f7f9 fc81 	bl	80002cc <__adddf3>
 80069ca:	4682      	mov	sl, r0
 80069cc:	468b      	mov	fp, r1
 80069ce:	e770      	b.n	80068b2 <_strtod_l+0xa62>
 80069d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80069d4:	e7e0      	b.n	8006998 <_strtod_l+0xb48>
 80069d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8006a10 <_strtod_l+0xbc0>)
 80069d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069dc:	f7fa f89e 	bl	8000b1c <__aeabi_dcmplt>
 80069e0:	e798      	b.n	8006914 <_strtod_l+0xac4>
 80069e2:	2300      	movs	r3, #0
 80069e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80069e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	f7ff ba6d 	b.w	8005eca <_strtod_l+0x7a>
 80069f0:	2a65      	cmp	r2, #101	@ 0x65
 80069f2:	f43f ab66 	beq.w	80060c2 <_strtod_l+0x272>
 80069f6:	2a45      	cmp	r2, #69	@ 0x45
 80069f8:	f43f ab63 	beq.w	80060c2 <_strtod_l+0x272>
 80069fc:	2301      	movs	r3, #1
 80069fe:	f7ff bb9e 	b.w	800613e <_strtod_l+0x2ee>
 8006a02:	bf00      	nop
 8006a04:	f3af 8000 	nop.w
 8006a08:	ffc00000 	.word	0xffc00000
 8006a0c:	41dfffff 	.word	0x41dfffff
 8006a10:	94a03595 	.word	0x94a03595
 8006a14:	3fcfffff 	.word	0x3fcfffff

08006a18 <strtod>:
 8006a18:	460a      	mov	r2, r1
 8006a1a:	4601      	mov	r1, r0
 8006a1c:	4802      	ldr	r0, [pc, #8]	@ (8006a28 <strtod+0x10>)
 8006a1e:	4b03      	ldr	r3, [pc, #12]	@ (8006a2c <strtod+0x14>)
 8006a20:	6800      	ldr	r0, [r0, #0]
 8006a22:	f7ff ba15 	b.w	8005e50 <_strtod_l>
 8006a26:	bf00      	nop
 8006a28:	200001d8 	.word	0x200001d8
 8006a2c:	2000006c 	.word	0x2000006c

08006a30 <_strtol_l.constprop.0>:
 8006a30:	2b24      	cmp	r3, #36	@ 0x24
 8006a32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a36:	4686      	mov	lr, r0
 8006a38:	4690      	mov	r8, r2
 8006a3a:	d801      	bhi.n	8006a40 <_strtol_l.constprop.0+0x10>
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d106      	bne.n	8006a4e <_strtol_l.constprop.0+0x1e>
 8006a40:	f000 f9e0 	bl	8006e04 <__errno>
 8006a44:	2316      	movs	r3, #22
 8006a46:	6003      	str	r3, [r0, #0]
 8006a48:	2000      	movs	r0, #0
 8006a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a4e:	4834      	ldr	r0, [pc, #208]	@ (8006b20 <_strtol_l.constprop.0+0xf0>)
 8006a50:	460d      	mov	r5, r1
 8006a52:	462a      	mov	r2, r5
 8006a54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a58:	5d06      	ldrb	r6, [r0, r4]
 8006a5a:	f016 0608 	ands.w	r6, r6, #8
 8006a5e:	d1f8      	bne.n	8006a52 <_strtol_l.constprop.0+0x22>
 8006a60:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a62:	d12d      	bne.n	8006ac0 <_strtol_l.constprop.0+0x90>
 8006a64:	782c      	ldrb	r4, [r5, #0]
 8006a66:	2601      	movs	r6, #1
 8006a68:	1c95      	adds	r5, r2, #2
 8006a6a:	f033 0210 	bics.w	r2, r3, #16
 8006a6e:	d109      	bne.n	8006a84 <_strtol_l.constprop.0+0x54>
 8006a70:	2c30      	cmp	r4, #48	@ 0x30
 8006a72:	d12a      	bne.n	8006aca <_strtol_l.constprop.0+0x9a>
 8006a74:	782a      	ldrb	r2, [r5, #0]
 8006a76:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a7a:	2a58      	cmp	r2, #88	@ 0x58
 8006a7c:	d125      	bne.n	8006aca <_strtol_l.constprop.0+0x9a>
 8006a7e:	786c      	ldrb	r4, [r5, #1]
 8006a80:	2310      	movs	r3, #16
 8006a82:	3502      	adds	r5, #2
 8006a84:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a88:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	fbbc f9f3 	udiv	r9, ip, r3
 8006a92:	4610      	mov	r0, r2
 8006a94:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a98:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006a9c:	2f09      	cmp	r7, #9
 8006a9e:	d81b      	bhi.n	8006ad8 <_strtol_l.constprop.0+0xa8>
 8006aa0:	463c      	mov	r4, r7
 8006aa2:	42a3      	cmp	r3, r4
 8006aa4:	dd27      	ble.n	8006af6 <_strtol_l.constprop.0+0xc6>
 8006aa6:	1c57      	adds	r7, r2, #1
 8006aa8:	d007      	beq.n	8006aba <_strtol_l.constprop.0+0x8a>
 8006aaa:	4581      	cmp	r9, r0
 8006aac:	d320      	bcc.n	8006af0 <_strtol_l.constprop.0+0xc0>
 8006aae:	d101      	bne.n	8006ab4 <_strtol_l.constprop.0+0x84>
 8006ab0:	45a2      	cmp	sl, r4
 8006ab2:	db1d      	blt.n	8006af0 <_strtol_l.constprop.0+0xc0>
 8006ab4:	fb00 4003 	mla	r0, r0, r3, r4
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006abe:	e7eb      	b.n	8006a98 <_strtol_l.constprop.0+0x68>
 8006ac0:	2c2b      	cmp	r4, #43	@ 0x2b
 8006ac2:	bf04      	itt	eq
 8006ac4:	782c      	ldrbeq	r4, [r5, #0]
 8006ac6:	1c95      	addeq	r5, r2, #2
 8006ac8:	e7cf      	b.n	8006a6a <_strtol_l.constprop.0+0x3a>
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1da      	bne.n	8006a84 <_strtol_l.constprop.0+0x54>
 8006ace:	2c30      	cmp	r4, #48	@ 0x30
 8006ad0:	bf0c      	ite	eq
 8006ad2:	2308      	moveq	r3, #8
 8006ad4:	230a      	movne	r3, #10
 8006ad6:	e7d5      	b.n	8006a84 <_strtol_l.constprop.0+0x54>
 8006ad8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006adc:	2f19      	cmp	r7, #25
 8006ade:	d801      	bhi.n	8006ae4 <_strtol_l.constprop.0+0xb4>
 8006ae0:	3c37      	subs	r4, #55	@ 0x37
 8006ae2:	e7de      	b.n	8006aa2 <_strtol_l.constprop.0+0x72>
 8006ae4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006ae8:	2f19      	cmp	r7, #25
 8006aea:	d804      	bhi.n	8006af6 <_strtol_l.constprop.0+0xc6>
 8006aec:	3c57      	subs	r4, #87	@ 0x57
 8006aee:	e7d8      	b.n	8006aa2 <_strtol_l.constprop.0+0x72>
 8006af0:	f04f 32ff 	mov.w	r2, #4294967295
 8006af4:	e7e1      	b.n	8006aba <_strtol_l.constprop.0+0x8a>
 8006af6:	1c53      	adds	r3, r2, #1
 8006af8:	d108      	bne.n	8006b0c <_strtol_l.constprop.0+0xdc>
 8006afa:	2322      	movs	r3, #34	@ 0x22
 8006afc:	f8ce 3000 	str.w	r3, [lr]
 8006b00:	4660      	mov	r0, ip
 8006b02:	f1b8 0f00 	cmp.w	r8, #0
 8006b06:	d0a0      	beq.n	8006a4a <_strtol_l.constprop.0+0x1a>
 8006b08:	1e69      	subs	r1, r5, #1
 8006b0a:	e006      	b.n	8006b1a <_strtol_l.constprop.0+0xea>
 8006b0c:	b106      	cbz	r6, 8006b10 <_strtol_l.constprop.0+0xe0>
 8006b0e:	4240      	negs	r0, r0
 8006b10:	f1b8 0f00 	cmp.w	r8, #0
 8006b14:	d099      	beq.n	8006a4a <_strtol_l.constprop.0+0x1a>
 8006b16:	2a00      	cmp	r2, #0
 8006b18:	d1f6      	bne.n	8006b08 <_strtol_l.constprop.0+0xd8>
 8006b1a:	f8c8 1000 	str.w	r1, [r8]
 8006b1e:	e794      	b.n	8006a4a <_strtol_l.constprop.0+0x1a>
 8006b20:	08008ba1 	.word	0x08008ba1

08006b24 <strtol>:
 8006b24:	4613      	mov	r3, r2
 8006b26:	460a      	mov	r2, r1
 8006b28:	4601      	mov	r1, r0
 8006b2a:	4802      	ldr	r0, [pc, #8]	@ (8006b34 <strtol+0x10>)
 8006b2c:	6800      	ldr	r0, [r0, #0]
 8006b2e:	f7ff bf7f 	b.w	8006a30 <_strtol_l.constprop.0>
 8006b32:	bf00      	nop
 8006b34:	200001d8 	.word	0x200001d8

08006b38 <std>:
 8006b38:	2300      	movs	r3, #0
 8006b3a:	b510      	push	{r4, lr}
 8006b3c:	4604      	mov	r4, r0
 8006b3e:	e9c0 3300 	strd	r3, r3, [r0]
 8006b42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b46:	6083      	str	r3, [r0, #8]
 8006b48:	8181      	strh	r1, [r0, #12]
 8006b4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b4c:	81c2      	strh	r2, [r0, #14]
 8006b4e:	6183      	str	r3, [r0, #24]
 8006b50:	4619      	mov	r1, r3
 8006b52:	2208      	movs	r2, #8
 8006b54:	305c      	adds	r0, #92	@ 0x5c
 8006b56:	f000 f8f4 	bl	8006d42 <memset>
 8006b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b90 <std+0x58>)
 8006b5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b94 <std+0x5c>)
 8006b60:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b62:	4b0d      	ldr	r3, [pc, #52]	@ (8006b98 <std+0x60>)
 8006b64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b66:	4b0d      	ldr	r3, [pc, #52]	@ (8006b9c <std+0x64>)
 8006b68:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba0 <std+0x68>)
 8006b6c:	6224      	str	r4, [r4, #32]
 8006b6e:	429c      	cmp	r4, r3
 8006b70:	d006      	beq.n	8006b80 <std+0x48>
 8006b72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b76:	4294      	cmp	r4, r2
 8006b78:	d002      	beq.n	8006b80 <std+0x48>
 8006b7a:	33d0      	adds	r3, #208	@ 0xd0
 8006b7c:	429c      	cmp	r4, r3
 8006b7e:	d105      	bne.n	8006b8c <std+0x54>
 8006b80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b88:	f000 b966 	b.w	8006e58 <__retarget_lock_init_recursive>
 8006b8c:	bd10      	pop	{r4, pc}
 8006b8e:	bf00      	nop
 8006b90:	08006cbd 	.word	0x08006cbd
 8006b94:	08006cdf 	.word	0x08006cdf
 8006b98:	08006d17 	.word	0x08006d17
 8006b9c:	08006d3b 	.word	0x08006d3b
 8006ba0:	20000a18 	.word	0x20000a18

08006ba4 <stdio_exit_handler>:
 8006ba4:	4a02      	ldr	r2, [pc, #8]	@ (8006bb0 <stdio_exit_handler+0xc>)
 8006ba6:	4903      	ldr	r1, [pc, #12]	@ (8006bb4 <stdio_exit_handler+0x10>)
 8006ba8:	4803      	ldr	r0, [pc, #12]	@ (8006bb8 <stdio_exit_handler+0x14>)
 8006baa:	f000 b869 	b.w	8006c80 <_fwalk_sglue>
 8006bae:	bf00      	nop
 8006bb0:	20000060 	.word	0x20000060
 8006bb4:	080081a1 	.word	0x080081a1
 8006bb8:	200001dc 	.word	0x200001dc

08006bbc <cleanup_stdio>:
 8006bbc:	6841      	ldr	r1, [r0, #4]
 8006bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf0 <cleanup_stdio+0x34>)
 8006bc0:	4299      	cmp	r1, r3
 8006bc2:	b510      	push	{r4, lr}
 8006bc4:	4604      	mov	r4, r0
 8006bc6:	d001      	beq.n	8006bcc <cleanup_stdio+0x10>
 8006bc8:	f001 faea 	bl	80081a0 <_fflush_r>
 8006bcc:	68a1      	ldr	r1, [r4, #8]
 8006bce:	4b09      	ldr	r3, [pc, #36]	@ (8006bf4 <cleanup_stdio+0x38>)
 8006bd0:	4299      	cmp	r1, r3
 8006bd2:	d002      	beq.n	8006bda <cleanup_stdio+0x1e>
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	f001 fae3 	bl	80081a0 <_fflush_r>
 8006bda:	68e1      	ldr	r1, [r4, #12]
 8006bdc:	4b06      	ldr	r3, [pc, #24]	@ (8006bf8 <cleanup_stdio+0x3c>)
 8006bde:	4299      	cmp	r1, r3
 8006be0:	d004      	beq.n	8006bec <cleanup_stdio+0x30>
 8006be2:	4620      	mov	r0, r4
 8006be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006be8:	f001 bada 	b.w	80081a0 <_fflush_r>
 8006bec:	bd10      	pop	{r4, pc}
 8006bee:	bf00      	nop
 8006bf0:	20000a18 	.word	0x20000a18
 8006bf4:	20000a80 	.word	0x20000a80
 8006bf8:	20000ae8 	.word	0x20000ae8

08006bfc <global_stdio_init.part.0>:
 8006bfc:	b510      	push	{r4, lr}
 8006bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8006c2c <global_stdio_init.part.0+0x30>)
 8006c00:	4c0b      	ldr	r4, [pc, #44]	@ (8006c30 <global_stdio_init.part.0+0x34>)
 8006c02:	4a0c      	ldr	r2, [pc, #48]	@ (8006c34 <global_stdio_init.part.0+0x38>)
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	4620      	mov	r0, r4
 8006c08:	2200      	movs	r2, #0
 8006c0a:	2104      	movs	r1, #4
 8006c0c:	f7ff ff94 	bl	8006b38 <std>
 8006c10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c14:	2201      	movs	r2, #1
 8006c16:	2109      	movs	r1, #9
 8006c18:	f7ff ff8e 	bl	8006b38 <std>
 8006c1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c20:	2202      	movs	r2, #2
 8006c22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c26:	2112      	movs	r1, #18
 8006c28:	f7ff bf86 	b.w	8006b38 <std>
 8006c2c:	20000b50 	.word	0x20000b50
 8006c30:	20000a18 	.word	0x20000a18
 8006c34:	08006ba5 	.word	0x08006ba5

08006c38 <__sfp_lock_acquire>:
 8006c38:	4801      	ldr	r0, [pc, #4]	@ (8006c40 <__sfp_lock_acquire+0x8>)
 8006c3a:	f000 b90e 	b.w	8006e5a <__retarget_lock_acquire_recursive>
 8006c3e:	bf00      	nop
 8006c40:	20000b59 	.word	0x20000b59

08006c44 <__sfp_lock_release>:
 8006c44:	4801      	ldr	r0, [pc, #4]	@ (8006c4c <__sfp_lock_release+0x8>)
 8006c46:	f000 b909 	b.w	8006e5c <__retarget_lock_release_recursive>
 8006c4a:	bf00      	nop
 8006c4c:	20000b59 	.word	0x20000b59

08006c50 <__sinit>:
 8006c50:	b510      	push	{r4, lr}
 8006c52:	4604      	mov	r4, r0
 8006c54:	f7ff fff0 	bl	8006c38 <__sfp_lock_acquire>
 8006c58:	6a23      	ldr	r3, [r4, #32]
 8006c5a:	b11b      	cbz	r3, 8006c64 <__sinit+0x14>
 8006c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c60:	f7ff bff0 	b.w	8006c44 <__sfp_lock_release>
 8006c64:	4b04      	ldr	r3, [pc, #16]	@ (8006c78 <__sinit+0x28>)
 8006c66:	6223      	str	r3, [r4, #32]
 8006c68:	4b04      	ldr	r3, [pc, #16]	@ (8006c7c <__sinit+0x2c>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1f5      	bne.n	8006c5c <__sinit+0xc>
 8006c70:	f7ff ffc4 	bl	8006bfc <global_stdio_init.part.0>
 8006c74:	e7f2      	b.n	8006c5c <__sinit+0xc>
 8006c76:	bf00      	nop
 8006c78:	08006bbd 	.word	0x08006bbd
 8006c7c:	20000b50 	.word	0x20000b50

08006c80 <_fwalk_sglue>:
 8006c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c84:	4607      	mov	r7, r0
 8006c86:	4688      	mov	r8, r1
 8006c88:	4614      	mov	r4, r2
 8006c8a:	2600      	movs	r6, #0
 8006c8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c90:	f1b9 0901 	subs.w	r9, r9, #1
 8006c94:	d505      	bpl.n	8006ca2 <_fwalk_sglue+0x22>
 8006c96:	6824      	ldr	r4, [r4, #0]
 8006c98:	2c00      	cmp	r4, #0
 8006c9a:	d1f7      	bne.n	8006c8c <_fwalk_sglue+0xc>
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ca2:	89ab      	ldrh	r3, [r5, #12]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d907      	bls.n	8006cb8 <_fwalk_sglue+0x38>
 8006ca8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cac:	3301      	adds	r3, #1
 8006cae:	d003      	beq.n	8006cb8 <_fwalk_sglue+0x38>
 8006cb0:	4629      	mov	r1, r5
 8006cb2:	4638      	mov	r0, r7
 8006cb4:	47c0      	blx	r8
 8006cb6:	4306      	orrs	r6, r0
 8006cb8:	3568      	adds	r5, #104	@ 0x68
 8006cba:	e7e9      	b.n	8006c90 <_fwalk_sglue+0x10>

08006cbc <__sread>:
 8006cbc:	b510      	push	{r4, lr}
 8006cbe:	460c      	mov	r4, r1
 8006cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc4:	f000 f87a 	bl	8006dbc <_read_r>
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	bfab      	itete	ge
 8006ccc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006cce:	89a3      	ldrhlt	r3, [r4, #12]
 8006cd0:	181b      	addge	r3, r3, r0
 8006cd2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006cd6:	bfac      	ite	ge
 8006cd8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006cda:	81a3      	strhlt	r3, [r4, #12]
 8006cdc:	bd10      	pop	{r4, pc}

08006cde <__swrite>:
 8006cde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ce2:	461f      	mov	r7, r3
 8006ce4:	898b      	ldrh	r3, [r1, #12]
 8006ce6:	05db      	lsls	r3, r3, #23
 8006ce8:	4605      	mov	r5, r0
 8006cea:	460c      	mov	r4, r1
 8006cec:	4616      	mov	r6, r2
 8006cee:	d505      	bpl.n	8006cfc <__swrite+0x1e>
 8006cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f000 f84e 	bl	8006d98 <_lseek_r>
 8006cfc:	89a3      	ldrh	r3, [r4, #12]
 8006cfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d06:	81a3      	strh	r3, [r4, #12]
 8006d08:	4632      	mov	r2, r6
 8006d0a:	463b      	mov	r3, r7
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d12:	f000 b865 	b.w	8006de0 <_write_r>

08006d16 <__sseek>:
 8006d16:	b510      	push	{r4, lr}
 8006d18:	460c      	mov	r4, r1
 8006d1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d1e:	f000 f83b 	bl	8006d98 <_lseek_r>
 8006d22:	1c43      	adds	r3, r0, #1
 8006d24:	89a3      	ldrh	r3, [r4, #12]
 8006d26:	bf15      	itete	ne
 8006d28:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006d2a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006d2e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006d32:	81a3      	strheq	r3, [r4, #12]
 8006d34:	bf18      	it	ne
 8006d36:	81a3      	strhne	r3, [r4, #12]
 8006d38:	bd10      	pop	{r4, pc}

08006d3a <__sclose>:
 8006d3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d3e:	f000 b81b 	b.w	8006d78 <_close_r>

08006d42 <memset>:
 8006d42:	4402      	add	r2, r0
 8006d44:	4603      	mov	r3, r0
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d100      	bne.n	8006d4c <memset+0xa>
 8006d4a:	4770      	bx	lr
 8006d4c:	f803 1b01 	strb.w	r1, [r3], #1
 8006d50:	e7f9      	b.n	8006d46 <memset+0x4>

08006d52 <strncmp>:
 8006d52:	b510      	push	{r4, lr}
 8006d54:	b16a      	cbz	r2, 8006d72 <strncmp+0x20>
 8006d56:	3901      	subs	r1, #1
 8006d58:	1884      	adds	r4, r0, r2
 8006d5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d5e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d103      	bne.n	8006d6e <strncmp+0x1c>
 8006d66:	42a0      	cmp	r0, r4
 8006d68:	d001      	beq.n	8006d6e <strncmp+0x1c>
 8006d6a:	2a00      	cmp	r2, #0
 8006d6c:	d1f5      	bne.n	8006d5a <strncmp+0x8>
 8006d6e:	1ad0      	subs	r0, r2, r3
 8006d70:	bd10      	pop	{r4, pc}
 8006d72:	4610      	mov	r0, r2
 8006d74:	e7fc      	b.n	8006d70 <strncmp+0x1e>
	...

08006d78 <_close_r>:
 8006d78:	b538      	push	{r3, r4, r5, lr}
 8006d7a:	4d06      	ldr	r5, [pc, #24]	@ (8006d94 <_close_r+0x1c>)
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	4604      	mov	r4, r0
 8006d80:	4608      	mov	r0, r1
 8006d82:	602b      	str	r3, [r5, #0]
 8006d84:	f7fb f931 	bl	8001fea <_close>
 8006d88:	1c43      	adds	r3, r0, #1
 8006d8a:	d102      	bne.n	8006d92 <_close_r+0x1a>
 8006d8c:	682b      	ldr	r3, [r5, #0]
 8006d8e:	b103      	cbz	r3, 8006d92 <_close_r+0x1a>
 8006d90:	6023      	str	r3, [r4, #0]
 8006d92:	bd38      	pop	{r3, r4, r5, pc}
 8006d94:	20000b54 	.word	0x20000b54

08006d98 <_lseek_r>:
 8006d98:	b538      	push	{r3, r4, r5, lr}
 8006d9a:	4d07      	ldr	r5, [pc, #28]	@ (8006db8 <_lseek_r+0x20>)
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	4608      	mov	r0, r1
 8006da0:	4611      	mov	r1, r2
 8006da2:	2200      	movs	r2, #0
 8006da4:	602a      	str	r2, [r5, #0]
 8006da6:	461a      	mov	r2, r3
 8006da8:	f7fb f946 	bl	8002038 <_lseek>
 8006dac:	1c43      	adds	r3, r0, #1
 8006dae:	d102      	bne.n	8006db6 <_lseek_r+0x1e>
 8006db0:	682b      	ldr	r3, [r5, #0]
 8006db2:	b103      	cbz	r3, 8006db6 <_lseek_r+0x1e>
 8006db4:	6023      	str	r3, [r4, #0]
 8006db6:	bd38      	pop	{r3, r4, r5, pc}
 8006db8:	20000b54 	.word	0x20000b54

08006dbc <_read_r>:
 8006dbc:	b538      	push	{r3, r4, r5, lr}
 8006dbe:	4d07      	ldr	r5, [pc, #28]	@ (8006ddc <_read_r+0x20>)
 8006dc0:	4604      	mov	r4, r0
 8006dc2:	4608      	mov	r0, r1
 8006dc4:	4611      	mov	r1, r2
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	602a      	str	r2, [r5, #0]
 8006dca:	461a      	mov	r2, r3
 8006dcc:	f7fb f8d4 	bl	8001f78 <_read>
 8006dd0:	1c43      	adds	r3, r0, #1
 8006dd2:	d102      	bne.n	8006dda <_read_r+0x1e>
 8006dd4:	682b      	ldr	r3, [r5, #0]
 8006dd6:	b103      	cbz	r3, 8006dda <_read_r+0x1e>
 8006dd8:	6023      	str	r3, [r4, #0]
 8006dda:	bd38      	pop	{r3, r4, r5, pc}
 8006ddc:	20000b54 	.word	0x20000b54

08006de0 <_write_r>:
 8006de0:	b538      	push	{r3, r4, r5, lr}
 8006de2:	4d07      	ldr	r5, [pc, #28]	@ (8006e00 <_write_r+0x20>)
 8006de4:	4604      	mov	r4, r0
 8006de6:	4608      	mov	r0, r1
 8006de8:	4611      	mov	r1, r2
 8006dea:	2200      	movs	r2, #0
 8006dec:	602a      	str	r2, [r5, #0]
 8006dee:	461a      	mov	r2, r3
 8006df0:	f7fb f8df 	bl	8001fb2 <_write>
 8006df4:	1c43      	adds	r3, r0, #1
 8006df6:	d102      	bne.n	8006dfe <_write_r+0x1e>
 8006df8:	682b      	ldr	r3, [r5, #0]
 8006dfa:	b103      	cbz	r3, 8006dfe <_write_r+0x1e>
 8006dfc:	6023      	str	r3, [r4, #0]
 8006dfe:	bd38      	pop	{r3, r4, r5, pc}
 8006e00:	20000b54 	.word	0x20000b54

08006e04 <__errno>:
 8006e04:	4b01      	ldr	r3, [pc, #4]	@ (8006e0c <__errno+0x8>)
 8006e06:	6818      	ldr	r0, [r3, #0]
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	200001d8 	.word	0x200001d8

08006e10 <__libc_init_array>:
 8006e10:	b570      	push	{r4, r5, r6, lr}
 8006e12:	4d0d      	ldr	r5, [pc, #52]	@ (8006e48 <__libc_init_array+0x38>)
 8006e14:	4c0d      	ldr	r4, [pc, #52]	@ (8006e4c <__libc_init_array+0x3c>)
 8006e16:	1b64      	subs	r4, r4, r5
 8006e18:	10a4      	asrs	r4, r4, #2
 8006e1a:	2600      	movs	r6, #0
 8006e1c:	42a6      	cmp	r6, r4
 8006e1e:	d109      	bne.n	8006e34 <__libc_init_array+0x24>
 8006e20:	4d0b      	ldr	r5, [pc, #44]	@ (8006e50 <__libc_init_array+0x40>)
 8006e22:	4c0c      	ldr	r4, [pc, #48]	@ (8006e54 <__libc_init_array+0x44>)
 8006e24:	f001 fe72 	bl	8008b0c <_init>
 8006e28:	1b64      	subs	r4, r4, r5
 8006e2a:	10a4      	asrs	r4, r4, #2
 8006e2c:	2600      	movs	r6, #0
 8006e2e:	42a6      	cmp	r6, r4
 8006e30:	d105      	bne.n	8006e3e <__libc_init_array+0x2e>
 8006e32:	bd70      	pop	{r4, r5, r6, pc}
 8006e34:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e38:	4798      	blx	r3
 8006e3a:	3601      	adds	r6, #1
 8006e3c:	e7ee      	b.n	8006e1c <__libc_init_array+0xc>
 8006e3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e42:	4798      	blx	r3
 8006e44:	3601      	adds	r6, #1
 8006e46:	e7f2      	b.n	8006e2e <__libc_init_array+0x1e>
 8006e48:	08008f00 	.word	0x08008f00
 8006e4c:	08008f00 	.word	0x08008f00
 8006e50:	08008f00 	.word	0x08008f00
 8006e54:	08008f04 	.word	0x08008f04

08006e58 <__retarget_lock_init_recursive>:
 8006e58:	4770      	bx	lr

08006e5a <__retarget_lock_acquire_recursive>:
 8006e5a:	4770      	bx	lr

08006e5c <__retarget_lock_release_recursive>:
 8006e5c:	4770      	bx	lr

08006e5e <memcpy>:
 8006e5e:	440a      	add	r2, r1
 8006e60:	4291      	cmp	r1, r2
 8006e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e66:	d100      	bne.n	8006e6a <memcpy+0xc>
 8006e68:	4770      	bx	lr
 8006e6a:	b510      	push	{r4, lr}
 8006e6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e74:	4291      	cmp	r1, r2
 8006e76:	d1f9      	bne.n	8006e6c <memcpy+0xe>
 8006e78:	bd10      	pop	{r4, pc}
 8006e7a:	0000      	movs	r0, r0
 8006e7c:	0000      	movs	r0, r0
	...

08006e80 <nan>:
 8006e80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006e88 <nan+0x8>
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	00000000 	.word	0x00000000
 8006e8c:	7ff80000 	.word	0x7ff80000

08006e90 <_free_r>:
 8006e90:	b538      	push	{r3, r4, r5, lr}
 8006e92:	4605      	mov	r5, r0
 8006e94:	2900      	cmp	r1, #0
 8006e96:	d041      	beq.n	8006f1c <_free_r+0x8c>
 8006e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e9c:	1f0c      	subs	r4, r1, #4
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	bfb8      	it	lt
 8006ea2:	18e4      	addlt	r4, r4, r3
 8006ea4:	f000 fc2c 	bl	8007700 <__malloc_lock>
 8006ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8006f20 <_free_r+0x90>)
 8006eaa:	6813      	ldr	r3, [r2, #0]
 8006eac:	b933      	cbnz	r3, 8006ebc <_free_r+0x2c>
 8006eae:	6063      	str	r3, [r4, #4]
 8006eb0:	6014      	str	r4, [r2, #0]
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006eb8:	f000 bc28 	b.w	800770c <__malloc_unlock>
 8006ebc:	42a3      	cmp	r3, r4
 8006ebe:	d908      	bls.n	8006ed2 <_free_r+0x42>
 8006ec0:	6820      	ldr	r0, [r4, #0]
 8006ec2:	1821      	adds	r1, r4, r0
 8006ec4:	428b      	cmp	r3, r1
 8006ec6:	bf01      	itttt	eq
 8006ec8:	6819      	ldreq	r1, [r3, #0]
 8006eca:	685b      	ldreq	r3, [r3, #4]
 8006ecc:	1809      	addeq	r1, r1, r0
 8006ece:	6021      	streq	r1, [r4, #0]
 8006ed0:	e7ed      	b.n	8006eae <_free_r+0x1e>
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	b10b      	cbz	r3, 8006edc <_free_r+0x4c>
 8006ed8:	42a3      	cmp	r3, r4
 8006eda:	d9fa      	bls.n	8006ed2 <_free_r+0x42>
 8006edc:	6811      	ldr	r1, [r2, #0]
 8006ede:	1850      	adds	r0, r2, r1
 8006ee0:	42a0      	cmp	r0, r4
 8006ee2:	d10b      	bne.n	8006efc <_free_r+0x6c>
 8006ee4:	6820      	ldr	r0, [r4, #0]
 8006ee6:	4401      	add	r1, r0
 8006ee8:	1850      	adds	r0, r2, r1
 8006eea:	4283      	cmp	r3, r0
 8006eec:	6011      	str	r1, [r2, #0]
 8006eee:	d1e0      	bne.n	8006eb2 <_free_r+0x22>
 8006ef0:	6818      	ldr	r0, [r3, #0]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	6053      	str	r3, [r2, #4]
 8006ef6:	4408      	add	r0, r1
 8006ef8:	6010      	str	r0, [r2, #0]
 8006efa:	e7da      	b.n	8006eb2 <_free_r+0x22>
 8006efc:	d902      	bls.n	8006f04 <_free_r+0x74>
 8006efe:	230c      	movs	r3, #12
 8006f00:	602b      	str	r3, [r5, #0]
 8006f02:	e7d6      	b.n	8006eb2 <_free_r+0x22>
 8006f04:	6820      	ldr	r0, [r4, #0]
 8006f06:	1821      	adds	r1, r4, r0
 8006f08:	428b      	cmp	r3, r1
 8006f0a:	bf04      	itt	eq
 8006f0c:	6819      	ldreq	r1, [r3, #0]
 8006f0e:	685b      	ldreq	r3, [r3, #4]
 8006f10:	6063      	str	r3, [r4, #4]
 8006f12:	bf04      	itt	eq
 8006f14:	1809      	addeq	r1, r1, r0
 8006f16:	6021      	streq	r1, [r4, #0]
 8006f18:	6054      	str	r4, [r2, #4]
 8006f1a:	e7ca      	b.n	8006eb2 <_free_r+0x22>
 8006f1c:	bd38      	pop	{r3, r4, r5, pc}
 8006f1e:	bf00      	nop
 8006f20:	20000b60 	.word	0x20000b60

08006f24 <rshift>:
 8006f24:	6903      	ldr	r3, [r0, #16]
 8006f26:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006f2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f2e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006f32:	f100 0414 	add.w	r4, r0, #20
 8006f36:	dd45      	ble.n	8006fc4 <rshift+0xa0>
 8006f38:	f011 011f 	ands.w	r1, r1, #31
 8006f3c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006f40:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006f44:	d10c      	bne.n	8006f60 <rshift+0x3c>
 8006f46:	f100 0710 	add.w	r7, r0, #16
 8006f4a:	4629      	mov	r1, r5
 8006f4c:	42b1      	cmp	r1, r6
 8006f4e:	d334      	bcc.n	8006fba <rshift+0x96>
 8006f50:	1a9b      	subs	r3, r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	1eea      	subs	r2, r5, #3
 8006f56:	4296      	cmp	r6, r2
 8006f58:	bf38      	it	cc
 8006f5a:	2300      	movcc	r3, #0
 8006f5c:	4423      	add	r3, r4
 8006f5e:	e015      	b.n	8006f8c <rshift+0x68>
 8006f60:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006f64:	f1c1 0820 	rsb	r8, r1, #32
 8006f68:	40cf      	lsrs	r7, r1
 8006f6a:	f105 0e04 	add.w	lr, r5, #4
 8006f6e:	46a1      	mov	r9, r4
 8006f70:	4576      	cmp	r6, lr
 8006f72:	46f4      	mov	ip, lr
 8006f74:	d815      	bhi.n	8006fa2 <rshift+0x7e>
 8006f76:	1a9a      	subs	r2, r3, r2
 8006f78:	0092      	lsls	r2, r2, #2
 8006f7a:	3a04      	subs	r2, #4
 8006f7c:	3501      	adds	r5, #1
 8006f7e:	42ae      	cmp	r6, r5
 8006f80:	bf38      	it	cc
 8006f82:	2200      	movcc	r2, #0
 8006f84:	18a3      	adds	r3, r4, r2
 8006f86:	50a7      	str	r7, [r4, r2]
 8006f88:	b107      	cbz	r7, 8006f8c <rshift+0x68>
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	1b1a      	subs	r2, r3, r4
 8006f8e:	42a3      	cmp	r3, r4
 8006f90:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006f94:	bf08      	it	eq
 8006f96:	2300      	moveq	r3, #0
 8006f98:	6102      	str	r2, [r0, #16]
 8006f9a:	bf08      	it	eq
 8006f9c:	6143      	streq	r3, [r0, #20]
 8006f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fa2:	f8dc c000 	ldr.w	ip, [ip]
 8006fa6:	fa0c fc08 	lsl.w	ip, ip, r8
 8006faa:	ea4c 0707 	orr.w	r7, ip, r7
 8006fae:	f849 7b04 	str.w	r7, [r9], #4
 8006fb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006fb6:	40cf      	lsrs	r7, r1
 8006fb8:	e7da      	b.n	8006f70 <rshift+0x4c>
 8006fba:	f851 cb04 	ldr.w	ip, [r1], #4
 8006fbe:	f847 cf04 	str.w	ip, [r7, #4]!
 8006fc2:	e7c3      	b.n	8006f4c <rshift+0x28>
 8006fc4:	4623      	mov	r3, r4
 8006fc6:	e7e1      	b.n	8006f8c <rshift+0x68>

08006fc8 <__hexdig_fun>:
 8006fc8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8006fcc:	2b09      	cmp	r3, #9
 8006fce:	d802      	bhi.n	8006fd6 <__hexdig_fun+0xe>
 8006fd0:	3820      	subs	r0, #32
 8006fd2:	b2c0      	uxtb	r0, r0
 8006fd4:	4770      	bx	lr
 8006fd6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8006fda:	2b05      	cmp	r3, #5
 8006fdc:	d801      	bhi.n	8006fe2 <__hexdig_fun+0x1a>
 8006fde:	3847      	subs	r0, #71	@ 0x47
 8006fe0:	e7f7      	b.n	8006fd2 <__hexdig_fun+0xa>
 8006fe2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8006fe6:	2b05      	cmp	r3, #5
 8006fe8:	d801      	bhi.n	8006fee <__hexdig_fun+0x26>
 8006fea:	3827      	subs	r0, #39	@ 0x27
 8006fec:	e7f1      	b.n	8006fd2 <__hexdig_fun+0xa>
 8006fee:	2000      	movs	r0, #0
 8006ff0:	4770      	bx	lr
	...

08006ff4 <__gethex>:
 8006ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ff8:	b085      	sub	sp, #20
 8006ffa:	468a      	mov	sl, r1
 8006ffc:	9302      	str	r3, [sp, #8]
 8006ffe:	680b      	ldr	r3, [r1, #0]
 8007000:	9001      	str	r0, [sp, #4]
 8007002:	4690      	mov	r8, r2
 8007004:	1c9c      	adds	r4, r3, #2
 8007006:	46a1      	mov	r9, r4
 8007008:	f814 0b01 	ldrb.w	r0, [r4], #1
 800700c:	2830      	cmp	r0, #48	@ 0x30
 800700e:	d0fa      	beq.n	8007006 <__gethex+0x12>
 8007010:	eba9 0303 	sub.w	r3, r9, r3
 8007014:	f1a3 0b02 	sub.w	fp, r3, #2
 8007018:	f7ff ffd6 	bl	8006fc8 <__hexdig_fun>
 800701c:	4605      	mov	r5, r0
 800701e:	2800      	cmp	r0, #0
 8007020:	d168      	bne.n	80070f4 <__gethex+0x100>
 8007022:	49a0      	ldr	r1, [pc, #640]	@ (80072a4 <__gethex+0x2b0>)
 8007024:	2201      	movs	r2, #1
 8007026:	4648      	mov	r0, r9
 8007028:	f7ff fe93 	bl	8006d52 <strncmp>
 800702c:	4607      	mov	r7, r0
 800702e:	2800      	cmp	r0, #0
 8007030:	d167      	bne.n	8007102 <__gethex+0x10e>
 8007032:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007036:	4626      	mov	r6, r4
 8007038:	f7ff ffc6 	bl	8006fc8 <__hexdig_fun>
 800703c:	2800      	cmp	r0, #0
 800703e:	d062      	beq.n	8007106 <__gethex+0x112>
 8007040:	4623      	mov	r3, r4
 8007042:	7818      	ldrb	r0, [r3, #0]
 8007044:	2830      	cmp	r0, #48	@ 0x30
 8007046:	4699      	mov	r9, r3
 8007048:	f103 0301 	add.w	r3, r3, #1
 800704c:	d0f9      	beq.n	8007042 <__gethex+0x4e>
 800704e:	f7ff ffbb 	bl	8006fc8 <__hexdig_fun>
 8007052:	fab0 f580 	clz	r5, r0
 8007056:	096d      	lsrs	r5, r5, #5
 8007058:	f04f 0b01 	mov.w	fp, #1
 800705c:	464a      	mov	r2, r9
 800705e:	4616      	mov	r6, r2
 8007060:	3201      	adds	r2, #1
 8007062:	7830      	ldrb	r0, [r6, #0]
 8007064:	f7ff ffb0 	bl	8006fc8 <__hexdig_fun>
 8007068:	2800      	cmp	r0, #0
 800706a:	d1f8      	bne.n	800705e <__gethex+0x6a>
 800706c:	498d      	ldr	r1, [pc, #564]	@ (80072a4 <__gethex+0x2b0>)
 800706e:	2201      	movs	r2, #1
 8007070:	4630      	mov	r0, r6
 8007072:	f7ff fe6e 	bl	8006d52 <strncmp>
 8007076:	2800      	cmp	r0, #0
 8007078:	d13f      	bne.n	80070fa <__gethex+0x106>
 800707a:	b944      	cbnz	r4, 800708e <__gethex+0x9a>
 800707c:	1c74      	adds	r4, r6, #1
 800707e:	4622      	mov	r2, r4
 8007080:	4616      	mov	r6, r2
 8007082:	3201      	adds	r2, #1
 8007084:	7830      	ldrb	r0, [r6, #0]
 8007086:	f7ff ff9f 	bl	8006fc8 <__hexdig_fun>
 800708a:	2800      	cmp	r0, #0
 800708c:	d1f8      	bne.n	8007080 <__gethex+0x8c>
 800708e:	1ba4      	subs	r4, r4, r6
 8007090:	00a7      	lsls	r7, r4, #2
 8007092:	7833      	ldrb	r3, [r6, #0]
 8007094:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007098:	2b50      	cmp	r3, #80	@ 0x50
 800709a:	d13e      	bne.n	800711a <__gethex+0x126>
 800709c:	7873      	ldrb	r3, [r6, #1]
 800709e:	2b2b      	cmp	r3, #43	@ 0x2b
 80070a0:	d033      	beq.n	800710a <__gethex+0x116>
 80070a2:	2b2d      	cmp	r3, #45	@ 0x2d
 80070a4:	d034      	beq.n	8007110 <__gethex+0x11c>
 80070a6:	1c71      	adds	r1, r6, #1
 80070a8:	2400      	movs	r4, #0
 80070aa:	7808      	ldrb	r0, [r1, #0]
 80070ac:	f7ff ff8c 	bl	8006fc8 <__hexdig_fun>
 80070b0:	1e43      	subs	r3, r0, #1
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	2b18      	cmp	r3, #24
 80070b6:	d830      	bhi.n	800711a <__gethex+0x126>
 80070b8:	f1a0 0210 	sub.w	r2, r0, #16
 80070bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80070c0:	f7ff ff82 	bl	8006fc8 <__hexdig_fun>
 80070c4:	f100 3cff 	add.w	ip, r0, #4294967295
 80070c8:	fa5f fc8c 	uxtb.w	ip, ip
 80070cc:	f1bc 0f18 	cmp.w	ip, #24
 80070d0:	f04f 030a 	mov.w	r3, #10
 80070d4:	d91e      	bls.n	8007114 <__gethex+0x120>
 80070d6:	b104      	cbz	r4, 80070da <__gethex+0xe6>
 80070d8:	4252      	negs	r2, r2
 80070da:	4417      	add	r7, r2
 80070dc:	f8ca 1000 	str.w	r1, [sl]
 80070e0:	b1ed      	cbz	r5, 800711e <__gethex+0x12a>
 80070e2:	f1bb 0f00 	cmp.w	fp, #0
 80070e6:	bf0c      	ite	eq
 80070e8:	2506      	moveq	r5, #6
 80070ea:	2500      	movne	r5, #0
 80070ec:	4628      	mov	r0, r5
 80070ee:	b005      	add	sp, #20
 80070f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070f4:	2500      	movs	r5, #0
 80070f6:	462c      	mov	r4, r5
 80070f8:	e7b0      	b.n	800705c <__gethex+0x68>
 80070fa:	2c00      	cmp	r4, #0
 80070fc:	d1c7      	bne.n	800708e <__gethex+0x9a>
 80070fe:	4627      	mov	r7, r4
 8007100:	e7c7      	b.n	8007092 <__gethex+0x9e>
 8007102:	464e      	mov	r6, r9
 8007104:	462f      	mov	r7, r5
 8007106:	2501      	movs	r5, #1
 8007108:	e7c3      	b.n	8007092 <__gethex+0x9e>
 800710a:	2400      	movs	r4, #0
 800710c:	1cb1      	adds	r1, r6, #2
 800710e:	e7cc      	b.n	80070aa <__gethex+0xb6>
 8007110:	2401      	movs	r4, #1
 8007112:	e7fb      	b.n	800710c <__gethex+0x118>
 8007114:	fb03 0002 	mla	r0, r3, r2, r0
 8007118:	e7ce      	b.n	80070b8 <__gethex+0xc4>
 800711a:	4631      	mov	r1, r6
 800711c:	e7de      	b.n	80070dc <__gethex+0xe8>
 800711e:	eba6 0309 	sub.w	r3, r6, r9
 8007122:	3b01      	subs	r3, #1
 8007124:	4629      	mov	r1, r5
 8007126:	2b07      	cmp	r3, #7
 8007128:	dc0a      	bgt.n	8007140 <__gethex+0x14c>
 800712a:	9801      	ldr	r0, [sp, #4]
 800712c:	f000 faf4 	bl	8007718 <_Balloc>
 8007130:	4604      	mov	r4, r0
 8007132:	b940      	cbnz	r0, 8007146 <__gethex+0x152>
 8007134:	4b5c      	ldr	r3, [pc, #368]	@ (80072a8 <__gethex+0x2b4>)
 8007136:	4602      	mov	r2, r0
 8007138:	21e4      	movs	r1, #228	@ 0xe4
 800713a:	485c      	ldr	r0, [pc, #368]	@ (80072ac <__gethex+0x2b8>)
 800713c:	f001 f868 	bl	8008210 <__assert_func>
 8007140:	3101      	adds	r1, #1
 8007142:	105b      	asrs	r3, r3, #1
 8007144:	e7ef      	b.n	8007126 <__gethex+0x132>
 8007146:	f100 0a14 	add.w	sl, r0, #20
 800714a:	2300      	movs	r3, #0
 800714c:	4655      	mov	r5, sl
 800714e:	469b      	mov	fp, r3
 8007150:	45b1      	cmp	r9, r6
 8007152:	d337      	bcc.n	80071c4 <__gethex+0x1d0>
 8007154:	f845 bb04 	str.w	fp, [r5], #4
 8007158:	eba5 050a 	sub.w	r5, r5, sl
 800715c:	10ad      	asrs	r5, r5, #2
 800715e:	6125      	str	r5, [r4, #16]
 8007160:	4658      	mov	r0, fp
 8007162:	f000 fbcb 	bl	80078fc <__hi0bits>
 8007166:	016d      	lsls	r5, r5, #5
 8007168:	f8d8 6000 	ldr.w	r6, [r8]
 800716c:	1a2d      	subs	r5, r5, r0
 800716e:	42b5      	cmp	r5, r6
 8007170:	dd54      	ble.n	800721c <__gethex+0x228>
 8007172:	1bad      	subs	r5, r5, r6
 8007174:	4629      	mov	r1, r5
 8007176:	4620      	mov	r0, r4
 8007178:	f000 ff5f 	bl	800803a <__any_on>
 800717c:	4681      	mov	r9, r0
 800717e:	b178      	cbz	r0, 80071a0 <__gethex+0x1ac>
 8007180:	1e6b      	subs	r3, r5, #1
 8007182:	1159      	asrs	r1, r3, #5
 8007184:	f003 021f 	and.w	r2, r3, #31
 8007188:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800718c:	f04f 0901 	mov.w	r9, #1
 8007190:	fa09 f202 	lsl.w	r2, r9, r2
 8007194:	420a      	tst	r2, r1
 8007196:	d003      	beq.n	80071a0 <__gethex+0x1ac>
 8007198:	454b      	cmp	r3, r9
 800719a:	dc36      	bgt.n	800720a <__gethex+0x216>
 800719c:	f04f 0902 	mov.w	r9, #2
 80071a0:	4629      	mov	r1, r5
 80071a2:	4620      	mov	r0, r4
 80071a4:	f7ff febe 	bl	8006f24 <rshift>
 80071a8:	442f      	add	r7, r5
 80071aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80071ae:	42bb      	cmp	r3, r7
 80071b0:	da42      	bge.n	8007238 <__gethex+0x244>
 80071b2:	9801      	ldr	r0, [sp, #4]
 80071b4:	4621      	mov	r1, r4
 80071b6:	f000 faef 	bl	8007798 <_Bfree>
 80071ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80071bc:	2300      	movs	r3, #0
 80071be:	6013      	str	r3, [r2, #0]
 80071c0:	25a3      	movs	r5, #163	@ 0xa3
 80071c2:	e793      	b.n	80070ec <__gethex+0xf8>
 80071c4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80071c8:	2a2e      	cmp	r2, #46	@ 0x2e
 80071ca:	d012      	beq.n	80071f2 <__gethex+0x1fe>
 80071cc:	2b20      	cmp	r3, #32
 80071ce:	d104      	bne.n	80071da <__gethex+0x1e6>
 80071d0:	f845 bb04 	str.w	fp, [r5], #4
 80071d4:	f04f 0b00 	mov.w	fp, #0
 80071d8:	465b      	mov	r3, fp
 80071da:	7830      	ldrb	r0, [r6, #0]
 80071dc:	9303      	str	r3, [sp, #12]
 80071de:	f7ff fef3 	bl	8006fc8 <__hexdig_fun>
 80071e2:	9b03      	ldr	r3, [sp, #12]
 80071e4:	f000 000f 	and.w	r0, r0, #15
 80071e8:	4098      	lsls	r0, r3
 80071ea:	ea4b 0b00 	orr.w	fp, fp, r0
 80071ee:	3304      	adds	r3, #4
 80071f0:	e7ae      	b.n	8007150 <__gethex+0x15c>
 80071f2:	45b1      	cmp	r9, r6
 80071f4:	d8ea      	bhi.n	80071cc <__gethex+0x1d8>
 80071f6:	492b      	ldr	r1, [pc, #172]	@ (80072a4 <__gethex+0x2b0>)
 80071f8:	9303      	str	r3, [sp, #12]
 80071fa:	2201      	movs	r2, #1
 80071fc:	4630      	mov	r0, r6
 80071fe:	f7ff fda8 	bl	8006d52 <strncmp>
 8007202:	9b03      	ldr	r3, [sp, #12]
 8007204:	2800      	cmp	r0, #0
 8007206:	d1e1      	bne.n	80071cc <__gethex+0x1d8>
 8007208:	e7a2      	b.n	8007150 <__gethex+0x15c>
 800720a:	1ea9      	subs	r1, r5, #2
 800720c:	4620      	mov	r0, r4
 800720e:	f000 ff14 	bl	800803a <__any_on>
 8007212:	2800      	cmp	r0, #0
 8007214:	d0c2      	beq.n	800719c <__gethex+0x1a8>
 8007216:	f04f 0903 	mov.w	r9, #3
 800721a:	e7c1      	b.n	80071a0 <__gethex+0x1ac>
 800721c:	da09      	bge.n	8007232 <__gethex+0x23e>
 800721e:	1b75      	subs	r5, r6, r5
 8007220:	4621      	mov	r1, r4
 8007222:	9801      	ldr	r0, [sp, #4]
 8007224:	462a      	mov	r2, r5
 8007226:	f000 fccf 	bl	8007bc8 <__lshift>
 800722a:	1b7f      	subs	r7, r7, r5
 800722c:	4604      	mov	r4, r0
 800722e:	f100 0a14 	add.w	sl, r0, #20
 8007232:	f04f 0900 	mov.w	r9, #0
 8007236:	e7b8      	b.n	80071aa <__gethex+0x1b6>
 8007238:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800723c:	42bd      	cmp	r5, r7
 800723e:	dd6f      	ble.n	8007320 <__gethex+0x32c>
 8007240:	1bed      	subs	r5, r5, r7
 8007242:	42ae      	cmp	r6, r5
 8007244:	dc34      	bgt.n	80072b0 <__gethex+0x2bc>
 8007246:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800724a:	2b02      	cmp	r3, #2
 800724c:	d022      	beq.n	8007294 <__gethex+0x2a0>
 800724e:	2b03      	cmp	r3, #3
 8007250:	d024      	beq.n	800729c <__gethex+0x2a8>
 8007252:	2b01      	cmp	r3, #1
 8007254:	d115      	bne.n	8007282 <__gethex+0x28e>
 8007256:	42ae      	cmp	r6, r5
 8007258:	d113      	bne.n	8007282 <__gethex+0x28e>
 800725a:	2e01      	cmp	r6, #1
 800725c:	d10b      	bne.n	8007276 <__gethex+0x282>
 800725e:	9a02      	ldr	r2, [sp, #8]
 8007260:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007264:	6013      	str	r3, [r2, #0]
 8007266:	2301      	movs	r3, #1
 8007268:	6123      	str	r3, [r4, #16]
 800726a:	f8ca 3000 	str.w	r3, [sl]
 800726e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007270:	2562      	movs	r5, #98	@ 0x62
 8007272:	601c      	str	r4, [r3, #0]
 8007274:	e73a      	b.n	80070ec <__gethex+0xf8>
 8007276:	1e71      	subs	r1, r6, #1
 8007278:	4620      	mov	r0, r4
 800727a:	f000 fede 	bl	800803a <__any_on>
 800727e:	2800      	cmp	r0, #0
 8007280:	d1ed      	bne.n	800725e <__gethex+0x26a>
 8007282:	9801      	ldr	r0, [sp, #4]
 8007284:	4621      	mov	r1, r4
 8007286:	f000 fa87 	bl	8007798 <_Bfree>
 800728a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800728c:	2300      	movs	r3, #0
 800728e:	6013      	str	r3, [r2, #0]
 8007290:	2550      	movs	r5, #80	@ 0x50
 8007292:	e72b      	b.n	80070ec <__gethex+0xf8>
 8007294:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1f3      	bne.n	8007282 <__gethex+0x28e>
 800729a:	e7e0      	b.n	800725e <__gethex+0x26a>
 800729c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d1dd      	bne.n	800725e <__gethex+0x26a>
 80072a2:	e7ee      	b.n	8007282 <__gethex+0x28e>
 80072a4:	08008b40 	.word	0x08008b40
 80072a8:	08008ca9 	.word	0x08008ca9
 80072ac:	08008cba 	.word	0x08008cba
 80072b0:	1e6f      	subs	r7, r5, #1
 80072b2:	f1b9 0f00 	cmp.w	r9, #0
 80072b6:	d130      	bne.n	800731a <__gethex+0x326>
 80072b8:	b127      	cbz	r7, 80072c4 <__gethex+0x2d0>
 80072ba:	4639      	mov	r1, r7
 80072bc:	4620      	mov	r0, r4
 80072be:	f000 febc 	bl	800803a <__any_on>
 80072c2:	4681      	mov	r9, r0
 80072c4:	117a      	asrs	r2, r7, #5
 80072c6:	2301      	movs	r3, #1
 80072c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80072cc:	f007 071f 	and.w	r7, r7, #31
 80072d0:	40bb      	lsls	r3, r7
 80072d2:	4213      	tst	r3, r2
 80072d4:	4629      	mov	r1, r5
 80072d6:	4620      	mov	r0, r4
 80072d8:	bf18      	it	ne
 80072da:	f049 0902 	orrne.w	r9, r9, #2
 80072de:	f7ff fe21 	bl	8006f24 <rshift>
 80072e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80072e6:	1b76      	subs	r6, r6, r5
 80072e8:	2502      	movs	r5, #2
 80072ea:	f1b9 0f00 	cmp.w	r9, #0
 80072ee:	d047      	beq.n	8007380 <__gethex+0x38c>
 80072f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d015      	beq.n	8007324 <__gethex+0x330>
 80072f8:	2b03      	cmp	r3, #3
 80072fa:	d017      	beq.n	800732c <__gethex+0x338>
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d109      	bne.n	8007314 <__gethex+0x320>
 8007300:	f019 0f02 	tst.w	r9, #2
 8007304:	d006      	beq.n	8007314 <__gethex+0x320>
 8007306:	f8da 3000 	ldr.w	r3, [sl]
 800730a:	ea49 0903 	orr.w	r9, r9, r3
 800730e:	f019 0f01 	tst.w	r9, #1
 8007312:	d10e      	bne.n	8007332 <__gethex+0x33e>
 8007314:	f045 0510 	orr.w	r5, r5, #16
 8007318:	e032      	b.n	8007380 <__gethex+0x38c>
 800731a:	f04f 0901 	mov.w	r9, #1
 800731e:	e7d1      	b.n	80072c4 <__gethex+0x2d0>
 8007320:	2501      	movs	r5, #1
 8007322:	e7e2      	b.n	80072ea <__gethex+0x2f6>
 8007324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007326:	f1c3 0301 	rsb	r3, r3, #1
 800732a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800732c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800732e:	2b00      	cmp	r3, #0
 8007330:	d0f0      	beq.n	8007314 <__gethex+0x320>
 8007332:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007336:	f104 0314 	add.w	r3, r4, #20
 800733a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800733e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007342:	f04f 0c00 	mov.w	ip, #0
 8007346:	4618      	mov	r0, r3
 8007348:	f853 2b04 	ldr.w	r2, [r3], #4
 800734c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007350:	d01b      	beq.n	800738a <__gethex+0x396>
 8007352:	3201      	adds	r2, #1
 8007354:	6002      	str	r2, [r0, #0]
 8007356:	2d02      	cmp	r5, #2
 8007358:	f104 0314 	add.w	r3, r4, #20
 800735c:	d13c      	bne.n	80073d8 <__gethex+0x3e4>
 800735e:	f8d8 2000 	ldr.w	r2, [r8]
 8007362:	3a01      	subs	r2, #1
 8007364:	42b2      	cmp	r2, r6
 8007366:	d109      	bne.n	800737c <__gethex+0x388>
 8007368:	1171      	asrs	r1, r6, #5
 800736a:	2201      	movs	r2, #1
 800736c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007370:	f006 061f 	and.w	r6, r6, #31
 8007374:	fa02 f606 	lsl.w	r6, r2, r6
 8007378:	421e      	tst	r6, r3
 800737a:	d13a      	bne.n	80073f2 <__gethex+0x3fe>
 800737c:	f045 0520 	orr.w	r5, r5, #32
 8007380:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007382:	601c      	str	r4, [r3, #0]
 8007384:	9b02      	ldr	r3, [sp, #8]
 8007386:	601f      	str	r7, [r3, #0]
 8007388:	e6b0      	b.n	80070ec <__gethex+0xf8>
 800738a:	4299      	cmp	r1, r3
 800738c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007390:	d8d9      	bhi.n	8007346 <__gethex+0x352>
 8007392:	68a3      	ldr	r3, [r4, #8]
 8007394:	459b      	cmp	fp, r3
 8007396:	db17      	blt.n	80073c8 <__gethex+0x3d4>
 8007398:	6861      	ldr	r1, [r4, #4]
 800739a:	9801      	ldr	r0, [sp, #4]
 800739c:	3101      	adds	r1, #1
 800739e:	f000 f9bb 	bl	8007718 <_Balloc>
 80073a2:	4681      	mov	r9, r0
 80073a4:	b918      	cbnz	r0, 80073ae <__gethex+0x3ba>
 80073a6:	4b1a      	ldr	r3, [pc, #104]	@ (8007410 <__gethex+0x41c>)
 80073a8:	4602      	mov	r2, r0
 80073aa:	2184      	movs	r1, #132	@ 0x84
 80073ac:	e6c5      	b.n	800713a <__gethex+0x146>
 80073ae:	6922      	ldr	r2, [r4, #16]
 80073b0:	3202      	adds	r2, #2
 80073b2:	f104 010c 	add.w	r1, r4, #12
 80073b6:	0092      	lsls	r2, r2, #2
 80073b8:	300c      	adds	r0, #12
 80073ba:	f7ff fd50 	bl	8006e5e <memcpy>
 80073be:	4621      	mov	r1, r4
 80073c0:	9801      	ldr	r0, [sp, #4]
 80073c2:	f000 f9e9 	bl	8007798 <_Bfree>
 80073c6:	464c      	mov	r4, r9
 80073c8:	6923      	ldr	r3, [r4, #16]
 80073ca:	1c5a      	adds	r2, r3, #1
 80073cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073d0:	6122      	str	r2, [r4, #16]
 80073d2:	2201      	movs	r2, #1
 80073d4:	615a      	str	r2, [r3, #20]
 80073d6:	e7be      	b.n	8007356 <__gethex+0x362>
 80073d8:	6922      	ldr	r2, [r4, #16]
 80073da:	455a      	cmp	r2, fp
 80073dc:	dd0b      	ble.n	80073f6 <__gethex+0x402>
 80073de:	2101      	movs	r1, #1
 80073e0:	4620      	mov	r0, r4
 80073e2:	f7ff fd9f 	bl	8006f24 <rshift>
 80073e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80073ea:	3701      	adds	r7, #1
 80073ec:	42bb      	cmp	r3, r7
 80073ee:	f6ff aee0 	blt.w	80071b2 <__gethex+0x1be>
 80073f2:	2501      	movs	r5, #1
 80073f4:	e7c2      	b.n	800737c <__gethex+0x388>
 80073f6:	f016 061f 	ands.w	r6, r6, #31
 80073fa:	d0fa      	beq.n	80073f2 <__gethex+0x3fe>
 80073fc:	4453      	add	r3, sl
 80073fe:	f1c6 0620 	rsb	r6, r6, #32
 8007402:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007406:	f000 fa79 	bl	80078fc <__hi0bits>
 800740a:	42b0      	cmp	r0, r6
 800740c:	dbe7      	blt.n	80073de <__gethex+0x3ea>
 800740e:	e7f0      	b.n	80073f2 <__gethex+0x3fe>
 8007410:	08008ca9 	.word	0x08008ca9

08007414 <L_shift>:
 8007414:	f1c2 0208 	rsb	r2, r2, #8
 8007418:	0092      	lsls	r2, r2, #2
 800741a:	b570      	push	{r4, r5, r6, lr}
 800741c:	f1c2 0620 	rsb	r6, r2, #32
 8007420:	6843      	ldr	r3, [r0, #4]
 8007422:	6804      	ldr	r4, [r0, #0]
 8007424:	fa03 f506 	lsl.w	r5, r3, r6
 8007428:	432c      	orrs	r4, r5
 800742a:	40d3      	lsrs	r3, r2
 800742c:	6004      	str	r4, [r0, #0]
 800742e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007432:	4288      	cmp	r0, r1
 8007434:	d3f4      	bcc.n	8007420 <L_shift+0xc>
 8007436:	bd70      	pop	{r4, r5, r6, pc}

08007438 <__match>:
 8007438:	b530      	push	{r4, r5, lr}
 800743a:	6803      	ldr	r3, [r0, #0]
 800743c:	3301      	adds	r3, #1
 800743e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007442:	b914      	cbnz	r4, 800744a <__match+0x12>
 8007444:	6003      	str	r3, [r0, #0]
 8007446:	2001      	movs	r0, #1
 8007448:	bd30      	pop	{r4, r5, pc}
 800744a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800744e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007452:	2d19      	cmp	r5, #25
 8007454:	bf98      	it	ls
 8007456:	3220      	addls	r2, #32
 8007458:	42a2      	cmp	r2, r4
 800745a:	d0f0      	beq.n	800743e <__match+0x6>
 800745c:	2000      	movs	r0, #0
 800745e:	e7f3      	b.n	8007448 <__match+0x10>

08007460 <__hexnan>:
 8007460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007464:	680b      	ldr	r3, [r1, #0]
 8007466:	6801      	ldr	r1, [r0, #0]
 8007468:	115e      	asrs	r6, r3, #5
 800746a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800746e:	f013 031f 	ands.w	r3, r3, #31
 8007472:	b087      	sub	sp, #28
 8007474:	bf18      	it	ne
 8007476:	3604      	addne	r6, #4
 8007478:	2500      	movs	r5, #0
 800747a:	1f37      	subs	r7, r6, #4
 800747c:	4682      	mov	sl, r0
 800747e:	4690      	mov	r8, r2
 8007480:	9301      	str	r3, [sp, #4]
 8007482:	f846 5c04 	str.w	r5, [r6, #-4]
 8007486:	46b9      	mov	r9, r7
 8007488:	463c      	mov	r4, r7
 800748a:	9502      	str	r5, [sp, #8]
 800748c:	46ab      	mov	fp, r5
 800748e:	784a      	ldrb	r2, [r1, #1]
 8007490:	1c4b      	adds	r3, r1, #1
 8007492:	9303      	str	r3, [sp, #12]
 8007494:	b342      	cbz	r2, 80074e8 <__hexnan+0x88>
 8007496:	4610      	mov	r0, r2
 8007498:	9105      	str	r1, [sp, #20]
 800749a:	9204      	str	r2, [sp, #16]
 800749c:	f7ff fd94 	bl	8006fc8 <__hexdig_fun>
 80074a0:	2800      	cmp	r0, #0
 80074a2:	d151      	bne.n	8007548 <__hexnan+0xe8>
 80074a4:	9a04      	ldr	r2, [sp, #16]
 80074a6:	9905      	ldr	r1, [sp, #20]
 80074a8:	2a20      	cmp	r2, #32
 80074aa:	d818      	bhi.n	80074de <__hexnan+0x7e>
 80074ac:	9b02      	ldr	r3, [sp, #8]
 80074ae:	459b      	cmp	fp, r3
 80074b0:	dd13      	ble.n	80074da <__hexnan+0x7a>
 80074b2:	454c      	cmp	r4, r9
 80074b4:	d206      	bcs.n	80074c4 <__hexnan+0x64>
 80074b6:	2d07      	cmp	r5, #7
 80074b8:	dc04      	bgt.n	80074c4 <__hexnan+0x64>
 80074ba:	462a      	mov	r2, r5
 80074bc:	4649      	mov	r1, r9
 80074be:	4620      	mov	r0, r4
 80074c0:	f7ff ffa8 	bl	8007414 <L_shift>
 80074c4:	4544      	cmp	r4, r8
 80074c6:	d952      	bls.n	800756e <__hexnan+0x10e>
 80074c8:	2300      	movs	r3, #0
 80074ca:	f1a4 0904 	sub.w	r9, r4, #4
 80074ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80074d2:	f8cd b008 	str.w	fp, [sp, #8]
 80074d6:	464c      	mov	r4, r9
 80074d8:	461d      	mov	r5, r3
 80074da:	9903      	ldr	r1, [sp, #12]
 80074dc:	e7d7      	b.n	800748e <__hexnan+0x2e>
 80074de:	2a29      	cmp	r2, #41	@ 0x29
 80074e0:	d157      	bne.n	8007592 <__hexnan+0x132>
 80074e2:	3102      	adds	r1, #2
 80074e4:	f8ca 1000 	str.w	r1, [sl]
 80074e8:	f1bb 0f00 	cmp.w	fp, #0
 80074ec:	d051      	beq.n	8007592 <__hexnan+0x132>
 80074ee:	454c      	cmp	r4, r9
 80074f0:	d206      	bcs.n	8007500 <__hexnan+0xa0>
 80074f2:	2d07      	cmp	r5, #7
 80074f4:	dc04      	bgt.n	8007500 <__hexnan+0xa0>
 80074f6:	462a      	mov	r2, r5
 80074f8:	4649      	mov	r1, r9
 80074fa:	4620      	mov	r0, r4
 80074fc:	f7ff ff8a 	bl	8007414 <L_shift>
 8007500:	4544      	cmp	r4, r8
 8007502:	d936      	bls.n	8007572 <__hexnan+0x112>
 8007504:	f1a8 0204 	sub.w	r2, r8, #4
 8007508:	4623      	mov	r3, r4
 800750a:	f853 1b04 	ldr.w	r1, [r3], #4
 800750e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007512:	429f      	cmp	r7, r3
 8007514:	d2f9      	bcs.n	800750a <__hexnan+0xaa>
 8007516:	1b3b      	subs	r3, r7, r4
 8007518:	f023 0303 	bic.w	r3, r3, #3
 800751c:	3304      	adds	r3, #4
 800751e:	3401      	adds	r4, #1
 8007520:	3e03      	subs	r6, #3
 8007522:	42b4      	cmp	r4, r6
 8007524:	bf88      	it	hi
 8007526:	2304      	movhi	r3, #4
 8007528:	4443      	add	r3, r8
 800752a:	2200      	movs	r2, #0
 800752c:	f843 2b04 	str.w	r2, [r3], #4
 8007530:	429f      	cmp	r7, r3
 8007532:	d2fb      	bcs.n	800752c <__hexnan+0xcc>
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	b91b      	cbnz	r3, 8007540 <__hexnan+0xe0>
 8007538:	4547      	cmp	r7, r8
 800753a:	d128      	bne.n	800758e <__hexnan+0x12e>
 800753c:	2301      	movs	r3, #1
 800753e:	603b      	str	r3, [r7, #0]
 8007540:	2005      	movs	r0, #5
 8007542:	b007      	add	sp, #28
 8007544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007548:	3501      	adds	r5, #1
 800754a:	2d08      	cmp	r5, #8
 800754c:	f10b 0b01 	add.w	fp, fp, #1
 8007550:	dd06      	ble.n	8007560 <__hexnan+0x100>
 8007552:	4544      	cmp	r4, r8
 8007554:	d9c1      	bls.n	80074da <__hexnan+0x7a>
 8007556:	2300      	movs	r3, #0
 8007558:	f844 3c04 	str.w	r3, [r4, #-4]
 800755c:	2501      	movs	r5, #1
 800755e:	3c04      	subs	r4, #4
 8007560:	6822      	ldr	r2, [r4, #0]
 8007562:	f000 000f 	and.w	r0, r0, #15
 8007566:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800756a:	6020      	str	r0, [r4, #0]
 800756c:	e7b5      	b.n	80074da <__hexnan+0x7a>
 800756e:	2508      	movs	r5, #8
 8007570:	e7b3      	b.n	80074da <__hexnan+0x7a>
 8007572:	9b01      	ldr	r3, [sp, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d0dd      	beq.n	8007534 <__hexnan+0xd4>
 8007578:	f1c3 0320 	rsb	r3, r3, #32
 800757c:	f04f 32ff 	mov.w	r2, #4294967295
 8007580:	40da      	lsrs	r2, r3
 8007582:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007586:	4013      	ands	r3, r2
 8007588:	f846 3c04 	str.w	r3, [r6, #-4]
 800758c:	e7d2      	b.n	8007534 <__hexnan+0xd4>
 800758e:	3f04      	subs	r7, #4
 8007590:	e7d0      	b.n	8007534 <__hexnan+0xd4>
 8007592:	2004      	movs	r0, #4
 8007594:	e7d5      	b.n	8007542 <__hexnan+0xe2>
	...

08007598 <sbrk_aligned>:
 8007598:	b570      	push	{r4, r5, r6, lr}
 800759a:	4e0f      	ldr	r6, [pc, #60]	@ (80075d8 <sbrk_aligned+0x40>)
 800759c:	460c      	mov	r4, r1
 800759e:	6831      	ldr	r1, [r6, #0]
 80075a0:	4605      	mov	r5, r0
 80075a2:	b911      	cbnz	r1, 80075aa <sbrk_aligned+0x12>
 80075a4:	f000 fe24 	bl	80081f0 <_sbrk_r>
 80075a8:	6030      	str	r0, [r6, #0]
 80075aa:	4621      	mov	r1, r4
 80075ac:	4628      	mov	r0, r5
 80075ae:	f000 fe1f 	bl	80081f0 <_sbrk_r>
 80075b2:	1c43      	adds	r3, r0, #1
 80075b4:	d103      	bne.n	80075be <sbrk_aligned+0x26>
 80075b6:	f04f 34ff 	mov.w	r4, #4294967295
 80075ba:	4620      	mov	r0, r4
 80075bc:	bd70      	pop	{r4, r5, r6, pc}
 80075be:	1cc4      	adds	r4, r0, #3
 80075c0:	f024 0403 	bic.w	r4, r4, #3
 80075c4:	42a0      	cmp	r0, r4
 80075c6:	d0f8      	beq.n	80075ba <sbrk_aligned+0x22>
 80075c8:	1a21      	subs	r1, r4, r0
 80075ca:	4628      	mov	r0, r5
 80075cc:	f000 fe10 	bl	80081f0 <_sbrk_r>
 80075d0:	3001      	adds	r0, #1
 80075d2:	d1f2      	bne.n	80075ba <sbrk_aligned+0x22>
 80075d4:	e7ef      	b.n	80075b6 <sbrk_aligned+0x1e>
 80075d6:	bf00      	nop
 80075d8:	20000b5c 	.word	0x20000b5c

080075dc <_malloc_r>:
 80075dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075e0:	1ccd      	adds	r5, r1, #3
 80075e2:	f025 0503 	bic.w	r5, r5, #3
 80075e6:	3508      	adds	r5, #8
 80075e8:	2d0c      	cmp	r5, #12
 80075ea:	bf38      	it	cc
 80075ec:	250c      	movcc	r5, #12
 80075ee:	2d00      	cmp	r5, #0
 80075f0:	4606      	mov	r6, r0
 80075f2:	db01      	blt.n	80075f8 <_malloc_r+0x1c>
 80075f4:	42a9      	cmp	r1, r5
 80075f6:	d904      	bls.n	8007602 <_malloc_r+0x26>
 80075f8:	230c      	movs	r3, #12
 80075fa:	6033      	str	r3, [r6, #0]
 80075fc:	2000      	movs	r0, #0
 80075fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007602:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80076d8 <_malloc_r+0xfc>
 8007606:	f000 f87b 	bl	8007700 <__malloc_lock>
 800760a:	f8d8 3000 	ldr.w	r3, [r8]
 800760e:	461c      	mov	r4, r3
 8007610:	bb44      	cbnz	r4, 8007664 <_malloc_r+0x88>
 8007612:	4629      	mov	r1, r5
 8007614:	4630      	mov	r0, r6
 8007616:	f7ff ffbf 	bl	8007598 <sbrk_aligned>
 800761a:	1c43      	adds	r3, r0, #1
 800761c:	4604      	mov	r4, r0
 800761e:	d158      	bne.n	80076d2 <_malloc_r+0xf6>
 8007620:	f8d8 4000 	ldr.w	r4, [r8]
 8007624:	4627      	mov	r7, r4
 8007626:	2f00      	cmp	r7, #0
 8007628:	d143      	bne.n	80076b2 <_malloc_r+0xd6>
 800762a:	2c00      	cmp	r4, #0
 800762c:	d04b      	beq.n	80076c6 <_malloc_r+0xea>
 800762e:	6823      	ldr	r3, [r4, #0]
 8007630:	4639      	mov	r1, r7
 8007632:	4630      	mov	r0, r6
 8007634:	eb04 0903 	add.w	r9, r4, r3
 8007638:	f000 fdda 	bl	80081f0 <_sbrk_r>
 800763c:	4581      	cmp	r9, r0
 800763e:	d142      	bne.n	80076c6 <_malloc_r+0xea>
 8007640:	6821      	ldr	r1, [r4, #0]
 8007642:	1a6d      	subs	r5, r5, r1
 8007644:	4629      	mov	r1, r5
 8007646:	4630      	mov	r0, r6
 8007648:	f7ff ffa6 	bl	8007598 <sbrk_aligned>
 800764c:	3001      	adds	r0, #1
 800764e:	d03a      	beq.n	80076c6 <_malloc_r+0xea>
 8007650:	6823      	ldr	r3, [r4, #0]
 8007652:	442b      	add	r3, r5
 8007654:	6023      	str	r3, [r4, #0]
 8007656:	f8d8 3000 	ldr.w	r3, [r8]
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	bb62      	cbnz	r2, 80076b8 <_malloc_r+0xdc>
 800765e:	f8c8 7000 	str.w	r7, [r8]
 8007662:	e00f      	b.n	8007684 <_malloc_r+0xa8>
 8007664:	6822      	ldr	r2, [r4, #0]
 8007666:	1b52      	subs	r2, r2, r5
 8007668:	d420      	bmi.n	80076ac <_malloc_r+0xd0>
 800766a:	2a0b      	cmp	r2, #11
 800766c:	d917      	bls.n	800769e <_malloc_r+0xc2>
 800766e:	1961      	adds	r1, r4, r5
 8007670:	42a3      	cmp	r3, r4
 8007672:	6025      	str	r5, [r4, #0]
 8007674:	bf18      	it	ne
 8007676:	6059      	strne	r1, [r3, #4]
 8007678:	6863      	ldr	r3, [r4, #4]
 800767a:	bf08      	it	eq
 800767c:	f8c8 1000 	streq.w	r1, [r8]
 8007680:	5162      	str	r2, [r4, r5]
 8007682:	604b      	str	r3, [r1, #4]
 8007684:	4630      	mov	r0, r6
 8007686:	f000 f841 	bl	800770c <__malloc_unlock>
 800768a:	f104 000b 	add.w	r0, r4, #11
 800768e:	1d23      	adds	r3, r4, #4
 8007690:	f020 0007 	bic.w	r0, r0, #7
 8007694:	1ac2      	subs	r2, r0, r3
 8007696:	bf1c      	itt	ne
 8007698:	1a1b      	subne	r3, r3, r0
 800769a:	50a3      	strne	r3, [r4, r2]
 800769c:	e7af      	b.n	80075fe <_malloc_r+0x22>
 800769e:	6862      	ldr	r2, [r4, #4]
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	bf0c      	ite	eq
 80076a4:	f8c8 2000 	streq.w	r2, [r8]
 80076a8:	605a      	strne	r2, [r3, #4]
 80076aa:	e7eb      	b.n	8007684 <_malloc_r+0xa8>
 80076ac:	4623      	mov	r3, r4
 80076ae:	6864      	ldr	r4, [r4, #4]
 80076b0:	e7ae      	b.n	8007610 <_malloc_r+0x34>
 80076b2:	463c      	mov	r4, r7
 80076b4:	687f      	ldr	r7, [r7, #4]
 80076b6:	e7b6      	b.n	8007626 <_malloc_r+0x4a>
 80076b8:	461a      	mov	r2, r3
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	42a3      	cmp	r3, r4
 80076be:	d1fb      	bne.n	80076b8 <_malloc_r+0xdc>
 80076c0:	2300      	movs	r3, #0
 80076c2:	6053      	str	r3, [r2, #4]
 80076c4:	e7de      	b.n	8007684 <_malloc_r+0xa8>
 80076c6:	230c      	movs	r3, #12
 80076c8:	6033      	str	r3, [r6, #0]
 80076ca:	4630      	mov	r0, r6
 80076cc:	f000 f81e 	bl	800770c <__malloc_unlock>
 80076d0:	e794      	b.n	80075fc <_malloc_r+0x20>
 80076d2:	6005      	str	r5, [r0, #0]
 80076d4:	e7d6      	b.n	8007684 <_malloc_r+0xa8>
 80076d6:	bf00      	nop
 80076d8:	20000b60 	.word	0x20000b60

080076dc <__ascii_mbtowc>:
 80076dc:	b082      	sub	sp, #8
 80076de:	b901      	cbnz	r1, 80076e2 <__ascii_mbtowc+0x6>
 80076e0:	a901      	add	r1, sp, #4
 80076e2:	b142      	cbz	r2, 80076f6 <__ascii_mbtowc+0x1a>
 80076e4:	b14b      	cbz	r3, 80076fa <__ascii_mbtowc+0x1e>
 80076e6:	7813      	ldrb	r3, [r2, #0]
 80076e8:	600b      	str	r3, [r1, #0]
 80076ea:	7812      	ldrb	r2, [r2, #0]
 80076ec:	1e10      	subs	r0, r2, #0
 80076ee:	bf18      	it	ne
 80076f0:	2001      	movne	r0, #1
 80076f2:	b002      	add	sp, #8
 80076f4:	4770      	bx	lr
 80076f6:	4610      	mov	r0, r2
 80076f8:	e7fb      	b.n	80076f2 <__ascii_mbtowc+0x16>
 80076fa:	f06f 0001 	mvn.w	r0, #1
 80076fe:	e7f8      	b.n	80076f2 <__ascii_mbtowc+0x16>

08007700 <__malloc_lock>:
 8007700:	4801      	ldr	r0, [pc, #4]	@ (8007708 <__malloc_lock+0x8>)
 8007702:	f7ff bbaa 	b.w	8006e5a <__retarget_lock_acquire_recursive>
 8007706:	bf00      	nop
 8007708:	20000b58 	.word	0x20000b58

0800770c <__malloc_unlock>:
 800770c:	4801      	ldr	r0, [pc, #4]	@ (8007714 <__malloc_unlock+0x8>)
 800770e:	f7ff bba5 	b.w	8006e5c <__retarget_lock_release_recursive>
 8007712:	bf00      	nop
 8007714:	20000b58 	.word	0x20000b58

08007718 <_Balloc>:
 8007718:	b570      	push	{r4, r5, r6, lr}
 800771a:	69c6      	ldr	r6, [r0, #28]
 800771c:	4604      	mov	r4, r0
 800771e:	460d      	mov	r5, r1
 8007720:	b976      	cbnz	r6, 8007740 <_Balloc+0x28>
 8007722:	2010      	movs	r0, #16
 8007724:	f000 fda6 	bl	8008274 <malloc>
 8007728:	4602      	mov	r2, r0
 800772a:	61e0      	str	r0, [r4, #28]
 800772c:	b920      	cbnz	r0, 8007738 <_Balloc+0x20>
 800772e:	4b18      	ldr	r3, [pc, #96]	@ (8007790 <_Balloc+0x78>)
 8007730:	4818      	ldr	r0, [pc, #96]	@ (8007794 <_Balloc+0x7c>)
 8007732:	216b      	movs	r1, #107	@ 0x6b
 8007734:	f000 fd6c 	bl	8008210 <__assert_func>
 8007738:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800773c:	6006      	str	r6, [r0, #0]
 800773e:	60c6      	str	r6, [r0, #12]
 8007740:	69e6      	ldr	r6, [r4, #28]
 8007742:	68f3      	ldr	r3, [r6, #12]
 8007744:	b183      	cbz	r3, 8007768 <_Balloc+0x50>
 8007746:	69e3      	ldr	r3, [r4, #28]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800774e:	b9b8      	cbnz	r0, 8007780 <_Balloc+0x68>
 8007750:	2101      	movs	r1, #1
 8007752:	fa01 f605 	lsl.w	r6, r1, r5
 8007756:	1d72      	adds	r2, r6, #5
 8007758:	0092      	lsls	r2, r2, #2
 800775a:	4620      	mov	r0, r4
 800775c:	f000 fd76 	bl	800824c <_calloc_r>
 8007760:	b160      	cbz	r0, 800777c <_Balloc+0x64>
 8007762:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007766:	e00e      	b.n	8007786 <_Balloc+0x6e>
 8007768:	2221      	movs	r2, #33	@ 0x21
 800776a:	2104      	movs	r1, #4
 800776c:	4620      	mov	r0, r4
 800776e:	f000 fd6d 	bl	800824c <_calloc_r>
 8007772:	69e3      	ldr	r3, [r4, #28]
 8007774:	60f0      	str	r0, [r6, #12]
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d1e4      	bne.n	8007746 <_Balloc+0x2e>
 800777c:	2000      	movs	r0, #0
 800777e:	bd70      	pop	{r4, r5, r6, pc}
 8007780:	6802      	ldr	r2, [r0, #0]
 8007782:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007786:	2300      	movs	r3, #0
 8007788:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800778c:	e7f7      	b.n	800777e <_Balloc+0x66>
 800778e:	bf00      	nop
 8007790:	08008d1a 	.word	0x08008d1a
 8007794:	08008d31 	.word	0x08008d31

08007798 <_Bfree>:
 8007798:	b570      	push	{r4, r5, r6, lr}
 800779a:	69c6      	ldr	r6, [r0, #28]
 800779c:	4605      	mov	r5, r0
 800779e:	460c      	mov	r4, r1
 80077a0:	b976      	cbnz	r6, 80077c0 <_Bfree+0x28>
 80077a2:	2010      	movs	r0, #16
 80077a4:	f000 fd66 	bl	8008274 <malloc>
 80077a8:	4602      	mov	r2, r0
 80077aa:	61e8      	str	r0, [r5, #28]
 80077ac:	b920      	cbnz	r0, 80077b8 <_Bfree+0x20>
 80077ae:	4b09      	ldr	r3, [pc, #36]	@ (80077d4 <_Bfree+0x3c>)
 80077b0:	4809      	ldr	r0, [pc, #36]	@ (80077d8 <_Bfree+0x40>)
 80077b2:	218f      	movs	r1, #143	@ 0x8f
 80077b4:	f000 fd2c 	bl	8008210 <__assert_func>
 80077b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077bc:	6006      	str	r6, [r0, #0]
 80077be:	60c6      	str	r6, [r0, #12]
 80077c0:	b13c      	cbz	r4, 80077d2 <_Bfree+0x3a>
 80077c2:	69eb      	ldr	r3, [r5, #28]
 80077c4:	6862      	ldr	r2, [r4, #4]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077cc:	6021      	str	r1, [r4, #0]
 80077ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077d2:	bd70      	pop	{r4, r5, r6, pc}
 80077d4:	08008d1a 	.word	0x08008d1a
 80077d8:	08008d31 	.word	0x08008d31

080077dc <__multadd>:
 80077dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077e0:	690d      	ldr	r5, [r1, #16]
 80077e2:	4607      	mov	r7, r0
 80077e4:	460c      	mov	r4, r1
 80077e6:	461e      	mov	r6, r3
 80077e8:	f101 0c14 	add.w	ip, r1, #20
 80077ec:	2000      	movs	r0, #0
 80077ee:	f8dc 3000 	ldr.w	r3, [ip]
 80077f2:	b299      	uxth	r1, r3
 80077f4:	fb02 6101 	mla	r1, r2, r1, r6
 80077f8:	0c1e      	lsrs	r6, r3, #16
 80077fa:	0c0b      	lsrs	r3, r1, #16
 80077fc:	fb02 3306 	mla	r3, r2, r6, r3
 8007800:	b289      	uxth	r1, r1
 8007802:	3001      	adds	r0, #1
 8007804:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007808:	4285      	cmp	r5, r0
 800780a:	f84c 1b04 	str.w	r1, [ip], #4
 800780e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007812:	dcec      	bgt.n	80077ee <__multadd+0x12>
 8007814:	b30e      	cbz	r6, 800785a <__multadd+0x7e>
 8007816:	68a3      	ldr	r3, [r4, #8]
 8007818:	42ab      	cmp	r3, r5
 800781a:	dc19      	bgt.n	8007850 <__multadd+0x74>
 800781c:	6861      	ldr	r1, [r4, #4]
 800781e:	4638      	mov	r0, r7
 8007820:	3101      	adds	r1, #1
 8007822:	f7ff ff79 	bl	8007718 <_Balloc>
 8007826:	4680      	mov	r8, r0
 8007828:	b928      	cbnz	r0, 8007836 <__multadd+0x5a>
 800782a:	4602      	mov	r2, r0
 800782c:	4b0c      	ldr	r3, [pc, #48]	@ (8007860 <__multadd+0x84>)
 800782e:	480d      	ldr	r0, [pc, #52]	@ (8007864 <__multadd+0x88>)
 8007830:	21ba      	movs	r1, #186	@ 0xba
 8007832:	f000 fced 	bl	8008210 <__assert_func>
 8007836:	6922      	ldr	r2, [r4, #16]
 8007838:	3202      	adds	r2, #2
 800783a:	f104 010c 	add.w	r1, r4, #12
 800783e:	0092      	lsls	r2, r2, #2
 8007840:	300c      	adds	r0, #12
 8007842:	f7ff fb0c 	bl	8006e5e <memcpy>
 8007846:	4621      	mov	r1, r4
 8007848:	4638      	mov	r0, r7
 800784a:	f7ff ffa5 	bl	8007798 <_Bfree>
 800784e:	4644      	mov	r4, r8
 8007850:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007854:	3501      	adds	r5, #1
 8007856:	615e      	str	r6, [r3, #20]
 8007858:	6125      	str	r5, [r4, #16]
 800785a:	4620      	mov	r0, r4
 800785c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007860:	08008ca9 	.word	0x08008ca9
 8007864:	08008d31 	.word	0x08008d31

08007868 <__s2b>:
 8007868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800786c:	460c      	mov	r4, r1
 800786e:	4615      	mov	r5, r2
 8007870:	461f      	mov	r7, r3
 8007872:	2209      	movs	r2, #9
 8007874:	3308      	adds	r3, #8
 8007876:	4606      	mov	r6, r0
 8007878:	fb93 f3f2 	sdiv	r3, r3, r2
 800787c:	2100      	movs	r1, #0
 800787e:	2201      	movs	r2, #1
 8007880:	429a      	cmp	r2, r3
 8007882:	db09      	blt.n	8007898 <__s2b+0x30>
 8007884:	4630      	mov	r0, r6
 8007886:	f7ff ff47 	bl	8007718 <_Balloc>
 800788a:	b940      	cbnz	r0, 800789e <__s2b+0x36>
 800788c:	4602      	mov	r2, r0
 800788e:	4b19      	ldr	r3, [pc, #100]	@ (80078f4 <__s2b+0x8c>)
 8007890:	4819      	ldr	r0, [pc, #100]	@ (80078f8 <__s2b+0x90>)
 8007892:	21d3      	movs	r1, #211	@ 0xd3
 8007894:	f000 fcbc 	bl	8008210 <__assert_func>
 8007898:	0052      	lsls	r2, r2, #1
 800789a:	3101      	adds	r1, #1
 800789c:	e7f0      	b.n	8007880 <__s2b+0x18>
 800789e:	9b08      	ldr	r3, [sp, #32]
 80078a0:	6143      	str	r3, [r0, #20]
 80078a2:	2d09      	cmp	r5, #9
 80078a4:	f04f 0301 	mov.w	r3, #1
 80078a8:	6103      	str	r3, [r0, #16]
 80078aa:	dd16      	ble.n	80078da <__s2b+0x72>
 80078ac:	f104 0909 	add.w	r9, r4, #9
 80078b0:	46c8      	mov	r8, r9
 80078b2:	442c      	add	r4, r5
 80078b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80078b8:	4601      	mov	r1, r0
 80078ba:	3b30      	subs	r3, #48	@ 0x30
 80078bc:	220a      	movs	r2, #10
 80078be:	4630      	mov	r0, r6
 80078c0:	f7ff ff8c 	bl	80077dc <__multadd>
 80078c4:	45a0      	cmp	r8, r4
 80078c6:	d1f5      	bne.n	80078b4 <__s2b+0x4c>
 80078c8:	f1a5 0408 	sub.w	r4, r5, #8
 80078cc:	444c      	add	r4, r9
 80078ce:	1b2d      	subs	r5, r5, r4
 80078d0:	1963      	adds	r3, r4, r5
 80078d2:	42bb      	cmp	r3, r7
 80078d4:	db04      	blt.n	80078e0 <__s2b+0x78>
 80078d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078da:	340a      	adds	r4, #10
 80078dc:	2509      	movs	r5, #9
 80078de:	e7f6      	b.n	80078ce <__s2b+0x66>
 80078e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80078e4:	4601      	mov	r1, r0
 80078e6:	3b30      	subs	r3, #48	@ 0x30
 80078e8:	220a      	movs	r2, #10
 80078ea:	4630      	mov	r0, r6
 80078ec:	f7ff ff76 	bl	80077dc <__multadd>
 80078f0:	e7ee      	b.n	80078d0 <__s2b+0x68>
 80078f2:	bf00      	nop
 80078f4:	08008ca9 	.word	0x08008ca9
 80078f8:	08008d31 	.word	0x08008d31

080078fc <__hi0bits>:
 80078fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007900:	4603      	mov	r3, r0
 8007902:	bf36      	itet	cc
 8007904:	0403      	lslcc	r3, r0, #16
 8007906:	2000      	movcs	r0, #0
 8007908:	2010      	movcc	r0, #16
 800790a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800790e:	bf3c      	itt	cc
 8007910:	021b      	lslcc	r3, r3, #8
 8007912:	3008      	addcc	r0, #8
 8007914:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007918:	bf3c      	itt	cc
 800791a:	011b      	lslcc	r3, r3, #4
 800791c:	3004      	addcc	r0, #4
 800791e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007922:	bf3c      	itt	cc
 8007924:	009b      	lslcc	r3, r3, #2
 8007926:	3002      	addcc	r0, #2
 8007928:	2b00      	cmp	r3, #0
 800792a:	db05      	blt.n	8007938 <__hi0bits+0x3c>
 800792c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007930:	f100 0001 	add.w	r0, r0, #1
 8007934:	bf08      	it	eq
 8007936:	2020      	moveq	r0, #32
 8007938:	4770      	bx	lr

0800793a <__lo0bits>:
 800793a:	6803      	ldr	r3, [r0, #0]
 800793c:	4602      	mov	r2, r0
 800793e:	f013 0007 	ands.w	r0, r3, #7
 8007942:	d00b      	beq.n	800795c <__lo0bits+0x22>
 8007944:	07d9      	lsls	r1, r3, #31
 8007946:	d421      	bmi.n	800798c <__lo0bits+0x52>
 8007948:	0798      	lsls	r0, r3, #30
 800794a:	bf49      	itett	mi
 800794c:	085b      	lsrmi	r3, r3, #1
 800794e:	089b      	lsrpl	r3, r3, #2
 8007950:	2001      	movmi	r0, #1
 8007952:	6013      	strmi	r3, [r2, #0]
 8007954:	bf5c      	itt	pl
 8007956:	6013      	strpl	r3, [r2, #0]
 8007958:	2002      	movpl	r0, #2
 800795a:	4770      	bx	lr
 800795c:	b299      	uxth	r1, r3
 800795e:	b909      	cbnz	r1, 8007964 <__lo0bits+0x2a>
 8007960:	0c1b      	lsrs	r3, r3, #16
 8007962:	2010      	movs	r0, #16
 8007964:	b2d9      	uxtb	r1, r3
 8007966:	b909      	cbnz	r1, 800796c <__lo0bits+0x32>
 8007968:	3008      	adds	r0, #8
 800796a:	0a1b      	lsrs	r3, r3, #8
 800796c:	0719      	lsls	r1, r3, #28
 800796e:	bf04      	itt	eq
 8007970:	091b      	lsreq	r3, r3, #4
 8007972:	3004      	addeq	r0, #4
 8007974:	0799      	lsls	r1, r3, #30
 8007976:	bf04      	itt	eq
 8007978:	089b      	lsreq	r3, r3, #2
 800797a:	3002      	addeq	r0, #2
 800797c:	07d9      	lsls	r1, r3, #31
 800797e:	d403      	bmi.n	8007988 <__lo0bits+0x4e>
 8007980:	085b      	lsrs	r3, r3, #1
 8007982:	f100 0001 	add.w	r0, r0, #1
 8007986:	d003      	beq.n	8007990 <__lo0bits+0x56>
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	4770      	bx	lr
 800798c:	2000      	movs	r0, #0
 800798e:	4770      	bx	lr
 8007990:	2020      	movs	r0, #32
 8007992:	4770      	bx	lr

08007994 <__i2b>:
 8007994:	b510      	push	{r4, lr}
 8007996:	460c      	mov	r4, r1
 8007998:	2101      	movs	r1, #1
 800799a:	f7ff febd 	bl	8007718 <_Balloc>
 800799e:	4602      	mov	r2, r0
 80079a0:	b928      	cbnz	r0, 80079ae <__i2b+0x1a>
 80079a2:	4b05      	ldr	r3, [pc, #20]	@ (80079b8 <__i2b+0x24>)
 80079a4:	4805      	ldr	r0, [pc, #20]	@ (80079bc <__i2b+0x28>)
 80079a6:	f240 1145 	movw	r1, #325	@ 0x145
 80079aa:	f000 fc31 	bl	8008210 <__assert_func>
 80079ae:	2301      	movs	r3, #1
 80079b0:	6144      	str	r4, [r0, #20]
 80079b2:	6103      	str	r3, [r0, #16]
 80079b4:	bd10      	pop	{r4, pc}
 80079b6:	bf00      	nop
 80079b8:	08008ca9 	.word	0x08008ca9
 80079bc:	08008d31 	.word	0x08008d31

080079c0 <__multiply>:
 80079c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079c4:	4614      	mov	r4, r2
 80079c6:	690a      	ldr	r2, [r1, #16]
 80079c8:	6923      	ldr	r3, [r4, #16]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	bfa8      	it	ge
 80079ce:	4623      	movge	r3, r4
 80079d0:	460f      	mov	r7, r1
 80079d2:	bfa4      	itt	ge
 80079d4:	460c      	movge	r4, r1
 80079d6:	461f      	movge	r7, r3
 80079d8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80079dc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80079e0:	68a3      	ldr	r3, [r4, #8]
 80079e2:	6861      	ldr	r1, [r4, #4]
 80079e4:	eb0a 0609 	add.w	r6, sl, r9
 80079e8:	42b3      	cmp	r3, r6
 80079ea:	b085      	sub	sp, #20
 80079ec:	bfb8      	it	lt
 80079ee:	3101      	addlt	r1, #1
 80079f0:	f7ff fe92 	bl	8007718 <_Balloc>
 80079f4:	b930      	cbnz	r0, 8007a04 <__multiply+0x44>
 80079f6:	4602      	mov	r2, r0
 80079f8:	4b44      	ldr	r3, [pc, #272]	@ (8007b0c <__multiply+0x14c>)
 80079fa:	4845      	ldr	r0, [pc, #276]	@ (8007b10 <__multiply+0x150>)
 80079fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a00:	f000 fc06 	bl	8008210 <__assert_func>
 8007a04:	f100 0514 	add.w	r5, r0, #20
 8007a08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a0c:	462b      	mov	r3, r5
 8007a0e:	2200      	movs	r2, #0
 8007a10:	4543      	cmp	r3, r8
 8007a12:	d321      	bcc.n	8007a58 <__multiply+0x98>
 8007a14:	f107 0114 	add.w	r1, r7, #20
 8007a18:	f104 0214 	add.w	r2, r4, #20
 8007a1c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007a20:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007a24:	9302      	str	r3, [sp, #8]
 8007a26:	1b13      	subs	r3, r2, r4
 8007a28:	3b15      	subs	r3, #21
 8007a2a:	f023 0303 	bic.w	r3, r3, #3
 8007a2e:	3304      	adds	r3, #4
 8007a30:	f104 0715 	add.w	r7, r4, #21
 8007a34:	42ba      	cmp	r2, r7
 8007a36:	bf38      	it	cc
 8007a38:	2304      	movcc	r3, #4
 8007a3a:	9301      	str	r3, [sp, #4]
 8007a3c:	9b02      	ldr	r3, [sp, #8]
 8007a3e:	9103      	str	r1, [sp, #12]
 8007a40:	428b      	cmp	r3, r1
 8007a42:	d80c      	bhi.n	8007a5e <__multiply+0x9e>
 8007a44:	2e00      	cmp	r6, #0
 8007a46:	dd03      	ble.n	8007a50 <__multiply+0x90>
 8007a48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d05b      	beq.n	8007b08 <__multiply+0x148>
 8007a50:	6106      	str	r6, [r0, #16]
 8007a52:	b005      	add	sp, #20
 8007a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a58:	f843 2b04 	str.w	r2, [r3], #4
 8007a5c:	e7d8      	b.n	8007a10 <__multiply+0x50>
 8007a5e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a62:	f1ba 0f00 	cmp.w	sl, #0
 8007a66:	d024      	beq.n	8007ab2 <__multiply+0xf2>
 8007a68:	f104 0e14 	add.w	lr, r4, #20
 8007a6c:	46a9      	mov	r9, r5
 8007a6e:	f04f 0c00 	mov.w	ip, #0
 8007a72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007a76:	f8d9 3000 	ldr.w	r3, [r9]
 8007a7a:	fa1f fb87 	uxth.w	fp, r7
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a84:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007a88:	f8d9 7000 	ldr.w	r7, [r9]
 8007a8c:	4463      	add	r3, ip
 8007a8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007a92:	fb0a c70b 	mla	r7, sl, fp, ip
 8007a96:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007aa0:	4572      	cmp	r2, lr
 8007aa2:	f849 3b04 	str.w	r3, [r9], #4
 8007aa6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007aaa:	d8e2      	bhi.n	8007a72 <__multiply+0xb2>
 8007aac:	9b01      	ldr	r3, [sp, #4]
 8007aae:	f845 c003 	str.w	ip, [r5, r3]
 8007ab2:	9b03      	ldr	r3, [sp, #12]
 8007ab4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007ab8:	3104      	adds	r1, #4
 8007aba:	f1b9 0f00 	cmp.w	r9, #0
 8007abe:	d021      	beq.n	8007b04 <__multiply+0x144>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	f104 0c14 	add.w	ip, r4, #20
 8007ac6:	46ae      	mov	lr, r5
 8007ac8:	f04f 0a00 	mov.w	sl, #0
 8007acc:	f8bc b000 	ldrh.w	fp, [ip]
 8007ad0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007ad4:	fb09 770b 	mla	r7, r9, fp, r7
 8007ad8:	4457      	add	r7, sl
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ae0:	f84e 3b04 	str.w	r3, [lr], #4
 8007ae4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ae8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007aec:	f8be 3000 	ldrh.w	r3, [lr]
 8007af0:	fb09 330a 	mla	r3, r9, sl, r3
 8007af4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007af8:	4562      	cmp	r2, ip
 8007afa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007afe:	d8e5      	bhi.n	8007acc <__multiply+0x10c>
 8007b00:	9f01      	ldr	r7, [sp, #4]
 8007b02:	51eb      	str	r3, [r5, r7]
 8007b04:	3504      	adds	r5, #4
 8007b06:	e799      	b.n	8007a3c <__multiply+0x7c>
 8007b08:	3e01      	subs	r6, #1
 8007b0a:	e79b      	b.n	8007a44 <__multiply+0x84>
 8007b0c:	08008ca9 	.word	0x08008ca9
 8007b10:	08008d31 	.word	0x08008d31

08007b14 <__pow5mult>:
 8007b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b18:	4615      	mov	r5, r2
 8007b1a:	f012 0203 	ands.w	r2, r2, #3
 8007b1e:	4607      	mov	r7, r0
 8007b20:	460e      	mov	r6, r1
 8007b22:	d007      	beq.n	8007b34 <__pow5mult+0x20>
 8007b24:	4c25      	ldr	r4, [pc, #148]	@ (8007bbc <__pow5mult+0xa8>)
 8007b26:	3a01      	subs	r2, #1
 8007b28:	2300      	movs	r3, #0
 8007b2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b2e:	f7ff fe55 	bl	80077dc <__multadd>
 8007b32:	4606      	mov	r6, r0
 8007b34:	10ad      	asrs	r5, r5, #2
 8007b36:	d03d      	beq.n	8007bb4 <__pow5mult+0xa0>
 8007b38:	69fc      	ldr	r4, [r7, #28]
 8007b3a:	b97c      	cbnz	r4, 8007b5c <__pow5mult+0x48>
 8007b3c:	2010      	movs	r0, #16
 8007b3e:	f000 fb99 	bl	8008274 <malloc>
 8007b42:	4602      	mov	r2, r0
 8007b44:	61f8      	str	r0, [r7, #28]
 8007b46:	b928      	cbnz	r0, 8007b54 <__pow5mult+0x40>
 8007b48:	4b1d      	ldr	r3, [pc, #116]	@ (8007bc0 <__pow5mult+0xac>)
 8007b4a:	481e      	ldr	r0, [pc, #120]	@ (8007bc4 <__pow5mult+0xb0>)
 8007b4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b50:	f000 fb5e 	bl	8008210 <__assert_func>
 8007b54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b58:	6004      	str	r4, [r0, #0]
 8007b5a:	60c4      	str	r4, [r0, #12]
 8007b5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b64:	b94c      	cbnz	r4, 8007b7a <__pow5mult+0x66>
 8007b66:	f240 2171 	movw	r1, #625	@ 0x271
 8007b6a:	4638      	mov	r0, r7
 8007b6c:	f7ff ff12 	bl	8007994 <__i2b>
 8007b70:	2300      	movs	r3, #0
 8007b72:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b76:	4604      	mov	r4, r0
 8007b78:	6003      	str	r3, [r0, #0]
 8007b7a:	f04f 0900 	mov.w	r9, #0
 8007b7e:	07eb      	lsls	r3, r5, #31
 8007b80:	d50a      	bpl.n	8007b98 <__pow5mult+0x84>
 8007b82:	4631      	mov	r1, r6
 8007b84:	4622      	mov	r2, r4
 8007b86:	4638      	mov	r0, r7
 8007b88:	f7ff ff1a 	bl	80079c0 <__multiply>
 8007b8c:	4631      	mov	r1, r6
 8007b8e:	4680      	mov	r8, r0
 8007b90:	4638      	mov	r0, r7
 8007b92:	f7ff fe01 	bl	8007798 <_Bfree>
 8007b96:	4646      	mov	r6, r8
 8007b98:	106d      	asrs	r5, r5, #1
 8007b9a:	d00b      	beq.n	8007bb4 <__pow5mult+0xa0>
 8007b9c:	6820      	ldr	r0, [r4, #0]
 8007b9e:	b938      	cbnz	r0, 8007bb0 <__pow5mult+0x9c>
 8007ba0:	4622      	mov	r2, r4
 8007ba2:	4621      	mov	r1, r4
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	f7ff ff0b 	bl	80079c0 <__multiply>
 8007baa:	6020      	str	r0, [r4, #0]
 8007bac:	f8c0 9000 	str.w	r9, [r0]
 8007bb0:	4604      	mov	r4, r0
 8007bb2:	e7e4      	b.n	8007b7e <__pow5mult+0x6a>
 8007bb4:	4630      	mov	r0, r6
 8007bb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bba:	bf00      	nop
 8007bbc:	08008d8c 	.word	0x08008d8c
 8007bc0:	08008d1a 	.word	0x08008d1a
 8007bc4:	08008d31 	.word	0x08008d31

08007bc8 <__lshift>:
 8007bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bcc:	460c      	mov	r4, r1
 8007bce:	6849      	ldr	r1, [r1, #4]
 8007bd0:	6923      	ldr	r3, [r4, #16]
 8007bd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bd6:	68a3      	ldr	r3, [r4, #8]
 8007bd8:	4607      	mov	r7, r0
 8007bda:	4691      	mov	r9, r2
 8007bdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007be0:	f108 0601 	add.w	r6, r8, #1
 8007be4:	42b3      	cmp	r3, r6
 8007be6:	db0b      	blt.n	8007c00 <__lshift+0x38>
 8007be8:	4638      	mov	r0, r7
 8007bea:	f7ff fd95 	bl	8007718 <_Balloc>
 8007bee:	4605      	mov	r5, r0
 8007bf0:	b948      	cbnz	r0, 8007c06 <__lshift+0x3e>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	4b28      	ldr	r3, [pc, #160]	@ (8007c98 <__lshift+0xd0>)
 8007bf6:	4829      	ldr	r0, [pc, #164]	@ (8007c9c <__lshift+0xd4>)
 8007bf8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007bfc:	f000 fb08 	bl	8008210 <__assert_func>
 8007c00:	3101      	adds	r1, #1
 8007c02:	005b      	lsls	r3, r3, #1
 8007c04:	e7ee      	b.n	8007be4 <__lshift+0x1c>
 8007c06:	2300      	movs	r3, #0
 8007c08:	f100 0114 	add.w	r1, r0, #20
 8007c0c:	f100 0210 	add.w	r2, r0, #16
 8007c10:	4618      	mov	r0, r3
 8007c12:	4553      	cmp	r3, sl
 8007c14:	db33      	blt.n	8007c7e <__lshift+0xb6>
 8007c16:	6920      	ldr	r0, [r4, #16]
 8007c18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c1c:	f104 0314 	add.w	r3, r4, #20
 8007c20:	f019 091f 	ands.w	r9, r9, #31
 8007c24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c2c:	d02b      	beq.n	8007c86 <__lshift+0xbe>
 8007c2e:	f1c9 0e20 	rsb	lr, r9, #32
 8007c32:	468a      	mov	sl, r1
 8007c34:	2200      	movs	r2, #0
 8007c36:	6818      	ldr	r0, [r3, #0]
 8007c38:	fa00 f009 	lsl.w	r0, r0, r9
 8007c3c:	4310      	orrs	r0, r2
 8007c3e:	f84a 0b04 	str.w	r0, [sl], #4
 8007c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c46:	459c      	cmp	ip, r3
 8007c48:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c4c:	d8f3      	bhi.n	8007c36 <__lshift+0x6e>
 8007c4e:	ebac 0304 	sub.w	r3, ip, r4
 8007c52:	3b15      	subs	r3, #21
 8007c54:	f023 0303 	bic.w	r3, r3, #3
 8007c58:	3304      	adds	r3, #4
 8007c5a:	f104 0015 	add.w	r0, r4, #21
 8007c5e:	4584      	cmp	ip, r0
 8007c60:	bf38      	it	cc
 8007c62:	2304      	movcc	r3, #4
 8007c64:	50ca      	str	r2, [r1, r3]
 8007c66:	b10a      	cbz	r2, 8007c6c <__lshift+0xa4>
 8007c68:	f108 0602 	add.w	r6, r8, #2
 8007c6c:	3e01      	subs	r6, #1
 8007c6e:	4638      	mov	r0, r7
 8007c70:	612e      	str	r6, [r5, #16]
 8007c72:	4621      	mov	r1, r4
 8007c74:	f7ff fd90 	bl	8007798 <_Bfree>
 8007c78:	4628      	mov	r0, r5
 8007c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c82:	3301      	adds	r3, #1
 8007c84:	e7c5      	b.n	8007c12 <__lshift+0x4a>
 8007c86:	3904      	subs	r1, #4
 8007c88:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c90:	459c      	cmp	ip, r3
 8007c92:	d8f9      	bhi.n	8007c88 <__lshift+0xc0>
 8007c94:	e7ea      	b.n	8007c6c <__lshift+0xa4>
 8007c96:	bf00      	nop
 8007c98:	08008ca9 	.word	0x08008ca9
 8007c9c:	08008d31 	.word	0x08008d31

08007ca0 <__mcmp>:
 8007ca0:	690a      	ldr	r2, [r1, #16]
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	6900      	ldr	r0, [r0, #16]
 8007ca6:	1a80      	subs	r0, r0, r2
 8007ca8:	b530      	push	{r4, r5, lr}
 8007caa:	d10e      	bne.n	8007cca <__mcmp+0x2a>
 8007cac:	3314      	adds	r3, #20
 8007cae:	3114      	adds	r1, #20
 8007cb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007cb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007cb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007cbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007cc0:	4295      	cmp	r5, r2
 8007cc2:	d003      	beq.n	8007ccc <__mcmp+0x2c>
 8007cc4:	d205      	bcs.n	8007cd2 <__mcmp+0x32>
 8007cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007cca:	bd30      	pop	{r4, r5, pc}
 8007ccc:	42a3      	cmp	r3, r4
 8007cce:	d3f3      	bcc.n	8007cb8 <__mcmp+0x18>
 8007cd0:	e7fb      	b.n	8007cca <__mcmp+0x2a>
 8007cd2:	2001      	movs	r0, #1
 8007cd4:	e7f9      	b.n	8007cca <__mcmp+0x2a>
	...

08007cd8 <__mdiff>:
 8007cd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cdc:	4689      	mov	r9, r1
 8007cde:	4606      	mov	r6, r0
 8007ce0:	4611      	mov	r1, r2
 8007ce2:	4648      	mov	r0, r9
 8007ce4:	4614      	mov	r4, r2
 8007ce6:	f7ff ffdb 	bl	8007ca0 <__mcmp>
 8007cea:	1e05      	subs	r5, r0, #0
 8007cec:	d112      	bne.n	8007d14 <__mdiff+0x3c>
 8007cee:	4629      	mov	r1, r5
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	f7ff fd11 	bl	8007718 <_Balloc>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	b928      	cbnz	r0, 8007d06 <__mdiff+0x2e>
 8007cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8007df8 <__mdiff+0x120>)
 8007cfc:	f240 2137 	movw	r1, #567	@ 0x237
 8007d00:	483e      	ldr	r0, [pc, #248]	@ (8007dfc <__mdiff+0x124>)
 8007d02:	f000 fa85 	bl	8008210 <__assert_func>
 8007d06:	2301      	movs	r3, #1
 8007d08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d0c:	4610      	mov	r0, r2
 8007d0e:	b003      	add	sp, #12
 8007d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d14:	bfbc      	itt	lt
 8007d16:	464b      	movlt	r3, r9
 8007d18:	46a1      	movlt	r9, r4
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d20:	bfba      	itte	lt
 8007d22:	461c      	movlt	r4, r3
 8007d24:	2501      	movlt	r5, #1
 8007d26:	2500      	movge	r5, #0
 8007d28:	f7ff fcf6 	bl	8007718 <_Balloc>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	b918      	cbnz	r0, 8007d38 <__mdiff+0x60>
 8007d30:	4b31      	ldr	r3, [pc, #196]	@ (8007df8 <__mdiff+0x120>)
 8007d32:	f240 2145 	movw	r1, #581	@ 0x245
 8007d36:	e7e3      	b.n	8007d00 <__mdiff+0x28>
 8007d38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d3c:	6926      	ldr	r6, [r4, #16]
 8007d3e:	60c5      	str	r5, [r0, #12]
 8007d40:	f109 0310 	add.w	r3, r9, #16
 8007d44:	f109 0514 	add.w	r5, r9, #20
 8007d48:	f104 0e14 	add.w	lr, r4, #20
 8007d4c:	f100 0b14 	add.w	fp, r0, #20
 8007d50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d58:	9301      	str	r3, [sp, #4]
 8007d5a:	46d9      	mov	r9, fp
 8007d5c:	f04f 0c00 	mov.w	ip, #0
 8007d60:	9b01      	ldr	r3, [sp, #4]
 8007d62:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d66:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007d6a:	9301      	str	r3, [sp, #4]
 8007d6c:	fa1f f38a 	uxth.w	r3, sl
 8007d70:	4619      	mov	r1, r3
 8007d72:	b283      	uxth	r3, r0
 8007d74:	1acb      	subs	r3, r1, r3
 8007d76:	0c00      	lsrs	r0, r0, #16
 8007d78:	4463      	add	r3, ip
 8007d7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d88:	4576      	cmp	r6, lr
 8007d8a:	f849 3b04 	str.w	r3, [r9], #4
 8007d8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d92:	d8e5      	bhi.n	8007d60 <__mdiff+0x88>
 8007d94:	1b33      	subs	r3, r6, r4
 8007d96:	3b15      	subs	r3, #21
 8007d98:	f023 0303 	bic.w	r3, r3, #3
 8007d9c:	3415      	adds	r4, #21
 8007d9e:	3304      	adds	r3, #4
 8007da0:	42a6      	cmp	r6, r4
 8007da2:	bf38      	it	cc
 8007da4:	2304      	movcc	r3, #4
 8007da6:	441d      	add	r5, r3
 8007da8:	445b      	add	r3, fp
 8007daa:	461e      	mov	r6, r3
 8007dac:	462c      	mov	r4, r5
 8007dae:	4544      	cmp	r4, r8
 8007db0:	d30e      	bcc.n	8007dd0 <__mdiff+0xf8>
 8007db2:	f108 0103 	add.w	r1, r8, #3
 8007db6:	1b49      	subs	r1, r1, r5
 8007db8:	f021 0103 	bic.w	r1, r1, #3
 8007dbc:	3d03      	subs	r5, #3
 8007dbe:	45a8      	cmp	r8, r5
 8007dc0:	bf38      	it	cc
 8007dc2:	2100      	movcc	r1, #0
 8007dc4:	440b      	add	r3, r1
 8007dc6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007dca:	b191      	cbz	r1, 8007df2 <__mdiff+0x11a>
 8007dcc:	6117      	str	r7, [r2, #16]
 8007dce:	e79d      	b.n	8007d0c <__mdiff+0x34>
 8007dd0:	f854 1b04 	ldr.w	r1, [r4], #4
 8007dd4:	46e6      	mov	lr, ip
 8007dd6:	0c08      	lsrs	r0, r1, #16
 8007dd8:	fa1c fc81 	uxtah	ip, ip, r1
 8007ddc:	4471      	add	r1, lr
 8007dde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007de2:	b289      	uxth	r1, r1
 8007de4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007de8:	f846 1b04 	str.w	r1, [r6], #4
 8007dec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007df0:	e7dd      	b.n	8007dae <__mdiff+0xd6>
 8007df2:	3f01      	subs	r7, #1
 8007df4:	e7e7      	b.n	8007dc6 <__mdiff+0xee>
 8007df6:	bf00      	nop
 8007df8:	08008ca9 	.word	0x08008ca9
 8007dfc:	08008d31 	.word	0x08008d31

08007e00 <__ulp>:
 8007e00:	b082      	sub	sp, #8
 8007e02:	ed8d 0b00 	vstr	d0, [sp]
 8007e06:	9a01      	ldr	r2, [sp, #4]
 8007e08:	4b0f      	ldr	r3, [pc, #60]	@ (8007e48 <__ulp+0x48>)
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	dc08      	bgt.n	8007e26 <__ulp+0x26>
 8007e14:	425b      	negs	r3, r3
 8007e16:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007e1a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007e1e:	da04      	bge.n	8007e2a <__ulp+0x2a>
 8007e20:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007e24:	4113      	asrs	r3, r2
 8007e26:	2200      	movs	r2, #0
 8007e28:	e008      	b.n	8007e3c <__ulp+0x3c>
 8007e2a:	f1a2 0314 	sub.w	r3, r2, #20
 8007e2e:	2b1e      	cmp	r3, #30
 8007e30:	bfda      	itte	le
 8007e32:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007e36:	40da      	lsrle	r2, r3
 8007e38:	2201      	movgt	r2, #1
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4610      	mov	r0, r2
 8007e40:	ec41 0b10 	vmov	d0, r0, r1
 8007e44:	b002      	add	sp, #8
 8007e46:	4770      	bx	lr
 8007e48:	7ff00000 	.word	0x7ff00000

08007e4c <__b2d>:
 8007e4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e50:	6906      	ldr	r6, [r0, #16]
 8007e52:	f100 0814 	add.w	r8, r0, #20
 8007e56:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007e5a:	1f37      	subs	r7, r6, #4
 8007e5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007e60:	4610      	mov	r0, r2
 8007e62:	f7ff fd4b 	bl	80078fc <__hi0bits>
 8007e66:	f1c0 0320 	rsb	r3, r0, #32
 8007e6a:	280a      	cmp	r0, #10
 8007e6c:	600b      	str	r3, [r1, #0]
 8007e6e:	491b      	ldr	r1, [pc, #108]	@ (8007edc <__b2d+0x90>)
 8007e70:	dc15      	bgt.n	8007e9e <__b2d+0x52>
 8007e72:	f1c0 0c0b 	rsb	ip, r0, #11
 8007e76:	fa22 f30c 	lsr.w	r3, r2, ip
 8007e7a:	45b8      	cmp	r8, r7
 8007e7c:	ea43 0501 	orr.w	r5, r3, r1
 8007e80:	bf34      	ite	cc
 8007e82:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007e86:	2300      	movcs	r3, #0
 8007e88:	3015      	adds	r0, #21
 8007e8a:	fa02 f000 	lsl.w	r0, r2, r0
 8007e8e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007e92:	4303      	orrs	r3, r0
 8007e94:	461c      	mov	r4, r3
 8007e96:	ec45 4b10 	vmov	d0, r4, r5
 8007e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e9e:	45b8      	cmp	r8, r7
 8007ea0:	bf3a      	itte	cc
 8007ea2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007ea6:	f1a6 0708 	subcc.w	r7, r6, #8
 8007eaa:	2300      	movcs	r3, #0
 8007eac:	380b      	subs	r0, #11
 8007eae:	d012      	beq.n	8007ed6 <__b2d+0x8a>
 8007eb0:	f1c0 0120 	rsb	r1, r0, #32
 8007eb4:	fa23 f401 	lsr.w	r4, r3, r1
 8007eb8:	4082      	lsls	r2, r0
 8007eba:	4322      	orrs	r2, r4
 8007ebc:	4547      	cmp	r7, r8
 8007ebe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007ec2:	bf8c      	ite	hi
 8007ec4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007ec8:	2200      	movls	r2, #0
 8007eca:	4083      	lsls	r3, r0
 8007ecc:	40ca      	lsrs	r2, r1
 8007ece:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	e7de      	b.n	8007e94 <__b2d+0x48>
 8007ed6:	ea42 0501 	orr.w	r5, r2, r1
 8007eda:	e7db      	b.n	8007e94 <__b2d+0x48>
 8007edc:	3ff00000 	.word	0x3ff00000

08007ee0 <__d2b>:
 8007ee0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007ee4:	460f      	mov	r7, r1
 8007ee6:	2101      	movs	r1, #1
 8007ee8:	ec59 8b10 	vmov	r8, r9, d0
 8007eec:	4616      	mov	r6, r2
 8007eee:	f7ff fc13 	bl	8007718 <_Balloc>
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	b930      	cbnz	r0, 8007f04 <__d2b+0x24>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	4b23      	ldr	r3, [pc, #140]	@ (8007f88 <__d2b+0xa8>)
 8007efa:	4824      	ldr	r0, [pc, #144]	@ (8007f8c <__d2b+0xac>)
 8007efc:	f240 310f 	movw	r1, #783	@ 0x30f
 8007f00:	f000 f986 	bl	8008210 <__assert_func>
 8007f04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007f08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f0c:	b10d      	cbz	r5, 8007f12 <__d2b+0x32>
 8007f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f12:	9301      	str	r3, [sp, #4]
 8007f14:	f1b8 0300 	subs.w	r3, r8, #0
 8007f18:	d023      	beq.n	8007f62 <__d2b+0x82>
 8007f1a:	4668      	mov	r0, sp
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	f7ff fd0c 	bl	800793a <__lo0bits>
 8007f22:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f26:	b1d0      	cbz	r0, 8007f5e <__d2b+0x7e>
 8007f28:	f1c0 0320 	rsb	r3, r0, #32
 8007f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f30:	430b      	orrs	r3, r1
 8007f32:	40c2      	lsrs	r2, r0
 8007f34:	6163      	str	r3, [r4, #20]
 8007f36:	9201      	str	r2, [sp, #4]
 8007f38:	9b01      	ldr	r3, [sp, #4]
 8007f3a:	61a3      	str	r3, [r4, #24]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	bf0c      	ite	eq
 8007f40:	2201      	moveq	r2, #1
 8007f42:	2202      	movne	r2, #2
 8007f44:	6122      	str	r2, [r4, #16]
 8007f46:	b1a5      	cbz	r5, 8007f72 <__d2b+0x92>
 8007f48:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f4c:	4405      	add	r5, r0
 8007f4e:	603d      	str	r5, [r7, #0]
 8007f50:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f54:	6030      	str	r0, [r6, #0]
 8007f56:	4620      	mov	r0, r4
 8007f58:	b003      	add	sp, #12
 8007f5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f5e:	6161      	str	r1, [r4, #20]
 8007f60:	e7ea      	b.n	8007f38 <__d2b+0x58>
 8007f62:	a801      	add	r0, sp, #4
 8007f64:	f7ff fce9 	bl	800793a <__lo0bits>
 8007f68:	9b01      	ldr	r3, [sp, #4]
 8007f6a:	6163      	str	r3, [r4, #20]
 8007f6c:	3020      	adds	r0, #32
 8007f6e:	2201      	movs	r2, #1
 8007f70:	e7e8      	b.n	8007f44 <__d2b+0x64>
 8007f72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007f7a:	6038      	str	r0, [r7, #0]
 8007f7c:	6918      	ldr	r0, [r3, #16]
 8007f7e:	f7ff fcbd 	bl	80078fc <__hi0bits>
 8007f82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f86:	e7e5      	b.n	8007f54 <__d2b+0x74>
 8007f88:	08008ca9 	.word	0x08008ca9
 8007f8c:	08008d31 	.word	0x08008d31

08007f90 <__ratio>:
 8007f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f94:	b085      	sub	sp, #20
 8007f96:	e9cd 1000 	strd	r1, r0, [sp]
 8007f9a:	a902      	add	r1, sp, #8
 8007f9c:	f7ff ff56 	bl	8007e4c <__b2d>
 8007fa0:	9800      	ldr	r0, [sp, #0]
 8007fa2:	a903      	add	r1, sp, #12
 8007fa4:	ec55 4b10 	vmov	r4, r5, d0
 8007fa8:	f7ff ff50 	bl	8007e4c <__b2d>
 8007fac:	9b01      	ldr	r3, [sp, #4]
 8007fae:	6919      	ldr	r1, [r3, #16]
 8007fb0:	9b00      	ldr	r3, [sp, #0]
 8007fb2:	691b      	ldr	r3, [r3, #16]
 8007fb4:	1ac9      	subs	r1, r1, r3
 8007fb6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007fba:	1a9b      	subs	r3, r3, r2
 8007fbc:	ec5b ab10 	vmov	sl, fp, d0
 8007fc0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	bfce      	itee	gt
 8007fc8:	462a      	movgt	r2, r5
 8007fca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007fce:	465a      	movle	r2, fp
 8007fd0:	462f      	mov	r7, r5
 8007fd2:	46d9      	mov	r9, fp
 8007fd4:	bfcc      	ite	gt
 8007fd6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007fda:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007fde:	464b      	mov	r3, r9
 8007fe0:	4652      	mov	r2, sl
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	4639      	mov	r1, r7
 8007fe6:	f7f8 fc51 	bl	800088c <__aeabi_ddiv>
 8007fea:	ec41 0b10 	vmov	d0, r0, r1
 8007fee:	b005      	add	sp, #20
 8007ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ff4 <__copybits>:
 8007ff4:	3901      	subs	r1, #1
 8007ff6:	b570      	push	{r4, r5, r6, lr}
 8007ff8:	1149      	asrs	r1, r1, #5
 8007ffa:	6914      	ldr	r4, [r2, #16]
 8007ffc:	3101      	adds	r1, #1
 8007ffe:	f102 0314 	add.w	r3, r2, #20
 8008002:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008006:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800800a:	1f05      	subs	r5, r0, #4
 800800c:	42a3      	cmp	r3, r4
 800800e:	d30c      	bcc.n	800802a <__copybits+0x36>
 8008010:	1aa3      	subs	r3, r4, r2
 8008012:	3b11      	subs	r3, #17
 8008014:	f023 0303 	bic.w	r3, r3, #3
 8008018:	3211      	adds	r2, #17
 800801a:	42a2      	cmp	r2, r4
 800801c:	bf88      	it	hi
 800801e:	2300      	movhi	r3, #0
 8008020:	4418      	add	r0, r3
 8008022:	2300      	movs	r3, #0
 8008024:	4288      	cmp	r0, r1
 8008026:	d305      	bcc.n	8008034 <__copybits+0x40>
 8008028:	bd70      	pop	{r4, r5, r6, pc}
 800802a:	f853 6b04 	ldr.w	r6, [r3], #4
 800802e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008032:	e7eb      	b.n	800800c <__copybits+0x18>
 8008034:	f840 3b04 	str.w	r3, [r0], #4
 8008038:	e7f4      	b.n	8008024 <__copybits+0x30>

0800803a <__any_on>:
 800803a:	f100 0214 	add.w	r2, r0, #20
 800803e:	6900      	ldr	r0, [r0, #16]
 8008040:	114b      	asrs	r3, r1, #5
 8008042:	4298      	cmp	r0, r3
 8008044:	b510      	push	{r4, lr}
 8008046:	db11      	blt.n	800806c <__any_on+0x32>
 8008048:	dd0a      	ble.n	8008060 <__any_on+0x26>
 800804a:	f011 011f 	ands.w	r1, r1, #31
 800804e:	d007      	beq.n	8008060 <__any_on+0x26>
 8008050:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008054:	fa24 f001 	lsr.w	r0, r4, r1
 8008058:	fa00 f101 	lsl.w	r1, r0, r1
 800805c:	428c      	cmp	r4, r1
 800805e:	d10b      	bne.n	8008078 <__any_on+0x3e>
 8008060:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008064:	4293      	cmp	r3, r2
 8008066:	d803      	bhi.n	8008070 <__any_on+0x36>
 8008068:	2000      	movs	r0, #0
 800806a:	bd10      	pop	{r4, pc}
 800806c:	4603      	mov	r3, r0
 800806e:	e7f7      	b.n	8008060 <__any_on+0x26>
 8008070:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008074:	2900      	cmp	r1, #0
 8008076:	d0f5      	beq.n	8008064 <__any_on+0x2a>
 8008078:	2001      	movs	r0, #1
 800807a:	e7f6      	b.n	800806a <__any_on+0x30>

0800807c <__ascii_wctomb>:
 800807c:	4603      	mov	r3, r0
 800807e:	4608      	mov	r0, r1
 8008080:	b141      	cbz	r1, 8008094 <__ascii_wctomb+0x18>
 8008082:	2aff      	cmp	r2, #255	@ 0xff
 8008084:	d904      	bls.n	8008090 <__ascii_wctomb+0x14>
 8008086:	228a      	movs	r2, #138	@ 0x8a
 8008088:	601a      	str	r2, [r3, #0]
 800808a:	f04f 30ff 	mov.w	r0, #4294967295
 800808e:	4770      	bx	lr
 8008090:	700a      	strb	r2, [r1, #0]
 8008092:	2001      	movs	r0, #1
 8008094:	4770      	bx	lr
	...

08008098 <__sflush_r>:
 8008098:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800809c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080a0:	0716      	lsls	r6, r2, #28
 80080a2:	4605      	mov	r5, r0
 80080a4:	460c      	mov	r4, r1
 80080a6:	d454      	bmi.n	8008152 <__sflush_r+0xba>
 80080a8:	684b      	ldr	r3, [r1, #4]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	dc02      	bgt.n	80080b4 <__sflush_r+0x1c>
 80080ae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	dd48      	ble.n	8008146 <__sflush_r+0xae>
 80080b4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80080b6:	2e00      	cmp	r6, #0
 80080b8:	d045      	beq.n	8008146 <__sflush_r+0xae>
 80080ba:	2300      	movs	r3, #0
 80080bc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80080c0:	682f      	ldr	r7, [r5, #0]
 80080c2:	6a21      	ldr	r1, [r4, #32]
 80080c4:	602b      	str	r3, [r5, #0]
 80080c6:	d030      	beq.n	800812a <__sflush_r+0x92>
 80080c8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80080ca:	89a3      	ldrh	r3, [r4, #12]
 80080cc:	0759      	lsls	r1, r3, #29
 80080ce:	d505      	bpl.n	80080dc <__sflush_r+0x44>
 80080d0:	6863      	ldr	r3, [r4, #4]
 80080d2:	1ad2      	subs	r2, r2, r3
 80080d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80080d6:	b10b      	cbz	r3, 80080dc <__sflush_r+0x44>
 80080d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80080da:	1ad2      	subs	r2, r2, r3
 80080dc:	2300      	movs	r3, #0
 80080de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80080e0:	6a21      	ldr	r1, [r4, #32]
 80080e2:	4628      	mov	r0, r5
 80080e4:	47b0      	blx	r6
 80080e6:	1c43      	adds	r3, r0, #1
 80080e8:	89a3      	ldrh	r3, [r4, #12]
 80080ea:	d106      	bne.n	80080fa <__sflush_r+0x62>
 80080ec:	6829      	ldr	r1, [r5, #0]
 80080ee:	291d      	cmp	r1, #29
 80080f0:	d82b      	bhi.n	800814a <__sflush_r+0xb2>
 80080f2:	4a2a      	ldr	r2, [pc, #168]	@ (800819c <__sflush_r+0x104>)
 80080f4:	410a      	asrs	r2, r1
 80080f6:	07d6      	lsls	r6, r2, #31
 80080f8:	d427      	bmi.n	800814a <__sflush_r+0xb2>
 80080fa:	2200      	movs	r2, #0
 80080fc:	6062      	str	r2, [r4, #4]
 80080fe:	04d9      	lsls	r1, r3, #19
 8008100:	6922      	ldr	r2, [r4, #16]
 8008102:	6022      	str	r2, [r4, #0]
 8008104:	d504      	bpl.n	8008110 <__sflush_r+0x78>
 8008106:	1c42      	adds	r2, r0, #1
 8008108:	d101      	bne.n	800810e <__sflush_r+0x76>
 800810a:	682b      	ldr	r3, [r5, #0]
 800810c:	b903      	cbnz	r3, 8008110 <__sflush_r+0x78>
 800810e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008110:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008112:	602f      	str	r7, [r5, #0]
 8008114:	b1b9      	cbz	r1, 8008146 <__sflush_r+0xae>
 8008116:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800811a:	4299      	cmp	r1, r3
 800811c:	d002      	beq.n	8008124 <__sflush_r+0x8c>
 800811e:	4628      	mov	r0, r5
 8008120:	f7fe feb6 	bl	8006e90 <_free_r>
 8008124:	2300      	movs	r3, #0
 8008126:	6363      	str	r3, [r4, #52]	@ 0x34
 8008128:	e00d      	b.n	8008146 <__sflush_r+0xae>
 800812a:	2301      	movs	r3, #1
 800812c:	4628      	mov	r0, r5
 800812e:	47b0      	blx	r6
 8008130:	4602      	mov	r2, r0
 8008132:	1c50      	adds	r0, r2, #1
 8008134:	d1c9      	bne.n	80080ca <__sflush_r+0x32>
 8008136:	682b      	ldr	r3, [r5, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d0c6      	beq.n	80080ca <__sflush_r+0x32>
 800813c:	2b1d      	cmp	r3, #29
 800813e:	d001      	beq.n	8008144 <__sflush_r+0xac>
 8008140:	2b16      	cmp	r3, #22
 8008142:	d11e      	bne.n	8008182 <__sflush_r+0xea>
 8008144:	602f      	str	r7, [r5, #0]
 8008146:	2000      	movs	r0, #0
 8008148:	e022      	b.n	8008190 <__sflush_r+0xf8>
 800814a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800814e:	b21b      	sxth	r3, r3
 8008150:	e01b      	b.n	800818a <__sflush_r+0xf2>
 8008152:	690f      	ldr	r7, [r1, #16]
 8008154:	2f00      	cmp	r7, #0
 8008156:	d0f6      	beq.n	8008146 <__sflush_r+0xae>
 8008158:	0793      	lsls	r3, r2, #30
 800815a:	680e      	ldr	r6, [r1, #0]
 800815c:	bf08      	it	eq
 800815e:	694b      	ldreq	r3, [r1, #20]
 8008160:	600f      	str	r7, [r1, #0]
 8008162:	bf18      	it	ne
 8008164:	2300      	movne	r3, #0
 8008166:	eba6 0807 	sub.w	r8, r6, r7
 800816a:	608b      	str	r3, [r1, #8]
 800816c:	f1b8 0f00 	cmp.w	r8, #0
 8008170:	dde9      	ble.n	8008146 <__sflush_r+0xae>
 8008172:	6a21      	ldr	r1, [r4, #32]
 8008174:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008176:	4643      	mov	r3, r8
 8008178:	463a      	mov	r2, r7
 800817a:	4628      	mov	r0, r5
 800817c:	47b0      	blx	r6
 800817e:	2800      	cmp	r0, #0
 8008180:	dc08      	bgt.n	8008194 <__sflush_r+0xfc>
 8008182:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008186:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800818a:	81a3      	strh	r3, [r4, #12]
 800818c:	f04f 30ff 	mov.w	r0, #4294967295
 8008190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008194:	4407      	add	r7, r0
 8008196:	eba8 0800 	sub.w	r8, r8, r0
 800819a:	e7e7      	b.n	800816c <__sflush_r+0xd4>
 800819c:	dfbffffe 	.word	0xdfbffffe

080081a0 <_fflush_r>:
 80081a0:	b538      	push	{r3, r4, r5, lr}
 80081a2:	690b      	ldr	r3, [r1, #16]
 80081a4:	4605      	mov	r5, r0
 80081a6:	460c      	mov	r4, r1
 80081a8:	b913      	cbnz	r3, 80081b0 <_fflush_r+0x10>
 80081aa:	2500      	movs	r5, #0
 80081ac:	4628      	mov	r0, r5
 80081ae:	bd38      	pop	{r3, r4, r5, pc}
 80081b0:	b118      	cbz	r0, 80081ba <_fflush_r+0x1a>
 80081b2:	6a03      	ldr	r3, [r0, #32]
 80081b4:	b90b      	cbnz	r3, 80081ba <_fflush_r+0x1a>
 80081b6:	f7fe fd4b 	bl	8006c50 <__sinit>
 80081ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d0f3      	beq.n	80081aa <_fflush_r+0xa>
 80081c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80081c4:	07d0      	lsls	r0, r2, #31
 80081c6:	d404      	bmi.n	80081d2 <_fflush_r+0x32>
 80081c8:	0599      	lsls	r1, r3, #22
 80081ca:	d402      	bmi.n	80081d2 <_fflush_r+0x32>
 80081cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081ce:	f7fe fe44 	bl	8006e5a <__retarget_lock_acquire_recursive>
 80081d2:	4628      	mov	r0, r5
 80081d4:	4621      	mov	r1, r4
 80081d6:	f7ff ff5f 	bl	8008098 <__sflush_r>
 80081da:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081dc:	07da      	lsls	r2, r3, #31
 80081de:	4605      	mov	r5, r0
 80081e0:	d4e4      	bmi.n	80081ac <_fflush_r+0xc>
 80081e2:	89a3      	ldrh	r3, [r4, #12]
 80081e4:	059b      	lsls	r3, r3, #22
 80081e6:	d4e1      	bmi.n	80081ac <_fflush_r+0xc>
 80081e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081ea:	f7fe fe37 	bl	8006e5c <__retarget_lock_release_recursive>
 80081ee:	e7dd      	b.n	80081ac <_fflush_r+0xc>

080081f0 <_sbrk_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	4d06      	ldr	r5, [pc, #24]	@ (800820c <_sbrk_r+0x1c>)
 80081f4:	2300      	movs	r3, #0
 80081f6:	4604      	mov	r4, r0
 80081f8:	4608      	mov	r0, r1
 80081fa:	602b      	str	r3, [r5, #0]
 80081fc:	f7f9 ff2a 	bl	8002054 <_sbrk>
 8008200:	1c43      	adds	r3, r0, #1
 8008202:	d102      	bne.n	800820a <_sbrk_r+0x1a>
 8008204:	682b      	ldr	r3, [r5, #0]
 8008206:	b103      	cbz	r3, 800820a <_sbrk_r+0x1a>
 8008208:	6023      	str	r3, [r4, #0]
 800820a:	bd38      	pop	{r3, r4, r5, pc}
 800820c:	20000b54 	.word	0x20000b54

08008210 <__assert_func>:
 8008210:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008212:	4614      	mov	r4, r2
 8008214:	461a      	mov	r2, r3
 8008216:	4b09      	ldr	r3, [pc, #36]	@ (800823c <__assert_func+0x2c>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4605      	mov	r5, r0
 800821c:	68d8      	ldr	r0, [r3, #12]
 800821e:	b954      	cbnz	r4, 8008236 <__assert_func+0x26>
 8008220:	4b07      	ldr	r3, [pc, #28]	@ (8008240 <__assert_func+0x30>)
 8008222:	461c      	mov	r4, r3
 8008224:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008228:	9100      	str	r1, [sp, #0]
 800822a:	462b      	mov	r3, r5
 800822c:	4905      	ldr	r1, [pc, #20]	@ (8008244 <__assert_func+0x34>)
 800822e:	f000 f829 	bl	8008284 <fiprintf>
 8008232:	f000 f839 	bl	80082a8 <abort>
 8008236:	4b04      	ldr	r3, [pc, #16]	@ (8008248 <__assert_func+0x38>)
 8008238:	e7f4      	b.n	8008224 <__assert_func+0x14>
 800823a:	bf00      	nop
 800823c:	200001d8 	.word	0x200001d8
 8008240:	08008ec3 	.word	0x08008ec3
 8008244:	08008e95 	.word	0x08008e95
 8008248:	08008e88 	.word	0x08008e88

0800824c <_calloc_r>:
 800824c:	b570      	push	{r4, r5, r6, lr}
 800824e:	fba1 5402 	umull	r5, r4, r1, r2
 8008252:	b93c      	cbnz	r4, 8008264 <_calloc_r+0x18>
 8008254:	4629      	mov	r1, r5
 8008256:	f7ff f9c1 	bl	80075dc <_malloc_r>
 800825a:	4606      	mov	r6, r0
 800825c:	b928      	cbnz	r0, 800826a <_calloc_r+0x1e>
 800825e:	2600      	movs	r6, #0
 8008260:	4630      	mov	r0, r6
 8008262:	bd70      	pop	{r4, r5, r6, pc}
 8008264:	220c      	movs	r2, #12
 8008266:	6002      	str	r2, [r0, #0]
 8008268:	e7f9      	b.n	800825e <_calloc_r+0x12>
 800826a:	462a      	mov	r2, r5
 800826c:	4621      	mov	r1, r4
 800826e:	f7fe fd68 	bl	8006d42 <memset>
 8008272:	e7f5      	b.n	8008260 <_calloc_r+0x14>

08008274 <malloc>:
 8008274:	4b02      	ldr	r3, [pc, #8]	@ (8008280 <malloc+0xc>)
 8008276:	4601      	mov	r1, r0
 8008278:	6818      	ldr	r0, [r3, #0]
 800827a:	f7ff b9af 	b.w	80075dc <_malloc_r>
 800827e:	bf00      	nop
 8008280:	200001d8 	.word	0x200001d8

08008284 <fiprintf>:
 8008284:	b40e      	push	{r1, r2, r3}
 8008286:	b503      	push	{r0, r1, lr}
 8008288:	4601      	mov	r1, r0
 800828a:	ab03      	add	r3, sp, #12
 800828c:	4805      	ldr	r0, [pc, #20]	@ (80082a4 <fiprintf+0x20>)
 800828e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008292:	6800      	ldr	r0, [r0, #0]
 8008294:	9301      	str	r3, [sp, #4]
 8008296:	f000 f837 	bl	8008308 <_vfiprintf_r>
 800829a:	b002      	add	sp, #8
 800829c:	f85d eb04 	ldr.w	lr, [sp], #4
 80082a0:	b003      	add	sp, #12
 80082a2:	4770      	bx	lr
 80082a4:	200001d8 	.word	0x200001d8

080082a8 <abort>:
 80082a8:	b508      	push	{r3, lr}
 80082aa:	2006      	movs	r0, #6
 80082ac:	f000 fb8e 	bl	80089cc <raise>
 80082b0:	2001      	movs	r0, #1
 80082b2:	f7f9 fe56 	bl	8001f62 <_exit>

080082b6 <__sfputc_r>:
 80082b6:	6893      	ldr	r3, [r2, #8]
 80082b8:	3b01      	subs	r3, #1
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	b410      	push	{r4}
 80082be:	6093      	str	r3, [r2, #8]
 80082c0:	da08      	bge.n	80082d4 <__sfputc_r+0x1e>
 80082c2:	6994      	ldr	r4, [r2, #24]
 80082c4:	42a3      	cmp	r3, r4
 80082c6:	db01      	blt.n	80082cc <__sfputc_r+0x16>
 80082c8:	290a      	cmp	r1, #10
 80082ca:	d103      	bne.n	80082d4 <__sfputc_r+0x1e>
 80082cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082d0:	f000 bac0 	b.w	8008854 <__swbuf_r>
 80082d4:	6813      	ldr	r3, [r2, #0]
 80082d6:	1c58      	adds	r0, r3, #1
 80082d8:	6010      	str	r0, [r2, #0]
 80082da:	7019      	strb	r1, [r3, #0]
 80082dc:	4608      	mov	r0, r1
 80082de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <__sfputs_r>:
 80082e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082e6:	4606      	mov	r6, r0
 80082e8:	460f      	mov	r7, r1
 80082ea:	4614      	mov	r4, r2
 80082ec:	18d5      	adds	r5, r2, r3
 80082ee:	42ac      	cmp	r4, r5
 80082f0:	d101      	bne.n	80082f6 <__sfputs_r+0x12>
 80082f2:	2000      	movs	r0, #0
 80082f4:	e007      	b.n	8008306 <__sfputs_r+0x22>
 80082f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082fa:	463a      	mov	r2, r7
 80082fc:	4630      	mov	r0, r6
 80082fe:	f7ff ffda 	bl	80082b6 <__sfputc_r>
 8008302:	1c43      	adds	r3, r0, #1
 8008304:	d1f3      	bne.n	80082ee <__sfputs_r+0xa>
 8008306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008308 <_vfiprintf_r>:
 8008308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830c:	460d      	mov	r5, r1
 800830e:	b09d      	sub	sp, #116	@ 0x74
 8008310:	4614      	mov	r4, r2
 8008312:	4698      	mov	r8, r3
 8008314:	4606      	mov	r6, r0
 8008316:	b118      	cbz	r0, 8008320 <_vfiprintf_r+0x18>
 8008318:	6a03      	ldr	r3, [r0, #32]
 800831a:	b90b      	cbnz	r3, 8008320 <_vfiprintf_r+0x18>
 800831c:	f7fe fc98 	bl	8006c50 <__sinit>
 8008320:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008322:	07d9      	lsls	r1, r3, #31
 8008324:	d405      	bmi.n	8008332 <_vfiprintf_r+0x2a>
 8008326:	89ab      	ldrh	r3, [r5, #12]
 8008328:	059a      	lsls	r2, r3, #22
 800832a:	d402      	bmi.n	8008332 <_vfiprintf_r+0x2a>
 800832c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800832e:	f7fe fd94 	bl	8006e5a <__retarget_lock_acquire_recursive>
 8008332:	89ab      	ldrh	r3, [r5, #12]
 8008334:	071b      	lsls	r3, r3, #28
 8008336:	d501      	bpl.n	800833c <_vfiprintf_r+0x34>
 8008338:	692b      	ldr	r3, [r5, #16]
 800833a:	b99b      	cbnz	r3, 8008364 <_vfiprintf_r+0x5c>
 800833c:	4629      	mov	r1, r5
 800833e:	4630      	mov	r0, r6
 8008340:	f000 fac6 	bl	80088d0 <__swsetup_r>
 8008344:	b170      	cbz	r0, 8008364 <_vfiprintf_r+0x5c>
 8008346:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008348:	07dc      	lsls	r4, r3, #31
 800834a:	d504      	bpl.n	8008356 <_vfiprintf_r+0x4e>
 800834c:	f04f 30ff 	mov.w	r0, #4294967295
 8008350:	b01d      	add	sp, #116	@ 0x74
 8008352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008356:	89ab      	ldrh	r3, [r5, #12]
 8008358:	0598      	lsls	r0, r3, #22
 800835a:	d4f7      	bmi.n	800834c <_vfiprintf_r+0x44>
 800835c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800835e:	f7fe fd7d 	bl	8006e5c <__retarget_lock_release_recursive>
 8008362:	e7f3      	b.n	800834c <_vfiprintf_r+0x44>
 8008364:	2300      	movs	r3, #0
 8008366:	9309      	str	r3, [sp, #36]	@ 0x24
 8008368:	2320      	movs	r3, #32
 800836a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800836e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008372:	2330      	movs	r3, #48	@ 0x30
 8008374:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008524 <_vfiprintf_r+0x21c>
 8008378:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800837c:	f04f 0901 	mov.w	r9, #1
 8008380:	4623      	mov	r3, r4
 8008382:	469a      	mov	sl, r3
 8008384:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008388:	b10a      	cbz	r2, 800838e <_vfiprintf_r+0x86>
 800838a:	2a25      	cmp	r2, #37	@ 0x25
 800838c:	d1f9      	bne.n	8008382 <_vfiprintf_r+0x7a>
 800838e:	ebba 0b04 	subs.w	fp, sl, r4
 8008392:	d00b      	beq.n	80083ac <_vfiprintf_r+0xa4>
 8008394:	465b      	mov	r3, fp
 8008396:	4622      	mov	r2, r4
 8008398:	4629      	mov	r1, r5
 800839a:	4630      	mov	r0, r6
 800839c:	f7ff ffa2 	bl	80082e4 <__sfputs_r>
 80083a0:	3001      	adds	r0, #1
 80083a2:	f000 80a7 	beq.w	80084f4 <_vfiprintf_r+0x1ec>
 80083a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083a8:	445a      	add	r2, fp
 80083aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80083ac:	f89a 3000 	ldrb.w	r3, [sl]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	f000 809f 	beq.w	80084f4 <_vfiprintf_r+0x1ec>
 80083b6:	2300      	movs	r3, #0
 80083b8:	f04f 32ff 	mov.w	r2, #4294967295
 80083bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083c0:	f10a 0a01 	add.w	sl, sl, #1
 80083c4:	9304      	str	r3, [sp, #16]
 80083c6:	9307      	str	r3, [sp, #28]
 80083c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80083cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80083ce:	4654      	mov	r4, sl
 80083d0:	2205      	movs	r2, #5
 80083d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d6:	4853      	ldr	r0, [pc, #332]	@ (8008524 <_vfiprintf_r+0x21c>)
 80083d8:	f7f7 ff22 	bl	8000220 <memchr>
 80083dc:	9a04      	ldr	r2, [sp, #16]
 80083de:	b9d8      	cbnz	r0, 8008418 <_vfiprintf_r+0x110>
 80083e0:	06d1      	lsls	r1, r2, #27
 80083e2:	bf44      	itt	mi
 80083e4:	2320      	movmi	r3, #32
 80083e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083ea:	0713      	lsls	r3, r2, #28
 80083ec:	bf44      	itt	mi
 80083ee:	232b      	movmi	r3, #43	@ 0x2b
 80083f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80083f4:	f89a 3000 	ldrb.w	r3, [sl]
 80083f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80083fa:	d015      	beq.n	8008428 <_vfiprintf_r+0x120>
 80083fc:	9a07      	ldr	r2, [sp, #28]
 80083fe:	4654      	mov	r4, sl
 8008400:	2000      	movs	r0, #0
 8008402:	f04f 0c0a 	mov.w	ip, #10
 8008406:	4621      	mov	r1, r4
 8008408:	f811 3b01 	ldrb.w	r3, [r1], #1
 800840c:	3b30      	subs	r3, #48	@ 0x30
 800840e:	2b09      	cmp	r3, #9
 8008410:	d94b      	bls.n	80084aa <_vfiprintf_r+0x1a2>
 8008412:	b1b0      	cbz	r0, 8008442 <_vfiprintf_r+0x13a>
 8008414:	9207      	str	r2, [sp, #28]
 8008416:	e014      	b.n	8008442 <_vfiprintf_r+0x13a>
 8008418:	eba0 0308 	sub.w	r3, r0, r8
 800841c:	fa09 f303 	lsl.w	r3, r9, r3
 8008420:	4313      	orrs	r3, r2
 8008422:	9304      	str	r3, [sp, #16]
 8008424:	46a2      	mov	sl, r4
 8008426:	e7d2      	b.n	80083ce <_vfiprintf_r+0xc6>
 8008428:	9b03      	ldr	r3, [sp, #12]
 800842a:	1d19      	adds	r1, r3, #4
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	9103      	str	r1, [sp, #12]
 8008430:	2b00      	cmp	r3, #0
 8008432:	bfbb      	ittet	lt
 8008434:	425b      	neglt	r3, r3
 8008436:	f042 0202 	orrlt.w	r2, r2, #2
 800843a:	9307      	strge	r3, [sp, #28]
 800843c:	9307      	strlt	r3, [sp, #28]
 800843e:	bfb8      	it	lt
 8008440:	9204      	strlt	r2, [sp, #16]
 8008442:	7823      	ldrb	r3, [r4, #0]
 8008444:	2b2e      	cmp	r3, #46	@ 0x2e
 8008446:	d10a      	bne.n	800845e <_vfiprintf_r+0x156>
 8008448:	7863      	ldrb	r3, [r4, #1]
 800844a:	2b2a      	cmp	r3, #42	@ 0x2a
 800844c:	d132      	bne.n	80084b4 <_vfiprintf_r+0x1ac>
 800844e:	9b03      	ldr	r3, [sp, #12]
 8008450:	1d1a      	adds	r2, r3, #4
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	9203      	str	r2, [sp, #12]
 8008456:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800845a:	3402      	adds	r4, #2
 800845c:	9305      	str	r3, [sp, #20]
 800845e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008534 <_vfiprintf_r+0x22c>
 8008462:	7821      	ldrb	r1, [r4, #0]
 8008464:	2203      	movs	r2, #3
 8008466:	4650      	mov	r0, sl
 8008468:	f7f7 feda 	bl	8000220 <memchr>
 800846c:	b138      	cbz	r0, 800847e <_vfiprintf_r+0x176>
 800846e:	9b04      	ldr	r3, [sp, #16]
 8008470:	eba0 000a 	sub.w	r0, r0, sl
 8008474:	2240      	movs	r2, #64	@ 0x40
 8008476:	4082      	lsls	r2, r0
 8008478:	4313      	orrs	r3, r2
 800847a:	3401      	adds	r4, #1
 800847c:	9304      	str	r3, [sp, #16]
 800847e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008482:	4829      	ldr	r0, [pc, #164]	@ (8008528 <_vfiprintf_r+0x220>)
 8008484:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008488:	2206      	movs	r2, #6
 800848a:	f7f7 fec9 	bl	8000220 <memchr>
 800848e:	2800      	cmp	r0, #0
 8008490:	d03f      	beq.n	8008512 <_vfiprintf_r+0x20a>
 8008492:	4b26      	ldr	r3, [pc, #152]	@ (800852c <_vfiprintf_r+0x224>)
 8008494:	bb1b      	cbnz	r3, 80084de <_vfiprintf_r+0x1d6>
 8008496:	9b03      	ldr	r3, [sp, #12]
 8008498:	3307      	adds	r3, #7
 800849a:	f023 0307 	bic.w	r3, r3, #7
 800849e:	3308      	adds	r3, #8
 80084a0:	9303      	str	r3, [sp, #12]
 80084a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084a4:	443b      	add	r3, r7
 80084a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80084a8:	e76a      	b.n	8008380 <_vfiprintf_r+0x78>
 80084aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80084ae:	460c      	mov	r4, r1
 80084b0:	2001      	movs	r0, #1
 80084b2:	e7a8      	b.n	8008406 <_vfiprintf_r+0xfe>
 80084b4:	2300      	movs	r3, #0
 80084b6:	3401      	adds	r4, #1
 80084b8:	9305      	str	r3, [sp, #20]
 80084ba:	4619      	mov	r1, r3
 80084bc:	f04f 0c0a 	mov.w	ip, #10
 80084c0:	4620      	mov	r0, r4
 80084c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084c6:	3a30      	subs	r2, #48	@ 0x30
 80084c8:	2a09      	cmp	r2, #9
 80084ca:	d903      	bls.n	80084d4 <_vfiprintf_r+0x1cc>
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d0c6      	beq.n	800845e <_vfiprintf_r+0x156>
 80084d0:	9105      	str	r1, [sp, #20]
 80084d2:	e7c4      	b.n	800845e <_vfiprintf_r+0x156>
 80084d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80084d8:	4604      	mov	r4, r0
 80084da:	2301      	movs	r3, #1
 80084dc:	e7f0      	b.n	80084c0 <_vfiprintf_r+0x1b8>
 80084de:	ab03      	add	r3, sp, #12
 80084e0:	9300      	str	r3, [sp, #0]
 80084e2:	462a      	mov	r2, r5
 80084e4:	4b12      	ldr	r3, [pc, #72]	@ (8008530 <_vfiprintf_r+0x228>)
 80084e6:	a904      	add	r1, sp, #16
 80084e8:	4630      	mov	r0, r6
 80084ea:	f3af 8000 	nop.w
 80084ee:	4607      	mov	r7, r0
 80084f0:	1c78      	adds	r0, r7, #1
 80084f2:	d1d6      	bne.n	80084a2 <_vfiprintf_r+0x19a>
 80084f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084f6:	07d9      	lsls	r1, r3, #31
 80084f8:	d405      	bmi.n	8008506 <_vfiprintf_r+0x1fe>
 80084fa:	89ab      	ldrh	r3, [r5, #12]
 80084fc:	059a      	lsls	r2, r3, #22
 80084fe:	d402      	bmi.n	8008506 <_vfiprintf_r+0x1fe>
 8008500:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008502:	f7fe fcab 	bl	8006e5c <__retarget_lock_release_recursive>
 8008506:	89ab      	ldrh	r3, [r5, #12]
 8008508:	065b      	lsls	r3, r3, #25
 800850a:	f53f af1f 	bmi.w	800834c <_vfiprintf_r+0x44>
 800850e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008510:	e71e      	b.n	8008350 <_vfiprintf_r+0x48>
 8008512:	ab03      	add	r3, sp, #12
 8008514:	9300      	str	r3, [sp, #0]
 8008516:	462a      	mov	r2, r5
 8008518:	4b05      	ldr	r3, [pc, #20]	@ (8008530 <_vfiprintf_r+0x228>)
 800851a:	a904      	add	r1, sp, #16
 800851c:	4630      	mov	r0, r6
 800851e:	f000 f879 	bl	8008614 <_printf_i>
 8008522:	e7e4      	b.n	80084ee <_vfiprintf_r+0x1e6>
 8008524:	08008ec4 	.word	0x08008ec4
 8008528:	08008ece 	.word	0x08008ece
 800852c:	00000000 	.word	0x00000000
 8008530:	080082e5 	.word	0x080082e5
 8008534:	08008eca 	.word	0x08008eca

08008538 <_printf_common>:
 8008538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800853c:	4616      	mov	r6, r2
 800853e:	4698      	mov	r8, r3
 8008540:	688a      	ldr	r2, [r1, #8]
 8008542:	690b      	ldr	r3, [r1, #16]
 8008544:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008548:	4293      	cmp	r3, r2
 800854a:	bfb8      	it	lt
 800854c:	4613      	movlt	r3, r2
 800854e:	6033      	str	r3, [r6, #0]
 8008550:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008554:	4607      	mov	r7, r0
 8008556:	460c      	mov	r4, r1
 8008558:	b10a      	cbz	r2, 800855e <_printf_common+0x26>
 800855a:	3301      	adds	r3, #1
 800855c:	6033      	str	r3, [r6, #0]
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	0699      	lsls	r1, r3, #26
 8008562:	bf42      	ittt	mi
 8008564:	6833      	ldrmi	r3, [r6, #0]
 8008566:	3302      	addmi	r3, #2
 8008568:	6033      	strmi	r3, [r6, #0]
 800856a:	6825      	ldr	r5, [r4, #0]
 800856c:	f015 0506 	ands.w	r5, r5, #6
 8008570:	d106      	bne.n	8008580 <_printf_common+0x48>
 8008572:	f104 0a19 	add.w	sl, r4, #25
 8008576:	68e3      	ldr	r3, [r4, #12]
 8008578:	6832      	ldr	r2, [r6, #0]
 800857a:	1a9b      	subs	r3, r3, r2
 800857c:	42ab      	cmp	r3, r5
 800857e:	dc26      	bgt.n	80085ce <_printf_common+0x96>
 8008580:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008584:	6822      	ldr	r2, [r4, #0]
 8008586:	3b00      	subs	r3, #0
 8008588:	bf18      	it	ne
 800858a:	2301      	movne	r3, #1
 800858c:	0692      	lsls	r2, r2, #26
 800858e:	d42b      	bmi.n	80085e8 <_printf_common+0xb0>
 8008590:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008594:	4641      	mov	r1, r8
 8008596:	4638      	mov	r0, r7
 8008598:	47c8      	blx	r9
 800859a:	3001      	adds	r0, #1
 800859c:	d01e      	beq.n	80085dc <_printf_common+0xa4>
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	6922      	ldr	r2, [r4, #16]
 80085a2:	f003 0306 	and.w	r3, r3, #6
 80085a6:	2b04      	cmp	r3, #4
 80085a8:	bf02      	ittt	eq
 80085aa:	68e5      	ldreq	r5, [r4, #12]
 80085ac:	6833      	ldreq	r3, [r6, #0]
 80085ae:	1aed      	subeq	r5, r5, r3
 80085b0:	68a3      	ldr	r3, [r4, #8]
 80085b2:	bf0c      	ite	eq
 80085b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085b8:	2500      	movne	r5, #0
 80085ba:	4293      	cmp	r3, r2
 80085bc:	bfc4      	itt	gt
 80085be:	1a9b      	subgt	r3, r3, r2
 80085c0:	18ed      	addgt	r5, r5, r3
 80085c2:	2600      	movs	r6, #0
 80085c4:	341a      	adds	r4, #26
 80085c6:	42b5      	cmp	r5, r6
 80085c8:	d11a      	bne.n	8008600 <_printf_common+0xc8>
 80085ca:	2000      	movs	r0, #0
 80085cc:	e008      	b.n	80085e0 <_printf_common+0xa8>
 80085ce:	2301      	movs	r3, #1
 80085d0:	4652      	mov	r2, sl
 80085d2:	4641      	mov	r1, r8
 80085d4:	4638      	mov	r0, r7
 80085d6:	47c8      	blx	r9
 80085d8:	3001      	adds	r0, #1
 80085da:	d103      	bne.n	80085e4 <_printf_common+0xac>
 80085dc:	f04f 30ff 	mov.w	r0, #4294967295
 80085e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085e4:	3501      	adds	r5, #1
 80085e6:	e7c6      	b.n	8008576 <_printf_common+0x3e>
 80085e8:	18e1      	adds	r1, r4, r3
 80085ea:	1c5a      	adds	r2, r3, #1
 80085ec:	2030      	movs	r0, #48	@ 0x30
 80085ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80085f2:	4422      	add	r2, r4
 80085f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80085f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80085fc:	3302      	adds	r3, #2
 80085fe:	e7c7      	b.n	8008590 <_printf_common+0x58>
 8008600:	2301      	movs	r3, #1
 8008602:	4622      	mov	r2, r4
 8008604:	4641      	mov	r1, r8
 8008606:	4638      	mov	r0, r7
 8008608:	47c8      	blx	r9
 800860a:	3001      	adds	r0, #1
 800860c:	d0e6      	beq.n	80085dc <_printf_common+0xa4>
 800860e:	3601      	adds	r6, #1
 8008610:	e7d9      	b.n	80085c6 <_printf_common+0x8e>
	...

08008614 <_printf_i>:
 8008614:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008618:	7e0f      	ldrb	r7, [r1, #24]
 800861a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800861c:	2f78      	cmp	r7, #120	@ 0x78
 800861e:	4691      	mov	r9, r2
 8008620:	4680      	mov	r8, r0
 8008622:	460c      	mov	r4, r1
 8008624:	469a      	mov	sl, r3
 8008626:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800862a:	d807      	bhi.n	800863c <_printf_i+0x28>
 800862c:	2f62      	cmp	r7, #98	@ 0x62
 800862e:	d80a      	bhi.n	8008646 <_printf_i+0x32>
 8008630:	2f00      	cmp	r7, #0
 8008632:	f000 80d2 	beq.w	80087da <_printf_i+0x1c6>
 8008636:	2f58      	cmp	r7, #88	@ 0x58
 8008638:	f000 80b9 	beq.w	80087ae <_printf_i+0x19a>
 800863c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008640:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008644:	e03a      	b.n	80086bc <_printf_i+0xa8>
 8008646:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800864a:	2b15      	cmp	r3, #21
 800864c:	d8f6      	bhi.n	800863c <_printf_i+0x28>
 800864e:	a101      	add	r1, pc, #4	@ (adr r1, 8008654 <_printf_i+0x40>)
 8008650:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008654:	080086ad 	.word	0x080086ad
 8008658:	080086c1 	.word	0x080086c1
 800865c:	0800863d 	.word	0x0800863d
 8008660:	0800863d 	.word	0x0800863d
 8008664:	0800863d 	.word	0x0800863d
 8008668:	0800863d 	.word	0x0800863d
 800866c:	080086c1 	.word	0x080086c1
 8008670:	0800863d 	.word	0x0800863d
 8008674:	0800863d 	.word	0x0800863d
 8008678:	0800863d 	.word	0x0800863d
 800867c:	0800863d 	.word	0x0800863d
 8008680:	080087c1 	.word	0x080087c1
 8008684:	080086eb 	.word	0x080086eb
 8008688:	0800877b 	.word	0x0800877b
 800868c:	0800863d 	.word	0x0800863d
 8008690:	0800863d 	.word	0x0800863d
 8008694:	080087e3 	.word	0x080087e3
 8008698:	0800863d 	.word	0x0800863d
 800869c:	080086eb 	.word	0x080086eb
 80086a0:	0800863d 	.word	0x0800863d
 80086a4:	0800863d 	.word	0x0800863d
 80086a8:	08008783 	.word	0x08008783
 80086ac:	6833      	ldr	r3, [r6, #0]
 80086ae:	1d1a      	adds	r2, r3, #4
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	6032      	str	r2, [r6, #0]
 80086b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80086bc:	2301      	movs	r3, #1
 80086be:	e09d      	b.n	80087fc <_printf_i+0x1e8>
 80086c0:	6833      	ldr	r3, [r6, #0]
 80086c2:	6820      	ldr	r0, [r4, #0]
 80086c4:	1d19      	adds	r1, r3, #4
 80086c6:	6031      	str	r1, [r6, #0]
 80086c8:	0606      	lsls	r6, r0, #24
 80086ca:	d501      	bpl.n	80086d0 <_printf_i+0xbc>
 80086cc:	681d      	ldr	r5, [r3, #0]
 80086ce:	e003      	b.n	80086d8 <_printf_i+0xc4>
 80086d0:	0645      	lsls	r5, r0, #25
 80086d2:	d5fb      	bpl.n	80086cc <_printf_i+0xb8>
 80086d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086d8:	2d00      	cmp	r5, #0
 80086da:	da03      	bge.n	80086e4 <_printf_i+0xd0>
 80086dc:	232d      	movs	r3, #45	@ 0x2d
 80086de:	426d      	negs	r5, r5
 80086e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086e4:	4859      	ldr	r0, [pc, #356]	@ (800884c <_printf_i+0x238>)
 80086e6:	230a      	movs	r3, #10
 80086e8:	e011      	b.n	800870e <_printf_i+0xfa>
 80086ea:	6821      	ldr	r1, [r4, #0]
 80086ec:	6833      	ldr	r3, [r6, #0]
 80086ee:	0608      	lsls	r0, r1, #24
 80086f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80086f4:	d402      	bmi.n	80086fc <_printf_i+0xe8>
 80086f6:	0649      	lsls	r1, r1, #25
 80086f8:	bf48      	it	mi
 80086fa:	b2ad      	uxthmi	r5, r5
 80086fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80086fe:	4853      	ldr	r0, [pc, #332]	@ (800884c <_printf_i+0x238>)
 8008700:	6033      	str	r3, [r6, #0]
 8008702:	bf14      	ite	ne
 8008704:	230a      	movne	r3, #10
 8008706:	2308      	moveq	r3, #8
 8008708:	2100      	movs	r1, #0
 800870a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800870e:	6866      	ldr	r6, [r4, #4]
 8008710:	60a6      	str	r6, [r4, #8]
 8008712:	2e00      	cmp	r6, #0
 8008714:	bfa2      	ittt	ge
 8008716:	6821      	ldrge	r1, [r4, #0]
 8008718:	f021 0104 	bicge.w	r1, r1, #4
 800871c:	6021      	strge	r1, [r4, #0]
 800871e:	b90d      	cbnz	r5, 8008724 <_printf_i+0x110>
 8008720:	2e00      	cmp	r6, #0
 8008722:	d04b      	beq.n	80087bc <_printf_i+0x1a8>
 8008724:	4616      	mov	r6, r2
 8008726:	fbb5 f1f3 	udiv	r1, r5, r3
 800872a:	fb03 5711 	mls	r7, r3, r1, r5
 800872e:	5dc7      	ldrb	r7, [r0, r7]
 8008730:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008734:	462f      	mov	r7, r5
 8008736:	42bb      	cmp	r3, r7
 8008738:	460d      	mov	r5, r1
 800873a:	d9f4      	bls.n	8008726 <_printf_i+0x112>
 800873c:	2b08      	cmp	r3, #8
 800873e:	d10b      	bne.n	8008758 <_printf_i+0x144>
 8008740:	6823      	ldr	r3, [r4, #0]
 8008742:	07df      	lsls	r7, r3, #31
 8008744:	d508      	bpl.n	8008758 <_printf_i+0x144>
 8008746:	6923      	ldr	r3, [r4, #16]
 8008748:	6861      	ldr	r1, [r4, #4]
 800874a:	4299      	cmp	r1, r3
 800874c:	bfde      	ittt	le
 800874e:	2330      	movle	r3, #48	@ 0x30
 8008750:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008754:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008758:	1b92      	subs	r2, r2, r6
 800875a:	6122      	str	r2, [r4, #16]
 800875c:	f8cd a000 	str.w	sl, [sp]
 8008760:	464b      	mov	r3, r9
 8008762:	aa03      	add	r2, sp, #12
 8008764:	4621      	mov	r1, r4
 8008766:	4640      	mov	r0, r8
 8008768:	f7ff fee6 	bl	8008538 <_printf_common>
 800876c:	3001      	adds	r0, #1
 800876e:	d14a      	bne.n	8008806 <_printf_i+0x1f2>
 8008770:	f04f 30ff 	mov.w	r0, #4294967295
 8008774:	b004      	add	sp, #16
 8008776:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800877a:	6823      	ldr	r3, [r4, #0]
 800877c:	f043 0320 	orr.w	r3, r3, #32
 8008780:	6023      	str	r3, [r4, #0]
 8008782:	4833      	ldr	r0, [pc, #204]	@ (8008850 <_printf_i+0x23c>)
 8008784:	2778      	movs	r7, #120	@ 0x78
 8008786:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800878a:	6823      	ldr	r3, [r4, #0]
 800878c:	6831      	ldr	r1, [r6, #0]
 800878e:	061f      	lsls	r7, r3, #24
 8008790:	f851 5b04 	ldr.w	r5, [r1], #4
 8008794:	d402      	bmi.n	800879c <_printf_i+0x188>
 8008796:	065f      	lsls	r7, r3, #25
 8008798:	bf48      	it	mi
 800879a:	b2ad      	uxthmi	r5, r5
 800879c:	6031      	str	r1, [r6, #0]
 800879e:	07d9      	lsls	r1, r3, #31
 80087a0:	bf44      	itt	mi
 80087a2:	f043 0320 	orrmi.w	r3, r3, #32
 80087a6:	6023      	strmi	r3, [r4, #0]
 80087a8:	b11d      	cbz	r5, 80087b2 <_printf_i+0x19e>
 80087aa:	2310      	movs	r3, #16
 80087ac:	e7ac      	b.n	8008708 <_printf_i+0xf4>
 80087ae:	4827      	ldr	r0, [pc, #156]	@ (800884c <_printf_i+0x238>)
 80087b0:	e7e9      	b.n	8008786 <_printf_i+0x172>
 80087b2:	6823      	ldr	r3, [r4, #0]
 80087b4:	f023 0320 	bic.w	r3, r3, #32
 80087b8:	6023      	str	r3, [r4, #0]
 80087ba:	e7f6      	b.n	80087aa <_printf_i+0x196>
 80087bc:	4616      	mov	r6, r2
 80087be:	e7bd      	b.n	800873c <_printf_i+0x128>
 80087c0:	6833      	ldr	r3, [r6, #0]
 80087c2:	6825      	ldr	r5, [r4, #0]
 80087c4:	6961      	ldr	r1, [r4, #20]
 80087c6:	1d18      	adds	r0, r3, #4
 80087c8:	6030      	str	r0, [r6, #0]
 80087ca:	062e      	lsls	r6, r5, #24
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	d501      	bpl.n	80087d4 <_printf_i+0x1c0>
 80087d0:	6019      	str	r1, [r3, #0]
 80087d2:	e002      	b.n	80087da <_printf_i+0x1c6>
 80087d4:	0668      	lsls	r0, r5, #25
 80087d6:	d5fb      	bpl.n	80087d0 <_printf_i+0x1bc>
 80087d8:	8019      	strh	r1, [r3, #0]
 80087da:	2300      	movs	r3, #0
 80087dc:	6123      	str	r3, [r4, #16]
 80087de:	4616      	mov	r6, r2
 80087e0:	e7bc      	b.n	800875c <_printf_i+0x148>
 80087e2:	6833      	ldr	r3, [r6, #0]
 80087e4:	1d1a      	adds	r2, r3, #4
 80087e6:	6032      	str	r2, [r6, #0]
 80087e8:	681e      	ldr	r6, [r3, #0]
 80087ea:	6862      	ldr	r2, [r4, #4]
 80087ec:	2100      	movs	r1, #0
 80087ee:	4630      	mov	r0, r6
 80087f0:	f7f7 fd16 	bl	8000220 <memchr>
 80087f4:	b108      	cbz	r0, 80087fa <_printf_i+0x1e6>
 80087f6:	1b80      	subs	r0, r0, r6
 80087f8:	6060      	str	r0, [r4, #4]
 80087fa:	6863      	ldr	r3, [r4, #4]
 80087fc:	6123      	str	r3, [r4, #16]
 80087fe:	2300      	movs	r3, #0
 8008800:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008804:	e7aa      	b.n	800875c <_printf_i+0x148>
 8008806:	6923      	ldr	r3, [r4, #16]
 8008808:	4632      	mov	r2, r6
 800880a:	4649      	mov	r1, r9
 800880c:	4640      	mov	r0, r8
 800880e:	47d0      	blx	sl
 8008810:	3001      	adds	r0, #1
 8008812:	d0ad      	beq.n	8008770 <_printf_i+0x15c>
 8008814:	6823      	ldr	r3, [r4, #0]
 8008816:	079b      	lsls	r3, r3, #30
 8008818:	d413      	bmi.n	8008842 <_printf_i+0x22e>
 800881a:	68e0      	ldr	r0, [r4, #12]
 800881c:	9b03      	ldr	r3, [sp, #12]
 800881e:	4298      	cmp	r0, r3
 8008820:	bfb8      	it	lt
 8008822:	4618      	movlt	r0, r3
 8008824:	e7a6      	b.n	8008774 <_printf_i+0x160>
 8008826:	2301      	movs	r3, #1
 8008828:	4632      	mov	r2, r6
 800882a:	4649      	mov	r1, r9
 800882c:	4640      	mov	r0, r8
 800882e:	47d0      	blx	sl
 8008830:	3001      	adds	r0, #1
 8008832:	d09d      	beq.n	8008770 <_printf_i+0x15c>
 8008834:	3501      	adds	r5, #1
 8008836:	68e3      	ldr	r3, [r4, #12]
 8008838:	9903      	ldr	r1, [sp, #12]
 800883a:	1a5b      	subs	r3, r3, r1
 800883c:	42ab      	cmp	r3, r5
 800883e:	dcf2      	bgt.n	8008826 <_printf_i+0x212>
 8008840:	e7eb      	b.n	800881a <_printf_i+0x206>
 8008842:	2500      	movs	r5, #0
 8008844:	f104 0619 	add.w	r6, r4, #25
 8008848:	e7f5      	b.n	8008836 <_printf_i+0x222>
 800884a:	bf00      	nop
 800884c:	08008ed5 	.word	0x08008ed5
 8008850:	08008ee6 	.word	0x08008ee6

08008854 <__swbuf_r>:
 8008854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008856:	460e      	mov	r6, r1
 8008858:	4614      	mov	r4, r2
 800885a:	4605      	mov	r5, r0
 800885c:	b118      	cbz	r0, 8008866 <__swbuf_r+0x12>
 800885e:	6a03      	ldr	r3, [r0, #32]
 8008860:	b90b      	cbnz	r3, 8008866 <__swbuf_r+0x12>
 8008862:	f7fe f9f5 	bl	8006c50 <__sinit>
 8008866:	69a3      	ldr	r3, [r4, #24]
 8008868:	60a3      	str	r3, [r4, #8]
 800886a:	89a3      	ldrh	r3, [r4, #12]
 800886c:	071a      	lsls	r2, r3, #28
 800886e:	d501      	bpl.n	8008874 <__swbuf_r+0x20>
 8008870:	6923      	ldr	r3, [r4, #16]
 8008872:	b943      	cbnz	r3, 8008886 <__swbuf_r+0x32>
 8008874:	4621      	mov	r1, r4
 8008876:	4628      	mov	r0, r5
 8008878:	f000 f82a 	bl	80088d0 <__swsetup_r>
 800887c:	b118      	cbz	r0, 8008886 <__swbuf_r+0x32>
 800887e:	f04f 37ff 	mov.w	r7, #4294967295
 8008882:	4638      	mov	r0, r7
 8008884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	6922      	ldr	r2, [r4, #16]
 800888a:	1a98      	subs	r0, r3, r2
 800888c:	6963      	ldr	r3, [r4, #20]
 800888e:	b2f6      	uxtb	r6, r6
 8008890:	4283      	cmp	r3, r0
 8008892:	4637      	mov	r7, r6
 8008894:	dc05      	bgt.n	80088a2 <__swbuf_r+0x4e>
 8008896:	4621      	mov	r1, r4
 8008898:	4628      	mov	r0, r5
 800889a:	f7ff fc81 	bl	80081a0 <_fflush_r>
 800889e:	2800      	cmp	r0, #0
 80088a0:	d1ed      	bne.n	800887e <__swbuf_r+0x2a>
 80088a2:	68a3      	ldr	r3, [r4, #8]
 80088a4:	3b01      	subs	r3, #1
 80088a6:	60a3      	str	r3, [r4, #8]
 80088a8:	6823      	ldr	r3, [r4, #0]
 80088aa:	1c5a      	adds	r2, r3, #1
 80088ac:	6022      	str	r2, [r4, #0]
 80088ae:	701e      	strb	r6, [r3, #0]
 80088b0:	6962      	ldr	r2, [r4, #20]
 80088b2:	1c43      	adds	r3, r0, #1
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d004      	beq.n	80088c2 <__swbuf_r+0x6e>
 80088b8:	89a3      	ldrh	r3, [r4, #12]
 80088ba:	07db      	lsls	r3, r3, #31
 80088bc:	d5e1      	bpl.n	8008882 <__swbuf_r+0x2e>
 80088be:	2e0a      	cmp	r6, #10
 80088c0:	d1df      	bne.n	8008882 <__swbuf_r+0x2e>
 80088c2:	4621      	mov	r1, r4
 80088c4:	4628      	mov	r0, r5
 80088c6:	f7ff fc6b 	bl	80081a0 <_fflush_r>
 80088ca:	2800      	cmp	r0, #0
 80088cc:	d0d9      	beq.n	8008882 <__swbuf_r+0x2e>
 80088ce:	e7d6      	b.n	800887e <__swbuf_r+0x2a>

080088d0 <__swsetup_r>:
 80088d0:	b538      	push	{r3, r4, r5, lr}
 80088d2:	4b29      	ldr	r3, [pc, #164]	@ (8008978 <__swsetup_r+0xa8>)
 80088d4:	4605      	mov	r5, r0
 80088d6:	6818      	ldr	r0, [r3, #0]
 80088d8:	460c      	mov	r4, r1
 80088da:	b118      	cbz	r0, 80088e4 <__swsetup_r+0x14>
 80088dc:	6a03      	ldr	r3, [r0, #32]
 80088de:	b90b      	cbnz	r3, 80088e4 <__swsetup_r+0x14>
 80088e0:	f7fe f9b6 	bl	8006c50 <__sinit>
 80088e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088e8:	0719      	lsls	r1, r3, #28
 80088ea:	d422      	bmi.n	8008932 <__swsetup_r+0x62>
 80088ec:	06da      	lsls	r2, r3, #27
 80088ee:	d407      	bmi.n	8008900 <__swsetup_r+0x30>
 80088f0:	2209      	movs	r2, #9
 80088f2:	602a      	str	r2, [r5, #0]
 80088f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088f8:	81a3      	strh	r3, [r4, #12]
 80088fa:	f04f 30ff 	mov.w	r0, #4294967295
 80088fe:	e033      	b.n	8008968 <__swsetup_r+0x98>
 8008900:	0758      	lsls	r0, r3, #29
 8008902:	d512      	bpl.n	800892a <__swsetup_r+0x5a>
 8008904:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008906:	b141      	cbz	r1, 800891a <__swsetup_r+0x4a>
 8008908:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800890c:	4299      	cmp	r1, r3
 800890e:	d002      	beq.n	8008916 <__swsetup_r+0x46>
 8008910:	4628      	mov	r0, r5
 8008912:	f7fe fabd 	bl	8006e90 <_free_r>
 8008916:	2300      	movs	r3, #0
 8008918:	6363      	str	r3, [r4, #52]	@ 0x34
 800891a:	89a3      	ldrh	r3, [r4, #12]
 800891c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008920:	81a3      	strh	r3, [r4, #12]
 8008922:	2300      	movs	r3, #0
 8008924:	6063      	str	r3, [r4, #4]
 8008926:	6923      	ldr	r3, [r4, #16]
 8008928:	6023      	str	r3, [r4, #0]
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	f043 0308 	orr.w	r3, r3, #8
 8008930:	81a3      	strh	r3, [r4, #12]
 8008932:	6923      	ldr	r3, [r4, #16]
 8008934:	b94b      	cbnz	r3, 800894a <__swsetup_r+0x7a>
 8008936:	89a3      	ldrh	r3, [r4, #12]
 8008938:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800893c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008940:	d003      	beq.n	800894a <__swsetup_r+0x7a>
 8008942:	4621      	mov	r1, r4
 8008944:	4628      	mov	r0, r5
 8008946:	f000 f883 	bl	8008a50 <__smakebuf_r>
 800894a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800894e:	f013 0201 	ands.w	r2, r3, #1
 8008952:	d00a      	beq.n	800896a <__swsetup_r+0x9a>
 8008954:	2200      	movs	r2, #0
 8008956:	60a2      	str	r2, [r4, #8]
 8008958:	6962      	ldr	r2, [r4, #20]
 800895a:	4252      	negs	r2, r2
 800895c:	61a2      	str	r2, [r4, #24]
 800895e:	6922      	ldr	r2, [r4, #16]
 8008960:	b942      	cbnz	r2, 8008974 <__swsetup_r+0xa4>
 8008962:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008966:	d1c5      	bne.n	80088f4 <__swsetup_r+0x24>
 8008968:	bd38      	pop	{r3, r4, r5, pc}
 800896a:	0799      	lsls	r1, r3, #30
 800896c:	bf58      	it	pl
 800896e:	6962      	ldrpl	r2, [r4, #20]
 8008970:	60a2      	str	r2, [r4, #8]
 8008972:	e7f4      	b.n	800895e <__swsetup_r+0x8e>
 8008974:	2000      	movs	r0, #0
 8008976:	e7f7      	b.n	8008968 <__swsetup_r+0x98>
 8008978:	200001d8 	.word	0x200001d8

0800897c <_raise_r>:
 800897c:	291f      	cmp	r1, #31
 800897e:	b538      	push	{r3, r4, r5, lr}
 8008980:	4605      	mov	r5, r0
 8008982:	460c      	mov	r4, r1
 8008984:	d904      	bls.n	8008990 <_raise_r+0x14>
 8008986:	2316      	movs	r3, #22
 8008988:	6003      	str	r3, [r0, #0]
 800898a:	f04f 30ff 	mov.w	r0, #4294967295
 800898e:	bd38      	pop	{r3, r4, r5, pc}
 8008990:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008992:	b112      	cbz	r2, 800899a <_raise_r+0x1e>
 8008994:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008998:	b94b      	cbnz	r3, 80089ae <_raise_r+0x32>
 800899a:	4628      	mov	r0, r5
 800899c:	f000 f830 	bl	8008a00 <_getpid_r>
 80089a0:	4622      	mov	r2, r4
 80089a2:	4601      	mov	r1, r0
 80089a4:	4628      	mov	r0, r5
 80089a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089aa:	f000 b817 	b.w	80089dc <_kill_r>
 80089ae:	2b01      	cmp	r3, #1
 80089b0:	d00a      	beq.n	80089c8 <_raise_r+0x4c>
 80089b2:	1c59      	adds	r1, r3, #1
 80089b4:	d103      	bne.n	80089be <_raise_r+0x42>
 80089b6:	2316      	movs	r3, #22
 80089b8:	6003      	str	r3, [r0, #0]
 80089ba:	2001      	movs	r0, #1
 80089bc:	e7e7      	b.n	800898e <_raise_r+0x12>
 80089be:	2100      	movs	r1, #0
 80089c0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80089c4:	4620      	mov	r0, r4
 80089c6:	4798      	blx	r3
 80089c8:	2000      	movs	r0, #0
 80089ca:	e7e0      	b.n	800898e <_raise_r+0x12>

080089cc <raise>:
 80089cc:	4b02      	ldr	r3, [pc, #8]	@ (80089d8 <raise+0xc>)
 80089ce:	4601      	mov	r1, r0
 80089d0:	6818      	ldr	r0, [r3, #0]
 80089d2:	f7ff bfd3 	b.w	800897c <_raise_r>
 80089d6:	bf00      	nop
 80089d8:	200001d8 	.word	0x200001d8

080089dc <_kill_r>:
 80089dc:	b538      	push	{r3, r4, r5, lr}
 80089de:	4d07      	ldr	r5, [pc, #28]	@ (80089fc <_kill_r+0x20>)
 80089e0:	2300      	movs	r3, #0
 80089e2:	4604      	mov	r4, r0
 80089e4:	4608      	mov	r0, r1
 80089e6:	4611      	mov	r1, r2
 80089e8:	602b      	str	r3, [r5, #0]
 80089ea:	f7f9 faaa 	bl	8001f42 <_kill>
 80089ee:	1c43      	adds	r3, r0, #1
 80089f0:	d102      	bne.n	80089f8 <_kill_r+0x1c>
 80089f2:	682b      	ldr	r3, [r5, #0]
 80089f4:	b103      	cbz	r3, 80089f8 <_kill_r+0x1c>
 80089f6:	6023      	str	r3, [r4, #0]
 80089f8:	bd38      	pop	{r3, r4, r5, pc}
 80089fa:	bf00      	nop
 80089fc:	20000b54 	.word	0x20000b54

08008a00 <_getpid_r>:
 8008a00:	f7f9 ba97 	b.w	8001f32 <_getpid>

08008a04 <__swhatbuf_r>:
 8008a04:	b570      	push	{r4, r5, r6, lr}
 8008a06:	460c      	mov	r4, r1
 8008a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a0c:	2900      	cmp	r1, #0
 8008a0e:	b096      	sub	sp, #88	@ 0x58
 8008a10:	4615      	mov	r5, r2
 8008a12:	461e      	mov	r6, r3
 8008a14:	da0d      	bge.n	8008a32 <__swhatbuf_r+0x2e>
 8008a16:	89a3      	ldrh	r3, [r4, #12]
 8008a18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a1c:	f04f 0100 	mov.w	r1, #0
 8008a20:	bf14      	ite	ne
 8008a22:	2340      	movne	r3, #64	@ 0x40
 8008a24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a28:	2000      	movs	r0, #0
 8008a2a:	6031      	str	r1, [r6, #0]
 8008a2c:	602b      	str	r3, [r5, #0]
 8008a2e:	b016      	add	sp, #88	@ 0x58
 8008a30:	bd70      	pop	{r4, r5, r6, pc}
 8008a32:	466a      	mov	r2, sp
 8008a34:	f000 f848 	bl	8008ac8 <_fstat_r>
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	dbec      	blt.n	8008a16 <__swhatbuf_r+0x12>
 8008a3c:	9901      	ldr	r1, [sp, #4]
 8008a3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a46:	4259      	negs	r1, r3
 8008a48:	4159      	adcs	r1, r3
 8008a4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a4e:	e7eb      	b.n	8008a28 <__swhatbuf_r+0x24>

08008a50 <__smakebuf_r>:
 8008a50:	898b      	ldrh	r3, [r1, #12]
 8008a52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a54:	079d      	lsls	r5, r3, #30
 8008a56:	4606      	mov	r6, r0
 8008a58:	460c      	mov	r4, r1
 8008a5a:	d507      	bpl.n	8008a6c <__smakebuf_r+0x1c>
 8008a5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a60:	6023      	str	r3, [r4, #0]
 8008a62:	6123      	str	r3, [r4, #16]
 8008a64:	2301      	movs	r3, #1
 8008a66:	6163      	str	r3, [r4, #20]
 8008a68:	b003      	add	sp, #12
 8008a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a6c:	ab01      	add	r3, sp, #4
 8008a6e:	466a      	mov	r2, sp
 8008a70:	f7ff ffc8 	bl	8008a04 <__swhatbuf_r>
 8008a74:	9f00      	ldr	r7, [sp, #0]
 8008a76:	4605      	mov	r5, r0
 8008a78:	4639      	mov	r1, r7
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	f7fe fdae 	bl	80075dc <_malloc_r>
 8008a80:	b948      	cbnz	r0, 8008a96 <__smakebuf_r+0x46>
 8008a82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a86:	059a      	lsls	r2, r3, #22
 8008a88:	d4ee      	bmi.n	8008a68 <__smakebuf_r+0x18>
 8008a8a:	f023 0303 	bic.w	r3, r3, #3
 8008a8e:	f043 0302 	orr.w	r3, r3, #2
 8008a92:	81a3      	strh	r3, [r4, #12]
 8008a94:	e7e2      	b.n	8008a5c <__smakebuf_r+0xc>
 8008a96:	89a3      	ldrh	r3, [r4, #12]
 8008a98:	6020      	str	r0, [r4, #0]
 8008a9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a9e:	81a3      	strh	r3, [r4, #12]
 8008aa0:	9b01      	ldr	r3, [sp, #4]
 8008aa2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008aa6:	b15b      	cbz	r3, 8008ac0 <__smakebuf_r+0x70>
 8008aa8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008aac:	4630      	mov	r0, r6
 8008aae:	f000 f81d 	bl	8008aec <_isatty_r>
 8008ab2:	b128      	cbz	r0, 8008ac0 <__smakebuf_r+0x70>
 8008ab4:	89a3      	ldrh	r3, [r4, #12]
 8008ab6:	f023 0303 	bic.w	r3, r3, #3
 8008aba:	f043 0301 	orr.w	r3, r3, #1
 8008abe:	81a3      	strh	r3, [r4, #12]
 8008ac0:	89a3      	ldrh	r3, [r4, #12]
 8008ac2:	431d      	orrs	r5, r3
 8008ac4:	81a5      	strh	r5, [r4, #12]
 8008ac6:	e7cf      	b.n	8008a68 <__smakebuf_r+0x18>

08008ac8 <_fstat_r>:
 8008ac8:	b538      	push	{r3, r4, r5, lr}
 8008aca:	4d07      	ldr	r5, [pc, #28]	@ (8008ae8 <_fstat_r+0x20>)
 8008acc:	2300      	movs	r3, #0
 8008ace:	4604      	mov	r4, r0
 8008ad0:	4608      	mov	r0, r1
 8008ad2:	4611      	mov	r1, r2
 8008ad4:	602b      	str	r3, [r5, #0]
 8008ad6:	f7f9 fa94 	bl	8002002 <_fstat>
 8008ada:	1c43      	adds	r3, r0, #1
 8008adc:	d102      	bne.n	8008ae4 <_fstat_r+0x1c>
 8008ade:	682b      	ldr	r3, [r5, #0]
 8008ae0:	b103      	cbz	r3, 8008ae4 <_fstat_r+0x1c>
 8008ae2:	6023      	str	r3, [r4, #0]
 8008ae4:	bd38      	pop	{r3, r4, r5, pc}
 8008ae6:	bf00      	nop
 8008ae8:	20000b54 	.word	0x20000b54

08008aec <_isatty_r>:
 8008aec:	b538      	push	{r3, r4, r5, lr}
 8008aee:	4d06      	ldr	r5, [pc, #24]	@ (8008b08 <_isatty_r+0x1c>)
 8008af0:	2300      	movs	r3, #0
 8008af2:	4604      	mov	r4, r0
 8008af4:	4608      	mov	r0, r1
 8008af6:	602b      	str	r3, [r5, #0]
 8008af8:	f7f9 fa93 	bl	8002022 <_isatty>
 8008afc:	1c43      	adds	r3, r0, #1
 8008afe:	d102      	bne.n	8008b06 <_isatty_r+0x1a>
 8008b00:	682b      	ldr	r3, [r5, #0]
 8008b02:	b103      	cbz	r3, 8008b06 <_isatty_r+0x1a>
 8008b04:	6023      	str	r3, [r4, #0]
 8008b06:	bd38      	pop	{r3, r4, r5, pc}
 8008b08:	20000b54 	.word	0x20000b54

08008b0c <_init>:
 8008b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0e:	bf00      	nop
 8008b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b12:	bc08      	pop	{r3}
 8008b14:	469e      	mov	lr, r3
 8008b16:	4770      	bx	lr

08008b18 <_fini>:
 8008b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1a:	bf00      	nop
 8008b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1e:	bc08      	pop	{r3}
 8008b20:	469e      	mov	lr, r3
 8008b22:	4770      	bx	lr
