

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_21_8_5_3_0_config13_s'
================================================================
* Date:           Mon Sep  1 11:40:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.072 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      544|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|      280|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       18|     -|
|Register             |        -|      -|      231|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      231|      842|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_6ns_13_1_1_U3332  |mul_8ns_6ns_13_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_7ns_14_1_1_U3336  |mul_8ns_7ns_14_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_1_U3330   |mul_8ns_8s_16_1_1   |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_1_U3331   |mul_8ns_8s_16_1_1   |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_1_U3333   |mul_8ns_8s_16_1_1   |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_1_U3334   |mul_8ns_8s_16_1_1   |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_1_U3335   |mul_8ns_8s_16_1_1   |        0|   0|  0|  40|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   0|  0| 280|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_1085_p2        |         +|   0|  0|  28|          21|          15|
    |add_ln73_fu_815_p2         |         +|   0|  0|  20|          13|          13|
    |empty_104_fu_893_p2        |         +|   0|  0|  24|          17|          17|
    |empty_105_fu_955_p2        |         +|   0|  0|  18|          18|          18|
    |empty_fu_879_p2            |         +|   0|  0|  23|          16|          16|
    |tmp17_fu_933_p2            |         +|   0|  0|  18|          18|          18|
    |tmp18_fu_923_p2            |         +|   0|  0|  24|          17|          17|
    |tmp19_fu_949_p2            |         +|   0|  0|  25|          18|          18|
    |tmp20_fu_939_p2            |         +|   0|  0|  24|          17|          17|
    |tmp21_fu_1062_p2           |         +|   0|  0|  19|          19|          19|
    |tmp22_fu_1053_p2           |         +|   0|  0|  26|          19|          19|
    |tmp23_fu_997_p2            |         +|   0|  0|  24|          17|          17|
    |tmp24_fu_1023_p2           |         +|   0|  0|  25|          18|          18|
    |tmp25_fu_1003_p2           |         +|   0|  0|  24|          17|          17|
    |tmp26_fu_1013_p2           |         +|   0|  0|  24|          17|          17|
    |tmp951_fu_1071_p2          |         +|   0|  0|  19|          19|          19|
    |tmp_fu_869_p2              |         +|   0|  0|  22|          15|          15|
    |sub_ln73_1378_fu_722_p2    |         -|   0|  0|  21|          14|          14|
    |sub_ln73_1379_fu_739_p2    |         -|   0|  0|  23|           1|          16|
    |sub_ln73_1380_fu_1040_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln73_1381_fu_767_p2    |         -|   0|  0|  21|          14|          14|
    |sub_ln73_1382_fu_787_p2    |         -|   0|  0|  21|          14|          14|
    |sub_ln73_1383_fu_851_p2    |         -|   0|  0|  21|          14|          14|
    |sub_ln73_fu_686_p2         |         -|   0|  0|  23|           1|          16|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 544|         357|         397|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   19|         38|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   20|         40|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_return_preg                    |  19|   0|   21|          2|
    |empty_105_reg_1161                |  18|   0|   18|          0|
    |mul_ln73_825_reg_408              |  14|   0|   14|          0|
    |mul_ln73_828_reg_412              |  13|   0|   13|          0|
    |mul_ln73_reg_404                  |  16|   0|   16|          0|
    |p_read1049_reg_1119               |   8|   0|    8|          0|
    |p_read1150_reg_1113               |   8|   0|    8|          0|
    |p_read1251_reg_1107               |   8|   0|    8|          0|
    |p_read1352_reg_1102               |   8|   0|    8|          0|
    |p_read1453_reg_1097               |   8|   0|    8|          0|
    |p_read241_reg_1156                |   8|   0|    8|          0|
    |p_read342_reg_1151                |   8|   0|    8|          0|
    |p_read443_reg_1146                |   8|   0|    8|          0|
    |p_read544_reg_1141                |   8|   0|    8|          0|
    |p_read645_reg_1135                |   8|   0|    8|          0|
    |p_read746_reg_1130                |   8|   0|    8|          0|
    |p_read948_reg_1125                |   8|   0|    8|          0|
    |p_read948_reg_1125_pp0_iter1_reg  |   8|   0|    8|          0|
    |p_read_522_reg_1091               |   8|   0|    8|          0|
    |tmp23_reg_1166                    |  17|   0|   17|          0|
    |tmp24_reg_1171                    |  18|   0|   18|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 231|   0|  233|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_return    |  out|   21|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|p_read       |   in|    8|     ap_none|                                                                       p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                      p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                      p_read2|        scalar|
|p_read3      |   in|    8|     ap_none|                                                                      p_read3|        scalar|
|p_read4      |   in|    8|     ap_none|                                                                      p_read4|        scalar|
|p_read5      |   in|    8|     ap_none|                                                                      p_read5|        scalar|
|p_read6      |   in|    8|     ap_none|                                                                      p_read6|        scalar|
|p_read7      |   in|    8|     ap_none|                                                                      p_read7|        scalar|
|p_read8      |   in|    8|     ap_none|                                                                      p_read8|        scalar|
|p_read9      |   in|    8|     ap_none|                                                                      p_read9|        scalar|
|p_read10     |   in|    8|     ap_none|                                                                     p_read10|        scalar|
|p_read11     |   in|    8|     ap_none|                                                                     p_read11|        scalar|
|p_read12     |   in|    8|     ap_none|                                                                     p_read12|        scalar|
|p_read13     |   in|    8|     ap_none|                                                                     p_read13|        scalar|
|p_read14     |   in|    8|     ap_none|                                                                     p_read14|        scalar|
|p_read15     |   in|    8|     ap_none|                                                                     p_read15|        scalar|
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

