{"vcs1":{"timestamp_begin":1738055205.159479330, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1738055205.485320973, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738055205.793323381, "rt":0.14, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738055204.939956337}
{"VCS_COMP_START_TIME": 1738055204.939956337}
{"VCS_COMP_END_TIME": 1738055205.999797520}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265420}}
{"vcselab": {"peak_mem": 150348}}
