// Seed: 710934456
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  type_7(
      1, 1, id_3
  );
  assign (strong1, weak0) id_3 = id_3;
  logic id_4;
  logic id_5;
  logic id_6 = 1 | 1;
endmodule
