DECL|GPIO_PORTS_BASE|macro|GPIO_PORTS_BASE
DECL|GPIO_REG_SIZE|macro|GPIO_REG_SIZE
DECL|STM32F4X_PIN_CONFIG_AF_OPEN_DOWN|enumerator|STM32F4X_PIN_CONFIG_AF_OPEN_DOWN,
DECL|STM32F4X_PIN_CONFIG_AF_OPEN_DRAIN|enumerator|STM32F4X_PIN_CONFIG_AF_OPEN_DRAIN,
DECL|STM32F4X_PIN_CONFIG_AF_OPEN_UP|enumerator|STM32F4X_PIN_CONFIG_AF_OPEN_UP,
DECL|STM32F4X_PIN_CONFIG_AF_PUSH_DOWN|enumerator|STM32F4X_PIN_CONFIG_AF_PUSH_DOWN,
DECL|STM32F4X_PIN_CONFIG_AF_PUSH_PULL|enumerator|STM32F4X_PIN_CONFIG_AF_PUSH_PULL,
DECL|STM32F4X_PIN_CONFIG_AF_PUSH_UP|enumerator|STM32F4X_PIN_CONFIG_AF_PUSH_UP,
DECL|STM32F4X_PIN_CONFIG_ANALOG|enumerator|STM32F4X_PIN_CONFIG_ANALOG,
DECL|STM32F4X_PIN_CONFIG_BIAS_HIGH_IMPEDANCE|enumerator|STM32F4X_PIN_CONFIG_BIAS_HIGH_IMPEDANCE,
DECL|STM32F4X_PIN_CONFIG_BIAS_PULL_DOWN|enumerator|STM32F4X_PIN_CONFIG_BIAS_PULL_DOWN,
DECL|STM32F4X_PIN_CONFIG_BIAS_PULL_UP|enumerator|STM32F4X_PIN_CONFIG_BIAS_PULL_UP,
DECL|STM32F4X_PIN_CONFIG_DRIVE_OPEN_DOWN|enumerator|STM32F4X_PIN_CONFIG_DRIVE_OPEN_DOWN,
DECL|STM32F4X_PIN_CONFIG_DRIVE_OPEN_DRAIN|enumerator|STM32F4X_PIN_CONFIG_DRIVE_OPEN_DRAIN,
DECL|STM32F4X_PIN_CONFIG_DRIVE_OPEN_UP|enumerator|STM32F4X_PIN_CONFIG_DRIVE_OPEN_UP,
DECL|STM32F4X_PIN_CONFIG_DRIVE_PUSH_DOWN|enumerator|STM32F4X_PIN_CONFIG_DRIVE_PUSH_DOWN,
DECL|STM32F4X_PIN_CONFIG_DRIVE_PUSH_PULL|enumerator|STM32F4X_PIN_CONFIG_DRIVE_PUSH_PULL,
DECL|STM32F4X_PIN_CONFIG_DRIVE_PUSH_UP|enumerator|STM32F4X_PIN_CONFIG_DRIVE_PUSH_UP,
DECL|USART1_ADDR|macro|USART1_ADDR
DECL|USART2_ADDR|macro|USART2_ADDR
DECL|USART6_ADDR|macro|USART6_ADDR
DECL|_STM32F4_SOC_H_|macro|_STM32F4_SOC_H_
DECL|stm32f4x_pin_config_mode|enum|enum stm32f4x_pin_config_mode {
