
PwmGen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000011ea  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000038  00800060  000011ea  0000127e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001a  00800098  00800098  000012b6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000012b6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001314  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000138  00000000  00000000  00001350  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000125d  00000000  00000000  00001488  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000843  00000000  00000000  000026e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000065d  00000000  00000000  00002f28  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000358  00000000  00000000  00003588  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005ed  00000000  00000000  000038e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000085b  00000000  00000000  00003ecd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  00004728  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2c 00 	jmp	0x58	; 0x58 <__dtors_end>
       4:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
       8:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
       c:	0c 94 ff 02 	jmp	0x5fe	; 0x5fe <__vector_3>
      10:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      14:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      18:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      1c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      20:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      24:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      28:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      2c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      30:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      34:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      38:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      3c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      40:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      44:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      48:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      4c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
      50:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>

00000054 <__ctors_start>:
      54:	08 05       	cpc	r16, r8

00000056 <__ctors_end>:
      56:	0d 05       	cpc	r16, r13

00000058 <__dtors_end>:
      58:	11 24       	eor	r1, r1
      5a:	1f be       	out	0x3f, r1	; 63
      5c:	cf e5       	ldi	r28, 0x5F	; 95
      5e:	d4 e0       	ldi	r29, 0x04	; 4
      60:	de bf       	out	0x3e, r29	; 62
      62:	cd bf       	out	0x3d, r28	; 61

00000064 <__do_copy_data>:
      64:	10 e0       	ldi	r17, 0x00	; 0
      66:	a0 e6       	ldi	r26, 0x60	; 96
      68:	b0 e0       	ldi	r27, 0x00	; 0
      6a:	ea ee       	ldi	r30, 0xEA	; 234
      6c:	f1 e1       	ldi	r31, 0x11	; 17
      6e:	02 c0       	rjmp	.+4      	; 0x74 <__do_copy_data+0x10>
      70:	05 90       	lpm	r0, Z+
      72:	0d 92       	st	X+, r0
      74:	a8 39       	cpi	r26, 0x98	; 152
      76:	b1 07       	cpc	r27, r17
      78:	d9 f7       	brne	.-10     	; 0x70 <__do_copy_data+0xc>

0000007a <__do_clear_bss>:
      7a:	20 e0       	ldi	r18, 0x00	; 0
      7c:	a8 e9       	ldi	r26, 0x98	; 152
      7e:	b0 e0       	ldi	r27, 0x00	; 0
      80:	01 c0       	rjmp	.+2      	; 0x84 <.do_clear_bss_start>

00000082 <.do_clear_bss_loop>:
      82:	1d 92       	st	X+, r1

00000084 <.do_clear_bss_start>:
      84:	a2 3b       	cpi	r26, 0xB2	; 178
      86:	b2 07       	cpc	r27, r18
      88:	e1 f7       	brne	.-8      	; 0x82 <.do_clear_bss_loop>

0000008a <__do_global_ctors>:
      8a:	10 e0       	ldi	r17, 0x00	; 0
      8c:	cb e2       	ldi	r28, 0x2B	; 43
      8e:	d0 e0       	ldi	r29, 0x00	; 0
      90:	04 c0       	rjmp	.+8      	; 0x9a <__do_global_ctors+0x10>
      92:	21 97       	sbiw	r28, 0x01	; 1
      94:	fe 01       	movw	r30, r28
      96:	0e 94 03 06 	call	0xc06	; 0xc06 <__tablejump2__>
      9a:	ca 32       	cpi	r28, 0x2A	; 42
      9c:	d1 07       	cpc	r29, r17
      9e:	c9 f7       	brne	.-14     	; 0x92 <__do_global_ctors+0x8>
      a0:	0e 94 e2 04 	call	0x9c4	; 0x9c4 <main>
      a4:	0c 94 e8 08 	jmp	0x11d0	; 0x11d0 <__do_global_dtors>

000000a8 <__bad_interrupt>:
      a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ac <lcd_e_port_low>:
#if (LCD_DISPLAYS>1)
static unsigned char ActiveDisplay=1;
#endif

static inline void lcd_e_port_low()
{
      ac:	cf 93       	push	r28
      ae:	df 93       	push	r29
      b0:	cd b7       	in	r28, 0x3d	; 61
      b2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT&=~_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT&=~_BV(LCD_E_PIN);
      b4:	85 e3       	ldi	r24, 0x35	; 53
      b6:	90 e0       	ldi	r25, 0x00	; 0
      b8:	25 e3       	ldi	r18, 0x35	; 53
      ba:	30 e0       	ldi	r19, 0x00	; 0
      bc:	f9 01       	movw	r30, r18
      be:	20 81       	ld	r18, Z
      c0:	2f 7b       	andi	r18, 0xBF	; 191
      c2:	fc 01       	movw	r30, r24
      c4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
      c6:	df 91       	pop	r29
      c8:	cf 91       	pop	r28
      ca:	08 95       	ret

000000cc <lcd_e_port_high>:

static inline void lcd_e_port_high()
{
      cc:	cf 93       	push	r28
      ce:	df 93       	push	r29
      d0:	cd b7       	in	r28, 0x3d	; 61
      d2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT|=_BV(LCD_E_PIN);
      d4:	85 e3       	ldi	r24, 0x35	; 53
      d6:	90 e0       	ldi	r25, 0x00	; 0
      d8:	25 e3       	ldi	r18, 0x35	; 53
      da:	30 e0       	ldi	r19, 0x00	; 0
      dc:	f9 01       	movw	r30, r18
      de:	20 81       	ld	r18, Z
      e0:	20 64       	ori	r18, 0x40	; 64
      e2:	fc 01       	movw	r30, r24
      e4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
      e6:	df 91       	pop	r29
      e8:	cf 91       	pop	r28
      ea:	08 95       	ret

000000ec <lcd_e_ddr_high>:
    }
  #endif
}

static inline void lcd_e_ddr_high()
{
      ec:	cf 93       	push	r28
      ee:	df 93       	push	r29
      f0:	cd b7       	in	r28, 0x3d	; 61
      f2:	de b7       	in	r29, 0x3e	; 62
      case 4 : DDR(LCD_E4_PORT)|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                DDR(LCD_E_PORT)|=_BV(LCD_E_PIN);
      f4:	84 e3       	ldi	r24, 0x34	; 52
      f6:	90 e0       	ldi	r25, 0x00	; 0
      f8:	24 e3       	ldi	r18, 0x34	; 52
      fa:	30 e0       	ldi	r19, 0x00	; 0
      fc:	f9 01       	movw	r30, r18
      fe:	20 81       	ld	r18, Z
     100:	20 64       	ori	r18, 0x40	; 64
     102:	fc 01       	movw	r30, r24
     104:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
     106:	df 91       	pop	r29
     108:	cf 91       	pop	r28
     10a:	08 95       	ret

0000010c <lcd_write>:
          rs     1: write data
                 0: write instruction
Returns:  none
*************************************************************************/
static void lcd_write(uint8_t data,uint8_t rs)
  {
     10c:	cf 93       	push	r28
     10e:	df 93       	push	r29
     110:	00 d0       	rcall	.+0      	; 0x112 <lcd_write+0x6>
     112:	cd b7       	in	r28, 0x3d	; 61
     114:	de b7       	in	r29, 0x3e	; 62
     116:	89 83       	std	Y+1, r24	; 0x01
     118:	6a 83       	std	Y+2, r22	; 0x02
          Delay_us(5);
          PrevCmdInvolvedAddressCounter=0;
        }
    #endif

    if (rs)
     11a:	8a 81       	ldd	r24, Y+2	; 0x02
     11c:	88 23       	and	r24, r24
     11e:	51 f0       	breq	.+20     	; 0x134 <lcd_write+0x28>
      {
        lcd_rs_port_high();                            // RS=1: Write Character
     120:	85 e3       	ldi	r24, 0x35	; 53
     122:	90 e0       	ldi	r25, 0x00	; 0
     124:	25 e3       	ldi	r18, 0x35	; 53
     126:	30 e0       	ldi	r19, 0x00	; 0
     128:	f9 01       	movw	r30, r18
     12a:	20 81       	ld	r18, Z
     12c:	20 61       	ori	r18, 0x10	; 16
     12e:	fc 01       	movw	r30, r24
     130:	20 83       	st	Z, r18
     132:	09 c0       	rjmp	.+18     	; 0x146 <lcd_write+0x3a>
        PrevCmdInvolvedAddressCounter=1;
        #endif
      }
    else
      {
        lcd_rs_port_low();                          // RS=0: Write Command
     134:	85 e3       	ldi	r24, 0x35	; 53
     136:	90 e0       	ldi	r25, 0x00	; 0
     138:	25 e3       	ldi	r18, 0x35	; 53
     13a:	30 e0       	ldi	r19, 0x00	; 0
     13c:	f9 01       	movw	r30, r18
     13e:	20 81       	ld	r18, Z
     140:	2f 7e       	andi	r18, 0xEF	; 239
     142:	fc 01       	movw	r30, r24
     144:	20 83       	st	Z, r18
        PrevCmdInvolvedAddressCounter=0;
        #endif
      }

    #if LCD_BITS==4
      lcd_db7_port_set(data&_BV(7));                  //Output High Nibble
     146:	89 81       	ldd	r24, Y+1	; 0x01
     148:	88 23       	and	r24, r24
     14a:	54 f4       	brge	.+20     	; 0x160 <lcd_write+0x54>
     14c:	85 e3       	ldi	r24, 0x35	; 53
     14e:	90 e0       	ldi	r25, 0x00	; 0
     150:	25 e3       	ldi	r18, 0x35	; 53
     152:	30 e0       	ldi	r19, 0x00	; 0
     154:	f9 01       	movw	r30, r18
     156:	20 81       	ld	r18, Z
     158:	28 60       	ori	r18, 0x08	; 8
     15a:	fc 01       	movw	r30, r24
     15c:	20 83       	st	Z, r18
     15e:	09 c0       	rjmp	.+18     	; 0x172 <lcd_write+0x66>
     160:	85 e3       	ldi	r24, 0x35	; 53
     162:	90 e0       	ldi	r25, 0x00	; 0
     164:	25 e3       	ldi	r18, 0x35	; 53
     166:	30 e0       	ldi	r19, 0x00	; 0
     168:	f9 01       	movw	r30, r18
     16a:	20 81       	ld	r18, Z
     16c:	27 7f       	andi	r18, 0xF7	; 247
     16e:	fc 01       	movw	r30, r24
     170:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(6));
     172:	89 81       	ldd	r24, Y+1	; 0x01
     174:	88 2f       	mov	r24, r24
     176:	90 e0       	ldi	r25, 0x00	; 0
     178:	80 74       	andi	r24, 0x40	; 64
     17a:	99 27       	eor	r25, r25
     17c:	89 2b       	or	r24, r25
     17e:	51 f0       	breq	.+20     	; 0x194 <lcd_write+0x88>
     180:	85 e3       	ldi	r24, 0x35	; 53
     182:	90 e0       	ldi	r25, 0x00	; 0
     184:	25 e3       	ldi	r18, 0x35	; 53
     186:	30 e0       	ldi	r19, 0x00	; 0
     188:	f9 01       	movw	r30, r18
     18a:	20 81       	ld	r18, Z
     18c:	24 60       	ori	r18, 0x04	; 4
     18e:	fc 01       	movw	r30, r24
     190:	20 83       	st	Z, r18
     192:	09 c0       	rjmp	.+18     	; 0x1a6 <lcd_write+0x9a>
     194:	85 e3       	ldi	r24, 0x35	; 53
     196:	90 e0       	ldi	r25, 0x00	; 0
     198:	25 e3       	ldi	r18, 0x35	; 53
     19a:	30 e0       	ldi	r19, 0x00	; 0
     19c:	f9 01       	movw	r30, r18
     19e:	20 81       	ld	r18, Z
     1a0:	2b 7f       	andi	r18, 0xFB	; 251
     1a2:	fc 01       	movw	r30, r24
     1a4:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(5));
     1a6:	89 81       	ldd	r24, Y+1	; 0x01
     1a8:	88 2f       	mov	r24, r24
     1aa:	90 e0       	ldi	r25, 0x00	; 0
     1ac:	80 72       	andi	r24, 0x20	; 32
     1ae:	99 27       	eor	r25, r25
     1b0:	89 2b       	or	r24, r25
     1b2:	51 f0       	breq	.+20     	; 0x1c8 <lcd_write+0xbc>
     1b4:	85 e3       	ldi	r24, 0x35	; 53
     1b6:	90 e0       	ldi	r25, 0x00	; 0
     1b8:	25 e3       	ldi	r18, 0x35	; 53
     1ba:	30 e0       	ldi	r19, 0x00	; 0
     1bc:	f9 01       	movw	r30, r18
     1be:	20 81       	ld	r18, Z
     1c0:	22 60       	ori	r18, 0x02	; 2
     1c2:	fc 01       	movw	r30, r24
     1c4:	20 83       	st	Z, r18
     1c6:	09 c0       	rjmp	.+18     	; 0x1da <lcd_write+0xce>
     1c8:	85 e3       	ldi	r24, 0x35	; 53
     1ca:	90 e0       	ldi	r25, 0x00	; 0
     1cc:	25 e3       	ldi	r18, 0x35	; 53
     1ce:	30 e0       	ldi	r19, 0x00	; 0
     1d0:	f9 01       	movw	r30, r18
     1d2:	20 81       	ld	r18, Z
     1d4:	2d 7f       	andi	r18, 0xFD	; 253
     1d6:	fc 01       	movw	r30, r24
     1d8:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(4));
     1da:	89 81       	ldd	r24, Y+1	; 0x01
     1dc:	88 2f       	mov	r24, r24
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	80 71       	andi	r24, 0x10	; 16
     1e2:	99 27       	eor	r25, r25
     1e4:	89 2b       	or	r24, r25
     1e6:	51 f0       	breq	.+20     	; 0x1fc <lcd_write+0xf0>
     1e8:	85 e3       	ldi	r24, 0x35	; 53
     1ea:	90 e0       	ldi	r25, 0x00	; 0
     1ec:	25 e3       	ldi	r18, 0x35	; 53
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	f9 01       	movw	r30, r18
     1f2:	20 81       	ld	r18, Z
     1f4:	21 60       	ori	r18, 0x01	; 1
     1f6:	fc 01       	movw	r30, r24
     1f8:	20 83       	st	Z, r18
     1fa:	09 c0       	rjmp	.+18     	; 0x20e <lcd_write+0x102>
     1fc:	85 e3       	ldi	r24, 0x35	; 53
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	25 e3       	ldi	r18, 0x35	; 53
     202:	30 e0       	ldi	r19, 0x00	; 0
     204:	f9 01       	movw	r30, r18
     206:	20 81       	ld	r18, Z
     208:	2e 7f       	andi	r18, 0xFE	; 254
     20a:	fc 01       	movw	r30, r24
     20c:	20 83       	st	Z, r18

      Delay_ns(100);
     20e:	00 c0       	rjmp	.+0      	; 0x210 <lcd_write+0x104>
      lcd_e_port_high();
     210:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
     214:	f2 e0       	ldi	r31, 0x02	; 2
     216:	fa 95       	dec	r31
     218:	f1 f7       	brne	.-4      	; 0x216 <lcd_write+0x10a>
     21a:	00 c0       	rjmp	.+0      	; 0x21c <lcd_write+0x110>
      lcd_e_port_low();
     21c:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_set(data&_BV(3));                  //Output High Nibble
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	88 2f       	mov	r24, r24
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	88 70       	andi	r24, 0x08	; 8
     228:	99 27       	eor	r25, r25
     22a:	89 2b       	or	r24, r25
     22c:	51 f0       	breq	.+20     	; 0x242 <lcd_write+0x136>
     22e:	85 e3       	ldi	r24, 0x35	; 53
     230:	90 e0       	ldi	r25, 0x00	; 0
     232:	25 e3       	ldi	r18, 0x35	; 53
     234:	30 e0       	ldi	r19, 0x00	; 0
     236:	f9 01       	movw	r30, r18
     238:	20 81       	ld	r18, Z
     23a:	28 60       	ori	r18, 0x08	; 8
     23c:	fc 01       	movw	r30, r24
     23e:	20 83       	st	Z, r18
     240:	09 c0       	rjmp	.+18     	; 0x254 <lcd_write+0x148>
     242:	85 e3       	ldi	r24, 0x35	; 53
     244:	90 e0       	ldi	r25, 0x00	; 0
     246:	25 e3       	ldi	r18, 0x35	; 53
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	f9 01       	movw	r30, r18
     24c:	20 81       	ld	r18, Z
     24e:	27 7f       	andi	r18, 0xF7	; 247
     250:	fc 01       	movw	r30, r24
     252:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(2));
     254:	89 81       	ldd	r24, Y+1	; 0x01
     256:	88 2f       	mov	r24, r24
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	84 70       	andi	r24, 0x04	; 4
     25c:	99 27       	eor	r25, r25
     25e:	89 2b       	or	r24, r25
     260:	51 f0       	breq	.+20     	; 0x276 <lcd_write+0x16a>
     262:	85 e3       	ldi	r24, 0x35	; 53
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	25 e3       	ldi	r18, 0x35	; 53
     268:	30 e0       	ldi	r19, 0x00	; 0
     26a:	f9 01       	movw	r30, r18
     26c:	20 81       	ld	r18, Z
     26e:	24 60       	ori	r18, 0x04	; 4
     270:	fc 01       	movw	r30, r24
     272:	20 83       	st	Z, r18
     274:	09 c0       	rjmp	.+18     	; 0x288 <lcd_write+0x17c>
     276:	85 e3       	ldi	r24, 0x35	; 53
     278:	90 e0       	ldi	r25, 0x00	; 0
     27a:	25 e3       	ldi	r18, 0x35	; 53
     27c:	30 e0       	ldi	r19, 0x00	; 0
     27e:	f9 01       	movw	r30, r18
     280:	20 81       	ld	r18, Z
     282:	2b 7f       	andi	r18, 0xFB	; 251
     284:	fc 01       	movw	r30, r24
     286:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(1));
     288:	89 81       	ldd	r24, Y+1	; 0x01
     28a:	88 2f       	mov	r24, r24
     28c:	90 e0       	ldi	r25, 0x00	; 0
     28e:	82 70       	andi	r24, 0x02	; 2
     290:	99 27       	eor	r25, r25
     292:	89 2b       	or	r24, r25
     294:	51 f0       	breq	.+20     	; 0x2aa <lcd_write+0x19e>
     296:	85 e3       	ldi	r24, 0x35	; 53
     298:	90 e0       	ldi	r25, 0x00	; 0
     29a:	25 e3       	ldi	r18, 0x35	; 53
     29c:	30 e0       	ldi	r19, 0x00	; 0
     29e:	f9 01       	movw	r30, r18
     2a0:	20 81       	ld	r18, Z
     2a2:	22 60       	ori	r18, 0x02	; 2
     2a4:	fc 01       	movw	r30, r24
     2a6:	20 83       	st	Z, r18
     2a8:	09 c0       	rjmp	.+18     	; 0x2bc <lcd_write+0x1b0>
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	25 e3       	ldi	r18, 0x35	; 53
     2b0:	30 e0       	ldi	r19, 0x00	; 0
     2b2:	f9 01       	movw	r30, r18
     2b4:	20 81       	ld	r18, Z
     2b6:	2d 7f       	andi	r18, 0xFD	; 253
     2b8:	fc 01       	movw	r30, r24
     2ba:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(0));
     2bc:	89 81       	ldd	r24, Y+1	; 0x01
     2be:	88 2f       	mov	r24, r24
     2c0:	90 e0       	ldi	r25, 0x00	; 0
     2c2:	81 70       	andi	r24, 0x01	; 1
     2c4:	99 27       	eor	r25, r25
     2c6:	89 2b       	or	r24, r25
     2c8:	51 f0       	breq	.+20     	; 0x2de <lcd_write+0x1d2>
     2ca:	85 e3       	ldi	r24, 0x35	; 53
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	25 e3       	ldi	r18, 0x35	; 53
     2d0:	30 e0       	ldi	r19, 0x00	; 0
     2d2:	f9 01       	movw	r30, r18
     2d4:	20 81       	ld	r18, Z
     2d6:	21 60       	ori	r18, 0x01	; 1
     2d8:	fc 01       	movw	r30, r24
     2da:	20 83       	st	Z, r18
     2dc:	09 c0       	rjmp	.+18     	; 0x2f0 <lcd_write+0x1e4>
     2de:	85 e3       	ldi	r24, 0x35	; 53
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	25 e3       	ldi	r18, 0x35	; 53
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	f9 01       	movw	r30, r18
     2e8:	20 81       	ld	r18, Z
     2ea:	2e 7f       	andi	r18, 0xFE	; 254
     2ec:	fc 01       	movw	r30, r24
     2ee:	20 83       	st	Z, r18

      Delay_ns(100);
     2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <lcd_write+0x1e6>
      lcd_e_port_high();
     2f2:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
     2f6:	f2 e0       	ldi	r31, 0x02	; 2
     2f8:	fa 95       	dec	r31
     2fa:	f1 f7       	brne	.-4      	; 0x2f8 <lcd_write+0x1ec>
     2fc:	00 c0       	rjmp	.+0      	; 0x2fe <lcd_write+0x1f2>
      lcd_e_port_low();
     2fe:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_high();                            // All Data Pins High (Inactive)
     302:	85 e3       	ldi	r24, 0x35	; 53
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	25 e3       	ldi	r18, 0x35	; 53
     308:	30 e0       	ldi	r19, 0x00	; 0
     30a:	f9 01       	movw	r30, r18
     30c:	20 81       	ld	r18, Z
     30e:	28 60       	ori	r18, 0x08	; 8
     310:	fc 01       	movw	r30, r24
     312:	20 83       	st	Z, r18
      lcd_db6_port_high();
     314:	85 e3       	ldi	r24, 0x35	; 53
     316:	90 e0       	ldi	r25, 0x00	; 0
     318:	25 e3       	ldi	r18, 0x35	; 53
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	f9 01       	movw	r30, r18
     31e:	20 81       	ld	r18, Z
     320:	24 60       	ori	r18, 0x04	; 4
     322:	fc 01       	movw	r30, r24
     324:	20 83       	st	Z, r18
      lcd_db5_port_high();
     326:	85 e3       	ldi	r24, 0x35	; 53
     328:	90 e0       	ldi	r25, 0x00	; 0
     32a:	25 e3       	ldi	r18, 0x35	; 53
     32c:	30 e0       	ldi	r19, 0x00	; 0
     32e:	f9 01       	movw	r30, r18
     330:	20 81       	ld	r18, Z
     332:	22 60       	ori	r18, 0x02	; 2
     334:	fc 01       	movw	r30, r24
     336:	20 83       	st	Z, r18
      lcd_db4_port_high();
     338:	85 e3       	ldi	r24, 0x35	; 53
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	25 e3       	ldi	r18, 0x35	; 53
     33e:	30 e0       	ldi	r19, 0x00	; 0
     340:	f9 01       	movw	r30, r18
     342:	20 81       	ld	r18, Z
     344:	21 60       	ori	r18, 0x01	; 1
     346:	fc 01       	movw	r30, r24
     348:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    #if (WAIT_MODE==0 || RW_LINE_IMPLEMENTED==0)
      if (!rs && data<=((1<<LCD_CLR) | (1<<LCD_HOME))) // Is command clrscr or home?
     34a:	8a 81       	ldd	r24, Y+2	; 0x02
     34c:	88 23       	and	r24, r24
     34e:	51 f4       	brne	.+20     	; 0x364 <lcd_write+0x258>
     350:	89 81       	ldd	r24, Y+1	; 0x01
     352:	84 30       	cpi	r24, 0x04	; 4
     354:	38 f4       	brcc	.+14     	; 0x364 <lcd_write+0x258>
        Delay_us(1640);
     356:	8f e9       	ldi	r24, 0x9F	; 159
     358:	99 e1       	ldi	r25, 0x19	; 25
     35a:	01 97       	sbiw	r24, 0x01	; 1
     35c:	f1 f7       	brne	.-4      	; 0x35a <lcd_write+0x24e>
     35e:	00 c0       	rjmp	.+0      	; 0x360 <lcd_write+0x254>
     360:	00 00       	nop
     362:	04 c0       	rjmp	.+8      	; 0x36c <lcd_write+0x260>
      else Delay_us(40);
     364:	95 ed       	ldi	r25, 0xD5	; 213
     366:	9a 95       	dec	r25
     368:	f1 f7       	brne	.-4      	; 0x366 <lcd_write+0x25a>
     36a:	00 00       	nop
    #endif
  }
     36c:	0f 90       	pop	r0
     36e:	0f 90       	pop	r0
     370:	df 91       	pop	r29
     372:	cf 91       	pop	r28
     374:	08 95       	ret

00000376 <lcd_command>:
Send LCD controller instruction command
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
  {
     376:	cf 93       	push	r28
     378:	df 93       	push	r29
     37a:	1f 92       	push	r1
     37c:	cd b7       	in	r28, 0x3d	; 61
     37e:	de b7       	in	r29, 0x3e	; 62
     380:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(cmd,0);
     382:	60 e0       	ldi	r22, 0x00	; 0
     384:	89 81       	ldd	r24, Y+1	; 0x01
     386:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
     38a:	0f 90       	pop	r0
     38c:	df 91       	pop	r29
     38e:	cf 91       	pop	r28
     390:	08 95       	ret

00000392 <lcd_goto>:
Set cursor to specified position
Input:    pos position
Returns:  none
*************************************************************************/
void lcd_goto(uint8_t pos)
  {
     392:	cf 93       	push	r28
     394:	df 93       	push	r29
     396:	1f 92       	push	r1
     398:	cd b7       	in	r28, 0x3d	; 61
     39a:	de b7       	in	r29, 0x3e	; 62
     39c:	89 83       	std	Y+1, r24	; 0x01
    lcd_command((1<<LCD_DDRAM)+pos);
     39e:	89 81       	ldd	r24, Y+1	; 0x01
     3a0:	80 58       	subi	r24, 0x80	; 128
     3a2:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
     3a6:	0f 90       	pop	r0
     3a8:	df 91       	pop	r29
     3aa:	cf 91       	pop	r28
     3ac:	08 95       	ret

000003ae <lcd_clrscr>:
Clear screen
Input:    none
Returns:  none
*************************************************************************/
void lcd_clrscr()
  {
     3ae:	cf 93       	push	r28
     3b0:	df 93       	push	r29
     3b2:	cd b7       	in	r28, 0x3d	; 61
     3b4:	de b7       	in	r29, 0x3e	; 62
    lcd_command(1<<LCD_CLR);
     3b6:	81 e0       	ldi	r24, 0x01	; 1
     3b8:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
     3bc:	df 91       	pop	r29
     3be:	cf 91       	pop	r28
     3c0:	08 95       	ret

000003c2 <lcd_putc>:
Display character
Input:    character to be displayed
Returns:  none
*************************************************************************/
void lcd_putc(char c)
  {
     3c2:	cf 93       	push	r28
     3c4:	df 93       	push	r29
     3c6:	1f 92       	push	r1
     3c8:	cd b7       	in	r28, 0x3d	; 61
     3ca:	de b7       	in	r29, 0x3e	; 62
     3cc:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(c,1);
     3ce:	61 e0       	ldi	r22, 0x01	; 1
     3d0:	89 81       	ldd	r24, Y+1	; 0x01
     3d2:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
     3d6:	0f 90       	pop	r0
     3d8:	df 91       	pop	r29
     3da:	cf 91       	pop	r28
     3dc:	08 95       	ret

000003de <lcd_puts>:
Display string
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
  {
     3de:	1f 93       	push	r17
     3e0:	cf 93       	push	r28
     3e2:	df 93       	push	r29
     3e4:	00 d0       	rcall	.+0      	; 0x3e6 <lcd_puts+0x8>
     3e6:	cd b7       	in	r28, 0x3d	; 61
     3e8:	de b7       	in	r29, 0x3e	; 62
     3ea:	9a 83       	std	Y+2, r25	; 0x02
     3ec:	89 83       	std	Y+1, r24	; 0x01
    register char c;

    while ((c=*s++)) 
     3ee:	03 c0       	rjmp	.+6      	; 0x3f6 <lcd_puts+0x18>
      lcd_putc(c);
     3f0:	81 2f       	mov	r24, r17
     3f2:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <lcd_putc>
*************************************************************************/
void lcd_puts(const char *s)
  {
    register char c;

    while ((c=*s++)) 
     3f6:	89 81       	ldd	r24, Y+1	; 0x01
     3f8:	9a 81       	ldd	r25, Y+2	; 0x02
     3fa:	9c 01       	movw	r18, r24
     3fc:	2f 5f       	subi	r18, 0xFF	; 255
     3fe:	3f 4f       	sbci	r19, 0xFF	; 255
     400:	3a 83       	std	Y+2, r19	; 0x02
     402:	29 83       	std	Y+1, r18	; 0x01
     404:	fc 01       	movw	r30, r24
     406:	10 81       	ld	r17, Z
     408:	11 23       	and	r17, r17
     40a:	91 f7       	brne	.-28     	; 0x3f0 <lcd_puts+0x12>
      lcd_putc(c);
  }
     40c:	0f 90       	pop	r0
     40e:	0f 90       	pop	r0
     410:	df 91       	pop	r29
     412:	cf 91       	pop	r28
     414:	1f 91       	pop	r17
     416:	08 95       	ret

00000418 <lcd_init>:
Initialize display
Input:    none
Returns:  none
*************************************************************************/
void lcd_init()
  {
     418:	cf 93       	push	r28
     41a:	df 93       	push	r29
     41c:	cd b7       	in	r28, 0x3d	; 61
     41e:	de b7       	in	r29, 0x3e	; 62
    //Set All Pins as Output
    lcd_e_ddr_high();
     420:	0e 94 76 00 	call	0xec	; 0xec <lcd_e_ddr_high>
    lcd_rs_ddr_high();
     424:	84 e3       	ldi	r24, 0x34	; 52
     426:	90 e0       	ldi	r25, 0x00	; 0
     428:	24 e3       	ldi	r18, 0x34	; 52
     42a:	30 e0       	ldi	r19, 0x00	; 0
     42c:	f9 01       	movw	r30, r18
     42e:	20 81       	ld	r18, Z
     430:	20 61       	ori	r18, 0x10	; 16
     432:	fc 01       	movw	r30, r24
     434:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_ddr_high();
    #endif
    lcd_db7_ddr_high();
     436:	84 e3       	ldi	r24, 0x34	; 52
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	24 e3       	ldi	r18, 0x34	; 52
     43c:	30 e0       	ldi	r19, 0x00	; 0
     43e:	f9 01       	movw	r30, r18
     440:	20 81       	ld	r18, Z
     442:	28 60       	ori	r18, 0x08	; 8
     444:	fc 01       	movw	r30, r24
     446:	20 83       	st	Z, r18
    lcd_db6_ddr_high();
     448:	84 e3       	ldi	r24, 0x34	; 52
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	24 e3       	ldi	r18, 0x34	; 52
     44e:	30 e0       	ldi	r19, 0x00	; 0
     450:	f9 01       	movw	r30, r18
     452:	20 81       	ld	r18, Z
     454:	24 60       	ori	r18, 0x04	; 4
     456:	fc 01       	movw	r30, r24
     458:	20 83       	st	Z, r18
    lcd_db5_ddr_high();
     45a:	84 e3       	ldi	r24, 0x34	; 52
     45c:	90 e0       	ldi	r25, 0x00	; 0
     45e:	24 e3       	ldi	r18, 0x34	; 52
     460:	30 e0       	ldi	r19, 0x00	; 0
     462:	f9 01       	movw	r30, r18
     464:	20 81       	ld	r18, Z
     466:	22 60       	ori	r18, 0x02	; 2
     468:	fc 01       	movw	r30, r24
     46a:	20 83       	st	Z, r18
    lcd_db4_ddr_high();
     46c:	84 e3       	ldi	r24, 0x34	; 52
     46e:	90 e0       	ldi	r25, 0x00	; 0
     470:	24 e3       	ldi	r18, 0x34	; 52
     472:	30 e0       	ldi	r19, 0x00	; 0
     474:	f9 01       	movw	r30, r18
     476:	20 81       	ld	r18, Z
     478:	21 60       	ori	r18, 0x01	; 1
     47a:	fc 01       	movw	r30, r24
     47c:	20 83       	st	Z, r18
      lcd_db1_ddr_high();
      lcd_db0_ddr_high();
    #endif

    //Set All Control Lines Low
    lcd_e_port_low();
     47e:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
    lcd_rs_port_low();
     482:	85 e3       	ldi	r24, 0x35	; 53
     484:	90 e0       	ldi	r25, 0x00	; 0
     486:	25 e3       	ldi	r18, 0x35	; 53
     488:	30 e0       	ldi	r19, 0x00	; 0
     48a:	f9 01       	movw	r30, r18
     48c:	20 81       	ld	r18, Z
     48e:	2f 7e       	andi	r18, 0xEF	; 239
     490:	fc 01       	movw	r30, r24
     492:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_port_low();
    #endif

    //Set All Data Lines High
    lcd_db7_port_high();
     494:	85 e3       	ldi	r24, 0x35	; 53
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	25 e3       	ldi	r18, 0x35	; 53
     49a:	30 e0       	ldi	r19, 0x00	; 0
     49c:	f9 01       	movw	r30, r18
     49e:	20 81       	ld	r18, Z
     4a0:	28 60       	ori	r18, 0x08	; 8
     4a2:	fc 01       	movw	r30, r24
     4a4:	20 83       	st	Z, r18
    lcd_db6_port_high();
     4a6:	85 e3       	ldi	r24, 0x35	; 53
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	25 e3       	ldi	r18, 0x35	; 53
     4ac:	30 e0       	ldi	r19, 0x00	; 0
     4ae:	f9 01       	movw	r30, r18
     4b0:	20 81       	ld	r18, Z
     4b2:	24 60       	ori	r18, 0x04	; 4
     4b4:	fc 01       	movw	r30, r24
     4b6:	20 83       	st	Z, r18
    lcd_db5_port_high();
     4b8:	85 e3       	ldi	r24, 0x35	; 53
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	25 e3       	ldi	r18, 0x35	; 53
     4be:	30 e0       	ldi	r19, 0x00	; 0
     4c0:	f9 01       	movw	r30, r18
     4c2:	20 81       	ld	r18, Z
     4c4:	22 60       	ori	r18, 0x02	; 2
     4c6:	fc 01       	movw	r30, r24
     4c8:	20 83       	st	Z, r18
    lcd_db4_port_high();
     4ca:	85 e3       	ldi	r24, 0x35	; 53
     4cc:	90 e0       	ldi	r25, 0x00	; 0
     4ce:	25 e3       	ldi	r18, 0x35	; 53
     4d0:	30 e0       	ldi	r19, 0x00	; 0
     4d2:	f9 01       	movw	r30, r18
     4d4:	20 81       	ld	r18, Z
     4d6:	21 60       	ori	r18, 0x01	; 1
     4d8:	fc 01       	movw	r30, r24
     4da:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    //Startup Delay
    Delay_ms(DELAY_RESET);
     4dc:	8f e5       	ldi	r24, 0x5F	; 95
     4de:	9a ee       	ldi	r25, 0xEA	; 234
     4e0:	01 97       	sbiw	r24, 0x01	; 1
     4e2:	f1 f7       	brne	.-4      	; 0x4e0 <__stack+0x81>
     4e4:	00 c0       	rjmp	.+0      	; 0x4e6 <__stack+0x87>
     4e6:	00 00       	nop

    //Initialize Display
    lcd_db7_port_low();
     4e8:	85 e3       	ldi	r24, 0x35	; 53
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	25 e3       	ldi	r18, 0x35	; 53
     4ee:	30 e0       	ldi	r19, 0x00	; 0
     4f0:	f9 01       	movw	r30, r18
     4f2:	20 81       	ld	r18, Z
     4f4:	27 7f       	andi	r18, 0xF7	; 247
     4f6:	fc 01       	movw	r30, r24
     4f8:	20 83       	st	Z, r18
    lcd_db6_port_low();
     4fa:	85 e3       	ldi	r24, 0x35	; 53
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	25 e3       	ldi	r18, 0x35	; 53
     500:	30 e0       	ldi	r19, 0x00	; 0
     502:	f9 01       	movw	r30, r18
     504:	20 81       	ld	r18, Z
     506:	2b 7f       	andi	r18, 0xFB	; 251
     508:	fc 01       	movw	r30, r24
     50a:	20 83       	st	Z, r18
    Delay_ns(100);
     50c:	00 c0       	rjmp	.+0      	; 0x50e <__stack+0xaf>
    lcd_e_port_high();
     50e:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     512:	f2 e0       	ldi	r31, 0x02	; 2
     514:	fa 95       	dec	r31
     516:	f1 f7       	brne	.-4      	; 0x514 <__stack+0xb5>
     518:	00 c0       	rjmp	.+0      	; 0x51a <__stack+0xbb>
    lcd_e_port_low();
     51a:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(4100);
     51e:	8f e0       	ldi	r24, 0x0F	; 15
     520:	90 e4       	ldi	r25, 0x40	; 64
     522:	01 97       	sbiw	r24, 0x01	; 1
     524:	f1 f7       	brne	.-4      	; 0x522 <__stack+0xc3>
     526:	00 c0       	rjmp	.+0      	; 0x528 <__stack+0xc9>
     528:	00 00       	nop

    lcd_e_port_high();
     52a:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     52e:	92 e0       	ldi	r25, 0x02	; 2
     530:	9a 95       	dec	r25
     532:	f1 f7       	brne	.-4      	; 0x530 <__stack+0xd1>
     534:	00 c0       	rjmp	.+0      	; 0x536 <__stack+0xd7>
    lcd_e_port_low();
     536:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(100);
     53a:	ef e8       	ldi	r30, 0x8F	; 143
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	31 97       	sbiw	r30, 0x01	; 1
     540:	f1 f7       	brne	.-4      	; 0x53e <__stack+0xdf>
     542:	00 c0       	rjmp	.+0      	; 0x544 <__stack+0xe5>
     544:	00 00       	nop

    lcd_e_port_high();
     546:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
     54a:	f2 e0       	ldi	r31, 0x02	; 2
     54c:	fa 95       	dec	r31
     54e:	f1 f7       	brne	.-4      	; 0x54c <__stack+0xed>
     550:	00 c0       	rjmp	.+0      	; 0x552 <__stack+0xf3>
    lcd_e_port_low();
     552:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(40);
     556:	85 ed       	ldi	r24, 0xD5	; 213
     558:	8a 95       	dec	r24
     55a:	f1 f7       	brne	.-4      	; 0x558 <__stack+0xf9>
     55c:	00 00       	nop

    //Init differs between 4-bit and 8-bit from here
    #if (LCD_BITS==4)
      lcd_db4_port_low();
     55e:	85 e3       	ldi	r24, 0x35	; 53
     560:	90 e0       	ldi	r25, 0x00	; 0
     562:	25 e3       	ldi	r18, 0x35	; 53
     564:	30 e0       	ldi	r19, 0x00	; 0
     566:	f9 01       	movw	r30, r18
     568:	20 81       	ld	r18, Z
     56a:	2e 7f       	andi	r18, 0xFE	; 254
     56c:	fc 01       	movw	r30, r24
     56e:	20 83       	st	Z, r18
      Delay_ns(100);
     570:	00 c0       	rjmp	.+0      	; 0x572 <__stack+0x113>
      lcd_e_port_high();
     572:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     576:	f2 e0       	ldi	r31, 0x02	; 2
     578:	fa 95       	dec	r31
     57a:	f1 f7       	brne	.-4      	; 0x578 <__stack+0x119>
     57c:	00 c0       	rjmp	.+0      	; 0x57e <__stack+0x11f>
      lcd_e_port_low();
     57e:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
     582:	85 ed       	ldi	r24, 0xD5	; 213
     584:	8a 95       	dec	r24
     586:	f1 f7       	brne	.-4      	; 0x584 <__stack+0x125>
     588:	00 00       	nop

      lcd_db4_port_low();
     58a:	85 e3       	ldi	r24, 0x35	; 53
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	25 e3       	ldi	r18, 0x35	; 53
     590:	30 e0       	ldi	r19, 0x00	; 0
     592:	f9 01       	movw	r30, r18
     594:	20 81       	ld	r18, Z
     596:	2e 7f       	andi	r18, 0xFE	; 254
     598:	fc 01       	movw	r30, r24
     59a:	20 83       	st	Z, r18
      Delay_ns(100);
     59c:	00 c0       	rjmp	.+0      	; 0x59e <__stack+0x13f>
      lcd_e_port_high();
     59e:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     5a2:	f2 e0       	ldi	r31, 0x02	; 2
     5a4:	fa 95       	dec	r31
     5a6:	f1 f7       	brne	.-4      	; 0x5a4 <__stack+0x145>
     5a8:	00 c0       	rjmp	.+0      	; 0x5aa <__stack+0x14b>
      lcd_e_port_low();
     5aa:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_ns(500);
     5ae:	82 e0       	ldi	r24, 0x02	; 2
     5b0:	8a 95       	dec	r24
     5b2:	f1 f7       	brne	.-4      	; 0x5b0 <__stack+0x151>
     5b4:	00 c0       	rjmp	.+0      	; 0x5b6 <__stack+0x157>

      #if (LCD_DISPLAYS==1)
        if (LCD_DISPLAY_LINES>1)
          lcd_db7_port_high();
     5b6:	85 e3       	ldi	r24, 0x35	; 53
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	25 e3       	ldi	r18, 0x35	; 53
     5bc:	30 e0       	ldi	r19, 0x00	; 0
     5be:	f9 01       	movw	r30, r18
     5c0:	20 81       	ld	r18, Z
     5c2:	28 60       	ori	r18, 0x08	; 8
     5c4:	fc 01       	movw	r30, r24
     5c6:	20 83       	st	Z, r18
          }
        if (c>1)
          lcd_db7_port_high();
      #endif

      Delay_ns(100);
     5c8:	00 c0       	rjmp	.+0      	; 0x5ca <__stack+0x16b>
      lcd_e_port_high();
     5ca:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
     5ce:	f2 e0       	ldi	r31, 0x02	; 2
     5d0:	fa 95       	dec	r31
     5d2:	f1 f7       	brne	.-4      	; 0x5d0 <__stack+0x171>
     5d4:	00 c0       	rjmp	.+0      	; 0x5d6 <__stack+0x177>
      lcd_e_port_low();
     5d6:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
     5da:	85 ed       	ldi	r24, 0xD5	; 213
     5dc:	8a 95       	dec	r24
     5de:	f1 f7       	brne	.-4      	; 0x5dc <__stack+0x17d>
     5e0:	00 00       	nop
      lcd_e_port_low();
      Delay_us(40);
    #endif

    //Display Off
    lcd_command(_BV(LCD_DISPLAYMODE));
     5e2:	88 e0       	ldi	r24, 0x08	; 8
     5e4:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display Clear
    lcd_clrscr();
     5e8:	0e 94 d7 01 	call	0x3ae	; 0x3ae <lcd_clrscr>

    //Entry Mode Set
    lcd_command(_BV(LCD_ENTRY_MODE) | _BV(LCD_ENTRY_INC));
     5ec:	86 e0       	ldi	r24, 0x06	; 6
     5ee:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display On
    lcd_command(_BV(LCD_DISPLAYMODE) | _BV(LCD_DISPLAYMODE_ON));
     5f2:	8c e0       	ldi	r24, 0x0C	; 12
     5f4:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
     5f8:	df 91       	pop	r29
     5fa:	cf 91       	pop	r28
     5fc:	08 95       	ret

000005fe <__vector_3>:
Button pwm_mode_select = {0,70};
Encoder enc = {0,0,0};

/* Диспетчер */
ISR(TIMER2_COMP_vect)
{
     5fe:	1f 92       	push	r1
     600:	0f 92       	push	r0
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	0f 92       	push	r0
     606:	11 24       	eor	r1, r1
     608:	cf 92       	push	r12
     60a:	df 92       	push	r13
     60c:	ef 92       	push	r14
     60e:	ff 92       	push	r15
     610:	0f 93       	push	r16
     612:	1f 93       	push	r17
     614:	2f 93       	push	r18
     616:	3f 93       	push	r19
     618:	4f 93       	push	r20
     61a:	5f 93       	push	r21
     61c:	6f 93       	push	r22
     61e:	7f 93       	push	r23
     620:	8f 93       	push	r24
     622:	9f 93       	push	r25
     624:	af 93       	push	r26
     626:	bf 93       	push	r27
     628:	ef 93       	push	r30
     62a:	ff 93       	push	r31
     62c:	cf 93       	push	r28
     62e:	df 93       	push	r29
     630:	cd b7       	in	r28, 0x3d	; 61
     632:	de b7       	in	r29, 0x3e	; 62
     634:	26 97       	sbiw	r28, 0x06	; 6
     636:	de bf       	out	0x3e, r29	; 62
     638:	cd bf       	out	0x3d, r28	; 61
	TCNT0 = 0;
     63a:	12 be       	out	0x32, r1	; 50
	//делитель clk
	if(push_button(PIND, 6, freq_div))
     63c:	80 b3       	in	r24, 0x10	; 16
     63e:	44 e6       	ldi	r20, 0x64	; 100
     640:	50 e0       	ldi	r21, 0x00	; 0
     642:	66 e0       	ldi	r22, 0x06	; 6
     644:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <_Z11push_buttonhhR6Button>
     648:	88 23       	and	r24, r24
     64a:	f1 f0       	breq	.+60     	; 0x688 <__vector_3+0x8a>
	{
		if(state.prescaller > 4)
     64c:	80 91 9b 00 	lds	r24, 0x009B
     650:	87 70       	andi	r24, 0x07	; 7
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	05 97       	sbiw	r24, 0x05	; 5
     656:	2c f0       	brlt	.+10     	; 0x662 <__vector_3+0x64>
			state.prescaller = 0;
     658:	eb e9       	ldi	r30, 0x9B	; 155
     65a:	f0 e0       	ldi	r31, 0x00	; 0
     65c:	80 81       	ld	r24, Z
     65e:	88 7f       	andi	r24, 0xF8	; 248
     660:	80 83       	st	Z, r24
		pwm.set_prescaler(state.prescaller++);
     662:	eb e9       	ldi	r30, 0x9B	; 155
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	80 81       	ld	r24, Z
     668:	28 2f       	mov	r18, r24
     66a:	27 70       	andi	r18, 0x07	; 7
     66c:	91 e0       	ldi	r25, 0x01	; 1
     66e:	92 0f       	add	r25, r18
     670:	97 70       	andi	r25, 0x07	; 7
     672:	88 7f       	andi	r24, 0xF8	; 248
     674:	89 2b       	or	r24, r25
     676:	80 83       	st	Z, r24
     678:	29 83       	std	Y+1, r18	; 0x01
     67a:	be 01       	movw	r22, r28
     67c:	6f 5f       	subi	r22, 0xFF	; 255
     67e:	7f 4f       	sbci	r23, 0xFF	; 255
     680:	8d e9       	ldi	r24, 0x9D	; 157
     682:	90 e0       	ldi	r25, 0x00	; 0
     684:	0e 94 49 05 	call	0xa92	; 0xa92 <_ZN3PWM13set_prescalerERKh>
	}
	
	//коэфф. инкремента 
	if (push_button(PIND, 3, mult_div))
     688:	80 b3       	in	r24, 0x10	; 16
     68a:	42 e6       	ldi	r20, 0x62	; 98
     68c:	50 e0       	ldi	r21, 0x00	; 0
     68e:	63 e0       	ldi	r22, 0x03	; 3
     690:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <_Z11push_buttonhhR6Button>
     694:	88 23       	and	r24, r24
     696:	09 f4       	brne	.+2      	; 0x69a <__vector_3+0x9c>
     698:	47 c0       	rjmp	.+142    	; 0x728 <__vector_3+0x12a>
	{
		if(state.coeff > 4)
     69a:	80 91 9b 00 	lds	r24, 0x009B
     69e:	86 95       	lsr	r24
     6a0:	86 95       	lsr	r24
     6a2:	86 95       	lsr	r24
     6a4:	87 70       	andi	r24, 0x07	; 7
     6a6:	28 2f       	mov	r18, r24
     6a8:	30 e0       	ldi	r19, 0x00	; 0
     6aa:	25 30       	cpi	r18, 0x05	; 5
     6ac:	31 05       	cpc	r19, r1
     6ae:	3c f0       	brlt	.+14     	; 0x6be <__vector_3+0xc0>
			state.coeff = 0;
		switch(state.coeff++)
     6b0:	eb e9       	ldi	r30, 0x9B	; 155
     6b2:	f0 e0       	ldi	r31, 0x00	; 0
     6b4:	80 81       	ld	r24, Z
     6b6:	87 7c       	andi	r24, 0xC7	; 199
     6b8:	88 60       	ori	r24, 0x08	; 8
     6ba:	80 83       	st	Z, r24
     6bc:	1a c0       	rjmp	.+52     	; 0x6f2 <__vector_3+0xf4>
     6be:	8f 5f       	subi	r24, 0xFF	; 255
     6c0:	87 70       	andi	r24, 0x07	; 7
     6c2:	eb e9       	ldi	r30, 0x9B	; 155
     6c4:	f0 e0       	ldi	r31, 0x00	; 0
     6c6:	98 2f       	mov	r25, r24
     6c8:	99 0f       	add	r25, r25
     6ca:	99 0f       	add	r25, r25
     6cc:	99 0f       	add	r25, r25
     6ce:	80 81       	ld	r24, Z
     6d0:	87 7c       	andi	r24, 0xC7	; 199
     6d2:	89 2b       	or	r24, r25
     6d4:	80 83       	st	Z, r24
     6d6:	21 30       	cpi	r18, 0x01	; 1
     6d8:	31 05       	cpc	r19, r1
     6da:	91 f0       	breq	.+36     	; 0x700 <__vector_3+0x102>
     6dc:	1c f4       	brge	.+6      	; 0x6e4 <__vector_3+0xe6>
     6de:	23 2b       	or	r18, r19
     6e0:	19 f5       	brne	.+70     	; 0x728 <__vector_3+0x12a>
     6e2:	07 c0       	rjmp	.+14     	; 0x6f2 <__vector_3+0xf4>
     6e4:	22 30       	cpi	r18, 0x02	; 2
     6e6:	31 05       	cpc	r19, r1
     6e8:	91 f0       	breq	.+36     	; 0x70e <__vector_3+0x110>
     6ea:	23 30       	cpi	r18, 0x03	; 3
     6ec:	31 05       	cpc	r19, r1
     6ee:	b1 f0       	breq	.+44     	; 0x71c <__vector_3+0x11e>
     6f0:	1b c0       	rjmp	.+54     	; 0x728 <__vector_3+0x12a>
		{
			case 0: coeff = 1;		break;
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	90 93 67 00 	sts	0x0067, r25
     6fa:	80 93 66 00 	sts	0x0066, r24
     6fe:	14 c0       	rjmp	.+40     	; 0x728 <__vector_3+0x12a>
			case 1: coeff = 10;		break;
     700:	8a e0       	ldi	r24, 0x0A	; 10
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	90 93 67 00 	sts	0x0067, r25
     708:	80 93 66 00 	sts	0x0066, r24
     70c:	0d c0       	rjmp	.+26     	; 0x728 <__vector_3+0x12a>
			case 2: coeff = 100;	break;
     70e:	84 e6       	ldi	r24, 0x64	; 100
     710:	90 e0       	ldi	r25, 0x00	; 0
     712:	90 93 67 00 	sts	0x0067, r25
     716:	80 93 66 00 	sts	0x0066, r24
     71a:	06 c0       	rjmp	.+12     	; 0x728 <__vector_3+0x12a>
			case 3: coeff = 1000;	break;
     71c:	88 ee       	ldi	r24, 0xE8	; 232
     71e:	93 e0       	ldi	r25, 0x03	; 3
     720:	90 93 67 00 	sts	0x0067, r25
     724:	80 93 66 00 	sts	0x0066, r24
		}
	}
	
	if(push_button(PIND, 2, pwm_mode_select))
     728:	80 b3       	in	r24, 0x10	; 16
     72a:	40 e6       	ldi	r20, 0x60	; 96
     72c:	50 e0       	ldi	r21, 0x00	; 0
     72e:	62 e0       	ldi	r22, 0x02	; 2
     730:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <_Z11push_buttonhhR6Button>
     734:	88 23       	and	r24, r24
     736:	09 f4       	brne	.+2      	; 0x73a <__vector_3+0x13c>
     738:	7b c0       	rjmp	.+246    	; 0x830 <__vector_3+0x232>
	{
		if(state.pwm_mode > 2)
     73a:	80 91 9b 00 	lds	r24, 0x009B
     73e:	98 2f       	mov	r25, r24
     740:	92 95       	swap	r25
     742:	96 95       	lsr	r25
     744:	96 95       	lsr	r25
     746:	93 70       	andi	r25, 0x03	; 3
     748:	80 91 9c 00 	lds	r24, 0x009C
     74c:	81 70       	andi	r24, 0x01	; 1
     74e:	88 0f       	add	r24, r24
     750:	88 0f       	add	r24, r24
     752:	89 2b       	or	r24, r25
     754:	90 e0       	ldi	r25, 0x00	; 0
     756:	03 97       	sbiw	r24, 0x03	; 3
     758:	54 f0       	brlt	.+20     	; 0x76e <__vector_3+0x170>
			state.pwm_mode = 0;
     75a:	eb e9       	ldi	r30, 0x9B	; 155
     75c:	f0 e0       	ldi	r31, 0x00	; 0
     75e:	80 81       	ld	r24, Z
     760:	8f 73       	andi	r24, 0x3F	; 63
     762:	80 83       	st	Z, r24
     764:	ec e9       	ldi	r30, 0x9C	; 156
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	80 81       	ld	r24, Z
     76a:	8e 7f       	andi	r24, 0xFE	; 254
     76c:	80 83       	st	Z, r24
		lcd_clrscr();
     76e:	0e 94 d7 01 	call	0x3ae	; 0x3ae <lcd_clrscr>
		lcd_goto(0);
     772:	80 e0       	ldi	r24, 0x00	; 0
     774:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
		switch(state.pwm_mode++)
     778:	ab e9       	ldi	r26, 0x9B	; 155
     77a:	b0 e0       	ldi	r27, 0x00	; 0
     77c:	2c 91       	ld	r18, X
     77e:	92 2f       	mov	r25, r18
     780:	92 95       	swap	r25
     782:	96 95       	lsr	r25
     784:	96 95       	lsr	r25
     786:	93 70       	andi	r25, 0x03	; 3
     788:	ec e9       	ldi	r30, 0x9C	; 156
     78a:	f0 e0       	ldi	r31, 0x00	; 0
     78c:	30 81       	ld	r19, Z
     78e:	83 2f       	mov	r24, r19
     790:	81 70       	andi	r24, 0x01	; 1
     792:	88 0f       	add	r24, r24
     794:	88 0f       	add	r24, r24
     796:	89 2b       	or	r24, r25
     798:	91 e0       	ldi	r25, 0x01	; 1
     79a:	98 0f       	add	r25, r24
     79c:	49 2f       	mov	r20, r25
     79e:	42 95       	swap	r20
     7a0:	44 0f       	add	r20, r20
     7a2:	44 0f       	add	r20, r20
     7a4:	40 7c       	andi	r20, 0xC0	; 192
     7a6:	2f 73       	andi	r18, 0x3F	; 63
     7a8:	24 2b       	or	r18, r20
     7aa:	2c 93       	st	X, r18
     7ac:	92 fb       	bst	r25, 2
     7ae:	22 27       	eor	r18, r18
     7b0:	20 f9       	bld	r18, 0
     7b2:	93 2f       	mov	r25, r19
     7b4:	9e 7f       	andi	r25, 0xFE	; 254
     7b6:	92 2b       	or	r25, r18
     7b8:	90 83       	st	Z, r25
     7ba:	90 e0       	ldi	r25, 0x00	; 0
     7bc:	81 30       	cpi	r24, 0x01	; 1
     7be:	91 05       	cpc	r25, r1
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__vector_3+0x1f0>
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	91 05       	cpc	r25, r1
     7c6:	21 f1       	breq	.+72     	; 0x810 <__vector_3+0x212>
     7c8:	89 2b       	or	r24, r25
     7ca:	91 f5       	brne	.+100    	; 0x830 <__vector_3+0x232>
		{
			case 0: pwm.set_mode_pwm(PWM::CTC);		lcd_puts("CTC "); lcd_goto(40); lcd_puts("Freq: ");		break;
     7cc:	64 e0       	ldi	r22, 0x04	; 4
     7ce:	8d e9       	ldi	r24, 0x9D	; 157
     7d0:	90 e0       	ldi	r25, 0x00	; 0
     7d2:	0e 94 a6 05 	call	0xb4c	; 0xb4c <_ZN3PWM12set_mode_pwmENS_5_MODEE>
     7d6:	88 e6       	ldi	r24, 0x68	; 104
     7d8:	90 e0       	ldi	r25, 0x00	; 0
     7da:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     7de:	88 e2       	ldi	r24, 0x28	; 40
     7e0:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
     7e4:	8d e6       	ldi	r24, 0x6D	; 109
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     7ec:	21 c0       	rjmp	.+66     	; 0x830 <__vector_3+0x232>
			case 1: pwm.set_mode_pwm(PWM::FAST_PWM);	lcd_puts("Fast PWM "); lcd_goto(40); lcd_puts("Freq: ");	break;
     7ee:	61 e0       	ldi	r22, 0x01	; 1
     7f0:	8d e9       	ldi	r24, 0x9D	; 157
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	0e 94 a6 05 	call	0xb4c	; 0xb4c <_ZN3PWM12set_mode_pwmENS_5_MODEE>
     7f8:	84 e7       	ldi	r24, 0x74	; 116
     7fa:	90 e0       	ldi	r25, 0x00	; 0
     7fc:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     800:	88 e2       	ldi	r24, 0x28	; 40
     802:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
     806:	8d e6       	ldi	r24, 0x6D	; 109
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     80e:	10 c0       	rjmp	.+32     	; 0x830 <__vector_3+0x232>
			case 2: pwm.set_mode_pwm(PWM::PHASE_CORRECT);	lcd_puts("Phase Corr. PWM "); lcd_goto(40); lcd_puts("Freq: ");	break;
     810:	62 e0       	ldi	r22, 0x02	; 2
     812:	8d e9       	ldi	r24, 0x9D	; 157
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	0e 94 a6 05 	call	0xb4c	; 0xb4c <_ZN3PWM12set_mode_pwmENS_5_MODEE>
     81a:	8e e7       	ldi	r24, 0x7E	; 126
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
     822:	88 e2       	ldi	r24, 0x28	; 40
     824:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
     828:	8d e6       	ldi	r24, 0x6D	; 109
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
			//case 3: pwm.set_mode_pwm(PWM::PHASE_FREQ_CORRECT);	lcd_puts(" "); lcd_goto(4);	break;
		}
	}
	
	//проверка энкодера
	if((!(PINA & BIT1) || !(PINA & BIT2)) || (enc.detect == true))
     830:	c9 9b       	sbis	0x19, 1	; 25
     832:	07 c0       	rjmp	.+14     	; 0x842 <__vector_3+0x244>
     834:	ca 9b       	sbis	0x19, 2	; 25
     836:	05 c0       	rjmp	.+10     	; 0x842 <__vector_3+0x244>
     838:	80 91 98 00 	lds	r24, 0x0098
     83c:	88 23       	and	r24, r24
     83e:	09 f4       	brne	.+2      	; 0x842 <__vector_3+0x244>
     840:	a0 c0       	rjmp	.+320    	; 0x982 <__vector_3+0x384>
	{
		if(enc.init == false)
     842:	80 91 99 00 	lds	r24, 0x0099
     846:	81 11       	cpse	r24, r1
     848:	8b c0       	rjmp	.+278    	; 0x960 <__vector_3+0x362>
		{
			enc.detect = true;
     84a:	81 e0       	ldi	r24, 0x01	; 1
     84c:	80 93 98 00 	sts	0x0098, r24
			char buff[5];
			uint16_t tmp = OCR1AH<<8 | OCR1AL;
     850:	2b b5       	in	r18, 0x2b	; 43
     852:	8a b5       	in	r24, 0x2a	; 42
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	92 2b       	or	r25, r18
			
			if(PINA & BIT1)
     858:	c9 9b       	sbis	0x19, 1	; 25
     85a:	13 c0       	rjmp	.+38     	; 0x882 <__vector_3+0x284>
			{
				if(coeff <= 0xFFFF - tmp)
     85c:	20 91 66 00 	lds	r18, 0x0066
     860:	30 91 67 00 	lds	r19, 0x0067
     864:	ac 01       	movw	r20, r24
     866:	40 95       	com	r20
     868:	50 95       	com	r21
     86a:	42 17       	cp	r20, r18
     86c:	53 07       	cpc	r21, r19
     86e:	28 f0       	brcs	.+10     	; 0x87a <__vector_3+0x27c>
				{
					tmp += coeff;
     870:	82 0f       	add	r24, r18
     872:	93 1f       	adc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
     874:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
     876:	8a bd       	out	0x2a, r24	; 42
     878:	12 c0       	rjmp	.+36     	; 0x89e <__vector_3+0x2a0>
				}
				else
				{
					OCR1AH = 0xFF;
     87a:	8f ef       	ldi	r24, 0xFF	; 255
     87c:	8b bd       	out	0x2b, r24	; 43
					OCR1AL = 0xFF;
     87e:	8a bd       	out	0x2a, r24	; 42
     880:	0e c0       	rjmp	.+28     	; 0x89e <__vector_3+0x2a0>
				}
			}
			else
			{	
				if(tmp >= coeff)
     882:	20 91 66 00 	lds	r18, 0x0066
     886:	30 91 67 00 	lds	r19, 0x0067
     88a:	82 17       	cp	r24, r18
     88c:	93 07       	cpc	r25, r19
     88e:	28 f0       	brcs	.+10     	; 0x89a <__vector_3+0x29c>
				{
					tmp -= coeff;
     890:	82 1b       	sub	r24, r18
     892:	93 0b       	sbc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
     894:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
     896:	8a bd       	out	0x2a, r24	; 42
     898:	02 c0       	rjmp	.+4      	; 0x89e <__vector_3+0x2a0>
				}
				else
				{
					OCR1AH = 0x00;
     89a:	1b bc       	out	0x2b, r1	; 43
					OCR1AL = 0x00;
     89c:	1a bc       	out	0x2a, r1	; 42
				}
			}
			
			lcd_goto(46);
     89e:	8e e2       	ldi	r24, 0x2E	; 46
     8a0:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_goto>
			tmp = OCR1AH<<8 | OCR1AL;
     8a4:	4b b5       	in	r20, 0x2b	; 43
     8a6:	2a b5       	in	r18, 0x2a	; 42
			switch (state.pwm_mode - 1)
     8a8:	80 91 9b 00 	lds	r24, 0x009B
     8ac:	98 2f       	mov	r25, r24
     8ae:	92 95       	swap	r25
     8b0:	96 95       	lsr	r25
     8b2:	96 95       	lsr	r25
     8b4:	93 70       	andi	r25, 0x03	; 3
     8b6:	80 91 9c 00 	lds	r24, 0x009C
     8ba:	81 70       	andi	r24, 0x01	; 1
     8bc:	88 0f       	add	r24, r24
     8be:	88 0f       	add	r24, r24
     8c0:	89 2b       	or	r24, r25
     8c2:	81 30       	cpi	r24, 0x01	; 1
     8c4:	09 f0       	breq	.+2      	; 0x8c8 <__vector_3+0x2ca>
     8c6:	46 c0       	rjmp	.+140    	; 0x954 <__vector_3+0x356>
					OCR1AL = 0x00;
				}
			}
			
			lcd_goto(46);
			tmp = OCR1AH<<8 | OCR1AL;
     8c8:	30 e0       	ldi	r19, 0x00	; 0
     8ca:	34 2b       	or	r19, r20
			switch (state.pwm_mode - 1)
			{
				case 0: uint32_t tmpL = F_CPU / (2000 * (tmp+1)); 
     8cc:	89 01       	movw	r16, r18
     8ce:	0f 5f       	subi	r16, 0xFF	; 255
     8d0:	1f 4f       	sbci	r17, 0xFF	; 255
     8d2:	80 ed       	ldi	r24, 0xD0	; 208
     8d4:	97 e0       	ldi	r25, 0x07	; 7
     8d6:	08 9f       	mul	r16, r24
     8d8:	90 01       	movw	r18, r0
     8da:	09 9f       	mul	r16, r25
     8dc:	30 0d       	add	r19, r0
     8de:	18 9f       	mul	r17, r24
     8e0:	30 0d       	add	r19, r0
     8e2:	11 24       	eor	r1, r1
     8e4:	40 e0       	ldi	r20, 0x00	; 0
     8e6:	50 e0       	ldi	r21, 0x00	; 0
     8e8:	60 e0       	ldi	r22, 0x00	; 0
     8ea:	74 e2       	ldi	r23, 0x24	; 36
     8ec:	84 ef       	ldi	r24, 0xF4	; 244
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <__udivmodsi4>
     8f4:	69 01       	movw	r12, r18
     8f6:	7a 01       	movw	r14, r20
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__utoa_ncheck (unsigned int, char *, unsigned char);
	return __utoa_ncheck (__val, __s, __radix);
     8f8:	4a e0       	ldi	r20, 0x0A	; 10
     8fa:	be 01       	movw	r22, r28
     8fc:	6e 5f       	subi	r22, 0xFE	; 254
     8fe:	7f 4f       	sbci	r23, 0xFF	; 255
     900:	c6 01       	movw	r24, r12
     902:	0e 94 09 06 	call	0xc12	; 0xc12 <__utoa_ncheck>
						utoa(tmpL,buff,10);
						lcd_puts(buff);
     906:	ce 01       	movw	r24, r28
     908:	02 96       	adiw	r24, 0x02	; 2
     90a:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
						lcd_puts(" KHz");
     90e:	8f e8       	ldi	r24, 0x8F	; 143
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
						if (tmpL < 1)
     916:	cd 28       	or	r12, r13
     918:	ce 28       	or	r12, r14
     91a:	cf 28       	or	r12, r15
     91c:	d9 f4       	brne	.+54     	; 0x954 <__vector_3+0x356>
						{
							tmpL = F_CPU/(2 * (tmp+1));
     91e:	98 01       	movw	r18, r16
     920:	22 0f       	add	r18, r18
     922:	33 1f       	adc	r19, r19
     924:	40 e0       	ldi	r20, 0x00	; 0
     926:	50 e0       	ldi	r21, 0x00	; 0
     928:	60 e0       	ldi	r22, 0x00	; 0
     92a:	74 e2       	ldi	r23, 0x24	; 36
     92c:	84 ef       	ldi	r24, 0xF4	; 244
     92e:	90 e0       	ldi	r25, 0x00	; 0
     930:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <__udivmodsi4>
     934:	da 01       	movw	r26, r20
     936:	c9 01       	movw	r24, r18
     938:	4a e0       	ldi	r20, 0x0A	; 10
     93a:	be 01       	movw	r22, r28
     93c:	6e 5f       	subi	r22, 0xFE	; 254
     93e:	7f 4f       	sbci	r23, 0xFF	; 255
     940:	0e 94 09 06 	call	0xc12	; 0xc12 <__utoa_ncheck>
							utoa(tmpL,buff,10);
							lcd_puts(buff);
     944:	ce 01       	movw	r24, r28
     946:	02 96       	adiw	r24, 0x02	; 2
     948:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
							lcd_puts(" Hz");
     94c:	84 e9       	ldi	r24, 0x94	; 148
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	0e 94 ef 01 	call	0x3de	; 0x3de <lcd_puts>
						}
						break; 
			}										
			
								
			enc.delay = 10;
     954:	e8 e9       	ldi	r30, 0x98	; 152
     956:	f0 e0       	ldi	r31, 0x00	; 0
     958:	8a e0       	ldi	r24, 0x0A	; 10
     95a:	82 83       	std	Z+2, r24	; 0x02
			enc.init = true;
     95c:	81 e0       	ldi	r24, 0x01	; 1
     95e:	81 83       	std	Z+1, r24	; 0x01
		}
		if((PINA & BIT1) && (PINA & BIT2) && !(enc.delay ? --enc.delay : 0))
     960:	c9 9b       	sbis	0x19, 1	; 25
     962:	0f c0       	rjmp	.+30     	; 0x982 <__vector_3+0x384>
     964:	ca 9b       	sbis	0x19, 2	; 25
     966:	0d c0       	rjmp	.+26     	; 0x982 <__vector_3+0x384>
     968:	80 91 9a 00 	lds	r24, 0x009A
     96c:	88 23       	and	r24, r24
     96e:	29 f0       	breq	.+10     	; 0x97a <__vector_3+0x37c>
     970:	81 50       	subi	r24, 0x01	; 1
     972:	80 93 9a 00 	sts	0x009A, r24
     976:	81 11       	cpse	r24, r1
     978:	04 c0       	rjmp	.+8      	; 0x982 <__vector_3+0x384>
		{
			enc.detect = false;
     97a:	e8 e9       	ldi	r30, 0x98	; 152
     97c:	f0 e0       	ldi	r31, 0x00	; 0
     97e:	10 82       	st	Z, r1
			enc.init = false;
     980:	11 82       	std	Z+1, r1	; 0x01
		}
	}
	

	// запуск преобразований ADC
	if(!(ADCSRA & 1<<ADSC))
     982:	86 b1       	in	r24, 0x06	; 6
	{	
								
	}
	ADCSRA |= 1<<ADSC;					
     984:	36 9a       	sbi	0x06, 6	; 6
}
     986:	26 96       	adiw	r28, 0x06	; 6
     988:	0f b6       	in	r0, 0x3f	; 63
     98a:	f8 94       	cli
     98c:	de bf       	out	0x3e, r29	; 62
     98e:	0f be       	out	0x3f, r0	; 63
     990:	cd bf       	out	0x3d, r28	; 61
     992:	df 91       	pop	r29
     994:	cf 91       	pop	r28
     996:	ff 91       	pop	r31
     998:	ef 91       	pop	r30
     99a:	bf 91       	pop	r27
     99c:	af 91       	pop	r26
     99e:	9f 91       	pop	r25
     9a0:	8f 91       	pop	r24
     9a2:	7f 91       	pop	r23
     9a4:	6f 91       	pop	r22
     9a6:	5f 91       	pop	r21
     9a8:	4f 91       	pop	r20
     9aa:	3f 91       	pop	r19
     9ac:	2f 91       	pop	r18
     9ae:	1f 91       	pop	r17
     9b0:	0f 91       	pop	r16
     9b2:	ff 90       	pop	r15
     9b4:	ef 90       	pop	r14
     9b6:	df 90       	pop	r13
     9b8:	cf 90       	pop	r12
     9ba:	0f 90       	pop	r0
     9bc:	0f be       	out	0x3f, r0	; 63
     9be:	0f 90       	pop	r0
     9c0:	1f 90       	pop	r1
     9c2:	18 95       	reti

000009c4 <main>:
#include "Main.h"
PWM pwm;

int main( void )
{
	peiph_init();
     9c4:	0e 94 12 05 	call	0xa24	; 0xa24 <_Z10peiph_initv>
	lcd_init();
     9c8:	0e 94 0c 02 	call	0x418	; 0x418 <lcd_init>
	lcd_clrscr();
     9cc:	0e 94 d7 01 	call	0x3ae	; 0x3ae <lcd_clrscr>
		
	sei();
     9d0:	78 94       	sei
#include "Main.h"
PWM pwm;

int main( void )
     9d2:	ff cf       	rjmp	.-2      	; 0x9d2 <main+0xe>

000009d4 <_Z11push_buttonhhR6Button>:
	}
}

bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
     9d4:	90 e0       	ldi	r25, 0x00	; 0
     9d6:	02 c0       	rjmp	.+4      	; 0x9dc <_Z11push_buttonhhR6Button+0x8>
     9d8:	95 95       	asr	r25
     9da:	87 95       	ror	r24
     9dc:	6a 95       	dec	r22
     9de:	e2 f7       	brpl	.-8      	; 0x9d8 <_Z11push_buttonhhR6Button+0x4>
     9e0:	80 fd       	sbrc	r24, 0
     9e2:	05 c0       	rjmp	.+10     	; 0x9ee <_Z11push_buttonhhR6Button+0x1a>
		but.detect = true;
     9e4:	81 e0       	ldi	r24, 0x01	; 1
     9e6:	fa 01       	movw	r30, r20
     9e8:	80 83       	st	Z, r24
		{
			but.time = 70;
			but.detect = false;
			return true;
		}
	return false;
     9ea:	80 e0       	ldi	r24, 0x00	; 0
     9ec:	08 95       	ret
bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
		but.detect = true;
	else
		if ((but.detect == true) && !(but.time ? but.time-- : 0))
     9ee:	fa 01       	movw	r30, r20
     9f0:	80 81       	ld	r24, Z
     9f2:	88 23       	and	r24, r24
     9f4:	59 f0       	breq	.+22     	; 0xa0c <_Z11push_buttonhhR6Button+0x38>
     9f6:	91 81       	ldd	r25, Z+1	; 0x01
     9f8:	99 23       	and	r25, r25
     9fa:	19 f0       	breq	.+6      	; 0xa02 <_Z11push_buttonhhR6Button+0x2e>
     9fc:	91 50       	subi	r25, 0x01	; 1
     9fe:	91 83       	std	Z+1, r25	; 0x01
     a00:	05 c0       	rjmp	.+10     	; 0xa0c <_Z11push_buttonhhR6Button+0x38>
		{
			but.time = 70;
     a02:	96 e4       	ldi	r25, 0x46	; 70
     a04:	fa 01       	movw	r30, r20
     a06:	91 83       	std	Z+1, r25	; 0x01
			but.detect = false;
     a08:	10 82       	st	Z, r1
			return true;
     a0a:	08 95       	ret
		}
	return false;
     a0c:	80 e0       	ldi	r24, 0x00	; 0
}
     a0e:	08 95       	ret

00000a10 <_GLOBAL__sub_I_pwm>:
#include "Main.h"
PWM pwm;
     a10:	8d e9       	ldi	r24, 0x9D	; 157
     a12:	90 e0       	ldi	r25, 0x00	; 0
     a14:	0e 94 28 05 	call	0xa50	; 0xa50 <_ZN3PWMC1Ev>
     a18:	08 95       	ret

00000a1a <_GLOBAL__sub_D_pwm>:
     a1a:	8d e9       	ldi	r24, 0x9D	; 157
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	0e 94 d6 05 	call	0xbac	; 0xbac <_ZN3PWMD1Ev>
     a22:	08 95       	ret

00000a24 <_Z10peiph_initv>:
#include "periph_init.h"

void peiph_init()
{
	DDRB =	BIT3;									// ШИМ
     a24:	88 e0       	ldi	r24, 0x08	; 8
     a26:	87 bb       	out	0x17, r24	; 23
	DDRD =	BIT4 | BIT5;							// светодиоды
     a28:	80 e3       	ldi	r24, 0x30	; 48
     a2a:	81 bb       	out	0x11, r24	; 17
	PORTD = BIT2 | BIT3 | BIT6;						// кнопки
     a2c:	8c e4       	ldi	r24, 0x4C	; 76
     a2e:	82 bb       	out	0x12, r24	; 18
	PORTB = BIT1 | BIT2;							// энкодер	
     a30:	86 e0       	ldi	r24, 0x06	; 6
     a32:	88 bb       	out	0x18, r24	; 24
	//GICR =	(1<<INT0);								// PD2(16)
	//MCUCR =	(1<<ISC01) | (0<<ISC00);				// по спаду 
	
	//ADC initial
	ADMUX	=	(1<<ADLAR)|							// выравнивание по левому краю
				(0<<REFS1)|(1<<REFS0);				// опорное напряжение от внешнего источника питания
     a34:	80 e6       	ldi	r24, 0x60	; 96
     a36:	87 b9       	out	0x07, r24	; 7
	
	SFIOR	=	(0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);	// преобразование по прерыванию TIM0 OCR0
     a38:	10 be       	out	0x30, r1	; 48
	
	ADCSRA	=	(1<<ADEN); 							// ADC ON
     a3a:	80 e8       	ldi	r24, 0x80	; 128
     a3c:	86 b9       	out	0x06, r24	; 6
				//(1<<ADSC) |						// включение преобразования (сбрасывается по окончанию) 
				//(1<<ADATE);						// автоматическое включение преобразований

	//TIM2 initial periodic system timer
	TIMSK |= (1<<OCIE2);							// прерывание по сравнению
     a3e:	89 b7       	in	r24, 0x39	; 57
     a40:	80 68       	ori	r24, 0x80	; 128
     a42:	89 bf       	out	0x39, r24	; 57
	TCCR2 = (1<<FOC2) |								// режим NORMAL
			(0<<CS22) |(1<<CS21) |(1<<CS20);		// clk/256
     a44:	83 e8       	ldi	r24, 0x83	; 131
     a46:	85 bd       	out	0x25, r24	; 37
	TCNT2 = 0;										// обнуление счётного регистра
     a48:	14 bc       	out	0x24, r1	; 36
	OCR2  = 125;									// регистр сравнения
     a4a:	8d e7       	ldi	r24, 0x7D	; 125
     a4c:	83 bd       	out	0x23, r24	; 35
     a4e:	08 95       	ret

00000a50 <_ZN3PWMC1Ev>:
#include "PWM.h"

PWM::PWM()
     a50:	fc 01       	movw	r30, r24
{
	mode = INITIAL;
     a52:	80 81       	ld	r24, Z
     a54:	88 7f       	andi	r24, 0xF8	; 248
     a56:	80 83       	st	Z, r24
	
	FastPWM_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     a58:	81 e8       	ldi	r24, 0x81	; 129
     a5a:	86 83       	std	Z+6, r24	; 0x06
	FastPWM_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
     a5c:	99 e0       	ldi	r25, 0x09	; 9
     a5e:	97 83       	std	Z+7, r25	; 0x07
	FastPWM_settings._OCR1AH = 0;
     a60:	10 86       	std	Z+8, r1	; 0x08
	FastPWM_settings._OCR1AL = 0;
     a62:	11 86       	std	Z+9, r1	; 0x09
	
	CTC_settings._TCCR1A = 0<<WGM11 | 0<< WGM10 | 0<<COM1A1 | 1<<COM1A0;
     a64:	20 e4       	ldi	r18, 0x40	; 64
     a66:	21 83       	std	Z+1, r18	; 0x01
	CTC_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
     a68:	92 83       	std	Z+2, r25	; 0x02
	CTC_settings._OCR1AH = 0;
     a6a:	13 82       	std	Z+3, r1	; 0x03
	CTC_settings._OCR1AL = 0;
     a6c:	14 82       	std	Z+4, r1	; 0x04
	
	PhaseCorrect_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     a6e:	83 87       	std	Z+11, r24	; 0x0b
	PhaseCorrect_settings._TCCR1B = 0<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
     a70:	91 e0       	ldi	r25, 0x01	; 1
     a72:	94 87       	std	Z+12, r25	; 0x0c
	PhaseCorrect_settings._OCR1AH = 0;
     a74:	15 86       	std	Z+13, r1	; 0x0d
	PhaseCorrect_settings._OCR1AL = 0;
     a76:	16 86       	std	Z+14, r1	; 0x0e

	PhaseCorrectFreq_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
     a78:	80 8b       	std	Z+16, r24	; 0x10
	PhaseCorrectFreq_settings._TCCR1B = 1<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
     a7a:	81 e1       	ldi	r24, 0x11	; 17
     a7c:	81 8b       	std	Z+17, r24	; 0x11
	PhaseCorrectFreq_settings._OCR1AH = 0;
     a7e:	12 8a       	std	Z+18, r1	; 0x12
	PhaseCorrectFreq_settings._OCR1AL = 0;
     a80:	13 8a       	std	Z+19, r1	; 0x13


	TCCR1A = 0;
     a82:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = 0;
     a84:	1e bc       	out	0x2e, r1	; 46
	TCNT1H = 0;	TCNT1L = 0;									// обнуление счётного регистра
     a86:	1d bc       	out	0x2d, r1	; 45
     a88:	1c bc       	out	0x2c, r1	; 44
	OCR1AH = 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
     a8a:	1b bc       	out	0x2b, r1	; 43
     a8c:	1a bc       	out	0x2a, r1	; 42
	
	DDRD	|=	OC1A_bit;									// OC1A ON
     a8e:	8d 9a       	sbi	0x11, 5	; 17
     a90:	08 95       	ret

00000a92 <_ZN3PWM13set_prescalerERKh>:
}

// выбор деления входной частоты 
void PWM::set_prescaler(const uint8_t &state)
{
	TCCR1B &=~ ((1<<CS12) | (1<<CS11) | (1<<CS10));
     a92:	8e b5       	in	r24, 0x2e	; 46
     a94:	88 7f       	andi	r24, 0xF8	; 248
     a96:	8e bd       	out	0x2e, r24	; 46
	switch(state)
     a98:	fb 01       	movw	r30, r22
     a9a:	80 81       	ld	r24, Z
     a9c:	82 30       	cpi	r24, 0x02	; 2
     a9e:	99 f0       	breq	.+38     	; 0xac6 <_ZN3PWM13set_prescalerERKh+0x34>
     aa0:	28 f4       	brcc	.+10     	; 0xaac <_ZN3PWM13set_prescalerERKh+0x1a>
     aa2:	88 23       	and	r24, r24
     aa4:	41 f0       	breq	.+16     	; 0xab6 <_ZN3PWM13set_prescalerERKh+0x24>
     aa6:	81 30       	cpi	r24, 0x01	; 1
     aa8:	51 f0       	breq	.+20     	; 0xabe <_ZN3PWM13set_prescalerERKh+0x2c>
     aaa:	08 95       	ret
     aac:	83 30       	cpi	r24, 0x03	; 3
     aae:	79 f0       	breq	.+30     	; 0xace <_ZN3PWM13set_prescalerERKh+0x3c>
     ab0:	84 30       	cpi	r24, 0x04	; 4
     ab2:	89 f0       	breq	.+34     	; 0xad6 <_ZN3PWM13set_prescalerERKh+0x44>
     ab4:	08 95       	ret
	{
		case 0: TCCR1B |= (0<<CS12) | (0<<CS11) | (1<<CS10);  break;
     ab6:	8e b5       	in	r24, 0x2e	; 46
     ab8:	81 60       	ori	r24, 0x01	; 1
     aba:	8e bd       	out	0x2e, r24	; 46
     abc:	08 95       	ret
		case 1: TCCR1B |= (0<<CS12) | (1<<CS11) | (0<<CS10);  break;
     abe:	8e b5       	in	r24, 0x2e	; 46
     ac0:	82 60       	ori	r24, 0x02	; 2
     ac2:	8e bd       	out	0x2e, r24	; 46
     ac4:	08 95       	ret
		case 2: TCCR1B |= (0<<CS12) | (1<<CS11) | (1<<CS10);  break;
     ac6:	8e b5       	in	r24, 0x2e	; 46
     ac8:	83 60       	ori	r24, 0x03	; 3
     aca:	8e bd       	out	0x2e, r24	; 46
     acc:	08 95       	ret
		case 3: TCCR1B |= (1<<CS12) | (0<<CS11) | (0<<CS10);  break;
     ace:	8e b5       	in	r24, 0x2e	; 46
     ad0:	84 60       	ori	r24, 0x04	; 4
     ad2:	8e bd       	out	0x2e, r24	; 46
     ad4:	08 95       	ret
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
     ad6:	8e b5       	in	r24, 0x2e	; 46
     ad8:	85 60       	ori	r24, 0x05	; 5
     ada:	8e bd       	out	0x2e, r24	; 46
     adc:	08 95       	ret

00000ade <_ZN3PWM11select_modeERKh>:
		OCR1AL = 0;
	}
}

settings* PWM::select_mode(const uint8_t &mode)
{
     ade:	9c 01       	movw	r18, r24
	settings* tmp;
	switch(mode)
     ae0:	fb 01       	movw	r30, r22
     ae2:	90 81       	ld	r25, Z
     ae4:	92 30       	cpi	r25, 0x02	; 2
     ae6:	79 f0       	breq	.+30     	; 0xb06 <_ZN3PWM11select_modeERKh+0x28>
     ae8:	18 f4       	brcc	.+6      	; 0xaf0 <_ZN3PWM11select_modeERKh+0x12>
     aea:	91 30       	cpi	r25, 0x01	; 1
     aec:	31 f0       	breq	.+12     	; 0xafa <_ZN3PWM11select_modeERKh+0x1c>
     aee:	11 c0       	rjmp	.+34     	; 0xb12 <_ZN3PWM11select_modeERKh+0x34>
     af0:	93 30       	cpi	r25, 0x03	; 3
     af2:	61 f0       	breq	.+24     	; 0xb0c <_ZN3PWM11select_modeERKh+0x2e>
     af4:	94 30       	cpi	r25, 0x04	; 4
     af6:	21 f0       	breq	.+8      	; 0xb00 <_ZN3PWM11select_modeERKh+0x22>
     af8:	0c c0       	rjmp	.+24     	; 0xb12 <_ZN3PWM11select_modeERKh+0x34>
	{
		case FAST_PWM:				tmp = &FastPWM_settings;			break;
     afa:	c9 01       	movw	r24, r18
     afc:	06 96       	adiw	r24, 0x06	; 6
     afe:	08 95       	ret
		case CTC:					tmp = &CTC_settings;				break;
     b00:	c9 01       	movw	r24, r18
     b02:	01 96       	adiw	r24, 0x01	; 1
     b04:	08 95       	ret
		case PHASE_CORRECT:			tmp = &PhaseCorrect_settings;		break;
     b06:	c9 01       	movw	r24, r18
     b08:	0b 96       	adiw	r24, 0x0b	; 11
     b0a:	08 95       	ret
		case PHASE_FREQ_CORRECT:	tmp = &PhaseCorrectFreq_settings;	break;
     b0c:	c9 01       	movw	r24, r18
     b0e:	40 96       	adiw	r24, 0x10	; 16
     b10:	08 95       	ret
		default: return 0;
     b12:	80 e0       	ldi	r24, 0x00	; 0
     b14:	90 e0       	ldi	r25, 0x00	; 0
	}
	return tmp;
}
     b16:	08 95       	ret

00000b18 <_ZN3PWM13save_settingsEv>:
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
	}
}

void PWM::save_settings()
{
     b18:	cf 93       	push	r28
     b1a:	df 93       	push	r29
     b1c:	1f 92       	push	r1
     b1e:	cd b7       	in	r28, 0x3d	; 61
     b20:	de b7       	in	r29, 0x3e	; 62
     b22:	fc 01       	movw	r30, r24
	settings *tmp;
	tmp = select_mode(mode);	
     b24:	90 81       	ld	r25, Z
     b26:	97 70       	andi	r25, 0x07	; 7
     b28:	99 83       	std	Y+1, r25	; 0x01
     b2a:	be 01       	movw	r22, r28
     b2c:	6f 5f       	subi	r22, 0xFF	; 255
     b2e:	7f 4f       	sbci	r23, 0xFF	; 255
     b30:	cf 01       	movw	r24, r30
     b32:	0e 94 6f 05 	call	0xade	; 0xade <_ZN3PWM11select_modeERKh>
     b36:	fc 01       	movw	r30, r24
	tmp->_OCR1AH = OCR1AH;
     b38:	8b b5       	in	r24, 0x2b	; 43
     b3a:	82 83       	std	Z+2, r24	; 0x02
	tmp->_OCR1AL = OCR1AL;
     b3c:	8a b5       	in	r24, 0x2a	; 42
     b3e:	83 83       	std	Z+3, r24	; 0x03
	tmp->save	 = true;
     b40:	81 e0       	ldi	r24, 0x01	; 1
     b42:	84 83       	std	Z+4, r24	; 0x04
}
     b44:	0f 90       	pop	r0
     b46:	df 91       	pop	r29
     b48:	cf 91       	pop	r28
     b4a:	08 95       	ret

00000b4c <_ZN3PWM12set_mode_pwmENS_5_MODEE>:

void PWM::set_mode_pwm(_MODE _M)
{
     b4c:	ff 92       	push	r15
     b4e:	0f 93       	push	r16
     b50:	1f 93       	push	r17
     b52:	cf 93       	push	r28
     b54:	df 93       	push	r29
     b56:	1f 92       	push	r1
     b58:	cd b7       	in	r28, 0x3d	; 61
     b5a:	de b7       	in	r29, 0x3e	; 62
     b5c:	8c 01       	movw	r16, r24
     b5e:	f6 2e       	mov	r15, r22
	save_settings();
     b60:	0e 94 8c 05 	call	0xb18	; 0xb18 <_ZN3PWM13save_settingsEv>
	mode = _M;
     b64:	6f 2d       	mov	r22, r15
     b66:	67 70       	andi	r22, 0x07	; 7
     b68:	f8 01       	movw	r30, r16
     b6a:	90 81       	ld	r25, Z
     b6c:	98 7f       	andi	r25, 0xF8	; 248
     b6e:	96 2b       	or	r25, r22
     b70:	90 83       	st	Z, r25
	settings *mode_setting;
	mode_setting = select_mode(mode);
     b72:	69 83       	std	Y+1, r22	; 0x01
     b74:	be 01       	movw	r22, r28
     b76:	6f 5f       	subi	r22, 0xFF	; 255
     b78:	7f 4f       	sbci	r23, 0xFF	; 255
     b7a:	c8 01       	movw	r24, r16
     b7c:	0e 94 6f 05 	call	0xade	; 0xade <_ZN3PWM11select_modeERKh>
     b80:	fc 01       	movw	r30, r24

	TCCR1A = mode_setting->_TCCR1A;
     b82:	80 81       	ld	r24, Z
     b84:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = mode_setting->_TCCR1B;
     b86:	81 81       	ldd	r24, Z+1	; 0x01
     b88:	8e bd       	out	0x2e, r24	; 46
	
	if (mode_setting->save)
     b8a:	84 81       	ldd	r24, Z+4	; 0x04
     b8c:	88 23       	and	r24, r24
     b8e:	29 f0       	breq	.+10     	; 0xb9a <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x4e>
	{
		OCR1AH = mode_setting->_OCR1AH;
     b90:	82 81       	ldd	r24, Z+2	; 0x02
     b92:	8b bd       	out	0x2b, r24	; 43
		OCR1AL = mode_setting->_OCR1AL;
     b94:	83 81       	ldd	r24, Z+3	; 0x03
     b96:	8a bd       	out	0x2a, r24	; 42
     b98:	02 c0       	rjmp	.+4      	; 0xb9e <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x52>
	}
	else
	{
		OCR1AH = 0;
     b9a:	1b bc       	out	0x2b, r1	; 43
		OCR1AL = 0;
     b9c:	1a bc       	out	0x2a, r1	; 42
	}
}
     b9e:	0f 90       	pop	r0
     ba0:	df 91       	pop	r29
     ba2:	cf 91       	pop	r28
     ba4:	1f 91       	pop	r17
     ba6:	0f 91       	pop	r16
     ba8:	ff 90       	pop	r15
     baa:	08 95       	ret

00000bac <_ZN3PWMD1Ev>:
}


PWM::~PWM()
{
	TIMSK	&=~ (1<<OCIE1A);
     bac:	89 b7       	in	r24, 0x39	; 57
     bae:	8f 7e       	andi	r24, 0xEF	; 239
     bb0:	89 bf       	out	0x39, r24	; 57
	TCCR1A	= 0;
     bb2:	1f bc       	out	0x2f, r1	; 47
	TCCR1B	= 0;
     bb4:	1e bc       	out	0x2e, r1	; 46
	DDRD	&=~ OC1A_bit;
     bb6:	8d 98       	cbi	0x11, 5	; 17
	TCNT1H	= 0;	TCNT1L = 0;									// обнуление счётного регистра
     bb8:	1d bc       	out	0x2d, r1	; 45
     bba:	1c bc       	out	0x2c, r1	; 44
	OCR1AH	= 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
     bbc:	1b bc       	out	0x2b, r1	; 43
     bbe:	1a bc       	out	0x2a, r1	; 42
     bc0:	08 95       	ret

00000bc2 <__udivmodsi4>:
     bc2:	a1 e2       	ldi	r26, 0x21	; 33
     bc4:	1a 2e       	mov	r1, r26
     bc6:	aa 1b       	sub	r26, r26
     bc8:	bb 1b       	sub	r27, r27
     bca:	fd 01       	movw	r30, r26
     bcc:	0d c0       	rjmp	.+26     	; 0xbe8 <__udivmodsi4_ep>

00000bce <__udivmodsi4_loop>:
     bce:	aa 1f       	adc	r26, r26
     bd0:	bb 1f       	adc	r27, r27
     bd2:	ee 1f       	adc	r30, r30
     bd4:	ff 1f       	adc	r31, r31
     bd6:	a2 17       	cp	r26, r18
     bd8:	b3 07       	cpc	r27, r19
     bda:	e4 07       	cpc	r30, r20
     bdc:	f5 07       	cpc	r31, r21
     bde:	20 f0       	brcs	.+8      	; 0xbe8 <__udivmodsi4_ep>
     be0:	a2 1b       	sub	r26, r18
     be2:	b3 0b       	sbc	r27, r19
     be4:	e4 0b       	sbc	r30, r20
     be6:	f5 0b       	sbc	r31, r21

00000be8 <__udivmodsi4_ep>:
     be8:	66 1f       	adc	r22, r22
     bea:	77 1f       	adc	r23, r23
     bec:	88 1f       	adc	r24, r24
     bee:	99 1f       	adc	r25, r25
     bf0:	1a 94       	dec	r1
     bf2:	69 f7       	brne	.-38     	; 0xbce <__udivmodsi4_loop>
     bf4:	60 95       	com	r22
     bf6:	70 95       	com	r23
     bf8:	80 95       	com	r24
     bfa:	90 95       	com	r25
     bfc:	9b 01       	movw	r18, r22
     bfe:	ac 01       	movw	r20, r24
     c00:	bd 01       	movw	r22, r26
     c02:	cf 01       	movw	r24, r30
     c04:	08 95       	ret

00000c06 <__tablejump2__>:
     c06:	ee 0f       	add	r30, r30
     c08:	ff 1f       	adc	r31, r31
     c0a:	05 90       	lpm	r0, Z+
     c0c:	f4 91       	lpm	r31, Z
     c0e:	e0 2d       	mov	r30, r0
     c10:	09 94       	ijmp

00000c12 <__utoa_ncheck>:
     c12:	bb 27       	eor	r27, r27

00000c14 <__utoa_common>:
     c14:	fb 01       	movw	r30, r22
     c16:	55 27       	eor	r21, r21
     c18:	aa 27       	eor	r26, r26
     c1a:	88 0f       	add	r24, r24
     c1c:	99 1f       	adc	r25, r25
     c1e:	aa 1f       	adc	r26, r26
     c20:	a4 17       	cp	r26, r20
     c22:	10 f0       	brcs	.+4      	; 0xc28 <__utoa_common+0x14>
     c24:	a4 1b       	sub	r26, r20
     c26:	83 95       	inc	r24
     c28:	50 51       	subi	r21, 0x10	; 16
     c2a:	b9 f7       	brne	.-18     	; 0xc1a <__utoa_common+0x6>
     c2c:	a0 5d       	subi	r26, 0xD0	; 208
     c2e:	aa 33       	cpi	r26, 0x3A	; 58
     c30:	08 f0       	brcs	.+2      	; 0xc34 <__utoa_common+0x20>
     c32:	a9 5d       	subi	r26, 0xD9	; 217
     c34:	a1 93       	st	Z+, r26
     c36:	00 97       	sbiw	r24, 0x00	; 0
     c38:	79 f7       	brne	.-34     	; 0xc18 <__utoa_common+0x4>
     c3a:	b1 11       	cpse	r27, r1
     c3c:	b1 93       	st	Z+, r27
     c3e:	11 92       	st	Z+, r1
     c40:	cb 01       	movw	r24, r22
     c42:	0c 94 0b 08 	jmp	0x1016	; 0x1016 <strrev>

00000c46 <vfprintf>:
     c46:	ac e0       	ldi	r26, 0x0C	; 12
     c48:	b0 e0       	ldi	r27, 0x00	; 0
     c4a:	e9 e2       	ldi	r30, 0x29	; 41
     c4c:	f6 e0       	ldi	r31, 0x06	; 6
     c4e:	0c 94 b1 08 	jmp	0x1162	; 0x1162 <__prologue_saves__>
     c52:	7c 01       	movw	r14, r24
     c54:	6b 01       	movw	r12, r22
     c56:	8a 01       	movw	r16, r20
     c58:	fc 01       	movw	r30, r24
     c5a:	17 82       	std	Z+7, r1	; 0x07
     c5c:	16 82       	std	Z+6, r1	; 0x06
     c5e:	83 81       	ldd	r24, Z+3	; 0x03
     c60:	81 ff       	sbrs	r24, 1
     c62:	bd c1       	rjmp	.+890    	; 0xfde <vfprintf+0x398>
     c64:	ce 01       	movw	r24, r28
     c66:	01 96       	adiw	r24, 0x01	; 1
     c68:	4c 01       	movw	r8, r24
     c6a:	f7 01       	movw	r30, r14
     c6c:	93 81       	ldd	r25, Z+3	; 0x03
     c6e:	f6 01       	movw	r30, r12
     c70:	93 fd       	sbrc	r25, 3
     c72:	85 91       	lpm	r24, Z+
     c74:	93 ff       	sbrs	r25, 3
     c76:	81 91       	ld	r24, Z+
     c78:	6f 01       	movw	r12, r30
     c7a:	88 23       	and	r24, r24
     c7c:	09 f4       	brne	.+2      	; 0xc80 <vfprintf+0x3a>
     c7e:	ab c1       	rjmp	.+854    	; 0xfd6 <vfprintf+0x390>
     c80:	85 32       	cpi	r24, 0x25	; 37
     c82:	39 f4       	brne	.+14     	; 0xc92 <vfprintf+0x4c>
     c84:	93 fd       	sbrc	r25, 3
     c86:	85 91       	lpm	r24, Z+
     c88:	93 ff       	sbrs	r25, 3
     c8a:	81 91       	ld	r24, Z+
     c8c:	6f 01       	movw	r12, r30
     c8e:	85 32       	cpi	r24, 0x25	; 37
     c90:	29 f4       	brne	.+10     	; 0xc9c <vfprintf+0x56>
     c92:	b7 01       	movw	r22, r14
     c94:	90 e0       	ldi	r25, 0x00	; 0
     c96:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     c9a:	e7 cf       	rjmp	.-50     	; 0xc6a <vfprintf+0x24>
     c9c:	51 2c       	mov	r5, r1
     c9e:	31 2c       	mov	r3, r1
     ca0:	20 e0       	ldi	r18, 0x00	; 0
     ca2:	20 32       	cpi	r18, 0x20	; 32
     ca4:	a0 f4       	brcc	.+40     	; 0xcce <vfprintf+0x88>
     ca6:	8b 32       	cpi	r24, 0x2B	; 43
     ca8:	69 f0       	breq	.+26     	; 0xcc4 <vfprintf+0x7e>
     caa:	30 f4       	brcc	.+12     	; 0xcb8 <vfprintf+0x72>
     cac:	80 32       	cpi	r24, 0x20	; 32
     cae:	59 f0       	breq	.+22     	; 0xcc6 <vfprintf+0x80>
     cb0:	83 32       	cpi	r24, 0x23	; 35
     cb2:	69 f4       	brne	.+26     	; 0xcce <vfprintf+0x88>
     cb4:	20 61       	ori	r18, 0x10	; 16
     cb6:	2c c0       	rjmp	.+88     	; 0xd10 <vfprintf+0xca>
     cb8:	8d 32       	cpi	r24, 0x2D	; 45
     cba:	39 f0       	breq	.+14     	; 0xcca <vfprintf+0x84>
     cbc:	80 33       	cpi	r24, 0x30	; 48
     cbe:	39 f4       	brne	.+14     	; 0xcce <vfprintf+0x88>
     cc0:	21 60       	ori	r18, 0x01	; 1
     cc2:	26 c0       	rjmp	.+76     	; 0xd10 <vfprintf+0xca>
     cc4:	22 60       	ori	r18, 0x02	; 2
     cc6:	24 60       	ori	r18, 0x04	; 4
     cc8:	23 c0       	rjmp	.+70     	; 0xd10 <vfprintf+0xca>
     cca:	28 60       	ori	r18, 0x08	; 8
     ccc:	21 c0       	rjmp	.+66     	; 0xd10 <vfprintf+0xca>
     cce:	27 fd       	sbrc	r18, 7
     cd0:	27 c0       	rjmp	.+78     	; 0xd20 <vfprintf+0xda>
     cd2:	30 ed       	ldi	r19, 0xD0	; 208
     cd4:	38 0f       	add	r19, r24
     cd6:	3a 30       	cpi	r19, 0x0A	; 10
     cd8:	78 f4       	brcc	.+30     	; 0xcf8 <vfprintf+0xb2>
     cda:	26 ff       	sbrs	r18, 6
     cdc:	06 c0       	rjmp	.+12     	; 0xcea <vfprintf+0xa4>
     cde:	fa e0       	ldi	r31, 0x0A	; 10
     ce0:	5f 9e       	mul	r5, r31
     ce2:	30 0d       	add	r19, r0
     ce4:	11 24       	eor	r1, r1
     ce6:	53 2e       	mov	r5, r19
     ce8:	13 c0       	rjmp	.+38     	; 0xd10 <vfprintf+0xca>
     cea:	8a e0       	ldi	r24, 0x0A	; 10
     cec:	38 9e       	mul	r3, r24
     cee:	30 0d       	add	r19, r0
     cf0:	11 24       	eor	r1, r1
     cf2:	33 2e       	mov	r3, r19
     cf4:	20 62       	ori	r18, 0x20	; 32
     cf6:	0c c0       	rjmp	.+24     	; 0xd10 <vfprintf+0xca>
     cf8:	8e 32       	cpi	r24, 0x2E	; 46
     cfa:	21 f4       	brne	.+8      	; 0xd04 <vfprintf+0xbe>
     cfc:	26 fd       	sbrc	r18, 6
     cfe:	6b c1       	rjmp	.+726    	; 0xfd6 <vfprintf+0x390>
     d00:	20 64       	ori	r18, 0x40	; 64
     d02:	06 c0       	rjmp	.+12     	; 0xd10 <vfprintf+0xca>
     d04:	8c 36       	cpi	r24, 0x6C	; 108
     d06:	11 f4       	brne	.+4      	; 0xd0c <vfprintf+0xc6>
     d08:	20 68       	ori	r18, 0x80	; 128
     d0a:	02 c0       	rjmp	.+4      	; 0xd10 <vfprintf+0xca>
     d0c:	88 36       	cpi	r24, 0x68	; 104
     d0e:	41 f4       	brne	.+16     	; 0xd20 <vfprintf+0xda>
     d10:	f6 01       	movw	r30, r12
     d12:	93 fd       	sbrc	r25, 3
     d14:	85 91       	lpm	r24, Z+
     d16:	93 ff       	sbrs	r25, 3
     d18:	81 91       	ld	r24, Z+
     d1a:	6f 01       	movw	r12, r30
     d1c:	81 11       	cpse	r24, r1
     d1e:	c1 cf       	rjmp	.-126    	; 0xca2 <vfprintf+0x5c>
     d20:	98 2f       	mov	r25, r24
     d22:	9f 7d       	andi	r25, 0xDF	; 223
     d24:	95 54       	subi	r25, 0x45	; 69
     d26:	93 30       	cpi	r25, 0x03	; 3
     d28:	28 f4       	brcc	.+10     	; 0xd34 <vfprintf+0xee>
     d2a:	0c 5f       	subi	r16, 0xFC	; 252
     d2c:	1f 4f       	sbci	r17, 0xFF	; 255
     d2e:	ff e3       	ldi	r31, 0x3F	; 63
     d30:	f9 83       	std	Y+1, r31	; 0x01
     d32:	0d c0       	rjmp	.+26     	; 0xd4e <vfprintf+0x108>
     d34:	83 36       	cpi	r24, 0x63	; 99
     d36:	31 f0       	breq	.+12     	; 0xd44 <vfprintf+0xfe>
     d38:	83 37       	cpi	r24, 0x73	; 115
     d3a:	71 f0       	breq	.+28     	; 0xd58 <vfprintf+0x112>
     d3c:	83 35       	cpi	r24, 0x53	; 83
     d3e:	09 f0       	breq	.+2      	; 0xd42 <vfprintf+0xfc>
     d40:	5b c0       	rjmp	.+182    	; 0xdf8 <vfprintf+0x1b2>
     d42:	22 c0       	rjmp	.+68     	; 0xd88 <vfprintf+0x142>
     d44:	f8 01       	movw	r30, r16
     d46:	80 81       	ld	r24, Z
     d48:	89 83       	std	Y+1, r24	; 0x01
     d4a:	0e 5f       	subi	r16, 0xFE	; 254
     d4c:	1f 4f       	sbci	r17, 0xFF	; 255
     d4e:	44 24       	eor	r4, r4
     d50:	43 94       	inc	r4
     d52:	51 2c       	mov	r5, r1
     d54:	54 01       	movw	r10, r8
     d56:	15 c0       	rjmp	.+42     	; 0xd82 <vfprintf+0x13c>
     d58:	38 01       	movw	r6, r16
     d5a:	f2 e0       	ldi	r31, 0x02	; 2
     d5c:	6f 0e       	add	r6, r31
     d5e:	71 1c       	adc	r7, r1
     d60:	f8 01       	movw	r30, r16
     d62:	a0 80       	ld	r10, Z
     d64:	b1 80       	ldd	r11, Z+1	; 0x01
     d66:	26 ff       	sbrs	r18, 6
     d68:	03 c0       	rjmp	.+6      	; 0xd70 <vfprintf+0x12a>
     d6a:	65 2d       	mov	r22, r5
     d6c:	70 e0       	ldi	r23, 0x00	; 0
     d6e:	02 c0       	rjmp	.+4      	; 0xd74 <vfprintf+0x12e>
     d70:	6f ef       	ldi	r22, 0xFF	; 255
     d72:	7f ef       	ldi	r23, 0xFF	; 255
     d74:	c5 01       	movw	r24, r10
     d76:	2c 87       	std	Y+12, r18	; 0x0c
     d78:	0e 94 00 08 	call	0x1000	; 0x1000 <strnlen>
     d7c:	2c 01       	movw	r4, r24
     d7e:	83 01       	movw	r16, r6
     d80:	2c 85       	ldd	r18, Y+12	; 0x0c
     d82:	2f 77       	andi	r18, 0x7F	; 127
     d84:	22 2e       	mov	r2, r18
     d86:	17 c0       	rjmp	.+46     	; 0xdb6 <vfprintf+0x170>
     d88:	38 01       	movw	r6, r16
     d8a:	f2 e0       	ldi	r31, 0x02	; 2
     d8c:	6f 0e       	add	r6, r31
     d8e:	71 1c       	adc	r7, r1
     d90:	f8 01       	movw	r30, r16
     d92:	a0 80       	ld	r10, Z
     d94:	b1 80       	ldd	r11, Z+1	; 0x01
     d96:	26 ff       	sbrs	r18, 6
     d98:	03 c0       	rjmp	.+6      	; 0xda0 <vfprintf+0x15a>
     d9a:	65 2d       	mov	r22, r5
     d9c:	70 e0       	ldi	r23, 0x00	; 0
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <vfprintf+0x15e>
     da0:	6f ef       	ldi	r22, 0xFF	; 255
     da2:	7f ef       	ldi	r23, 0xFF	; 255
     da4:	c5 01       	movw	r24, r10
     da6:	2c 87       	std	Y+12, r18	; 0x0c
     da8:	0e 94 f5 07 	call	0xfea	; 0xfea <strnlen_P>
     dac:	2c 01       	movw	r4, r24
     dae:	2c 85       	ldd	r18, Y+12	; 0x0c
     db0:	20 68       	ori	r18, 0x80	; 128
     db2:	22 2e       	mov	r2, r18
     db4:	83 01       	movw	r16, r6
     db6:	23 fc       	sbrc	r2, 3
     db8:	1b c0       	rjmp	.+54     	; 0xdf0 <vfprintf+0x1aa>
     dba:	83 2d       	mov	r24, r3
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	48 16       	cp	r4, r24
     dc0:	59 06       	cpc	r5, r25
     dc2:	b0 f4       	brcc	.+44     	; 0xdf0 <vfprintf+0x1aa>
     dc4:	b7 01       	movw	r22, r14
     dc6:	80 e2       	ldi	r24, 0x20	; 32
     dc8:	90 e0       	ldi	r25, 0x00	; 0
     dca:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     dce:	3a 94       	dec	r3
     dd0:	f4 cf       	rjmp	.-24     	; 0xdba <vfprintf+0x174>
     dd2:	f5 01       	movw	r30, r10
     dd4:	27 fc       	sbrc	r2, 7
     dd6:	85 91       	lpm	r24, Z+
     dd8:	27 fe       	sbrs	r2, 7
     dda:	81 91       	ld	r24, Z+
     ddc:	5f 01       	movw	r10, r30
     dde:	b7 01       	movw	r22, r14
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     de6:	31 10       	cpse	r3, r1
     de8:	3a 94       	dec	r3
     dea:	f1 e0       	ldi	r31, 0x01	; 1
     dec:	4f 1a       	sub	r4, r31
     dee:	51 08       	sbc	r5, r1
     df0:	41 14       	cp	r4, r1
     df2:	51 04       	cpc	r5, r1
     df4:	71 f7       	brne	.-36     	; 0xdd2 <vfprintf+0x18c>
     df6:	e5 c0       	rjmp	.+458    	; 0xfc2 <vfprintf+0x37c>
     df8:	84 36       	cpi	r24, 0x64	; 100
     dfa:	11 f0       	breq	.+4      	; 0xe00 <vfprintf+0x1ba>
     dfc:	89 36       	cpi	r24, 0x69	; 105
     dfe:	39 f5       	brne	.+78     	; 0xe4e <vfprintf+0x208>
     e00:	f8 01       	movw	r30, r16
     e02:	27 ff       	sbrs	r18, 7
     e04:	07 c0       	rjmp	.+14     	; 0xe14 <vfprintf+0x1ce>
     e06:	60 81       	ld	r22, Z
     e08:	71 81       	ldd	r23, Z+1	; 0x01
     e0a:	82 81       	ldd	r24, Z+2	; 0x02
     e0c:	93 81       	ldd	r25, Z+3	; 0x03
     e0e:	0c 5f       	subi	r16, 0xFC	; 252
     e10:	1f 4f       	sbci	r17, 0xFF	; 255
     e12:	08 c0       	rjmp	.+16     	; 0xe24 <vfprintf+0x1de>
     e14:	60 81       	ld	r22, Z
     e16:	71 81       	ldd	r23, Z+1	; 0x01
     e18:	07 2e       	mov	r0, r23
     e1a:	00 0c       	add	r0, r0
     e1c:	88 0b       	sbc	r24, r24
     e1e:	99 0b       	sbc	r25, r25
     e20:	0e 5f       	subi	r16, 0xFE	; 254
     e22:	1f 4f       	sbci	r17, 0xFF	; 255
     e24:	2f 76       	andi	r18, 0x6F	; 111
     e26:	72 2e       	mov	r7, r18
     e28:	97 ff       	sbrs	r25, 7
     e2a:	09 c0       	rjmp	.+18     	; 0xe3e <vfprintf+0x1f8>
     e2c:	90 95       	com	r25
     e2e:	80 95       	com	r24
     e30:	70 95       	com	r23
     e32:	61 95       	neg	r22
     e34:	7f 4f       	sbci	r23, 0xFF	; 255
     e36:	8f 4f       	sbci	r24, 0xFF	; 255
     e38:	9f 4f       	sbci	r25, 0xFF	; 255
     e3a:	20 68       	ori	r18, 0x80	; 128
     e3c:	72 2e       	mov	r7, r18
     e3e:	2a e0       	ldi	r18, 0x0A	; 10
     e40:	30 e0       	ldi	r19, 0x00	; 0
     e42:	a4 01       	movw	r20, r8
     e44:	0e 94 53 08 	call	0x10a6	; 0x10a6 <__ultoa_invert>
     e48:	a8 2e       	mov	r10, r24
     e4a:	a8 18       	sub	r10, r8
     e4c:	44 c0       	rjmp	.+136    	; 0xed6 <vfprintf+0x290>
     e4e:	85 37       	cpi	r24, 0x75	; 117
     e50:	29 f4       	brne	.+10     	; 0xe5c <vfprintf+0x216>
     e52:	2f 7e       	andi	r18, 0xEF	; 239
     e54:	b2 2e       	mov	r11, r18
     e56:	2a e0       	ldi	r18, 0x0A	; 10
     e58:	30 e0       	ldi	r19, 0x00	; 0
     e5a:	25 c0       	rjmp	.+74     	; 0xea6 <vfprintf+0x260>
     e5c:	f2 2f       	mov	r31, r18
     e5e:	f9 7f       	andi	r31, 0xF9	; 249
     e60:	bf 2e       	mov	r11, r31
     e62:	8f 36       	cpi	r24, 0x6F	; 111
     e64:	c1 f0       	breq	.+48     	; 0xe96 <vfprintf+0x250>
     e66:	18 f4       	brcc	.+6      	; 0xe6e <vfprintf+0x228>
     e68:	88 35       	cpi	r24, 0x58	; 88
     e6a:	79 f0       	breq	.+30     	; 0xe8a <vfprintf+0x244>
     e6c:	b4 c0       	rjmp	.+360    	; 0xfd6 <vfprintf+0x390>
     e6e:	80 37       	cpi	r24, 0x70	; 112
     e70:	19 f0       	breq	.+6      	; 0xe78 <vfprintf+0x232>
     e72:	88 37       	cpi	r24, 0x78	; 120
     e74:	21 f0       	breq	.+8      	; 0xe7e <vfprintf+0x238>
     e76:	af c0       	rjmp	.+350    	; 0xfd6 <vfprintf+0x390>
     e78:	2f 2f       	mov	r18, r31
     e7a:	20 61       	ori	r18, 0x10	; 16
     e7c:	b2 2e       	mov	r11, r18
     e7e:	b4 fe       	sbrs	r11, 4
     e80:	0d c0       	rjmp	.+26     	; 0xe9c <vfprintf+0x256>
     e82:	8b 2d       	mov	r24, r11
     e84:	84 60       	ori	r24, 0x04	; 4
     e86:	b8 2e       	mov	r11, r24
     e88:	09 c0       	rjmp	.+18     	; 0xe9c <vfprintf+0x256>
     e8a:	24 ff       	sbrs	r18, 4
     e8c:	0a c0       	rjmp	.+20     	; 0xea2 <vfprintf+0x25c>
     e8e:	9f 2f       	mov	r25, r31
     e90:	96 60       	ori	r25, 0x06	; 6
     e92:	b9 2e       	mov	r11, r25
     e94:	06 c0       	rjmp	.+12     	; 0xea2 <vfprintf+0x25c>
     e96:	28 e0       	ldi	r18, 0x08	; 8
     e98:	30 e0       	ldi	r19, 0x00	; 0
     e9a:	05 c0       	rjmp	.+10     	; 0xea6 <vfprintf+0x260>
     e9c:	20 e1       	ldi	r18, 0x10	; 16
     e9e:	30 e0       	ldi	r19, 0x00	; 0
     ea0:	02 c0       	rjmp	.+4      	; 0xea6 <vfprintf+0x260>
     ea2:	20 e1       	ldi	r18, 0x10	; 16
     ea4:	32 e0       	ldi	r19, 0x02	; 2
     ea6:	f8 01       	movw	r30, r16
     ea8:	b7 fe       	sbrs	r11, 7
     eaa:	07 c0       	rjmp	.+14     	; 0xeba <vfprintf+0x274>
     eac:	60 81       	ld	r22, Z
     eae:	71 81       	ldd	r23, Z+1	; 0x01
     eb0:	82 81       	ldd	r24, Z+2	; 0x02
     eb2:	93 81       	ldd	r25, Z+3	; 0x03
     eb4:	0c 5f       	subi	r16, 0xFC	; 252
     eb6:	1f 4f       	sbci	r17, 0xFF	; 255
     eb8:	06 c0       	rjmp	.+12     	; 0xec6 <vfprintf+0x280>
     eba:	60 81       	ld	r22, Z
     ebc:	71 81       	ldd	r23, Z+1	; 0x01
     ebe:	80 e0       	ldi	r24, 0x00	; 0
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	0e 5f       	subi	r16, 0xFE	; 254
     ec4:	1f 4f       	sbci	r17, 0xFF	; 255
     ec6:	a4 01       	movw	r20, r8
     ec8:	0e 94 53 08 	call	0x10a6	; 0x10a6 <__ultoa_invert>
     ecc:	a8 2e       	mov	r10, r24
     ece:	a8 18       	sub	r10, r8
     ed0:	fb 2d       	mov	r31, r11
     ed2:	ff 77       	andi	r31, 0x7F	; 127
     ed4:	7f 2e       	mov	r7, r31
     ed6:	76 fe       	sbrs	r7, 6
     ed8:	0b c0       	rjmp	.+22     	; 0xef0 <vfprintf+0x2aa>
     eda:	37 2d       	mov	r19, r7
     edc:	3e 7f       	andi	r19, 0xFE	; 254
     ede:	a5 14       	cp	r10, r5
     ee0:	50 f4       	brcc	.+20     	; 0xef6 <vfprintf+0x2b0>
     ee2:	74 fe       	sbrs	r7, 4
     ee4:	0a c0       	rjmp	.+20     	; 0xefa <vfprintf+0x2b4>
     ee6:	72 fc       	sbrc	r7, 2
     ee8:	08 c0       	rjmp	.+16     	; 0xefa <vfprintf+0x2b4>
     eea:	37 2d       	mov	r19, r7
     eec:	3e 7e       	andi	r19, 0xEE	; 238
     eee:	05 c0       	rjmp	.+10     	; 0xefa <vfprintf+0x2b4>
     ef0:	ba 2c       	mov	r11, r10
     ef2:	37 2d       	mov	r19, r7
     ef4:	03 c0       	rjmp	.+6      	; 0xefc <vfprintf+0x2b6>
     ef6:	ba 2c       	mov	r11, r10
     ef8:	01 c0       	rjmp	.+2      	; 0xefc <vfprintf+0x2b6>
     efa:	b5 2c       	mov	r11, r5
     efc:	34 ff       	sbrs	r19, 4
     efe:	0d c0       	rjmp	.+26     	; 0xf1a <vfprintf+0x2d4>
     f00:	fe 01       	movw	r30, r28
     f02:	ea 0d       	add	r30, r10
     f04:	f1 1d       	adc	r31, r1
     f06:	80 81       	ld	r24, Z
     f08:	80 33       	cpi	r24, 0x30	; 48
     f0a:	11 f4       	brne	.+4      	; 0xf10 <vfprintf+0x2ca>
     f0c:	39 7e       	andi	r19, 0xE9	; 233
     f0e:	09 c0       	rjmp	.+18     	; 0xf22 <vfprintf+0x2dc>
     f10:	32 ff       	sbrs	r19, 2
     f12:	06 c0       	rjmp	.+12     	; 0xf20 <vfprintf+0x2da>
     f14:	b3 94       	inc	r11
     f16:	b3 94       	inc	r11
     f18:	04 c0       	rjmp	.+8      	; 0xf22 <vfprintf+0x2dc>
     f1a:	83 2f       	mov	r24, r19
     f1c:	86 78       	andi	r24, 0x86	; 134
     f1e:	09 f0       	breq	.+2      	; 0xf22 <vfprintf+0x2dc>
     f20:	b3 94       	inc	r11
     f22:	33 fd       	sbrc	r19, 3
     f24:	13 c0       	rjmp	.+38     	; 0xf4c <vfprintf+0x306>
     f26:	30 ff       	sbrs	r19, 0
     f28:	06 c0       	rjmp	.+12     	; 0xf36 <vfprintf+0x2f0>
     f2a:	5a 2c       	mov	r5, r10
     f2c:	b3 14       	cp	r11, r3
     f2e:	18 f4       	brcc	.+6      	; 0xf36 <vfprintf+0x2f0>
     f30:	53 0c       	add	r5, r3
     f32:	5b 18       	sub	r5, r11
     f34:	b3 2c       	mov	r11, r3
     f36:	b3 14       	cp	r11, r3
     f38:	68 f4       	brcc	.+26     	; 0xf54 <vfprintf+0x30e>
     f3a:	b7 01       	movw	r22, r14
     f3c:	80 e2       	ldi	r24, 0x20	; 32
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	3c 87       	std	Y+12, r19	; 0x0c
     f42:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     f46:	b3 94       	inc	r11
     f48:	3c 85       	ldd	r19, Y+12	; 0x0c
     f4a:	f5 cf       	rjmp	.-22     	; 0xf36 <vfprintf+0x2f0>
     f4c:	b3 14       	cp	r11, r3
     f4e:	10 f4       	brcc	.+4      	; 0xf54 <vfprintf+0x30e>
     f50:	3b 18       	sub	r3, r11
     f52:	01 c0       	rjmp	.+2      	; 0xf56 <vfprintf+0x310>
     f54:	31 2c       	mov	r3, r1
     f56:	34 ff       	sbrs	r19, 4
     f58:	12 c0       	rjmp	.+36     	; 0xf7e <vfprintf+0x338>
     f5a:	b7 01       	movw	r22, r14
     f5c:	80 e3       	ldi	r24, 0x30	; 48
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	3c 87       	std	Y+12, r19	; 0x0c
     f62:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     f66:	3c 85       	ldd	r19, Y+12	; 0x0c
     f68:	32 ff       	sbrs	r19, 2
     f6a:	17 c0       	rjmp	.+46     	; 0xf9a <vfprintf+0x354>
     f6c:	31 fd       	sbrc	r19, 1
     f6e:	03 c0       	rjmp	.+6      	; 0xf76 <vfprintf+0x330>
     f70:	88 e7       	ldi	r24, 0x78	; 120
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	02 c0       	rjmp	.+4      	; 0xf7a <vfprintf+0x334>
     f76:	88 e5       	ldi	r24, 0x58	; 88
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	b7 01       	movw	r22, r14
     f7c:	0c c0       	rjmp	.+24     	; 0xf96 <vfprintf+0x350>
     f7e:	83 2f       	mov	r24, r19
     f80:	86 78       	andi	r24, 0x86	; 134
     f82:	59 f0       	breq	.+22     	; 0xf9a <vfprintf+0x354>
     f84:	31 ff       	sbrs	r19, 1
     f86:	02 c0       	rjmp	.+4      	; 0xf8c <vfprintf+0x346>
     f88:	8b e2       	ldi	r24, 0x2B	; 43
     f8a:	01 c0       	rjmp	.+2      	; 0xf8e <vfprintf+0x348>
     f8c:	80 e2       	ldi	r24, 0x20	; 32
     f8e:	37 fd       	sbrc	r19, 7
     f90:	8d e2       	ldi	r24, 0x2D	; 45
     f92:	b7 01       	movw	r22, r14
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     f9a:	a5 14       	cp	r10, r5
     f9c:	38 f4       	brcc	.+14     	; 0xfac <vfprintf+0x366>
     f9e:	b7 01       	movw	r22, r14
     fa0:	80 e3       	ldi	r24, 0x30	; 48
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     fa8:	5a 94       	dec	r5
     faa:	f7 cf       	rjmp	.-18     	; 0xf9a <vfprintf+0x354>
     fac:	aa 94       	dec	r10
     fae:	f4 01       	movw	r30, r8
     fb0:	ea 0d       	add	r30, r10
     fb2:	f1 1d       	adc	r31, r1
     fb4:	80 81       	ld	r24, Z
     fb6:	b7 01       	movw	r22, r14
     fb8:	90 e0       	ldi	r25, 0x00	; 0
     fba:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     fbe:	a1 10       	cpse	r10, r1
     fc0:	f5 cf       	rjmp	.-22     	; 0xfac <vfprintf+0x366>
     fc2:	33 20       	and	r3, r3
     fc4:	09 f4       	brne	.+2      	; 0xfc8 <vfprintf+0x382>
     fc6:	51 ce       	rjmp	.-862    	; 0xc6a <vfprintf+0x24>
     fc8:	b7 01       	movw	r22, r14
     fca:	80 e2       	ldi	r24, 0x20	; 32
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	0e 94 1b 08 	call	0x1036	; 0x1036 <fputc>
     fd2:	3a 94       	dec	r3
     fd4:	f6 cf       	rjmp	.-20     	; 0xfc2 <vfprintf+0x37c>
     fd6:	f7 01       	movw	r30, r14
     fd8:	86 81       	ldd	r24, Z+6	; 0x06
     fda:	97 81       	ldd	r25, Z+7	; 0x07
     fdc:	02 c0       	rjmp	.+4      	; 0xfe2 <vfprintf+0x39c>
     fde:	8f ef       	ldi	r24, 0xFF	; 255
     fe0:	9f ef       	ldi	r25, 0xFF	; 255
     fe2:	2c 96       	adiw	r28, 0x0c	; 12
     fe4:	e2 e1       	ldi	r30, 0x12	; 18
     fe6:	0c 94 cd 08 	jmp	0x119a	; 0x119a <__epilogue_restores__>

00000fea <strnlen_P>:
     fea:	fc 01       	movw	r30, r24
     fec:	05 90       	lpm	r0, Z+
     fee:	61 50       	subi	r22, 0x01	; 1
     ff0:	70 40       	sbci	r23, 0x00	; 0
     ff2:	01 10       	cpse	r0, r1
     ff4:	d8 f7       	brcc	.-10     	; 0xfec <strnlen_P+0x2>
     ff6:	80 95       	com	r24
     ff8:	90 95       	com	r25
     ffa:	8e 0f       	add	r24, r30
     ffc:	9f 1f       	adc	r25, r31
     ffe:	08 95       	ret

00001000 <strnlen>:
    1000:	fc 01       	movw	r30, r24
    1002:	61 50       	subi	r22, 0x01	; 1
    1004:	70 40       	sbci	r23, 0x00	; 0
    1006:	01 90       	ld	r0, Z+
    1008:	01 10       	cpse	r0, r1
    100a:	d8 f7       	brcc	.-10     	; 0x1002 <strnlen+0x2>
    100c:	80 95       	com	r24
    100e:	90 95       	com	r25
    1010:	8e 0f       	add	r24, r30
    1012:	9f 1f       	adc	r25, r31
    1014:	08 95       	ret

00001016 <strrev>:
    1016:	dc 01       	movw	r26, r24
    1018:	fc 01       	movw	r30, r24
    101a:	67 2f       	mov	r22, r23
    101c:	71 91       	ld	r23, Z+
    101e:	77 23       	and	r23, r23
    1020:	e1 f7       	brne	.-8      	; 0x101a <strrev+0x4>
    1022:	32 97       	sbiw	r30, 0x02	; 2
    1024:	04 c0       	rjmp	.+8      	; 0x102e <strrev+0x18>
    1026:	7c 91       	ld	r23, X
    1028:	6d 93       	st	X+, r22
    102a:	70 83       	st	Z, r23
    102c:	62 91       	ld	r22, -Z
    102e:	ae 17       	cp	r26, r30
    1030:	bf 07       	cpc	r27, r31
    1032:	c8 f3       	brcs	.-14     	; 0x1026 <strrev+0x10>
    1034:	08 95       	ret

00001036 <fputc>:
    1036:	0f 93       	push	r16
    1038:	1f 93       	push	r17
    103a:	cf 93       	push	r28
    103c:	df 93       	push	r29
    103e:	fb 01       	movw	r30, r22
    1040:	23 81       	ldd	r18, Z+3	; 0x03
    1042:	21 fd       	sbrc	r18, 1
    1044:	03 c0       	rjmp	.+6      	; 0x104c <fputc+0x16>
    1046:	8f ef       	ldi	r24, 0xFF	; 255
    1048:	9f ef       	ldi	r25, 0xFF	; 255
    104a:	28 c0       	rjmp	.+80     	; 0x109c <fputc+0x66>
    104c:	22 ff       	sbrs	r18, 2
    104e:	16 c0       	rjmp	.+44     	; 0x107c <fputc+0x46>
    1050:	46 81       	ldd	r20, Z+6	; 0x06
    1052:	57 81       	ldd	r21, Z+7	; 0x07
    1054:	24 81       	ldd	r18, Z+4	; 0x04
    1056:	35 81       	ldd	r19, Z+5	; 0x05
    1058:	42 17       	cp	r20, r18
    105a:	53 07       	cpc	r21, r19
    105c:	44 f4       	brge	.+16     	; 0x106e <fputc+0x38>
    105e:	a0 81       	ld	r26, Z
    1060:	b1 81       	ldd	r27, Z+1	; 0x01
    1062:	9d 01       	movw	r18, r26
    1064:	2f 5f       	subi	r18, 0xFF	; 255
    1066:	3f 4f       	sbci	r19, 0xFF	; 255
    1068:	31 83       	std	Z+1, r19	; 0x01
    106a:	20 83       	st	Z, r18
    106c:	8c 93       	st	X, r24
    106e:	26 81       	ldd	r18, Z+6	; 0x06
    1070:	37 81       	ldd	r19, Z+7	; 0x07
    1072:	2f 5f       	subi	r18, 0xFF	; 255
    1074:	3f 4f       	sbci	r19, 0xFF	; 255
    1076:	37 83       	std	Z+7, r19	; 0x07
    1078:	26 83       	std	Z+6, r18	; 0x06
    107a:	10 c0       	rjmp	.+32     	; 0x109c <fputc+0x66>
    107c:	eb 01       	movw	r28, r22
    107e:	09 2f       	mov	r16, r25
    1080:	18 2f       	mov	r17, r24
    1082:	00 84       	ldd	r0, Z+8	; 0x08
    1084:	f1 85       	ldd	r31, Z+9	; 0x09
    1086:	e0 2d       	mov	r30, r0
    1088:	09 95       	icall
    108a:	89 2b       	or	r24, r25
    108c:	e1 f6       	brne	.-72     	; 0x1046 <fputc+0x10>
    108e:	8e 81       	ldd	r24, Y+6	; 0x06
    1090:	9f 81       	ldd	r25, Y+7	; 0x07
    1092:	01 96       	adiw	r24, 0x01	; 1
    1094:	9f 83       	std	Y+7, r25	; 0x07
    1096:	8e 83       	std	Y+6, r24	; 0x06
    1098:	81 2f       	mov	r24, r17
    109a:	90 2f       	mov	r25, r16
    109c:	df 91       	pop	r29
    109e:	cf 91       	pop	r28
    10a0:	1f 91       	pop	r17
    10a2:	0f 91       	pop	r16
    10a4:	08 95       	ret

000010a6 <__ultoa_invert>:
    10a6:	fa 01       	movw	r30, r20
    10a8:	aa 27       	eor	r26, r26
    10aa:	28 30       	cpi	r18, 0x08	; 8
    10ac:	51 f1       	breq	.+84     	; 0x1102 <__ultoa_invert+0x5c>
    10ae:	20 31       	cpi	r18, 0x10	; 16
    10b0:	81 f1       	breq	.+96     	; 0x1112 <__ultoa_invert+0x6c>
    10b2:	e8 94       	clt
    10b4:	6f 93       	push	r22
    10b6:	6e 7f       	andi	r22, 0xFE	; 254
    10b8:	6e 5f       	subi	r22, 0xFE	; 254
    10ba:	7f 4f       	sbci	r23, 0xFF	; 255
    10bc:	8f 4f       	sbci	r24, 0xFF	; 255
    10be:	9f 4f       	sbci	r25, 0xFF	; 255
    10c0:	af 4f       	sbci	r26, 0xFF	; 255
    10c2:	b1 e0       	ldi	r27, 0x01	; 1
    10c4:	3e d0       	rcall	.+124    	; 0x1142 <__ultoa_invert+0x9c>
    10c6:	b4 e0       	ldi	r27, 0x04	; 4
    10c8:	3c d0       	rcall	.+120    	; 0x1142 <__ultoa_invert+0x9c>
    10ca:	67 0f       	add	r22, r23
    10cc:	78 1f       	adc	r23, r24
    10ce:	89 1f       	adc	r24, r25
    10d0:	9a 1f       	adc	r25, r26
    10d2:	a1 1d       	adc	r26, r1
    10d4:	68 0f       	add	r22, r24
    10d6:	79 1f       	adc	r23, r25
    10d8:	8a 1f       	adc	r24, r26
    10da:	91 1d       	adc	r25, r1
    10dc:	a1 1d       	adc	r26, r1
    10de:	6a 0f       	add	r22, r26
    10e0:	71 1d       	adc	r23, r1
    10e2:	81 1d       	adc	r24, r1
    10e4:	91 1d       	adc	r25, r1
    10e6:	a1 1d       	adc	r26, r1
    10e8:	20 d0       	rcall	.+64     	; 0x112a <__ultoa_invert+0x84>
    10ea:	09 f4       	brne	.+2      	; 0x10ee <__ultoa_invert+0x48>
    10ec:	68 94       	set
    10ee:	3f 91       	pop	r19
    10f0:	2a e0       	ldi	r18, 0x0A	; 10
    10f2:	26 9f       	mul	r18, r22
    10f4:	11 24       	eor	r1, r1
    10f6:	30 19       	sub	r19, r0
    10f8:	30 5d       	subi	r19, 0xD0	; 208
    10fa:	31 93       	st	Z+, r19
    10fc:	de f6       	brtc	.-74     	; 0x10b4 <__ultoa_invert+0xe>
    10fe:	cf 01       	movw	r24, r30
    1100:	08 95       	ret
    1102:	46 2f       	mov	r20, r22
    1104:	47 70       	andi	r20, 0x07	; 7
    1106:	40 5d       	subi	r20, 0xD0	; 208
    1108:	41 93       	st	Z+, r20
    110a:	b3 e0       	ldi	r27, 0x03	; 3
    110c:	0f d0       	rcall	.+30     	; 0x112c <__ultoa_invert+0x86>
    110e:	c9 f7       	brne	.-14     	; 0x1102 <__ultoa_invert+0x5c>
    1110:	f6 cf       	rjmp	.-20     	; 0x10fe <__ultoa_invert+0x58>
    1112:	46 2f       	mov	r20, r22
    1114:	4f 70       	andi	r20, 0x0F	; 15
    1116:	40 5d       	subi	r20, 0xD0	; 208
    1118:	4a 33       	cpi	r20, 0x3A	; 58
    111a:	18 f0       	brcs	.+6      	; 0x1122 <__ultoa_invert+0x7c>
    111c:	49 5d       	subi	r20, 0xD9	; 217
    111e:	31 fd       	sbrc	r19, 1
    1120:	40 52       	subi	r20, 0x20	; 32
    1122:	41 93       	st	Z+, r20
    1124:	02 d0       	rcall	.+4      	; 0x112a <__ultoa_invert+0x84>
    1126:	a9 f7       	brne	.-22     	; 0x1112 <__ultoa_invert+0x6c>
    1128:	ea cf       	rjmp	.-44     	; 0x10fe <__ultoa_invert+0x58>
    112a:	b4 e0       	ldi	r27, 0x04	; 4
    112c:	a6 95       	lsr	r26
    112e:	97 95       	ror	r25
    1130:	87 95       	ror	r24
    1132:	77 95       	ror	r23
    1134:	67 95       	ror	r22
    1136:	ba 95       	dec	r27
    1138:	c9 f7       	brne	.-14     	; 0x112c <__ultoa_invert+0x86>
    113a:	00 97       	sbiw	r24, 0x00	; 0
    113c:	61 05       	cpc	r22, r1
    113e:	71 05       	cpc	r23, r1
    1140:	08 95       	ret
    1142:	9b 01       	movw	r18, r22
    1144:	ac 01       	movw	r20, r24
    1146:	0a 2e       	mov	r0, r26
    1148:	06 94       	lsr	r0
    114a:	57 95       	ror	r21
    114c:	47 95       	ror	r20
    114e:	37 95       	ror	r19
    1150:	27 95       	ror	r18
    1152:	ba 95       	dec	r27
    1154:	c9 f7       	brne	.-14     	; 0x1148 <__ultoa_invert+0xa2>
    1156:	62 0f       	add	r22, r18
    1158:	73 1f       	adc	r23, r19
    115a:	84 1f       	adc	r24, r20
    115c:	95 1f       	adc	r25, r21
    115e:	a0 1d       	adc	r26, r0
    1160:	08 95       	ret

00001162 <__prologue_saves__>:
    1162:	2f 92       	push	r2
    1164:	3f 92       	push	r3
    1166:	4f 92       	push	r4
    1168:	5f 92       	push	r5
    116a:	6f 92       	push	r6
    116c:	7f 92       	push	r7
    116e:	8f 92       	push	r8
    1170:	9f 92       	push	r9
    1172:	af 92       	push	r10
    1174:	bf 92       	push	r11
    1176:	cf 92       	push	r12
    1178:	df 92       	push	r13
    117a:	ef 92       	push	r14
    117c:	ff 92       	push	r15
    117e:	0f 93       	push	r16
    1180:	1f 93       	push	r17
    1182:	cf 93       	push	r28
    1184:	df 93       	push	r29
    1186:	cd b7       	in	r28, 0x3d	; 61
    1188:	de b7       	in	r29, 0x3e	; 62
    118a:	ca 1b       	sub	r28, r26
    118c:	db 0b       	sbc	r29, r27
    118e:	0f b6       	in	r0, 0x3f	; 63
    1190:	f8 94       	cli
    1192:	de bf       	out	0x3e, r29	; 62
    1194:	0f be       	out	0x3f, r0	; 63
    1196:	cd bf       	out	0x3d, r28	; 61
    1198:	09 94       	ijmp

0000119a <__epilogue_restores__>:
    119a:	2a 88       	ldd	r2, Y+18	; 0x12
    119c:	39 88       	ldd	r3, Y+17	; 0x11
    119e:	48 88       	ldd	r4, Y+16	; 0x10
    11a0:	5f 84       	ldd	r5, Y+15	; 0x0f
    11a2:	6e 84       	ldd	r6, Y+14	; 0x0e
    11a4:	7d 84       	ldd	r7, Y+13	; 0x0d
    11a6:	8c 84       	ldd	r8, Y+12	; 0x0c
    11a8:	9b 84       	ldd	r9, Y+11	; 0x0b
    11aa:	aa 84       	ldd	r10, Y+10	; 0x0a
    11ac:	b9 84       	ldd	r11, Y+9	; 0x09
    11ae:	c8 84       	ldd	r12, Y+8	; 0x08
    11b0:	df 80       	ldd	r13, Y+7	; 0x07
    11b2:	ee 80       	ldd	r14, Y+6	; 0x06
    11b4:	fd 80       	ldd	r15, Y+5	; 0x05
    11b6:	0c 81       	ldd	r16, Y+4	; 0x04
    11b8:	1b 81       	ldd	r17, Y+3	; 0x03
    11ba:	aa 81       	ldd	r26, Y+2	; 0x02
    11bc:	b9 81       	ldd	r27, Y+1	; 0x01
    11be:	ce 0f       	add	r28, r30
    11c0:	d1 1d       	adc	r29, r1
    11c2:	0f b6       	in	r0, 0x3f	; 63
    11c4:	f8 94       	cli
    11c6:	de bf       	out	0x3e, r29	; 62
    11c8:	0f be       	out	0x3f, r0	; 63
    11ca:	cd bf       	out	0x3d, r28	; 61
    11cc:	ed 01       	movw	r28, r26
    11ce:	08 95       	ret

000011d0 <__do_global_dtors>:
    11d0:	10 e0       	ldi	r17, 0x00	; 0
    11d2:	cb e2       	ldi	r28, 0x2B	; 43
    11d4:	d0 e0       	ldi	r29, 0x00	; 0
    11d6:	04 c0       	rjmp	.+8      	; 0x11e0 <__do_global_dtors+0x10>
    11d8:	fe 01       	movw	r30, r28
    11da:	0e 94 03 06 	call	0xc06	; 0xc06 <__tablejump2__>
    11de:	21 96       	adiw	r28, 0x01	; 1
    11e0:	cc 32       	cpi	r28, 0x2C	; 44
    11e2:	d1 07       	cpc	r29, r17
    11e4:	c9 f7       	brne	.-14     	; 0x11d8 <__do_global_dtors+0x8>
    11e6:	f8 94       	cli

000011e8 <__stop_program>:
    11e8:	ff cf       	rjmp	.-2      	; 0x11e8 <__stop_program>
