#-----------------------------------------------------------
# Vivado v2020.2.1 (64-bit)
# SW Build 3080587 on Fri Dec 11 14:53:26 MST 2020
# IP Build 3080454 on Sat Dec 12 02:19:03 MST 2020
# Start of session at: Mon Mar  8 14:34:35 2021
# Process ID: 1563894
# Current directory: /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/design_1_tm1638_demo_0_0_synth_1
# Command line: vivado -log design_1_tm1638_demo_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_tm1638_demo_0_0.tcl
# Log file: /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/design_1_tm1638_demo_0_0_synth_1/design_1_tm1638_demo_0_0.vds
# Journal file: /home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/design_1_tm1638_demo_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_tm1638_demo_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/david/Documents/GitHub/djrm-EBAZ4205/ip_repo/myip_interrupt_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/david/Documents/GitHub/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_tm1638_demo_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_tm1638_demo_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1563956
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2345.457 ; gain = 0.000 ; free physical = 161 ; free virtual = 1679
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_tm1638_demo_0_0' [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_tm1638_demo_0_0/synth/design_1_tm1638_demo_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'tm1638_demo' [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/new/tm1638_demo.v:1]
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
	Parameter S_1 bound to: 7'b0000110 
	Parameter S_2 bound to: 7'b1011011 
	Parameter S_3 bound to: 7'b1001111 
	Parameter S_4 bound to: 7'b1100110 
	Parameter S_5 bound to: 7'b1101101 
	Parameter S_6 bound to: 7'b1111101 
	Parameter S_7 bound to: 7'b0000111 
	Parameter S_8 bound to: 7'b1111111 
	Parameter S_BLK bound to: 7'b0000000 
	Parameter C_READ bound to: 8'b01000010 
	Parameter C_WRITE bound to: 8'b01000000 
	Parameter C_DISP bound to: 8'b10001111 
	Parameter C_ADDR bound to: 8'b11000000 
	Parameter CLK_DIV bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:55237]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:55237]
INFO: [Synth 8-6157] synthesizing module 'tm1638' [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/imports/src/tm1638.v:1]
	Parameter CLK_DIV bound to: 7 - type: integer 
	Parameter CLK_DIV1 bound to: 6 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WAIT bound to: 2'b01 
	Parameter S_TRANSFER bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'tm1638' (2#1) [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/imports/src/tm1638.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/new/tm1638_demo.v:197]
INFO: [Synth 8-6155] done synthesizing module 'tm1638_demo' (3#1) [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/new/tm1638_demo.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tm1638_demo_0_0' (4#1) [/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.srcs/sources_1/bd/design_1/ip/design_1_tm1638_demo_0_0/synth/design_1_tm1638_demo_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.457 ; gain = 0.000 ; free physical = 931 ; free virtual = 2468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2345.457 ; gain = 0.000 ; free physical = 924 ; free virtual = 2463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2345.457 ; gain = 0.000 ; free physical = 924 ; free virtual = 2463
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2345.457 ; gain = 0.000 ; free physical = 917 ; free virtual = 2458
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.125 ; gain = 0.000 ; free physical = 827 ; free virtual = 2386
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2453.125 ; gain = 0.000 ; free physical = 827 ; free virtual = 2386
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 881 ; free virtual = 2445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 881 ; free virtual = 2445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 881 ; free virtual = 2445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'tm1638'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
                  S_WAIT |                              010 |                               01
              S_TRANSFER |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'tm1638'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 866 ; free virtual = 2434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	  38 Input    8 Bit        Muxes := 1     
	  37 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 7     
	  37 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 847 ; free virtual = 2424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+---------------+---------------+----------------+
|Module Name              | RTL Object    | Depth x Width | Implemented As | 
+-------------------------+---------------+---------------+----------------+
|tm1638_demo              | tm_latch      | 64x1          | LUT            | 
|tm1638_demo              | tm_out        | 64x1          | LUT            | 
|design_1_tm1638_demo_0_0 | inst/tm_latch | 64x1          | LUT            | 
|design_1_tm1638_demo_0_0 | inst/tm_out   | 64x1          | LUT            | 
+-------------------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 714 ; free virtual = 2305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 714 ; free virtual = 2304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 712 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_11' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_12' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_13' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_14' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_15' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 700 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 700 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 700 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 700 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 700 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 700 ; free virtual = 2303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     3|
|2     |LUT2  |     7|
|3     |LUT3  |     8|
|4     |LUT4  |    16|
|5     |LUT5  |    21|
|6     |LUT6  |    34|
|7     |FDRE  |    54|
|8     |FDSE  |     3|
|9     |IOBUF |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 700 ; free virtual = 2303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2453.125 ; gain = 0.000 ; free physical = 754 ; free virtual = 2358
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.125 ; gain = 107.668 ; free physical = 754 ; free virtual = 2358
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2453.125 ; gain = 0.000 ; free physical = 747 ; free virtual = 2352
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2453.125 ; gain = 0.000 ; free physical = 770 ; free virtual = 2382
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2453.125 ; gain = 107.844 ; free physical = 913 ; free virtual = 2525
INFO: [Common 17-1381] The checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/design_1_tm1638_demo_0_0_synth_1/design_1_tm1638_demo_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/david/ebaz4205/projects/Display_LEDs/Display_LEDs.runs/design_1_tm1638_demo_0_0_synth_1/design_1_tm1638_demo_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_tm1638_demo_0_0_utilization_synth.rpt -pb design_1_tm1638_demo_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  8 14:35:16 2021...
