
pully_angle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be20  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  0800bff8  0800bff8  0001bff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c434  0800c434  000206d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c434  0800c434  0001c434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c43c  0800c43c  000206d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c43c  0800c43c  0001c43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c440  0800c440  0001c440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006d8  20000000  0800c444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001990  200006d8  0800cb1c  000206d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002068  0800cb1c  00022068  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000206d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020708  2**0
                  CONTENTS, READONLY
 13 .debug_line   000609b6  00000000  00000000  0002074b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000085  00000000  00000000  00081101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0005e17e  00000000  00000000  00081186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000c3f9  00000000  00000000  000df304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002440  00000000  00000000  000eb700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111ba9  00000000  00000000  000edb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00003d43  00000000  00000000  001ff6e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00020cd8  00000000  00000000  0020342c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  00035196  00000000  00000000  00224104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00006728  00000000  00000000  0025929c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200006d8 	.word	0x200006d8
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800bfe0 	.word	0x0800bfe0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200006dc 	.word	0x200006dc
 8000214:	0800bfe0 	.word	0x0800bfe0

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__gedf2>:
 8000590:	f04f 3cff 	mov.w	ip, #4294967295
 8000594:	e006      	b.n	80005a4 <__cmpdf2+0x4>
 8000596:	bf00      	nop

08000598 <__ledf2>:
 8000598:	f04f 0c01 	mov.w	ip, #1
 800059c:	e002      	b.n	80005a4 <__cmpdf2+0x4>
 800059e:	bf00      	nop

080005a0 <__cmpdf2>:
 80005a0:	f04f 0c01 	mov.w	ip, #1
 80005a4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b4:	bf18      	it	ne
 80005b6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80005ba:	d01b      	beq.n	80005f4 <__cmpdf2+0x54>
 80005bc:	b001      	add	sp, #4
 80005be:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80005c2:	bf0c      	ite	eq
 80005c4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80005c8:	ea91 0f03 	teqne	r1, r3
 80005cc:	bf02      	ittt	eq
 80005ce:	ea90 0f02 	teqeq	r0, r2
 80005d2:	2000      	moveq	r0, #0
 80005d4:	4770      	bxeq	lr
 80005d6:	f110 0f00 	cmn.w	r0, #0
 80005da:	ea91 0f03 	teq	r1, r3
 80005de:	bf58      	it	pl
 80005e0:	4299      	cmppl	r1, r3
 80005e2:	bf08      	it	eq
 80005e4:	4290      	cmpeq	r0, r2
 80005e6:	bf2c      	ite	cs
 80005e8:	17d8      	asrcs	r0, r3, #31
 80005ea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005ee:	f040 0001 	orr.w	r0, r0, #1
 80005f2:	4770      	bx	lr
 80005f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005fc:	d102      	bne.n	8000604 <__cmpdf2+0x64>
 80005fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000602:	d107      	bne.n	8000614 <__cmpdf2+0x74>
 8000604:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000608:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800060c:	d1d6      	bne.n	80005bc <__cmpdf2+0x1c>
 800060e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000612:	d0d3      	beq.n	80005bc <__cmpdf2+0x1c>
 8000614:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <__aeabi_cdrcmple>:
 800061c:	4684      	mov	ip, r0
 800061e:	4610      	mov	r0, r2
 8000620:	4662      	mov	r2, ip
 8000622:	468c      	mov	ip, r1
 8000624:	4619      	mov	r1, r3
 8000626:	4663      	mov	r3, ip
 8000628:	e000      	b.n	800062c <__aeabi_cdcmpeq>
 800062a:	bf00      	nop

0800062c <__aeabi_cdcmpeq>:
 800062c:	b501      	push	{r0, lr}
 800062e:	f7ff ffb7 	bl	80005a0 <__cmpdf2>
 8000632:	2800      	cmp	r0, #0
 8000634:	bf48      	it	mi
 8000636:	f110 0f00 	cmnmi.w	r0, #0
 800063a:	bd01      	pop	{r0, pc}

0800063c <__aeabi_dcmpeq>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff fff4 	bl	800062c <__aeabi_cdcmpeq>
 8000644:	bf0c      	ite	eq
 8000646:	2001      	moveq	r0, #1
 8000648:	2000      	movne	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_dcmplt>:
 8000650:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000654:	f7ff ffea 	bl	800062c <__aeabi_cdcmpeq>
 8000658:	bf34      	ite	cc
 800065a:	2001      	movcc	r0, #1
 800065c:	2000      	movcs	r0, #0
 800065e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000662:	bf00      	nop

08000664 <__aeabi_dcmple>:
 8000664:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000668:	f7ff ffe0 	bl	800062c <__aeabi_cdcmpeq>
 800066c:	bf94      	ite	ls
 800066e:	2001      	movls	r0, #1
 8000670:	2000      	movhi	r0, #0
 8000672:	f85d fb08 	ldr.w	pc, [sp], #8
 8000676:	bf00      	nop

08000678 <__aeabi_dcmpge>:
 8000678:	f84d ed08 	str.w	lr, [sp, #-8]!
 800067c:	f7ff ffce 	bl	800061c <__aeabi_cdrcmple>
 8000680:	bf94      	ite	ls
 8000682:	2001      	movls	r0, #1
 8000684:	2000      	movhi	r0, #0
 8000686:	f85d fb08 	ldr.w	pc, [sp], #8
 800068a:	bf00      	nop

0800068c <__aeabi_dcmpgt>:
 800068c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000690:	f7ff ffc4 	bl	800061c <__aeabi_cdrcmple>
 8000694:	bf34      	ite	cc
 8000696:	2001      	movcc	r0, #1
 8000698:	2000      	movcs	r0, #0
 800069a:	f85d fb08 	ldr.w	pc, [sp], #8
 800069e:	bf00      	nop

080006a0 <__aeabi_uldivmod>:
 80006a0:	b953      	cbnz	r3, 80006b8 <__aeabi_uldivmod+0x18>
 80006a2:	b94a      	cbnz	r2, 80006b8 <__aeabi_uldivmod+0x18>
 80006a4:	2900      	cmp	r1, #0
 80006a6:	bf08      	it	eq
 80006a8:	2800      	cmpeq	r0, #0
 80006aa:	bf1c      	itt	ne
 80006ac:	f04f 31ff 	movne.w	r1, #4294967295
 80006b0:	f04f 30ff 	movne.w	r0, #4294967295
 80006b4:	f000 b970 	b.w	8000998 <__aeabi_idiv0>
 80006b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80006bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006c0:	f000 f806 	bl	80006d0 <__udivmoddi4>
 80006c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006cc:	b004      	add	sp, #16
 80006ce:	4770      	bx	lr

080006d0 <__udivmoddi4>:
 80006d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006d4:	9e08      	ldr	r6, [sp, #32]
 80006d6:	460d      	mov	r5, r1
 80006d8:	4604      	mov	r4, r0
 80006da:	460f      	mov	r7, r1
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d14a      	bne.n	8000776 <__udivmoddi4+0xa6>
 80006e0:	428a      	cmp	r2, r1
 80006e2:	4694      	mov	ip, r2
 80006e4:	d965      	bls.n	80007b2 <__udivmoddi4+0xe2>
 80006e6:	fab2 f382 	clz	r3, r2
 80006ea:	b143      	cbz	r3, 80006fe <__udivmoddi4+0x2e>
 80006ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80006f0:	f1c3 0220 	rsb	r2, r3, #32
 80006f4:	409f      	lsls	r7, r3
 80006f6:	fa20 f202 	lsr.w	r2, r0, r2
 80006fa:	4317      	orrs	r7, r2
 80006fc:	409c      	lsls	r4, r3
 80006fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000702:	fa1f f58c 	uxth.w	r5, ip
 8000706:	fbb7 f1fe 	udiv	r1, r7, lr
 800070a:	0c22      	lsrs	r2, r4, #16
 800070c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000710:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000714:	fb01 f005 	mul.w	r0, r1, r5
 8000718:	4290      	cmp	r0, r2
 800071a:	d90a      	bls.n	8000732 <__udivmoddi4+0x62>
 800071c:	eb1c 0202 	adds.w	r2, ip, r2
 8000720:	f101 37ff 	add.w	r7, r1, #4294967295
 8000724:	f080 811c 	bcs.w	8000960 <__udivmoddi4+0x290>
 8000728:	4290      	cmp	r0, r2
 800072a:	f240 8119 	bls.w	8000960 <__udivmoddi4+0x290>
 800072e:	3902      	subs	r1, #2
 8000730:	4462      	add	r2, ip
 8000732:	1a12      	subs	r2, r2, r0
 8000734:	b2a4      	uxth	r4, r4
 8000736:	fbb2 f0fe 	udiv	r0, r2, lr
 800073a:	fb0e 2210 	mls	r2, lr, r0, r2
 800073e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000742:	fb00 f505 	mul.w	r5, r0, r5
 8000746:	42a5      	cmp	r5, r4
 8000748:	d90a      	bls.n	8000760 <__udivmoddi4+0x90>
 800074a:	eb1c 0404 	adds.w	r4, ip, r4
 800074e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000752:	f080 8107 	bcs.w	8000964 <__udivmoddi4+0x294>
 8000756:	42a5      	cmp	r5, r4
 8000758:	f240 8104 	bls.w	8000964 <__udivmoddi4+0x294>
 800075c:	4464      	add	r4, ip
 800075e:	3802      	subs	r0, #2
 8000760:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000764:	1b64      	subs	r4, r4, r5
 8000766:	2100      	movs	r1, #0
 8000768:	b11e      	cbz	r6, 8000772 <__udivmoddi4+0xa2>
 800076a:	40dc      	lsrs	r4, r3
 800076c:	2300      	movs	r3, #0
 800076e:	e9c6 4300 	strd	r4, r3, [r6]
 8000772:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000776:	428b      	cmp	r3, r1
 8000778:	d908      	bls.n	800078c <__udivmoddi4+0xbc>
 800077a:	2e00      	cmp	r6, #0
 800077c:	f000 80ed 	beq.w	800095a <__udivmoddi4+0x28a>
 8000780:	2100      	movs	r1, #0
 8000782:	e9c6 0500 	strd	r0, r5, [r6]
 8000786:	4608      	mov	r0, r1
 8000788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800078c:	fab3 f183 	clz	r1, r3
 8000790:	2900      	cmp	r1, #0
 8000792:	d149      	bne.n	8000828 <__udivmoddi4+0x158>
 8000794:	42ab      	cmp	r3, r5
 8000796:	d302      	bcc.n	800079e <__udivmoddi4+0xce>
 8000798:	4282      	cmp	r2, r0
 800079a:	f200 80f8 	bhi.w	800098e <__udivmoddi4+0x2be>
 800079e:	1a84      	subs	r4, r0, r2
 80007a0:	eb65 0203 	sbc.w	r2, r5, r3
 80007a4:	2001      	movs	r0, #1
 80007a6:	4617      	mov	r7, r2
 80007a8:	2e00      	cmp	r6, #0
 80007aa:	d0e2      	beq.n	8000772 <__udivmoddi4+0xa2>
 80007ac:	e9c6 4700 	strd	r4, r7, [r6]
 80007b0:	e7df      	b.n	8000772 <__udivmoddi4+0xa2>
 80007b2:	b902      	cbnz	r2, 80007b6 <__udivmoddi4+0xe6>
 80007b4:	deff      	udf	#255	; 0xff
 80007b6:	fab2 f382 	clz	r3, r2
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	f040 8090 	bne.w	80008e0 <__udivmoddi4+0x210>
 80007c0:	1a8a      	subs	r2, r1, r2
 80007c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007c6:	fa1f fe8c 	uxth.w	lr, ip
 80007ca:	2101      	movs	r1, #1
 80007cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80007d0:	fb07 2015 	mls	r0, r7, r5, r2
 80007d4:	0c22      	lsrs	r2, r4, #16
 80007d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80007da:	fb0e f005 	mul.w	r0, lr, r5
 80007de:	4290      	cmp	r0, r2
 80007e0:	d908      	bls.n	80007f4 <__udivmoddi4+0x124>
 80007e2:	eb1c 0202 	adds.w	r2, ip, r2
 80007e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80007ea:	d202      	bcs.n	80007f2 <__udivmoddi4+0x122>
 80007ec:	4290      	cmp	r0, r2
 80007ee:	f200 80cb 	bhi.w	8000988 <__udivmoddi4+0x2b8>
 80007f2:	4645      	mov	r5, r8
 80007f4:	1a12      	subs	r2, r2, r0
 80007f6:	b2a4      	uxth	r4, r4
 80007f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80007fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000800:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000804:	fb0e fe00 	mul.w	lr, lr, r0
 8000808:	45a6      	cmp	lr, r4
 800080a:	d908      	bls.n	800081e <__udivmoddi4+0x14e>
 800080c:	eb1c 0404 	adds.w	r4, ip, r4
 8000810:	f100 32ff 	add.w	r2, r0, #4294967295
 8000814:	d202      	bcs.n	800081c <__udivmoddi4+0x14c>
 8000816:	45a6      	cmp	lr, r4
 8000818:	f200 80bb 	bhi.w	8000992 <__udivmoddi4+0x2c2>
 800081c:	4610      	mov	r0, r2
 800081e:	eba4 040e 	sub.w	r4, r4, lr
 8000822:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000826:	e79f      	b.n	8000768 <__udivmoddi4+0x98>
 8000828:	f1c1 0720 	rsb	r7, r1, #32
 800082c:	408b      	lsls	r3, r1
 800082e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000832:	ea4c 0c03 	orr.w	ip, ip, r3
 8000836:	fa05 f401 	lsl.w	r4, r5, r1
 800083a:	fa20 f307 	lsr.w	r3, r0, r7
 800083e:	40fd      	lsrs	r5, r7
 8000840:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000844:	4323      	orrs	r3, r4
 8000846:	fbb5 f8f9 	udiv	r8, r5, r9
 800084a:	fa1f fe8c 	uxth.w	lr, ip
 800084e:	fb09 5518 	mls	r5, r9, r8, r5
 8000852:	0c1c      	lsrs	r4, r3, #16
 8000854:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000858:	fb08 f50e 	mul.w	r5, r8, lr
 800085c:	42a5      	cmp	r5, r4
 800085e:	fa02 f201 	lsl.w	r2, r2, r1
 8000862:	fa00 f001 	lsl.w	r0, r0, r1
 8000866:	d90b      	bls.n	8000880 <__udivmoddi4+0x1b0>
 8000868:	eb1c 0404 	adds.w	r4, ip, r4
 800086c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000870:	f080 8088 	bcs.w	8000984 <__udivmoddi4+0x2b4>
 8000874:	42a5      	cmp	r5, r4
 8000876:	f240 8085 	bls.w	8000984 <__udivmoddi4+0x2b4>
 800087a:	f1a8 0802 	sub.w	r8, r8, #2
 800087e:	4464      	add	r4, ip
 8000880:	1b64      	subs	r4, r4, r5
 8000882:	b29d      	uxth	r5, r3
 8000884:	fbb4 f3f9 	udiv	r3, r4, r9
 8000888:	fb09 4413 	mls	r4, r9, r3, r4
 800088c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000890:	fb03 fe0e 	mul.w	lr, r3, lr
 8000894:	45a6      	cmp	lr, r4
 8000896:	d908      	bls.n	80008aa <__udivmoddi4+0x1da>
 8000898:	eb1c 0404 	adds.w	r4, ip, r4
 800089c:	f103 35ff 	add.w	r5, r3, #4294967295
 80008a0:	d26c      	bcs.n	800097c <__udivmoddi4+0x2ac>
 80008a2:	45a6      	cmp	lr, r4
 80008a4:	d96a      	bls.n	800097c <__udivmoddi4+0x2ac>
 80008a6:	3b02      	subs	r3, #2
 80008a8:	4464      	add	r4, ip
 80008aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008ae:	fba3 9502 	umull	r9, r5, r3, r2
 80008b2:	eba4 040e 	sub.w	r4, r4, lr
 80008b6:	42ac      	cmp	r4, r5
 80008b8:	46c8      	mov	r8, r9
 80008ba:	46ae      	mov	lr, r5
 80008bc:	d356      	bcc.n	800096c <__udivmoddi4+0x29c>
 80008be:	d053      	beq.n	8000968 <__udivmoddi4+0x298>
 80008c0:	b156      	cbz	r6, 80008d8 <__udivmoddi4+0x208>
 80008c2:	ebb0 0208 	subs.w	r2, r0, r8
 80008c6:	eb64 040e 	sbc.w	r4, r4, lr
 80008ca:	fa04 f707 	lsl.w	r7, r4, r7
 80008ce:	40ca      	lsrs	r2, r1
 80008d0:	40cc      	lsrs	r4, r1
 80008d2:	4317      	orrs	r7, r2
 80008d4:	e9c6 7400 	strd	r7, r4, [r6]
 80008d8:	4618      	mov	r0, r3
 80008da:	2100      	movs	r1, #0
 80008dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008e0:	f1c3 0120 	rsb	r1, r3, #32
 80008e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80008e8:	fa20 f201 	lsr.w	r2, r0, r1
 80008ec:	fa25 f101 	lsr.w	r1, r5, r1
 80008f0:	409d      	lsls	r5, r3
 80008f2:	432a      	orrs	r2, r5
 80008f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008f8:	fa1f fe8c 	uxth.w	lr, ip
 80008fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000900:	fb07 1510 	mls	r5, r7, r0, r1
 8000904:	0c11      	lsrs	r1, r2, #16
 8000906:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800090a:	fb00 f50e 	mul.w	r5, r0, lr
 800090e:	428d      	cmp	r5, r1
 8000910:	fa04 f403 	lsl.w	r4, r4, r3
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x258>
 8000916:	eb1c 0101 	adds.w	r1, ip, r1
 800091a:	f100 38ff 	add.w	r8, r0, #4294967295
 800091e:	d22f      	bcs.n	8000980 <__udivmoddi4+0x2b0>
 8000920:	428d      	cmp	r5, r1
 8000922:	d92d      	bls.n	8000980 <__udivmoddi4+0x2b0>
 8000924:	3802      	subs	r0, #2
 8000926:	4461      	add	r1, ip
 8000928:	1b49      	subs	r1, r1, r5
 800092a:	b292      	uxth	r2, r2
 800092c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000930:	fb07 1115 	mls	r1, r7, r5, r1
 8000934:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000938:	fb05 f10e 	mul.w	r1, r5, lr
 800093c:	4291      	cmp	r1, r2
 800093e:	d908      	bls.n	8000952 <__udivmoddi4+0x282>
 8000940:	eb1c 0202 	adds.w	r2, ip, r2
 8000944:	f105 38ff 	add.w	r8, r5, #4294967295
 8000948:	d216      	bcs.n	8000978 <__udivmoddi4+0x2a8>
 800094a:	4291      	cmp	r1, r2
 800094c:	d914      	bls.n	8000978 <__udivmoddi4+0x2a8>
 800094e:	3d02      	subs	r5, #2
 8000950:	4462      	add	r2, ip
 8000952:	1a52      	subs	r2, r2, r1
 8000954:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000958:	e738      	b.n	80007cc <__udivmoddi4+0xfc>
 800095a:	4631      	mov	r1, r6
 800095c:	4630      	mov	r0, r6
 800095e:	e708      	b.n	8000772 <__udivmoddi4+0xa2>
 8000960:	4639      	mov	r1, r7
 8000962:	e6e6      	b.n	8000732 <__udivmoddi4+0x62>
 8000964:	4610      	mov	r0, r2
 8000966:	e6fb      	b.n	8000760 <__udivmoddi4+0x90>
 8000968:	4548      	cmp	r0, r9
 800096a:	d2a9      	bcs.n	80008c0 <__udivmoddi4+0x1f0>
 800096c:	ebb9 0802 	subs.w	r8, r9, r2
 8000970:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000974:	3b01      	subs	r3, #1
 8000976:	e7a3      	b.n	80008c0 <__udivmoddi4+0x1f0>
 8000978:	4645      	mov	r5, r8
 800097a:	e7ea      	b.n	8000952 <__udivmoddi4+0x282>
 800097c:	462b      	mov	r3, r5
 800097e:	e794      	b.n	80008aa <__udivmoddi4+0x1da>
 8000980:	4640      	mov	r0, r8
 8000982:	e7d1      	b.n	8000928 <__udivmoddi4+0x258>
 8000984:	46d0      	mov	r8, sl
 8000986:	e77b      	b.n	8000880 <__udivmoddi4+0x1b0>
 8000988:	3d02      	subs	r5, #2
 800098a:	4462      	add	r2, ip
 800098c:	e732      	b.n	80007f4 <__udivmoddi4+0x124>
 800098e:	4608      	mov	r0, r1
 8000990:	e70a      	b.n	80007a8 <__udivmoddi4+0xd8>
 8000992:	4464      	add	r4, ip
 8000994:	3802      	subs	r0, #2
 8000996:	e742      	b.n	800081e <__udivmoddi4+0x14e>

08000998 <__aeabi_idiv0>:
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800099c:	480d      	ldr	r0, [pc, #52]	; (80009d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800099e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80009a0:	f005 fa3e 	bl	8005e20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009a4:	480c      	ldr	r0, [pc, #48]	; (80009d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80009a6:	490d      	ldr	r1, [pc, #52]	; (80009dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80009a8:	4a0d      	ldr	r2, [pc, #52]	; (80009e0 <LoopForever+0xe>)
  movs r3, #0
 80009aa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80009ac:	e002      	b.n	80009b4 <LoopCopyDataInit>

080009ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009b2:	3304      	adds	r3, #4

080009b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b8:	d3f9      	bcc.n	80009ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ba:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009bc:	4c0a      	ldr	r4, [pc, #40]	; (80009e8 <LoopForever+0x16>)
  movs r3, #0
 80009be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009c0:	e001      	b.n	80009c6 <LoopFillZerobss>

080009c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009c4:	3204      	adds	r2, #4

080009c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c8:	d3fb      	bcc.n	80009c2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80009ca:	f00b fad7 	bl	800bf7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009ce:	f001 fc55 	bl	800227c <main>

080009d2 <LoopForever>:

LoopForever:
    b LoopForever
 80009d2:	e7fe      	b.n	80009d2 <LoopForever>
  ldr   r0, =_estack
 80009d4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80009d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009dc:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 80009e0:	0800c444 	.word	0x0800c444
  ldr r2, =_sbss
 80009e4:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 80009e8:	20002068 	.word	0x20002068

080009ec <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009ec:	e7fe      	b.n	80009ec <BusFault_Handler>
	...

080009f0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009f0:	b510      	push	{r4, lr}

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80009f2:	2400      	movs	r4, #0
{
 80009f4:	b09a      	sub	sp, #104	; 0x68
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80009f6:	4621      	mov	r1, r4
 80009f8:	223c      	movs	r2, #60	; 0x3c
 80009fa:	a80b      	add	r0, sp, #44	; 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 80009fc:	e9cd 4400 	strd	r4, r4, [sp]
 8000a00:	9402      	str	r4, [sp, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000a02:	f00b fab3 	bl	800bf6c <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a06:	4621      	mov	r1, r4
 8000a08:	2220      	movs	r2, #32
 8000a0a:	a803      	add	r0, sp, #12
 8000a0c:	f00b faae 	bl	800bf6c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a10:	4846      	ldr	r0, [pc, #280]	; (8000b2c <MX_ADC1_Init+0x13c>)
 8000a12:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000a16:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000a18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 3;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a20:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.GainCompensation = 0;
 8000a24:	6104      	str	r4, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a26:	8384      	strh	r4, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a28:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a2c:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a30:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000a32:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000a36:	60c3      	str	r3, [r0, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a38:	2401      	movs	r4, #1
 8000a3a:	2304      	movs	r3, #4
 8000a3c:	e9c0 4305 	strd	r4, r3, [r0, #20]
  hadc1.Init.NbrOfConversion = 3;
 8000a40:	2303      	movs	r3, #3
 8000a42:	6203      	str	r3, [r0, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a44:	f005 fa46 	bl	8005ed4 <HAL_ADC_Init>
 8000a48:	2800      	cmp	r0, #0
 8000a4a:	d158      	bne.n	8000afe <MX_ADC1_Init+0x10e>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a4c:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a4e:	4837      	ldr	r0, [pc, #220]	; (8000b2c <MX_ADC1_Init+0x13c>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a50:	9300      	str	r3, [sp, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a52:	4669      	mov	r1, sp
 8000a54:	f006 f89a 	bl	8006b8c <HAL_ADCEx_MultiModeConfigChannel>
 8000a58:	2800      	cmp	r0, #0
 8000a5a:	d163      	bne.n	8000b24 <MX_ADC1_Init+0x134>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000a5c:	4a34      	ldr	r2, [pc, #208]	; (8000b30 <MX_ADC1_Init+0x140>)
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.InjecOversamplingMode = DISABLE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a5e:	4833      	ldr	r0, [pc, #204]	; (8000b2c <MX_ADC1_Init+0x13c>)
  sConfigInjected.InjectedOffset = 0;
 8000a60:	2300      	movs	r3, #0
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000a62:	2109      	movs	r1, #9
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000a64:	e9cd 210b 	strd	r2, r1, [sp, #44]	; 0x2c
  sConfigInjected.InjectedOffset = 0;
 8000a68:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000a6a:	f8ad 3050 	strh.w	r3, [sp, #80]	; 0x50
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000a6e:	f88d 3052 	strb.w	r3, [sp, #82]	; 0x52
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000a72:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000a76:	2201      	movs	r2, #1
 8000a78:	237f      	movs	r3, #127	; 0x7f
 8000a7a:	e9cd 230d 	strd	r2, r3, [sp, #52]	; 0x34
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000a7e:	2304      	movs	r3, #4
 8000a80:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000a82:	2302      	movs	r3, #2
 8000a84:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000a86:	f04f 0e84 	mov.w	lr, #132	; 0x84
 8000a8a:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a8c:	a90b      	add	r1, sp, #44	; 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000a8e:	e9cd e315 	strd	lr, r3, [sp, #84]	; 0x54
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a92:	f005 fd87 	bl	80065a4 <HAL_ADCEx_InjectedConfigChannel>
 8000a96:	2800      	cmp	r0, #0
 8000a98:	d141      	bne.n	8000b1e <MX_ADC1_Init+0x12e>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000a9a:	4a26      	ldr	r2, [pc, #152]	; (8000b34 <MX_ADC1_Init+0x144>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000a9c:	4823      	ldr	r0, [pc, #140]	; (8000b2c <MX_ADC1_Init+0x13c>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000a9e:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000aa2:	a90b      	add	r1, sp, #44	; 0x2c
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000aa4:	e9cd 230b 	strd	r2, r3, [sp, #44]	; 0x2c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000aa8:	f005 fd7c 	bl	80065a4 <HAL_ADCEx_InjectedConfigChannel>
 8000aac:	2800      	cmp	r0, #0
 8000aae:	d133      	bne.n	8000b18 <MX_ADC1_Init+0x128>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ab0:	4a21      	ldr	r2, [pc, #132]	; (8000b38 <MX_ADC1_Init+0x148>)
 8000ab2:	9203      	str	r2, [sp, #12]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000ab4:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ab6:	2106      	movs	r1, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ab8:	227f      	movs	r2, #127	; 0x7f
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000aba:	e9cd 1304 	strd	r1, r3, [sp, #16]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000abe:	9206      	str	r2, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac0:	481a      	ldr	r0, [pc, #104]	; (8000b2c <MX_ADC1_Init+0x13c>)
  sConfig.Offset = 0;
 8000ac2:	2200      	movs	r2, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ac4:	a903      	add	r1, sp, #12
  sConfig.Offset = 0;
 8000ac6:	e9cd 3207 	strd	r3, r2, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aca:	f005 fb05 	bl	80060d8 <HAL_ADC_ConfigChannel>
 8000ace:	bb00      	cbnz	r0, 8000b12 <MX_ADC1_Init+0x122>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ad0:	230c      	movs	r3, #12
  sConfig.Channel = ADC_CHANNEL_5;
 8000ad2:	4a1a      	ldr	r2, [pc, #104]	; (8000b3c <MX_ADC1_Init+0x14c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad4:	4815      	ldr	r0, [pc, #84]	; (8000b2c <MX_ADC1_Init+0x13c>)
 8000ad6:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ada:	e9cd 2303 	strd	r2, r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ade:	f005 fafb 	bl	80060d8 <HAL_ADC_ConfigChannel>
 8000ae2:	b998      	cbnz	r0, 8000b0c <MX_ADC1_Init+0x11c>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000ae4:	4c16      	ldr	r4, [pc, #88]	; (8000b40 <MX_ADC1_Init+0x150>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ae6:	4811      	ldr	r0, [pc, #68]	; (8000b2c <MX_ADC1_Init+0x13c>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000ae8:	2212      	movs	r2, #18
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000aea:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aec:	a903      	add	r1, sp, #12
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000aee:	e9cd 4203 	strd	r4, r2, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000af2:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000af4:	f005 faf0 	bl	80060d8 <HAL_ADC_ConfigChannel>
 8000af8:	b920      	cbnz	r0, 8000b04 <MX_ADC1_Init+0x114>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000afa:	b01a      	add	sp, #104	; 0x68
 8000afc:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000afe:	f001 fc85 	bl	800240c <Error_Handler>
 8000b02:	e7a3      	b.n	8000a4c <MX_ADC1_Init+0x5c>
    Error_Handler();
 8000b04:	f001 fc82 	bl	800240c <Error_Handler>
}
 8000b08:	b01a      	add	sp, #104	; 0x68
 8000b0a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000b0c:	f001 fc7e 	bl	800240c <Error_Handler>
 8000b10:	e7e8      	b.n	8000ae4 <MX_ADC1_Init+0xf4>
    Error_Handler();
 8000b12:	f001 fc7b 	bl	800240c <Error_Handler>
 8000b16:	e7db      	b.n	8000ad0 <MX_ADC1_Init+0xe0>
    Error_Handler();
 8000b18:	f001 fc78 	bl	800240c <Error_Handler>
 8000b1c:	e7c8      	b.n	8000ab0 <MX_ADC1_Init+0xc0>
    Error_Handler();
 8000b1e:	f001 fc75 	bl	800240c <Error_Handler>
 8000b22:	e7ba      	b.n	8000a9a <MX_ADC1_Init+0xaa>
    Error_Handler();
 8000b24:	f001 fc72 	bl	800240c <Error_Handler>
 8000b28:	e798      	b.n	8000a5c <MX_ADC1_Init+0x6c>
 8000b2a:	bf00      	nop
 8000b2c:	200006f8 	.word	0x200006f8
 8000b30:	0c900008 	.word	0x0c900008
 8000b34:	32601000 	.word	0x32601000
 8000b38:	04300002 	.word	0x04300002
 8000b3c:	14f00020 	.word	0x14f00020
 8000b40:	2e300800 	.word	0x2e300800

08000b44 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000b44:	b500      	push	{lr}
 8000b46:	b091      	sub	sp, #68	; 0x44

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000b48:	223c      	movs	r2, #60	; 0x3c
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	a801      	add	r0, sp, #4
 8000b4e:	f00b fa0d 	bl	800bf6c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000b52:	4827      	ldr	r0, [pc, #156]	; (8000bf0 <MX_ADC2_Init+0xac>)
 8000b54:	4927      	ldr	r1, [pc, #156]	; (8000bf4 <MX_ADC2_Init+0xb0>)
 8000b56:	6001      	str	r1, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b58:	2300      	movs	r3, #0
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000b5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  hadc2.Init.GainCompensation = 0;
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b5e:	2201      	movs	r2, #1
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000b60:	60c1      	str	r1, [r0, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000b62:	8383      	strh	r3, [r0, #28]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b64:	2104      	movs	r1, #4
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000b66:	e9c0 3301 	strd	r3, r3, [r0, #4]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b6a:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b6e:	6181      	str	r1, [r0, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
  hadc2.Init.NbrOfConversion = 1;
 8000b70:	6202      	str	r2, [r0, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000b72:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000b76:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b7a:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000b7c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b80:	f005 f9a8 	bl	8005ed4 <HAL_ADC_Init>
 8000b84:	bb48      	cbnz	r0, 8000bda <MX_ADC2_Init+0x96>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000b86:	4a1c      	ldr	r2, [pc, #112]	; (8000bf8 <MX_ADC2_Init+0xb4>)
 8000b88:	9201      	str	r2, [sp, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000b8a:	2109      	movs	r1, #9
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	e9cd 1202 	strd	r1, r2, [sp, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000b92:	217f      	movs	r1, #127	; 0x7f
 8000b94:	2204      	movs	r2, #4
 8000b96:	e9cd 1204 	strd	r1, r2, [sp, #16]
  sConfigInjected.InjectedOffset = 0;
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000b9a:	2102      	movs	r1, #2
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
  sConfigInjected.AutoInjectedConv = DISABLE;
  sConfigInjected.QueueInjectedContext = DISABLE;
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000b9c:	2284      	movs	r2, #132	; 0x84
  sConfigInjected.InjectedOffset = 0;
 8000b9e:	2300      	movs	r3, #0
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000ba0:	9109      	str	r1, [sp, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000ba2:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
  sConfigInjected.InjecOversamplingMode = DISABLE;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000ba4:	4812      	ldr	r0, [pc, #72]	; (8000bf0 <MX_ADC2_Init+0xac>)
  sConfigInjected.InjectedOffset = 0;
 8000ba6:	9306      	str	r3, [sp, #24]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000ba8:	2280      	movs	r2, #128	; 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000baa:	a901      	add	r1, sp, #4
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000bac:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000bb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000bb4:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000bb6:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000bba:	f005 fcf3 	bl	80065a4 <HAL_ADCEx_InjectedConfigChannel>
 8000bbe:	b9a0      	cbnz	r0, 8000bea <MX_ADC2_Init+0xa6>
    Error_Handler();
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000bc0:	4a0e      	ldr	r2, [pc, #56]	; (8000bfc <MX_ADC2_Init+0xb8>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000bc2:	480b      	ldr	r0, [pc, #44]	; (8000bf0 <MX_ADC2_Init+0xac>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000bc4:	f240 130f 	movw	r3, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000bc8:	a901      	add	r1, sp, #4
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000bca:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000bce:	f005 fce9 	bl	80065a4 <HAL_ADCEx_InjectedConfigChannel>
 8000bd2:	b928      	cbnz	r0, 8000be0 <MX_ADC2_Init+0x9c>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000bd4:	b011      	add	sp, #68	; 0x44
 8000bd6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000bda:	f001 fc17 	bl	800240c <Error_Handler>
 8000bde:	e7d2      	b.n	8000b86 <MX_ADC2_Init+0x42>
    Error_Handler();
 8000be0:	f001 fc14 	bl	800240c <Error_Handler>
}
 8000be4:	b011      	add	sp, #68	; 0x44
 8000be6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000bea:	f001 fc0f 	bl	800240c <Error_Handler>
 8000bee:	e7e7      	b.n	8000bc0 <MX_ADC2_Init+0x7c>
 8000bf0:	20000764 	.word	0x20000764
 8000bf4:	50000100 	.word	0x50000100
 8000bf8:	cb8c0000 	.word	0xcb8c0000
 8000bfc:	0c900008 	.word	0x0c900008

08000c00 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c00:	b510      	push	{r4, lr}
 8000c02:	4604      	mov	r4, r0
 8000c04:	b09c      	sub	sp, #112	; 0x70

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c06:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c08:	2244      	movs	r2, #68	; 0x44
 8000c0a:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8000c10:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8000c14:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c16:	f00b f9a9 	bl	800bf6c <memset>
  if(adcHandle->Instance==ADC1)
 8000c1a:	6823      	ldr	r3, [r4, #0]
 8000c1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c20:	d004      	beq.n	8000c2c <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8000c22:	4a43      	ldr	r2, [pc, #268]	; (8000d30 <HAL_ADC_MspInit+0x130>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d046      	beq.n	8000cb6 <HAL_ADC_MspInit+0xb6>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000c28:	b01c      	add	sp, #112	; 0x70
 8000c2a:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000c2c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000c30:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c34:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000c36:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000c38:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c3a:	f007 fc8f 	bl	800855c <HAL_RCCEx_PeriphCLKConfig>
 8000c3e:	2800      	cmp	r0, #0
 8000c40:	d16a      	bne.n	8000d18 <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000c42:	4a3c      	ldr	r2, [pc, #240]	; (8000d34 <HAL_ADC_MspInit+0x134>)
 8000c44:	6813      	ldr	r3, [r2, #0]
 8000c46:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000c48:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000c4a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000c4c:	d109      	bne.n	8000c62 <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000c4e:	4b3a      	ldr	r3, [pc, #232]	; (8000d38 <HAL_ADC_MspInit+0x138>)
 8000c50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c52:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000c56:	64da      	str	r2, [r3, #76]	; 0x4c
 8000c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000c5e:	9301      	str	r3, [sp, #4]
 8000c60:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	4b35      	ldr	r3, [pc, #212]	; (8000d38 <HAL_ADC_MspInit+0x138>)
 8000c64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c66:	f042 0201 	orr.w	r2, r2, #1
 8000c6a:	64da      	str	r2, [r3, #76]	; 0x4c
 8000c6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c6e:	f002 0201 	and.w	r2, r2, #1
 8000c72:	9202      	str	r2, [sp, #8]
 8000c74:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c78:	f042 0202 	orr.w	r2, r2, #2
 8000c7c:	64da      	str	r2, [r3, #76]	; 0x4c
 8000c7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c80:	f003 0302 	and.w	r3, r3, #2
 8000c84:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c88:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8000c8a:	2205      	movs	r2, #5
 8000c8c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8000c92:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c98:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9a:	f006 fe7f 	bl	800799c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_POTENTIOMETER_Pin|M1_TEMPERATURE_Pin;
 8000c9e:	f245 0202 	movw	r2, #20482	; 0x5002
 8000ca2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca4:	4825      	ldr	r0, [pc, #148]	; (8000d3c <HAL_ADC_MspInit+0x13c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_POTENTIOMETER_Pin|M1_TEMPERATURE_Pin;
 8000caa:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cae:	f006 fe75 	bl	800799c <HAL_GPIO_Init>
}
 8000cb2:	b01c      	add	sp, #112	; 0x70
 8000cb4:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000cb6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000cba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cbe:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000cc0:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8000cc2:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cc4:	f007 fc4a 	bl	800855c <HAL_RCCEx_PeriphCLKConfig>
 8000cc8:	bb48      	cbnz	r0, 8000d1e <HAL_ADC_MspInit+0x11e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000cca:	4a1a      	ldr	r2, [pc, #104]	; (8000d34 <HAL_ADC_MspInit+0x134>)
 8000ccc:	6813      	ldr	r3, [r2, #0]
 8000cce:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000cd0:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000cd2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000cd4:	d109      	bne.n	8000cea <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000cd6:	4b18      	ldr	r3, [pc, #96]	; (8000d38 <HAL_ADC_MspInit+0x138>)
 8000cd8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000cda:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000cde:	64da      	str	r2, [r3, #76]	; 0x4c
 8000ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ce2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ce6:	9304      	str	r3, [sp, #16]
 8000ce8:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b13      	ldr	r3, [pc, #76]	; (8000d38 <HAL_ADC_MspInit+0x138>)
 8000cec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000cee:	f042 0201 	orr.w	r2, r2, #1
 8000cf2:	64da      	str	r2, [r3, #76]	; 0x4c
 8000cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8000cf6:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8000d28 <HAL_ADC_MspInit+0x128>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d00:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8000d08:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0c:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8000d10:	f006 fe44 	bl	800799c <HAL_GPIO_Init>
}
 8000d14:	b01c      	add	sp, #112	; 0x70
 8000d16:	bd10      	pop	{r4, pc}
      Error_Handler();
 8000d18:	f001 fb78 	bl	800240c <Error_Handler>
 8000d1c:	e791      	b.n	8000c42 <HAL_ADC_MspInit+0x42>
      Error_Handler();
 8000d1e:	f001 fb75 	bl	800240c <Error_Handler>
 8000d22:	e7d2      	b.n	8000cca <HAL_ADC_MspInit+0xca>
 8000d24:	f3af 8000 	nop.w
 8000d28:	00000040 	.word	0x00000040
 8000d2c:	00000003 	.word	0x00000003
 8000d30:	50000100 	.word	0x50000100
 8000d34:	200006f4 	.word	0x200006f4
 8000d38:	40021000 	.word	0x40021000
 8000d3c:	48000400 	.word	0x48000400

08000d40 <ASPEP_start>:
  * @brief  Starts ASPEP communication by configuring UART.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000d40:	b570      	push	{r4, r5, r6, lr}
 8000d42:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->ASPEPIp);
 8000d44:	6940      	ldr	r0, [r0, #20]
 8000d46:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d48:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000d4a:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
    /* Configure UART to receive first packet*/
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000d4c:	6d65      	ldr	r5, [r4, #84]	; 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000d4e:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8000d52:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000d56:	6960      	ldr	r0, [r4, #20]
 8000d58:	f104 011c 	add.w	r1, r4, #28
 8000d5c:	462b      	mov	r3, r5
 8000d5e:	2204      	movs	r2, #4
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000d60:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000d64:	4718      	bx	r3
 8000d66:	bf00      	nop

08000d68 <ASPEP_sendBeacon>:
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  * @param  *capabilities Matched capabilities between controller and performer
  */
void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000d68:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
             | (((uint32_t)capabilities->version) << 4U)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000d6a:	780b      	ldrb	r3, [r1, #0]
             | (((uint32_t)capabilities->version) << 4U)
 8000d6c:	790a      	ldrb	r2, [r1, #4]
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000d6e:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000d72:	4c1e      	ldr	r4, [pc, #120]	; (8000dec <ASPEP_sendBeacon+0x84>)
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000d74:	01db      	lsls	r3, r3, #7
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000d76:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000d7a:	784a      	ldrb	r2, [r1, #1]
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000d7c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d80:	78ca      	ldrb	r2, [r1, #3]
 8000d82:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
 8000d86:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000d8a:	b2da      	uxtb	r2, r3
 8000d8c:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 8000d90:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000d94:	5ca2      	ldrb	r2, [r4, r2]
 8000d96:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000d9a:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000d9c:	5ca2      	ldrb	r2, [r4, r2]
 8000d9e:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 8000da2:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000da4:	5ca2      	ldrb	r2, [r4, r2]
 8000da6:	4c12      	ldr	r4, [pc, #72]	; (8000df0 <ASPEP_sendBeacon+0x88>)
 8000da8:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000dac:	5ca2      	ldrb	r2, [r4, r2]
 8000dae:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000db2:	f043 0305 	orr.w	r3, r3, #5
 8000db6:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db8:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000dba:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000dbc:	b14b      	cbz	r3, 8000dd2 <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000dbe:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 8000dc0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000dc4:	b913      	cbnz	r3, 8000dcc <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000dcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000dd0:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000dd2:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000ddc:	6481      	str	r1, [r0, #72]	; 0x48
 8000dde:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000de0:	2204      	movs	r2, #4
 8000de2:	6d83      	ldr	r3, [r0, #88]	; 0x58
}
 8000de4:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000de8:	6940      	ldr	r0, [r0, #20]
 8000dea:	4718      	bx	r3
 8000dec:	0800c008 	.word	0x0800c008
 8000df0:	0800bff8 	.word	0x0800bff8

08000df4 <ASPEP_sendPing>:
{
 8000df4:	b430      	push	{r4, r5}
                   | (uint32_t)((uint32_t)cBit << 5U)
 8000df6:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8000df8:	f890 c060 	ldrb.w	ip, [r0, #96]	; 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8000dfc:	f890 4063 	ldrb.w	r4, [r0, #99]	; 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000e00:	4d1d      	ldr	r5, [pc, #116]	; (8000e78 <ASPEP_sendPing+0x84>)
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000e02:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8000e06:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
                   | (uint32_t)((uint32_t)Nbit << 6U)
 8000e0a:	f00c 0101 	and.w	r1, ip, #1
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000e0e:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8000e12:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000e16:	f004 040f 	and.w	r4, r4, #15
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000e1a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000e1e:	b2d3      	uxtb	r3, r2
 8000e20:	4c16      	ldr	r4, [pc, #88]	; (8000e7c <ASPEP_sendPing+0x88>)
 8000e22:	f043 0306 	orr.w	r3, r3, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000e26:	f042 0106 	orr.w	r1, r2, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000e2a:	5ce3      	ldrb	r3, [r4, r3]
 8000e2c:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8000e30:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000e32:	5ce3      	ldrb	r3, [r4, r3]
 8000e34:	ea83 4312 	eor.w	r3, r3, r2, lsr #16
 8000e38:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000e3a:	5ce3      	ldrb	r3, [r4, r3]
 8000e3c:	ea83 6312 	eor.w	r3, r3, r2, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000e40:	5ceb      	ldrb	r3, [r5, r3]
 8000e42:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 8000e46:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e48:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000e4a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000e4c:	b143      	cbz	r3, 8000e60 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000e4e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8000e50:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000e54:	b913      	cbnz	r3, 8000e5c <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 8000e56:	2302      	movs	r3, #2
 8000e58:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000e5c:	bc30      	pop	{r4, r5}
 8000e5e:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000e60:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000e64:	2303      	movs	r3, #3
 8000e66:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000e6a:	6481      	str	r1, [r0, #72]	; 0x48
 8000e6c:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000e6e:	2204      	movs	r2, #4
 8000e70:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8000e72:	6940      	ldr	r0, [r0, #20]
}
 8000e74:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000e76:	4718      	bx	r3
 8000e78:	0800bff8 	.word	0x0800bff8
 8000e7c:	0800c008 	.word	0x0800c008

08000e80 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 8000e80:	2a0a      	cmp	r2, #10
{
 8000e82:	b410      	push	{r4}
 8000e84:	4603      	mov	r3, r0
    if (MCTL_SYNC == syncAsync)
 8000e86:	d00b      	beq.n	8000ea0 <ASPEP_getBuffer+0x20>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8000e88:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 8000e8c:	2a01      	cmp	r2, #1
 8000e8e:	d921      	bls.n	8000ed4 <ASPEP_getBuffer+0x54>
 8000e90:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8000e94:	2a01      	cmp	r2, #1
 8000e96:	d911      	bls.n	8000ebc <ASPEP_getBuffer+0x3c>
        result = false;
 8000e98:	2000      	movs	r0, #0
}
 8000e9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000e9e:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8000ea0:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 8000ea4:	2a01      	cmp	r2, #1
 8000ea6:	d8f7      	bhi.n	8000e98 <ASPEP_getBuffer+0x18>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000ea8:	6a82      	ldr	r2, [r0, #40]	; 0x28
        pHandle->syncBuffer.state = writeLock;
 8000eaa:	2401      	movs	r4, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000eac:	3204      	adds	r2, #4
 8000eae:	600a      	str	r2, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8000eb0:	f883 402e 	strb.w	r4, [r3, #46]	; 0x2e
  bool result = true;
 8000eb4:	4620      	mov	r0, r4
}
 8000eb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000eba:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000ebc:	6b82      	ldr	r2, [r0, #56]	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 8000ebe:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000ec0:	f103 0438 	add.w	r4, r3, #56	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 8000ec4:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000ec8:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000eca:	641c      	str	r4, [r3, #64]	; 0x40
}
 8000ecc:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000ed0:	600a      	str	r2, [r1, #0]
}
 8000ed2:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000ed4:	6b02      	ldr	r2, [r0, #48]	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000ed6:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000ed8:	f103 0430 	add.w	r4, r3, #48	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 8000edc:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000ee0:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000ee2:	641c      	str	r4, [r3, #64]	; 0x40
}
 8000ee4:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000ee8:	600a      	str	r2, [r1, #0]
}
 8000eea:	4770      	bx	lr

08000eec <ASPEP_sendPacket>:
{
 8000eec:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000eee:	f890 0064 	ldrb.w	r0, [r0, #100]	; 0x64
 8000ef2:	2802      	cmp	r0, #2
 8000ef4:	d001      	beq.n	8000efa <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 8000ef6:	2002      	movs	r0, #2
 8000ef8:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000efa:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 8000efe:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 8000f02:	f89c 006c 	ldrb.w	r0, [ip, #108]	; 0x6c
 8000f06:	2801      	cmp	r0, #1
 8000f08:	d104      	bne.n	8000f14 <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8000f0a:	f64f 60ca 	movw	r0, #65226	; 0xfeca
 8000f0e:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8000f10:	3202      	adds	r2, #2
 8000f12:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 8000f14:	2b0a      	cmp	r3, #10
 8000f16:	d105      	bne.n	8000f24 <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8000f18:	f89c 0010 	ldrb.w	r0, [ip, #16]
 8000f1c:	b378      	cbz	r0, 8000f7e <ASPEP_sendPacket+0x92>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 8000f1e:	2000      	movs	r0, #0
 8000f20:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 8000f24:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8000f28:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000f2a:	4d35      	ldr	r5, [pc, #212]	; (8001000 <ASPEP_sendPacket+0x114>)
 8000f2c:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000f2e:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000f30:	5d2e      	ldrb	r6, [r5, r4]
 8000f32:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8000f36:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8000f38:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000f3c:	5d2e      	ldrb	r6, [r5, r4]
 8000f3e:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8000f42:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8000f44:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000f46:	5d2c      	ldrb	r4, [r5, r4]
 8000f48:	f3c0 6503 	ubfx	r5, r0, #24, #4
 8000f4c:	406c      	eors	r4, r5
 8000f4e:	4d2d      	ldr	r5, [pc, #180]	; (8001004 <ASPEP_sendPacket+0x118>)
  *headerPtr |= (uint32_t)crc << 28;
 8000f50:	5d2c      	ldrb	r4, [r5, r4]
 8000f52:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 8000f56:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000f5a:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000f5c:	f8dc 1048 	ldr.w	r1, [ip, #72]	; 0x48
 8000f60:	b1e9      	cbz	r1, 8000f9e <ASPEP_sendPacket+0xb2>
  __ASM volatile ("cpsie i" : : : "memory");
 8000f62:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 8000f64:	2b09      	cmp	r3, #9
 8000f66:	d00c      	beq.n	8000f82 <ASPEP_sendPacket+0x96>
      else if (MCTL_SYNC == dataType)
 8000f68:	2b0a      	cmp	r3, #10
 8000f6a:	d031      	beq.n	8000fd0 <ASPEP_sendPacket+0xe4>
      else if(ASPEP_CTRL == dataType)
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d135      	bne.n	8000fdc <ASPEP_sendPacket+0xf0>
        if (pHandle->ctrlBuffer.state != available)
 8000f70:	f89c 0024 	ldrb.w	r0, [ip, #36]	; 0x24
 8000f74:	bb80      	cbnz	r0, 8000fd8 <ASPEP_sendPacket+0xec>
          pHandle->ctrlBuffer.state = pending;
 8000f76:	2302      	movs	r3, #2
 8000f78:	f88c 3024 	strb.w	r3, [ip, #36]	; 0x24
}
 8000f7c:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8000f7e:	2001      	movs	r0, #1
}
 8000f80:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000f82:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8000f86:	6819      	ldr	r1, [r3, #0]
          result = ASPEP_BUFFER_ERROR;
 8000f88:	458e      	cmp	lr, r1
 8000f8a:	bf14      	ite	ne
 8000f8c:	2003      	movne	r0, #3
 8000f8e:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8000f90:	f8dc 1044 	ldr.w	r1, [ip, #68]	; 0x44
 8000f94:	b381      	cbz	r1, 8000ff8 <ASPEP_sendPacket+0x10c>
        pHandle->lastRequestedAsyncBuff->state = pending;
 8000f96:	2102      	movs	r1, #2
 8000f98:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 8000f9a:	809a      	strh	r2, [r3, #4]
}
 8000f9c:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 8000f9e:	2b09      	cmp	r3, #9
 8000fa0:	d025      	beq.n	8000fee <ASPEP_sendPacket+0x102>
      else if (MCTL_SYNC == dataType)
 8000fa2:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 8000fa4:	f04f 0303 	mov.w	r3, #3
 8000fa8:	bf0b      	itete	eq
 8000faa:	f88c 302e 	strbeq.w	r3, [ip, #46]	; 0x2e
        pHandle->ctrlBuffer.state = readLock;
 8000fae:	f88c 3024 	strbne.w	r3, [ip, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000fb2:	f10c 0328 	addeq.w	r3, ip, #40	; 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000fb6:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8000fba:	f8cc 3048 	str.w	r3, [ip, #72]	; 0x48
 8000fbe:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8000fc0:	f8dc 0014 	ldr.w	r0, [ip, #20]
 8000fc4:	f8dc 3058 	ldr.w	r3, [ip, #88]	; 0x58
 8000fc8:	4671      	mov	r1, lr
 8000fca:	4798      	blx	r3
 8000fcc:	2000      	movs	r0, #0
}
 8000fce:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle -> syncBuffer.state != writeLock)
 8000fd0:	f89c 302e 	ldrb.w	r3, [ip, #46]	; 0x2e
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d003      	beq.n	8000fe0 <ASPEP_sendPacket+0xf4>
          result = ASPEP_BUFFER_ERROR;
 8000fd8:	2003      	movs	r0, #3
}
 8000fda:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t result = ASPEP_OK;
 8000fdc:	2000      	movs	r0, #0
}
 8000fde:	bd70      	pop	{r4, r5, r6, pc}
          pHandle->syncBuffer.state = pending;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	f88c 302e 	strb.w	r3, [ip, #46]	; 0x2e
          pHandle->syncBuffer.length = bufferLength;
 8000fe6:	f8ac 202c 	strh.w	r2, [ip, #44]	; 0x2c
  uint8_t result = ASPEP_OK;
 8000fea:	2000      	movs	r0, #0
}
 8000fec:	bd70      	pop	{r4, r5, r6, pc}
        pHandle->lastRequestedAsyncBuff->state = readLock;
 8000fee:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8000ff2:	2103      	movs	r1, #3
 8000ff4:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 8000ff6:	e7e0      	b.n	8000fba <ASPEP_sendPacket+0xce>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8000ff8:	f8cc 3044 	str.w	r3, [ip, #68]	; 0x44
 8000ffc:	e7cb      	b.n	8000f96 <ASPEP_sendPacket+0xaa>
 8000ffe:	bf00      	nop
 8001000:	0800c008 	.word	0x0800c008
 8001004:	0800bff8 	.word	0x0800bff8

08001008 <ASPEP_HWDataTransmittedIT>:
  * Therefore, there is no need to protect this ISR against another higher priority ISR (HF Task).
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8001008:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 800100a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800100e:	2b03      	cmp	r3, #3
{
 8001010:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 8001012:	d013      	beq.n	800103c <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 8001014:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8001016:	2100      	movs	r1, #0
 8001018:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 800101a:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 800101e:	2a02      	cmp	r2, #2
 8001020:	d013      	beq.n	800104a <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 8001022:	2b02      	cmp	r3, #2
 8001024:	d11d      	bne.n	8001062 <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8001026:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800102a:	6d83      	ldr	r3, [r0, #88]	; 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 800102c:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 800102e:	2204      	movs	r2, #4
 8001030:	6940      	ldr	r0, [r0, #20]
 8001032:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 8001034:	2303      	movs	r3, #3
 8001036:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 800103a:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 800103c:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
      pHandle->ctrlBuffer.state = available;
 8001040:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 8001042:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 8001044:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    if (pHandle->syncBuffer.state == pending)
 8001048:	d10b      	bne.n	8001062 <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 800104a:	f104 0028 	add.w	r0, r4, #40	; 0x28
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800104e:	6da3      	ldr	r3, [r4, #88]	; 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8001050:	64a0      	str	r0, [r4, #72]	; 0x48
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8001052:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8001054:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001056:	6960      	ldr	r0, [r4, #20]
 8001058:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 800105a:	2303      	movs	r3, #3
 800105c:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
}
 8001060:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 8001062:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 8001064:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001066:	b1cb      	cbz	r3, 800109c <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8001068:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 800106a:	64a3      	str	r3, [r4, #72]	; 0x48
        pHandle->asyncNextBuffer->state = readLock;
 800106c:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 800106e:	6819      	ldr	r1, [r3, #0]
 8001070:	889a      	ldrh	r2, [r3, #4]
 8001072:	6960      	ldr	r0, [r4, #20]
 8001074:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001076:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8001078:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 800107c:	2b02      	cmp	r3, #2
 800107e:	d007      	beq.n	8001090 <ASPEP_HWDataTransmittedIT+0x88>
 8001080:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8001084:	2b02      	cmp	r3, #2
 8001086:	d003      	beq.n	8001090 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8001088:	2300      	movs	r3, #0
 800108a:	6463      	str	r3, [r4, #68]	; 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 800108c:	b662      	cpsie	i
}
 800108e:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 8001090:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001092:	0063      	lsls	r3, r4, #1
 8001094:	3368      	adds	r3, #104	; 0x68
 8001096:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 8001098:	6463      	str	r3, [r4, #68]	; 0x44
        {
 800109a:	e7f7      	b.n	800108c <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 800109c:	64a3      	str	r3, [r4, #72]	; 0x48
 800109e:	e7f5      	b.n	800108c <ASPEP_HWDataTransmittedIT+0x84>

080010a0 <ASPEP_RXframeProcess>:
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 80010a0:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80010a4:	69c2      	ldr	r2, [r0, #28]
{
 80010a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    *packetLength = 0;
 80010aa:	2500      	movs	r5, #0
{
 80010ac:	4604      	mov	r4, r0
    *packetLength = 0;
 80010ae:	800d      	strh	r5, [r1, #0]
    if (pHandle->NewPacketAvailable)
 80010b0:	b193      	cbz	r3, 80010d8 <ASPEP_RXframeProcess+0x38>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80010b2:	f890 6064 	ldrb.w	r6, [r0, #100]	; 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80010b6:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
      switch (pHandle->ASPEP_State)
 80010ba:	2e01      	cmp	r6, #1
 80010bc:	d054      	beq.n	8001168 <ASPEP_RXframeProcess+0xc8>
 80010be:	2e02      	cmp	r6, #2
 80010c0:	d03e      	beq.n	8001140 <ASPEP_RXframeProcess+0xa0>
 80010c2:	2e00      	cmp	r6, #0
 80010c4:	d033      	beq.n	800112e <ASPEP_RXframeProcess+0x8e>

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80010c6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80010c8:	6960      	ldr	r0, [r4, #20]
 80010ca:	2204      	movs	r2, #4
 80010cc:	f104 011c 	add.w	r1, r4, #28
 80010d0:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 80010d2:	4628      	mov	r0, r5
 80010d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80010d8:	f890 5062 	ldrb.w	r5, [r0, #98]	; 0x62
 80010dc:	2d00      	cmp	r5, #0
 80010de:	d0f8      	beq.n	80010d2 <ASPEP_RXframeProcess+0x32>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80010e0:	042b      	lsls	r3, r5, #16
 80010e2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80010e6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80010ea:	489c      	ldr	r0, [pc, #624]	; (800135c <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80010ec:	4d9c      	ldr	r5, [pc, #624]	; (8001360 <ASPEP_RXframeProcess+0x2c0>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80010ee:	f082 0209 	eor.w	r2, r2, #9
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80010f2:	5c81      	ldrb	r1, [r0, r2]
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80010f4:	f043 020f 	orr.w	r2, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80010f8:	ea81 4313 	eor.w	r3, r1, r3, lsr #16
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80010fc:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 80010fe:	5ceb      	ldrb	r3, [r5, r3]
 8001100:	ea42 7303 	orr.w	r3, r2, r3, lsl #28
 8001104:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001106:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001108:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800110a:	2b00      	cmp	r3, #0
 800110c:	d03a      	beq.n	8001184 <ASPEP_RXframeProcess+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 800110e:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8001110:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001114:	b913      	cbnz	r3, 800111c <ASPEP_RXframeProcess+0x7c>
          pHandle->ctrlBuffer.state = pending;
 8001116:	2302      	movs	r3, #2
 8001118:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 800111c:	2500      	movs	r5, #0
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 800111e:	6960      	ldr	r0, [r4, #20]
 8001120:	6d23      	ldr	r3, [r4, #80]	; 0x50
      pHandle->badPacketFlag = ASPEP_OK;
 8001122:	f884 5062 	strb.w	r5, [r4, #98]	; 0x62
      pHandle->fASPEP_HWSync(pHandle->ASPEPIp);
 8001126:	4798      	blx	r3
}
 8001128:	4628      	mov	r0, r5
 800112a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 800112e:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8001130:	2b05      	cmp	r3, #5
 8001132:	f000 809f 	beq.w	8001274 <ASPEP_RXframeProcess+0x1d4>
          else if (PING == pHandle->rxPacketType)
 8001136:	2b06      	cmp	r3, #6
 8001138:	f000 80e4 	beq.w	8001304 <ASPEP_RXframeProcess+0x264>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 800113c:	4635      	mov	r5, r6
 800113e:	e7c2      	b.n	80010c6 <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8001140:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8001142:	2b05      	cmp	r3, #5
 8001144:	d060      	beq.n	8001208 <ASPEP_RXframeProcess+0x168>
          else if (PING == pHandle->rxPacketType)
 8001146:	2b06      	cmp	r3, #6
 8001148:	f000 80e3 	beq.w	8001312 <ASPEP_RXframeProcess+0x272>
          else if (DATA_PACKET == pHandle->rxPacketType)
 800114c:	2b09      	cmp	r3, #9
 800114e:	d1ba      	bne.n	80010c6 <ASPEP_RXframeProcess+0x26>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 8001150:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
              *packetLength = pHandle->rxLengthASPEP;
 8001154:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
              result = pHandle->rxBuffer;
 8001158:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 800115a:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 800115c:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 800115e:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8001162:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLengthASPEP;
 8001164:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 8001166:	e7ae      	b.n	80010c6 <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8001168:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800116a:	2b05      	cmp	r3, #5
 800116c:	d016      	beq.n	800119c <ASPEP_RXframeProcess+0xfc>
          else if (PING == pHandle->rxPacketType)
 800116e:	2b06      	cmp	r3, #6
 8001170:	d1a9      	bne.n	80010c6 <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001172:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001176:	4631      	mov	r1, r6
 8001178:	f7ff fe3c 	bl	8000df4 <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 800117c:	2302      	movs	r3, #2
 800117e:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 8001182:	e7a0      	b.n	80010c6 <ASPEP_RXframeProcess+0x26>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8001184:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8001188:	2303      	movs	r3, #3
 800118a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800118e:	64a1      	str	r1, [r4, #72]	; 0x48
 8001190:	b662      	cpsie	i
      pHandle->fASPEP_cfg_trans(pHandle->ASPEPIp, txBuffer, bufferLength);
 8001192:	2204      	movs	r2, #4
 8001194:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001196:	6960      	ldr	r0, [r4, #20]
 8001198:	4798      	blx	r3
  return (result);
 800119a:	e7bf      	b.n	800111c <ASPEP_RXframeProcess+0x7c>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800119c:	7f03      	ldrb	r3, [r0, #28]
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800119e:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80011a0:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80011a4:	f894 606c 	ldrb.w	r6, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80011a8:	f894 706e 	ldrb.w	r7, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80011ac:	f894 e06f 	ldrb.w	lr, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80011b0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80011b4:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80011b6:	4281      	cmp	r1, r0
 80011b8:	bf28      	it	cs
 80011ba:	4601      	movcs	r1, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80011bc:	42b3      	cmp	r3, r6
 80011be:	469c      	mov	ip, r3
 80011c0:	bf28      	it	cs
 80011c2:	46b4      	movcs	ip, r6
 80011c4:	f36c 0507 	bfi	r5, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80011c8:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80011cc:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80011d0:	45bc      	cmp	ip, r7
 80011d2:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80011d4:	f361 250f 	bfi	r5, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80011d8:	bf28      	it	cs
 80011da:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80011dc:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80011de:	f369 4517 	bfi	r5, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80011e2:	46c1      	mov	r9, r8
 80011e4:	bf28      	it	cs
 80011e6:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80011e8:	f369 651f 	bfi	r5, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80011ec:	42b3      	cmp	r3, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80011ee:	66e5      	str	r5, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80011f0:	f240 8095 	bls.w	800131e <ASPEP_RXframeProcess+0x27e>
              pHandle->ASPEP_State = ASPEP_IDLE;
 80011f4:	2300      	movs	r3, #0
 80011f6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 80011fa:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 80011fe:	4620      	mov	r0, r4
 8001200:	f7ff fdb2 	bl	8000d68 <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8001204:	2500      	movs	r5, #0
 8001206:	e75e      	b.n	80010c6 <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001208:	f894 c01d 	ldrb.w	ip, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800120c:	f894 606d 	ldrb.w	r6, [r4, #109]	; 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001210:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001212:	f894 e06c 	ldrb.w	lr, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001216:	f894 706e 	ldrb.w	r7, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800121a:	f894 906f 	ldrb.w	r9, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 800121e:	f00c 0c3f 	and.w	ip, ip, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8001222:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001224:	4566      	cmp	r6, ip
 8001226:	bf28      	it	cs
 8001228:	4666      	movcs	r6, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800122a:	4570      	cmp	r0, lr
 800122c:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800122e:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001232:	bf28      	it	cs
 8001234:	4671      	movcs	r1, lr
 8001236:	462b      	mov	r3, r5
 8001238:	f361 0307 	bfi	r3, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 800123c:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001240:	45b8      	cmp	r8, r7
 8001242:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001244:	f366 230f 	bfi	r3, r6, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001248:	bf28      	it	cs
 800124a:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800124c:	45ca      	cmp	sl, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800124e:	f361 4317 	bfi	r3, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001252:	4651      	mov	r1, sl
 8001254:	bf28      	it	cs
 8001256:	4649      	movcs	r1, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001258:	f361 631f 	bfi	r3, r1, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 800125c:	4570      	cmp	r0, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800125e:	66e3      	str	r3, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001260:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 8001264:	d96c      	bls.n	8001340 <ASPEP_RXframeProcess+0x2a0>
 8001266:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 800126a:	4620      	mov	r0, r4
 800126c:	f7ff fd7c 	bl	8000d68 <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 8001270:	2500      	movs	r5, #0
 8001272:	e728      	b.n	80010c6 <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001274:	7f65      	ldrb	r5, [r4, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001276:	f894 306d 	ldrb.w	r3, [r4, #109]	; 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800127a:	7f00      	ldrb	r0, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800127c:	f894 e06c 	ldrb.w	lr, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001280:	f894 706e 	ldrb.w	r7, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001284:	f894 906f 	ldrb.w	r9, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 8001288:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 800128c:	09c0      	lsrs	r0, r0, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800128e:	42ab      	cmp	r3, r5
 8001290:	bf28      	it	cs
 8001292:	462b      	movcs	r3, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001294:	4570      	cmp	r0, lr
 8001296:	4601      	mov	r1, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8001298:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800129c:	bf28      	it	cs
 800129e:	4671      	movcs	r1, lr
 80012a0:	f361 0607 	bfi	r6, r1, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80012a4:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80012a8:	45b8      	cmp	r8, r7
 80012aa:	4641      	mov	r1, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80012ac:	f363 260f 	bfi	r6, r3, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80012b0:	bf28      	it	cs
 80012b2:	4639      	movcs	r1, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80012b4:	45ca      	cmp	sl, r9
 80012b6:	46d4      	mov	ip, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80012b8:	f361 4617 	bfi	r6, r1, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80012bc:	bf28      	it	cs
 80012be:	46cc      	movcs	ip, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80012c0:	f36c 661f 	bfi	r6, ip, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80012c4:	4570      	cmp	r0, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80012c6:	66e6      	str	r6, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80012c8:	d897      	bhi.n	80011fa <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80012ca:	429d      	cmp	r5, r3
 80012cc:	d895      	bhi.n	80011fa <ASPEP_RXframeProcess+0x15a>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80012ce:	45b8      	cmp	r8, r7
 80012d0:	d893      	bhi.n	80011fa <ASPEP_RXframeProcess+0x15a>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80012d2:	45ca      	cmp	sl, r9
 80012d4:	d891      	bhi.n	80011fa <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80012d6:	f894 0070 	ldrb.w	r0, [r4, #112]	; 0x70
 80012da:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80012de:	4290      	cmp	r0, r2
 80012e0:	d18b      	bne.n	80011fa <ASPEP_RXframeProcess+0x15a>
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80012e2:	1c4a      	adds	r2, r1, #1
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80012e4:	3301      	adds	r3, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80012e6:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80012e8:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80012ea:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80012ec:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80012f0:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 80012f2:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80012f4:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80012f6:	f8a4 c00e 	strh.w	ip, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80012fa:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 80012fe:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
 8001302:	e77a      	b.n	80011fa <ASPEP_RXframeProcess+0x15a>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8001304:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001308:	4631      	mov	r1, r6
 800130a:	f7ff fd73 	bl	8000df4 <ASPEP_sendPing>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 800130e:	4635      	mov	r5, r6
 8001310:	e6d9      	b.n	80010c6 <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001312:	f3c2 320f 	ubfx	r2, r2, #12, #16
 8001316:	2101      	movs	r1, #1
 8001318:	f7ff fd6c 	bl	8000df4 <ASPEP_sendPing>
 800131c:	e6d3      	b.n	80010c6 <ASPEP_RXframeProcess+0x26>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 800131e:	4288      	cmp	r0, r1
 8001320:	f63f af68 	bhi.w	80011f4 <ASPEP_RXframeProcess+0x154>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001324:	45bc      	cmp	ip, r7
 8001326:	f63f af65 	bhi.w	80011f4 <ASPEP_RXframeProcess+0x154>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 800132a:	45f0      	cmp	r8, lr
 800132c:	f63f af62 	bhi.w	80011f4 <ASPEP_RXframeProcess+0x154>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001330:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
 8001334:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8001338:	4293      	cmp	r3, r2
 800133a:	f47f af5b 	bne.w	80011f4 <ASPEP_RXframeProcess+0x154>
 800133e:	e75c      	b.n	80011fa <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001340:	45b4      	cmp	ip, r6
 8001342:	d890      	bhi.n	8001266 <ASPEP_RXframeProcess+0x1c6>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001344:	45b8      	cmp	r8, r7
 8001346:	d88e      	bhi.n	8001266 <ASPEP_RXframeProcess+0x1c6>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8001348:	45ca      	cmp	sl, r9
 800134a:	d88c      	bhi.n	8001266 <ASPEP_RXframeProcess+0x1c6>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 800134c:	f894 5070 	ldrb.w	r5, [r4, #112]	; 0x70
 8001350:	f3c2 1202 	ubfx	r2, r2, #4, #3
              pHandle->ASPEP_State = ASPEP_IDLE;
 8001354:	1aab      	subs	r3, r5, r2
 8001356:	425d      	negs	r5, r3
 8001358:	415d      	adcs	r5, r3
 800135a:	e784      	b.n	8001266 <ASPEP_RXframeProcess+0x1c6>
 800135c:	0800c008 	.word	0x0800c008
 8001360:	0800bff8 	.word	0x0800bff8

08001364 <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8001364:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 8001366:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
{
 800136a:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 800136c:	b13b      	cbz	r3, 800137e <ASPEP_HWDataReceivedIT+0x1a>
 800136e:	2b01      	cmp	r3, #1
 8001370:	d104      	bne.n	800137c <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001372:	2200      	movs	r2, #0
 8001374:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 8001378:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 800137c:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 800137e:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001380:	4a1e      	ldr	r2, [pc, #120]	; (80013fc <ASPEP_HWDataReceivedIT+0x98>)
 8001382:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001384:	5cd3      	ldrb	r3, [r2, r3]
 8001386:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800138a:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800138c:	5cd3      	ldrb	r3, [r2, r3]
 800138e:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8001392:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8001394:	5cd3      	ldrb	r3, [r2, r3]
 8001396:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 800139a:	5cd3      	ldrb	r3, [r2, r3]
 800139c:	b95b      	cbnz	r3, 80013b6 <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 800139e:	7f03      	ldrb	r3, [r0, #28]
 80013a0:	f003 030f 	and.w	r3, r3, #15
 80013a4:	2b06      	cmp	r3, #6
 80013a6:	6683      	str	r3, [r0, #104]	; 0x68
          switch (pHandle->rxPacketType)
 80013a8:	d809      	bhi.n	80013be <ASPEP_HWDataReceivedIT+0x5a>
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	d81e      	bhi.n	80013ec <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 80013ae:	2301      	movs	r3, #1
 80013b0:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 80013b4:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 80013b6:	2304      	movs	r3, #4
 80013b8:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 80013bc:	bd10      	pop	{r4, pc}
 80013be:	2b09      	cmp	r3, #9
 80013c0:	d1f5      	bne.n	80013ae <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLengthASPEP = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 80013c2:	8b83      	ldrh	r3, [r0, #28]
 80013c4:	091b      	lsrs	r3, r3, #4
 80013c6:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
              if (0U == pHandle->rxLengthASPEP) /* data packet with length 0 is a valid packet */
 80013ca:	b17b      	cbz	r3, 80013ec <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLengthASPEP <= pHandle->maxRXPayload)
 80013cc:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d30f      	bcc.n	80013f4 <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 80013d4:	f890 206c 	ldrb.w	r2, [r0, #108]	; 0x6c
 80013d8:	6981      	ldr	r1, [r0, #24]
 80013da:	6940      	ldr	r0, [r0, #20]
 80013dc:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80013e0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013e2:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 80013e4:	2301      	movs	r3, #1
 80013e6:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
}
 80013ea:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 80013ec:	2301      	movs	r3, #1
 80013ee:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 80013f2:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 80013f4:	2302      	movs	r3, #2
 80013f6:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 80013fa:	bd10      	pop	{r4, pc}
 80013fc:	0800c008 	.word	0x0800c008

08001400 <ASPEP_HWReset>:
  * @brief  Resets DMA after debugger has stopped the MCU.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWReset(ASPEP_Handle_t *pHandle)
{
 8001400:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001402:	2200      	movs	r2, #0
 8001404:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
    pHandle->fASPEP_cfg_recept(pHandle->ASPEPIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8001408:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800140a:	6940      	ldr	r0, [r0, #20]
 800140c:	2204      	movs	r2, #4
 800140e:	311c      	adds	r1, #28
 8001410:	4718      	bx	r3
 8001412:	bf00      	nop

08001414 <MX_COMP1_Init>:
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001414:	4809      	ldr	r0, [pc, #36]	; (800143c <MX_COMP1_Init+0x28>)
 8001416:	490a      	ldr	r1, [pc, #40]	; (8001440 <MX_COMP1_Init+0x2c>)
{
 8001418:	b508      	push	{r3, lr}
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 800141a:	2240      	movs	r2, #64	; 0x40
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800141c:	2300      	movs	r3, #0
 800141e:	e9c0 1300 	strd	r1, r3, [r0]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001422:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001426:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 800142a:	6082      	str	r2, [r0, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800142c:	f005 fc1a 	bl	8006c64 <HAL_COMP_Init>
 8001430:	b900      	cbnz	r0, 8001434 <MX_COMP1_Init+0x20>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001432:	bd08      	pop	{r3, pc}
 8001434:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001438:	f000 bfe8 	b.w	800240c <Error_Handler>
 800143c:	200007d0 	.word	0x200007d0
 8001440:	40010200 	.word	0x40010200

08001444 <MX_COMP2_Init>:
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8001444:	4809      	ldr	r0, [pc, #36]	; (800146c <MX_COMP2_Init+0x28>)
 8001446:	490a      	ldr	r1, [pc, #40]	; (8001470 <MX_COMP2_Init+0x2c>)
{
 8001448:	b508      	push	{r3, lr}
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 800144a:	2240      	movs	r2, #64	; 0x40
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800144c:	2300      	movs	r3, #0
 800144e:	e9c0 1300 	strd	r1, r3, [r0]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001452:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001456:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 800145a:	6082      	str	r2, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 800145c:	f005 fc02 	bl	8006c64 <HAL_COMP_Init>
 8001460:	b900      	cbnz	r0, 8001464 <MX_COMP2_Init+0x20>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8001462:	bd08      	pop	{r3, pc}
 8001464:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001468:	f000 bfd0 	b.w	800240c <Error_Handler>
 800146c:	200007f4 	.word	0x200007f4
 8001470:	40010204 	.word	0x40010204

08001474 <MX_COMP4_Init>:
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8001474:	4809      	ldr	r0, [pc, #36]	; (800149c <MX_COMP4_Init+0x28>)
 8001476:	490a      	ldr	r1, [pc, #40]	; (80014a0 <MX_COMP4_Init+0x2c>)
{
 8001478:	b508      	push	{r3, lr}
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 800147a:	2240      	movs	r2, #64	; 0x40
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800147c:	2300      	movs	r3, #0
 800147e:	e9c0 1300 	strd	r1, r3, [r0]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001482:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001486:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 800148a:	6082      	str	r2, [r0, #8]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 800148c:	f005 fbea 	bl	8006c64 <HAL_COMP_Init>
 8001490:	b900      	cbnz	r0, 8001494 <MX_COMP4_Init+0x20>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8001492:	bd08      	pop	{r3, pc}
 8001494:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001498:	f000 bfb8 	b.w	800240c <Error_Handler>
 800149c:	20000818 	.word	0x20000818
 80014a0:	4001020c 	.word	0x4001020c
 80014a4:	00000000 	.word	0x00000000

080014a8 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80014a8:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(compHandle->Instance==COMP1)
 80014aa:	6802      	ldr	r2, [r0, #0]
 80014ac:	4934      	ldr	r1, [pc, #208]	; (8001580 <HAL_COMP_MspInit+0xd8>)
{
 80014ae:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	2300      	movs	r3, #0
  if(compHandle->Instance==COMP1)
 80014b2:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80014b8:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80014bc:	9308      	str	r3, [sp, #32]
  if(compHandle->Instance==COMP1)
 80014be:	d008      	beq.n	80014d2 <HAL_COMP_MspInit+0x2a>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
  else if(compHandle->Instance==COMP2)
 80014c0:	4b30      	ldr	r3, [pc, #192]	; (8001584 <HAL_COMP_MspInit+0xdc>)
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d01e      	beq.n	8001504 <HAL_COMP_MspInit+0x5c>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
  else if(compHandle->Instance==COMP4)
 80014c6:	4b30      	ldr	r3, [pc, #192]	; (8001588 <HAL_COMP_MspInit+0xe0>)
 80014c8:	429a      	cmp	r2, r3
 80014ca:	d034      	beq.n	8001536 <HAL_COMP_MspInit+0x8e>

  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }
}
 80014cc:	b00b      	add	sp, #44	; 0x2c
 80014ce:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80014d6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 80014da:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8001568 <HAL_COMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014e0:	f042 0201 	orr.w	r2, r2, #1
 80014e4:	64da      	str	r2, [r3, #76]	; 0x4c
 80014e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e8:	f003 0301 	and.w	r3, r3, #1
 80014ec:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 80014ee:	a904      	add	r1, sp, #16
 80014f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 80014f4:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f8:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 80014fa:	f006 fa4f 	bl	800799c <HAL_GPIO_Init>
}
 80014fe:	b00b      	add	sp, #44	; 0x2c
 8001500:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001504:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8001508:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800150c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800150e:	f042 0201 	orr.w	r2, r2, #1
 8001512:	64da      	str	r2, [r3, #76]	; 0x4c
 8001514:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 8001516:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8001570 <HAL_COMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8001520:	a904      	add	r1, sp, #16
 8001522:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 8001526:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152a:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 800152c:	f006 fa36 	bl	800799c <HAL_GPIO_Init>
}
 8001530:	b00b      	add	sp, #44	; 0x2c
 8001532:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001536:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 800153a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800153e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8001540:	4812      	ldr	r0, [pc, #72]	; (800158c <HAL_COMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001542:	f042 0202 	orr.w	r2, r2, #2
 8001546:	64da      	str	r2, [r3, #76]	; 0x4c
 8001548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 800154a:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 8001578 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8001554:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8001556:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800155a:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 800155c:	f006 fa1e 	bl	800799c <HAL_GPIO_Init>
}
 8001560:	b00b      	add	sp, #44	; 0x2c
 8001562:	f85d fb04 	ldr.w	pc, [sp], #4
 8001566:	bf00      	nop
 8001568:	00000002 	.word	0x00000002
 800156c:	00000003 	.word	0x00000003
 8001570:	00000080 	.word	0x00000080
 8001574:	00000003 	.word	0x00000003
 8001578:	00000001 	.word	0x00000001
 800157c:	00000003 	.word	0x00000003
 8001580:	40010200 	.word	0x40010200
 8001584:	40010204 	.word	0x40010204
 8001588:	4001020c 	.word	0x4001020c
 800158c:	48000400 	.word	0x48000400

08001590 <MX_CORDIC_Init>:
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001590:	4805      	ldr	r0, [pc, #20]	; (80015a8 <MX_CORDIC_Init+0x18>)
{
 8001592:	b508      	push	{r3, lr}
  hcordic.Instance = CORDIC;
 8001594:	4b05      	ldr	r3, [pc, #20]	; (80015ac <MX_CORDIC_Init+0x1c>)
 8001596:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001598:	f005 fc0c 	bl	8006db4 <HAL_CORDIC_Init>
 800159c:	b900      	cbnz	r0, 80015a0 <MX_CORDIC_Init+0x10>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800159e:	bd08      	pop	{r3, pc}
 80015a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80015a4:	f000 bf32 	b.w	800240c <Error_Handler>
 80015a8:	2000083c 	.word	0x2000083c
 80015ac:	40020c00 	.word	0x40020c00

080015b0 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{

  if(cordicHandle->Instance==CORDIC)
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <HAL_CORDIC_MspInit+0x2c>)
 80015b2:	6802      	ldr	r2, [r0, #0]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d000      	beq.n	80015ba <HAL_CORDIC_MspInit+0xa>
 80015b8:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80015ba:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 80015be:	f042 0208 	orr.w	r2, r2, #8
 80015c2:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 80015c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 80015ca:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 80015cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015ce:	f003 0308 	and.w	r3, r3, #8
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 80015d6:	b002      	add	sp, #8
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	40020c00 	.word	0x40020c00

080015e0 <MX_DAC3_Init>:

DAC_HandleTypeDef hdac3;

/* DAC3 init function */
void MX_DAC3_Init(void)
{
 80015e0:	b500      	push	{lr}
 80015e2:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80015e4:	2230      	movs	r2, #48	; 0x30
 80015e6:	2100      	movs	r1, #0
 80015e8:	4668      	mov	r0, sp
 80015ea:	f00a fcbf 	bl	800bf6c <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 80015ee:	4815      	ldr	r0, [pc, #84]	; (8001644 <MX_DAC3_Init+0x64>)
 80015f0:	4b15      	ldr	r3, [pc, #84]	; (8001648 <MX_DAC3_Init+0x68>)
 80015f2:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 80015f4:	f005 fc76 	bl	8006ee4 <HAL_DAC_Init>
 80015f8:	b9c0      	cbnz	r0, 800162c <MX_DAC3_Init+0x4c>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80015fa:	2200      	movs	r2, #0
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80015fc:	2302      	movs	r3, #2
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80015fe:	4811      	ldr	r0, [pc, #68]	; (8001644 <MX_DAC3_Init+0x64>)
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001600:	9300      	str	r3, [sp, #0]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001602:	4669      	mov	r1, sp
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001604:	e9cd 2202 	strd	r2, r2, [sp, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001608:	e9cd 2304 	strd	r2, r3, [sp, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800160c:	e9cd 3206 	strd	r3, r2, [sp, #24]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001610:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001614:	f005 fc7c 	bl	8006f10 <HAL_DAC_ConfigChannel>
 8001618:	b980      	cbnz	r0, 800163c <MX_DAC3_Init+0x5c>
    Error_Handler();
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800161a:	480a      	ldr	r0, [pc, #40]	; (8001644 <MX_DAC3_Init+0x64>)
 800161c:	2210      	movs	r2, #16
 800161e:	4669      	mov	r1, sp
 8001620:	f005 fc76 	bl	8006f10 <HAL_DAC_ConfigChannel>
 8001624:	b928      	cbnz	r0, 8001632 <MX_DAC3_Init+0x52>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8001626:	b00d      	add	sp, #52	; 0x34
 8001628:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800162c:	f000 feee 	bl	800240c <Error_Handler>
 8001630:	e7e3      	b.n	80015fa <MX_DAC3_Init+0x1a>
    Error_Handler();
 8001632:	f000 feeb 	bl	800240c <Error_Handler>
}
 8001636:	b00d      	add	sp, #52	; 0x34
 8001638:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800163c:	f000 fee6 	bl	800240c <Error_Handler>
 8001640:	e7eb      	b.n	800161a <MX_DAC3_Init+0x3a>
 8001642:	bf00      	nop
 8001644:	20000864 	.word	0x20000864
 8001648:	50001000 	.word	0x50001000

0800164c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{

  if(dacHandle->Instance==DAC3)
 800164c:	4b0a      	ldr	r3, [pc, #40]	; (8001678 <HAL_DAC_MspInit+0x2c>)
 800164e:	6802      	ldr	r2, [r0, #0]
 8001650:	429a      	cmp	r2, r3
 8001652:	d000      	beq.n	8001656 <HAL_DAC_MspInit+0xa>
 8001654:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* DAC3 clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001656:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 800165a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
{
 800165e:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001660:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001662:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001666:	64da      	str	r2, [r3, #76]	; 0x4c
 8001668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }
}
 8001672:	b002      	add	sp, #8
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	50001000 	.word	0x50001000

0800167c <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800167c:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <MX_DMA_Init+0x2c>)
 800167e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001680:	f042 0204 	orr.w	r2, r2, #4
 8001684:	649a      	str	r2, [r3, #72]	; 0x48
 8001686:	6c9a      	ldr	r2, [r3, #72]	; 0x48
{
 8001688:	b082      	sub	sp, #8
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800168a:	f002 0204 	and.w	r2, r2, #4
 800168e:	9200      	str	r2, [sp, #0]
 8001690:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001692:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001694:	f042 0201 	orr.w	r2, r2, #1
 8001698:	649a      	str	r2, [r3, #72]	; 0x48
 800169a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800169c:	f003 0301 	and.w	r3, r3, #1
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	9b01      	ldr	r3, [sp, #4]

}
 80016a4:	b002      	add	sp, #8
 80016a6:	4770      	bx	lr
 80016a8:	40021000 	.word	0x40021000

080016ac <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80016ac:	b510      	push	{r4, lr}
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80016ae:	482f      	ldr	r0, [pc, #188]	; (800176c <MX_FDCAN1_Init+0xc0>)
 80016b0:	4c2f      	ldr	r4, [pc, #188]	; (8001770 <MX_FDCAN1_Init+0xc4>)
 80016b2:	6004      	str	r4, [r0, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV2;
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80016b4:	f240 1401 	movw	r4, #257	; 0x101
 80016b8:	8204      	strh	r4, [r0, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
  hfdcan1.Init.ProtocolException = ENABLE;
  hfdcan1.Init.NominalPrescaler = 5;
 80016ba:	2405      	movs	r4, #5
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80016bc:	2102      	movs	r1, #2
  hfdcan1.Init.NominalPrescaler = 5;
 80016be:	6144      	str	r4, [r0, #20]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80016c0:	240e      	movs	r4, #14
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV2;
 80016c2:	2301      	movs	r3, #1
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80016c4:	2200      	movs	r2, #0
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80016c6:	e9c0 1406 	strd	r1, r4, [r0, #24]
{
 80016ca:	b082      	sub	sp, #8
  hfdcan1.Init.NominalTimeSeg2 = 2;
  hfdcan1.Init.DataPrescaler = 1;
  hfdcan1.Init.DataSyncJumpWidth = 1;
  hfdcan1.Init.DataTimeSeg1 = 1;
  hfdcan1.Init.DataTimeSeg2 = 1;
  hfdcan1.Init.StdFiltersNbr = 4;
 80016cc:	2404      	movs	r4, #4
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80016ce:	e9c0 3201 	strd	r3, r2, [r0, #4]
  hfdcan1.Init.DataPrescaler = 1;
 80016d2:	e9c0 1308 	strd	r1, r3, [r0, #32]
  hfdcan1.Init.DataTimeSeg1 = 1;
 80016d6:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
  hfdcan1.Init.StdFiltersNbr = 4;
 80016da:	e9c0 340c 	strd	r3, r4, [r0, #48]	; 0x30
  hfdcan1.Init.ExtFiltersNbr = 0;
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80016de:	e9c0 220e 	strd	r2, r2, [r0, #56]	; 0x38
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80016e2:	60c2      	str	r2, [r0, #12]
  hfdcan1.Init.ProtocolException = ENABLE;
 80016e4:	7483      	strb	r3, [r0, #18]
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80016e6:	f005 fd9f 	bl	8007228 <HAL_FDCAN_Init>
 80016ea:	bb70      	cbnz	r0, 800174a <MX_FDCAN1_Init+0x9e>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
	/* Prepare Tx Header*/
	TxHeader.Identifier = 0x1;
 80016ec:	4921      	ldr	r1, [pc, #132]	; (8001774 <MX_FDCAN1_Init+0xc8>)
	TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
	TxHeader.MessageMarker = 0;

	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 80016ee:	481f      	ldr	r0, [pc, #124]	; (800176c <MX_FDCAN1_Init+0xc0>)
	TxHeader.IdType = FDCAN_STANDARD_ID;
 80016f0:	2300      	movs	r3, #0
	TxHeader.Identifier = 0x1;
 80016f2:	2401      	movs	r4, #1
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	2202      	movs	r2, #2
	TxHeader.Identifier = 0x1;
 80016f8:	600c      	str	r4, [r1, #0]
	TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80016fa:	2408      	movs	r4, #8
	TxHeader.TxFrameType=FDCAN_DATA_FRAME;
 80016fc:	e9c1 3301 	strd	r3, r3, [r1, #4]
	TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001700:	e9c1 4303 	strd	r4, r3, [r1, #12]
	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8001704:	e9c1 3305 	strd	r3, r3, [r1, #20]
	TxHeader.MessageMarker = 0;
 8001708:	e9c1 3307 	strd	r3, r3, [r1, #28]
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 800170c:	4611      	mov	r1, r2
 800170e:	f005 feab 	bl	8007468 <HAL_FDCAN_ConfigGlobalFilter>
 8001712:	bb40      	cbnz	r0, 8001766 <MX_FDCAN1_Init+0xba>
	{
	    Error_Handler();
	}

	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001714:	4918      	ldr	r1, [pc, #96]	; (8001778 <MX_FDCAN1_Init+0xcc>)
	sFilterConfig.FilterIndex = 0;
	sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
	sFilterConfig.FilterID1 = 0x28;
	sFilterConfig.FilterID2 = 0x50;

	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) { Error_Handler(); }
 8001716:	4815      	ldr	r0, [pc, #84]	; (800176c <MX_FDCAN1_Init+0xc0>)
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001718:	2300      	movs	r3, #0
	sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 800171a:	e9c1 3301 	strd	r3, r3, [r1, #4]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800171e:	2401      	movs	r4, #1
	sFilterConfig.FilterID1 = 0x28;
 8001720:	2228      	movs	r2, #40	; 0x28
	sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001722:	600b      	str	r3, [r1, #0]
	sFilterConfig.FilterID2 = 0x50;
 8001724:	2350      	movs	r3, #80	; 0x50
 8001726:	e9c1 2304 	strd	r2, r3, [r1, #16]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800172a:	60cc      	str	r4, [r1, #12]
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) { Error_Handler(); }
 800172c:	f005 fe6a 	bl	8007404 <HAL_FDCAN_ConfigFilter>
 8001730:	b9b0      	cbnz	r0, 8001760 <MX_FDCAN1_Init+0xb4>

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) { Error_Handler(); }
 8001732:	480e      	ldr	r0, [pc, #56]	; (800176c <MX_FDCAN1_Init+0xc0>)
 8001734:	2200      	movs	r2, #0
 8001736:	2101      	movs	r1, #1
 8001738:	f005 ffe2 	bl	8007700 <HAL_FDCAN_ActivateNotification>
 800173c:	b968      	cbnz	r0, 800175a <MX_FDCAN1_Init+0xae>

	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) { Error_Handler();	}
 800173e:	480b      	ldr	r0, [pc, #44]	; (800176c <MX_FDCAN1_Init+0xc0>)
 8001740:	f005 feb4 	bl	80074ac <HAL_FDCAN_Start>
 8001744:	b920      	cbnz	r0, 8001750 <MX_FDCAN1_Init+0xa4>
  /* USER CODE END FDCAN1_Init 2 */

}
 8001746:	b002      	add	sp, #8
 8001748:	bd10      	pop	{r4, pc}
    Error_Handler();
 800174a:	f000 fe5f 	bl	800240c <Error_Handler>
 800174e:	e7cd      	b.n	80016ec <MX_FDCAN1_Init+0x40>
}
 8001750:	b002      	add	sp, #8
 8001752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) { Error_Handler();	}
 8001756:	f000 be59 	b.w	800240c <Error_Handler>
	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) { Error_Handler(); }
 800175a:	f000 fe57 	bl	800240c <Error_Handler>
 800175e:	e7ee      	b.n	800173e <MX_FDCAN1_Init+0x92>
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) { Error_Handler(); }
 8001760:	f000 fe54 	bl	800240c <Error_Handler>
 8001764:	e7e5      	b.n	8001732 <MX_FDCAN1_Init+0x86>
	    Error_Handler();
 8001766:	f000 fe51 	bl	800240c <Error_Handler>
 800176a:	e7d3      	b.n	8001714 <MX_FDCAN1_Init+0x68>
 800176c:	200008d8 	.word	0x200008d8
 8001770:	40006400 	.word	0x40006400
 8001774:	200008b4 	.word	0x200008b4
 8001778:	20000b40 	.word	0x20000b40

0800177c <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800177c:	b5d0      	push	{r4, r6, r7, lr}
 800177e:	4604      	mov	r4, r0
 8001780:	b09a      	sub	sp, #104	; 0x68

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001782:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001784:	2244      	movs	r2, #68	; 0x44
 8001786:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001788:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800178c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8001790:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001792:	f00a fbeb 	bl	800bf6c <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001796:	4b2f      	ldr	r3, [pc, #188]	; (8001854 <HAL_FDCAN_MspInit+0xd8>)
 8001798:	6822      	ldr	r2, [r4, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	d001      	beq.n	80017a2 <HAL_FDCAN_MspInit+0x26>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800179e:	b01a      	add	sp, #104	; 0x68
 80017a0:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80017a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80017a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017aa:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80017ac:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80017ae:	9315      	str	r3, [sp, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017b0:	f006 fed4 	bl	800855c <HAL_RCCEx_PeriphCLKConfig>
 80017b4:	2800      	cmp	r0, #0
 80017b6:	d149      	bne.n	800184c <HAL_FDCAN_MspInit+0xd0>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80017b8:	4b27      	ldr	r3, [pc, #156]	; (8001858 <HAL_FDCAN_MspInit+0xdc>)
 80017ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017bc:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80017c0:	659a      	str	r2, [r3, #88]	; 0x58
 80017c2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017c4:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80017c8:	9201      	str	r2, [sp, #4]
 80017ca:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017ce:	f042 0201 	orr.w	r2, r2, #1
 80017d2:	64da      	str	r2, [r3, #76]	; 0x4c
 80017d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017d6:	f002 0201 	and.w	r2, r2, #1
 80017da:	9202      	str	r2, [sp, #8]
 80017dc:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017e0:	f042 0202 	orr.w	r2, r2, #2
 80017e4:	64da      	str	r2, [r3, #76]	; 0x4c
 80017e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80017ee:	2409      	movs	r4, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f0:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017f6:	2600      	movs	r6, #0
 80017f8:	2700      	movs	r7, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017fe:	2302      	movs	r3, #2
 8001800:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001804:	e9cd 6706 	strd	r6, r7, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001808:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800180a:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180c:	f006 f8c6 	bl	800799c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001810:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001812:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001814:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001818:	4810      	ldr	r0, [pc, #64]	; (800185c <HAL_FDCAN_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800181a:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800181c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001820:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001824:	f006 f8ba 	bl	800799c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001828:	2200      	movs	r2, #0
 800182a:	4611      	mov	r1, r2
 800182c:	2015      	movs	r0, #21
 800182e:	f005 faed 	bl	8006e0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001832:	2015      	movs	r0, #21
 8001834:	f005 fb28 	bl	8006e88 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8001838:	2200      	movs	r2, #0
 800183a:	4611      	mov	r1, r2
 800183c:	2016      	movs	r0, #22
 800183e:	f005 fae5 	bl	8006e0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001842:	2016      	movs	r0, #22
 8001844:	f005 fb20 	bl	8006e88 <HAL_NVIC_EnableIRQ>
}
 8001848:	b01a      	add	sp, #104	; 0x68
 800184a:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 800184c:	f000 fdde 	bl	800240c <Error_Handler>
 8001850:	e7b2      	b.n	80017b8 <HAL_FDCAN_MspInit+0x3c>
 8001852:	bf00      	nop
 8001854:	40006400 	.word	0x40006400
 8001858:	40021000 	.word	0x40021000
 800185c:	48000400 	.word	0x48000400

08001860 <FDCAN_Soft_FifoQ>:
        return (64 - q.front + q.rear + 1) % 64;
    }
}

bool FDCAN_Soft_FifoQ(uint32_t id_, uint32_t len_, uint8_t data[8]) {
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001860:	f100 3cff 	add.w	ip, r0, #4294967295
 8001864:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001868:	459c      	cmp	ip, r3
 800186a:	d820      	bhi.n	80018ae <FDCAN_Soft_FifoQ+0x4e>
	if (len_ > 8) return false;
 800186c:	2908      	cmp	r1, #8
 800186e:	d81e      	bhi.n	80018ae <FDCAN_Soft_FifoQ+0x4e>
bool FDCAN_Soft_FifoQ(uint32_t id_, uint32_t len_, uint8_t data[8]) {
 8001870:	b410      	push	{r4}
    return (q.rear + 1) % 64 == q.front;
 8001872:	4c11      	ldr	r4, [pc, #68]	; (80018b8 <FDCAN_Soft_FifoQ+0x58>)
 8001874:	f894 3201 	ldrb.w	r3, [r4, #513]	; 0x201
 8001878:	f894 c200 	ldrb.w	ip, [r4, #512]	; 0x200
 800187c:	3301      	adds	r3, #1
 800187e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	if (isFull()) return false;
 8001882:	4563      	cmp	r3, ip
bool FDCAN_Soft_FifoQ(uint32_t id_, uint32_t len_, uint8_t data[8]) {
 8001884:	b085      	sub	sp, #20
	if (isFull()) return false;
 8001886:	d014      	beq.n	80018b2 <FDCAN_Soft_FifoQ+0x52>
	datas.id = id_;
	datas.len = len_;
	memcpy(datas.data, data, 8*sizeof(uint8_t));

	q.rear = (q.rear + 1) % 64;
	q.queue[q.rear] = datas;
 8001888:	e9cd 0100 	strd	r0, r1, [sp]
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 800188c:	6810      	ldr	r0, [r2, #0]
 800188e:	6851      	ldr	r1, [r2, #4]
	q.rear = (q.rear + 1) % 64;
 8001890:	f884 3201 	strb.w	r3, [r4, #513]	; 0x201
	q.queue[q.rear] = datas;
 8001894:	eb04 1c03 	add.w	ip, r4, r3, lsl #4
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001898:	ab02      	add	r3, sp, #8
 800189a:	c303      	stmia	r3!, {r0, r1}
	q.queue[q.rear] = datas;
 800189c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 80018a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	return true;
 80018a4:	2001      	movs	r0, #1
}
 80018a6:	b005      	add	sp, #20
 80018a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80018ac:	4770      	bx	lr
	if (id_ < 1 || id_ > 0x7FF) return false;
 80018ae:	2000      	movs	r0, #0
}
 80018b0:	4770      	bx	lr
	if (isFull()) return false;
 80018b2:	2000      	movs	r0, #0
 80018b4:	e7f7      	b.n	80018a6 <FDCAN_Soft_FifoQ+0x46>
 80018b6:	bf00      	nop
 80018b8:	2000093c 	.word	0x2000093c

080018bc <FDCAN_Soft_FifoQ_Test>:
bool FDCAN_Soft_FifoQ_Test(uint32_t id_, uint32_t len_, uint32_t data) {
 80018bc:	b410      	push	{r4}
	if (id_ < 1 || id_ > 0x7FF) return false;
 80018be:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80018c2:	1e44      	subs	r4, r0, #1
 80018c4:	429c      	cmp	r4, r3
 80018c6:	d819      	bhi.n	80018fc <FDCAN_Soft_FifoQ_Test+0x40>
	if (len_ > 8) return false;
 80018c8:	2908      	cmp	r1, #8
 80018ca:	d817      	bhi.n	80018fc <FDCAN_Soft_FifoQ_Test+0x40>
    return (q.rear + 1) % 64 == q.front;
 80018cc:	4c0d      	ldr	r4, [pc, #52]	; (8001904 <FDCAN_Soft_FifoQ_Test+0x48>)
 80018ce:	f894 3201 	ldrb.w	r3, [r4, #513]	; 0x201
 80018d2:	f894 c200 	ldrb.w	ip, [r4, #512]	; 0x200
 80018d6:	3301      	adds	r3, #1
 80018d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	if (isFull()) return false;
 80018dc:	4563      	cmp	r3, ip
 80018de:	d00d      	beq.n	80018fc <FDCAN_Soft_FifoQ_Test+0x40>
	q.queue[q.rear] = datas;
 80018e0:	eb04 1c03 	add.w	ip, r4, r3, lsl #4
	q.rear = (q.rear + 1) % 64;
 80018e4:	f884 3201 	strb.w	r3, [r4, #513]	; 0x201
	q.queue[q.rear] = datas;
 80018e8:	011b      	lsls	r3, r3, #4
 80018ea:	f8cc 1004 	str.w	r1, [ip, #4]
 80018ee:	50e0      	str	r0, [r4, r3]
	return true;
 80018f0:	2001      	movs	r0, #1
	uint8_t datas[8];
	memcpy(datas, &data, sizeof(data));
	return FDCAN_Soft_FifoQ(id_, len_, datas);
}
 80018f2:	f85d 4b04 	ldr.w	r4, [sp], #4
	q.queue[q.rear] = datas;
 80018f6:	f8cc 2008 	str.w	r2, [ip, #8]
}
 80018fa:	4770      	bx	lr
	if (id_ < 1 || id_ > 0x7FF) return false;
 80018fc:	2000      	movs	r0, #0
}
 80018fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	2000093c 	.word	0x2000093c

08001908 <FDCAN_soft_FifoQ_Send>:
void FDCAN_soft_FifoQ_Send() {
 8001908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) > 0) {
 800190c:	4d1f      	ldr	r5, [pc, #124]	; (800198c <FDCAN_soft_FifoQ_Send+0x84>)
    *data = q.queue[q.front];
 800190e:	4c20      	ldr	r4, [pc, #128]	; (8001990 <FDCAN_soft_FifoQ_Send+0x88>)
		CANDATA senddata;
		if (!dequeue(&senddata)) break;
		if (senddata.id < 1 || senddata.id > 0x7FF) break;
		if (senddata.len <= 0 || senddata.len > 8) break;
		TxHeader.Identifier = senddata.id;
 8001910:	4e20      	ldr	r6, [pc, #128]	; (8001994 <FDCAN_soft_FifoQ_Send+0x8c>)
void FDCAN_soft_FifoQ_Send() {
 8001912:	b084      	sub	sp, #16
	while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) > 0) {
 8001914:	4628      	mov	r0, r5
 8001916:	f005 feed 	bl	80076f4 <HAL_FDCAN_GetTxFifoFreeLevel>
 800191a:	b3a0      	cbz	r0, 8001986 <FDCAN_soft_FifoQ_Send+0x7e>
    *data = q.queue[q.front];
 800191c:	f894 e200 	ldrb.w	lr, [r4, #512]	; 0x200
    if (q.front == q.rear) {
 8001920:	f894 7201 	ldrb.w	r7, [r4, #513]	; 0x201
    *data = q.queue[q.front];
 8001924:	eb04 130e 	add.w	r3, r4, lr, lsl #4
 8001928:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800192a:	f10d 0810 	add.w	r8, sp, #16
 800192e:	e908 000f 	stmdb	r8, {r0, r1, r2, r3}
		if (senddata.id < 1 || senddata.id > 0x7FF) break;
 8001932:	9b00      	ldr	r3, [sp, #0]
		TxHeader.DataLength = senddata.len;
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata.data) != HAL_OK) { Error_Handler(); }
 8001934:	4917      	ldr	r1, [pc, #92]	; (8001994 <FDCAN_soft_FifoQ_Send+0x8c>)
    if (q.front == q.rear) {
 8001936:	4577      	cmp	r7, lr
        q.front = (q.front + 1) % 64;
 8001938:	f10e 0c01 	add.w	ip, lr, #1
 800193c:	f00c 0c3f 	and.w	ip, ip, #63	; 0x3f
		if (senddata.id < 1 || senddata.id > 0x7FF) break;
 8001940:	f240 77fe 	movw	r7, #2046	; 0x7fe
        q.rear = -1;
 8001944:	bf08      	it	eq
 8001946:	f04f 0cff 	moveq.w	ip, #255	; 0xff
		if (senddata.id < 1 || senddata.id > 0x7FF) break;
 800194a:	f103 3eff 	add.w	lr, r3, #4294967295
        q.rear = -1;
 800194e:	bf08      	it	eq
 8001950:	f884 c201 	strbeq.w	ip, [r4, #513]	; 0x201
		if (senddata.id < 1 || senddata.id > 0x7FF) break;
 8001954:	45be      	cmp	lr, r7
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata.data) != HAL_OK) { Error_Handler(); }
 8001956:	aa02      	add	r2, sp, #8
 8001958:	4628      	mov	r0, r5
 800195a:	f884 c200 	strb.w	ip, [r4, #512]	; 0x200
		if (senddata.id < 1 || senddata.id > 0x7FF) break;
 800195e:	d812      	bhi.n	8001986 <FDCAN_soft_FifoQ_Send+0x7e>
		if (senddata.len <= 0 || senddata.len > 8) break;
 8001960:	9f01      	ldr	r7, [sp, #4]
 8001962:	f107 3cff 	add.w	ip, r7, #4294967295
 8001966:	f1bc 0f07 	cmp.w	ip, #7
 800196a:	d80c      	bhi.n	8001986 <FDCAN_soft_FifoQ_Send+0x7e>
		TxHeader.Identifier = senddata.id;
 800196c:	6033      	str	r3, [r6, #0]
		TxHeader.DataLength = senddata.len;
 800196e:	60f7      	str	r7, [r6, #12]
		if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, senddata.data) != HAL_OK) { Error_Handler(); }
 8001970:	f005 fdb4 	bl	80074dc <HAL_FDCAN_AddMessageToTxFifoQ>
 8001974:	2800      	cmp	r0, #0
 8001976:	d0cd      	beq.n	8001914 <FDCAN_soft_FifoQ_Send+0xc>
 8001978:	f000 fd48 	bl	800240c <Error_Handler>
	while(HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) > 0) {
 800197c:	4628      	mov	r0, r5
 800197e:	f005 feb9 	bl	80076f4 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001982:	2800      	cmp	r0, #0
 8001984:	d1ca      	bne.n	800191c <FDCAN_soft_FifoQ_Send+0x14>
	}
}
 8001986:	b004      	add	sp, #16
 8001988:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800198c:	200008d8 	.word	0x200008d8
 8001990:	2000093c 	.word	0x2000093c
 8001994:	200008b4 	.word	0x200008b4

08001998 <U_SetLimit>:

void U_SetLimit(U_Contorol_Mode mode) {
 8001998:	b410      	push	{r4}
	switch (mode) {
 800199a:	2803      	cmp	r0, #3
 800199c:	d80f      	bhi.n	80019be <U_SetLimit+0x26>
 800199e:	e8df f000 	tbb	[pc, r0]
 80019a2:	2634      	.short	0x2634
 80019a4:	1102      	.short	0x1102
		}
	case U_POSITION_TORQUE_MODE:
		{
			motor.torque = 0;
			motor.velocity = 0;
			pMCI[0]->pPosCtrl->PIDPosRegulator->uLowerLimit = motor.curLimit[0];
 80019a6:	4a1c      	ldr	r2, [pc, #112]	; (8001a18 <U_SetLimit+0x80>)
			motor.torque = 0;
 80019a8:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <U_SetLimit+0x84>)
			pMCI[0]->pPosCtrl->PIDPosRegulator->uLowerLimit = motor.curLimit[0];
 80019aa:	6812      	ldr	r2, [r2, #0]
			pMCI[0]->pPosCtrl->PIDPosRegulator->uUpperLimit = motor.curLimit[1];
 80019ac:	6a98      	ldr	r0, [r3, #40]	; 0x28
			pMCI[0]->pPosCtrl->PIDPosRegulator->uLowerLimit = motor.curLimit[0];
 80019ae:	68d2      	ldr	r2, [r2, #12]
			pMCI[0]->pPosCtrl->PIDPosRegulator->uUpperLimit = motor.curLimit[1];
 80019b0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
			pMCI[0]->pPosCtrl->PIDPosRegulator->uLowerLimit = motor.curLimit[0];
 80019b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
			motor.torque = 0;
 80019b4:	2100      	movs	r1, #0
			pMCI[0]->pPosCtrl->PIDPosRegulator->uUpperLimit = motor.curLimit[1];
 80019b6:	62d4      	str	r4, [r2, #44]	; 0x2c
			motor.torque = 0;
 80019b8:	6119      	str	r1, [r3, #16]
			motor.velocity = 0;
 80019ba:	6099      	str	r1, [r3, #8]
			pMCI[0]->pPosCtrl->PIDPosRegulator->uUpperLimit = motor.curLimit[1];
 80019bc:	6310      	str	r0, [r2, #48]	; 0x30
	default:
	{

	}
	}
}
 80019be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80019c2:	4770      	bx	lr
			pMCI[0]->pPosCtrl->PIDPosRegulator->uLowerLimit = motor.velLimit[0];
 80019c4:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <U_SetLimit+0x80>)
			motor.torque = 0;
 80019c6:	4b15      	ldr	r3, [pc, #84]	; (8001a1c <U_SetLimit+0x84>)
			pMCI[0]->pPosCtrl->PIDPosRegulator->uLowerLimit = motor.velLimit[0];
 80019c8:	6812      	ldr	r2, [r2, #0]
			pMCI[0]->pPosCtrl->PIDPosRegulator->uUpperLimit = motor.velLimit[1];
 80019ca:	6a1c      	ldr	r4, [r3, #32]
			pMCI[0]->pPosCtrl->PIDPosRegulator->uLowerLimit = motor.velLimit[0];
 80019cc:	68d1      	ldr	r1, [r2, #12]
			pMCI[0]->pSTC->PISpeed->uLowerLimit = motor.curLimit[0];
 80019ce:	6812      	ldr	r2, [r2, #0]
			pMCI[0]->pPosCtrl->PIDPosRegulator->uLowerLimit = motor.velLimit[0];
 80019d0:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
			pMCI[0]->pSTC->PISpeed->uLowerLimit = motor.curLimit[0];
 80019d2:	6912      	ldr	r2, [r2, #16]
			pMCI[0]->pPosCtrl->PIDPosRegulator->uUpperLimit = motor.velLimit[1];
 80019d4:	630c      	str	r4, [r1, #48]	; 0x30
			motor.torque = 0;
 80019d6:	2000      	movs	r0, #0
 80019d8:	6118      	str	r0, [r3, #16]
			motor.velocity = 0;
 80019da:	6098      	str	r0, [r3, #8]
			pMCI[0]->pPosCtrl->PIDPosRegulator->uUpperLimit = motor.velLimit[1];
 80019dc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80019de:	62c8      	str	r0, [r1, #44]	; 0x2c
 80019e0:	e9d3 310a 	ldrd	r3, r1, [r3, #40]	; 0x28
}
 80019e4:	f85d 4b04 	ldr.w	r4, [sp], #4
			pMCI[0]->pSTC->PISpeed->uUpperLimit = motor.curLimit[1];
 80019e8:	e9c2 130b 	strd	r1, r3, [r2, #44]	; 0x2c
}
 80019ec:	4770      	bx	lr
			pMCI[0]->pSTC->PISpeed->uLowerLimit = motor.curLimit[0];
 80019ee:	4a0a      	ldr	r2, [pc, #40]	; (8001a18 <U_SetLimit+0x80>)
			motor.torque = 0;
 80019f0:	4b0a      	ldr	r3, [pc, #40]	; (8001a1c <U_SetLimit+0x84>)
			pMCI[0]->pSTC->PISpeed->uLowerLimit = motor.curLimit[0];
 80019f2:	6812      	ldr	r2, [r2, #0]
			pMCI[0]->pSTC->PISpeed->uUpperLimit = motor.curLimit[1];
 80019f4:	6a99      	ldr	r1, [r3, #40]	; 0x28
			pMCI[0]->pSTC->PISpeed->uLowerLimit = motor.curLimit[0];
 80019f6:	6812      	ldr	r2, [r2, #0]
			pMCI[0]->pSTC->PISpeed->uUpperLimit = motor.curLimit[1];
 80019f8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
			pMCI[0]->pSTC->PISpeed->uLowerLimit = motor.curLimit[0];
 80019fa:	6912      	ldr	r2, [r2, #16]
			motor.torque = 0;
 80019fc:	2400      	movs	r4, #0
 80019fe:	611c      	str	r4, [r3, #16]
			pMCI[0]->pSTC->PISpeed->uUpperLimit = motor.curLimit[1];
 8001a00:	e9c2 010b 	strd	r0, r1, [r2, #44]	; 0x2c
}
 8001a04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a08:	4770      	bx	lr
			motor.velocity = 0;
 8001a0a:	4b04      	ldr	r3, [pc, #16]	; (8001a1c <U_SetLimit+0x84>)
}
 8001a0c:	f85d 4b04 	ldr.w	r4, [sp], #4
			motor.velocity = 0;
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
}
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	20001d64 	.word	0x20001d64
 8001a1c:	20000000 	.word	0x20000000

08001a20 <USER_Set>:

void USER_Set_register(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size) {

}

void USER_Set(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size) {
 8001a20:	b570      	push	{r4, r5, r6, lr}
	MCI_Handle_t *pMCIN = &Mci[0];
	uint8_t retVal = MCP_CMD_OK;
	*size = 0;
 8001a22:	f04f 0c00 	mov.w	ip, #0
	switch (typeID)
 8001a26:	2908      	cmp	r1, #8
void USER_Set(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size) {
 8001a28:	b086      	sub	sp, #24
	*size = 0;
 8001a2a:	f8a3 c000 	strh.w	ip, [r3]
	switch (typeID)
 8001a2e:	d004      	beq.n	8001a3a <USER_Set+0x1a>
 8001a30:	2918      	cmp	r1, #24
 8001a32:	d041      	beq.n	8001ab8 <USER_Set+0x98>
 8001a34:	b1c9      	cbz	r1, 8001a6a <USER_Set+0x4a>
			}
		}
	default:

	}
}
 8001a36:	b006      	add	sp, #24
 8001a38:	bd70      	pop	{r4, r5, r6, pc}
		switch (regID)
 8001a3a:	f640 1108 	movw	r1, #2312	; 0x908
 8001a3e:	4288      	cmp	r0, r1
 8001a40:	d1f9      	bne.n	8001a36 <USER_Set+0x16>
			motor.mode = *data;
 8001a42:	4961      	ldr	r1, [pc, #388]	; (8001bc8 <USER_Set+0x1a8>)
 8001a44:	7810      	ldrb	r0, [r2, #0]
 8001a46:	7048      	strb	r0, [r1, #1]
 8001a48:	9301      	str	r3, [sp, #4]
 8001a4a:	9200      	str	r2, [sp, #0]
			U_SetLimit(motor.mode);
 8001a4c:	f7ff ffa4 	bl	8001998 <U_SetLimit>
			* data &= 0x0F;
 8001a50:	9a00      	ldr	r2, [sp, #0]
			*size = 1;
 8001a52:	9b01      	ldr	r3, [sp, #4]
			* data &= 0x0F;
 8001a54:	f812 1c03 	ldrb.w	r1, [r2, #-3]
 8001a58:	f001 010f 	and.w	r1, r1, #15
			*size = 1;
 8001a5c:	2001      	movs	r0, #1
			* data |= 0x60;
 8001a5e:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 8001a62:	f802 1c03 	strb.w	r1, [r2, #-3]
			*size = 1;
 8001a66:	8018      	strh	r0, [r3, #0]
			break;
 8001a68:	e7e5      	b.n	8001a36 <USER_Set+0x16>
		switch (regID)
 8001a6a:	2801      	cmp	r0, #1
 8001a6c:	d07c      	beq.n	8001b68 <USER_Set+0x148>
 8001a6e:	28ff      	cmp	r0, #255	; 0xff
 8001a70:	d1e1      	bne.n	8001a36 <USER_Set+0x16>
    return (q.rear + 1) % 64 == q.front;
 8001a72:	4a56      	ldr	r2, [pc, #344]	; (8001bcc <USER_Set+0x1ac>)
 8001a74:	f892 3201 	ldrb.w	r3, [r2, #513]	; 0x201
 8001a78:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	if (isFull()) return false;
 8001a82:	428b      	cmp	r3, r1
 8001a84:	d013      	beq.n	8001aae <USER_Set+0x8e>
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001a86:	2101      	movs	r1, #1
 8001a88:	f10d 0c10 	add.w	ip, sp, #16
 8001a8c:	6808      	ldr	r0, [r1, #0]
 8001a8e:	6849      	ldr	r1, [r1, #4]
	q.rear = (q.rear + 1) % 64;
 8001a90:	f882 3201 	strb.w	r3, [r2, #513]	; 0x201
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001a94:	e8ac 0003 	stmia.w	ip!, {r0, r1}
	q.queue[q.rear] = datas;
 8001a98:	2004      	movs	r0, #4
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001aa0:	eb02 1c03 	add.w	ip, r2, r3, lsl #4
 8001aa4:	ab06      	add	r3, sp, #24
 8001aa6:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8001aaa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
}
 8001aae:	b006      	add	sp, #24
 8001ab0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			Error_Handler();
 8001ab4:	f000 bcaa 	b.w	800240c <Error_Handler>
		switch (regID)
 8001ab8:	f641 5358 	movw	r3, #7512	; 0x1d58
 8001abc:	4298      	cmp	r0, r3
 8001abe:	d076      	beq.n	8001bae <USER_Set+0x18e>
 8001ac0:	d809      	bhi.n	8001ad6 <USER_Set+0xb6>
 8001ac2:	2898      	cmp	r0, #152	; 0x98
 8001ac4:	d06e      	beq.n	8001ba4 <USER_Set+0x184>
 8001ac6:	f5b0 7f5a 	cmp.w	r0, #872	; 0x368
 8001aca:	d122      	bne.n	8001b12 <USER_Set+0xf2>
				motor.torque = (int16_t)target;
 8001acc:	4b3e      	ldr	r3, [pc, #248]	; (8001bc8 <USER_Set+0x1a8>)
 8001ace:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001ad2:	611a      	str	r2, [r3, #16]
}
 8001ad4:	e7af      	b.n	8001a36 <USER_Set+0x16>
 8001ad6:	f641 53d8 	movw	r3, #7640	; 0x1dd8
 8001ada:	4298      	cmp	r0, r3
 8001adc:	d051      	beq.n	8001b82 <USER_Set+0x162>
 8001ade:	f641 6318 	movw	r3, #7704	; 0x1e18
 8001ae2:	4298      	cmp	r0, r3
 8001ae4:	d137      	bne.n	8001b56 <USER_Set+0x136>
				motor.curLimit[0] = (int32_t)regdata16_1;
 8001ae6:	f9b2 1000 	ldrsh.w	r1, [r2]
				motor.curLimit[1] = (int32_t)regdata16_2;
 8001aea:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
				motor.curLimit[0] = (int32_t)regdata16_1;
 8001aee:	4838      	ldr	r0, [pc, #224]	; (8001bd0 <USER_Set+0x1b0>)
 8001af0:	4b35      	ldr	r3, [pc, #212]	; (8001bc8 <USER_Set+0x1a8>)
				motor.curLimit[1] = (int32_t)regdata16_2;
 8001af2:	f5b2 5fdd 	cmp.w	r2, #7072	; 0x1ba0
 8001af6:	bfa8      	it	ge
 8001af8:	f44f 52dd 	movge.w	r2, #7072	; 0x1ba0
				motor.curLimit[0] = (int32_t)regdata16_1;
 8001afc:	4281      	cmp	r1, r0
 8001afe:	bfb8      	it	lt
 8001b00:	4601      	movlt	r1, r0
				motor.curLimit[1] = (int32_t)regdata16_2;
 8001b02:	e9c3 120a 	strd	r1, r2, [r3, #40]	; 0x28
				U_SetLimit(motor.mode);
 8001b06:	7858      	ldrb	r0, [r3, #1]
}
 8001b08:	b006      	add	sp, #24
 8001b0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				U_SetLimit(motor.mode);
 8001b0e:	f7ff bf43 	b.w	8001998 <U_SetLimit>
 8001b12:	2802      	cmp	r0, #2
 8001b14:	d18f      	bne.n	8001a36 <USER_Set+0x16>
				if (target > - 3.14*2 && target < 3.14*2)
 8001b16:	6816      	ldr	r6, [r2, #0]
 8001b18:	4630      	mov	r0, r6
 8001b1a:	f7fe fce1 	bl	80004e0 <__aeabi_f2d>
 8001b1e:	a326      	add	r3, pc, #152	; (adr r3, 8001bb8 <USER_Set+0x198>)
 8001b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b24:	4604      	mov	r4, r0
 8001b26:	460d      	mov	r5, r1
 8001b28:	f7fe fdb0 	bl	800068c <__aeabi_dcmpgt>
 8001b2c:	2800      	cmp	r0, #0
 8001b2e:	d082      	beq.n	8001a36 <USER_Set+0x16>
 8001b30:	a323      	add	r3, pc, #140	; (adr r3, 8001bc0 <USER_Set+0x1a0>)
 8001b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b36:	4620      	mov	r0, r4
 8001b38:	4629      	mov	r1, r5
 8001b3a:	f7fe fd89 	bl	8000650 <__aeabi_dcmplt>
 8001b3e:	2800      	cmp	r0, #0
 8001b40:	f43f af79 	beq.w	8001a36 <USER_Set+0x16>
					MC_ProgramPositionCommandMotor1(target, 0);
 8001b44:	eddf 0a23 	vldr	s1, [pc, #140]	; 8001bd4 <USER_Set+0x1b4>
 8001b48:	ee00 6a10 	vmov	s0, r6
}
 8001b4c:	b006      	add	sp, #24
 8001b4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					MC_ProgramPositionCommandMotor1(target, 0);
 8001b52:	f000 bc69 	b.w	8002428 <MC_ProgramPositionCommandMotor1>
 8001b56:	f641 5398 	movw	r3, #7576	; 0x1d98
 8001b5a:	4298      	cmp	r0, r3
 8001b5c:	f47f af6b 	bne.w	8001a36 <USER_Set+0x16>
				motor.velLimit[0] =  * regdata32;
 8001b60:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <USER_Set+0x1a8>)
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	621a      	str	r2, [r3, #32]
				break;
 8001b66:	e766      	b.n	8001a36 <USER_Set+0x16>
			if (RUN == MCI_GetSTMState(pMCI[0]))
 8001b68:	4c1b      	ldr	r4, [pc, #108]	; (8001bd8 <USER_Set+0x1b8>)
 8001b6a:	6820      	ldr	r0, [r4, #0]
 8001b6c:	f000 fd22 	bl	80025b4 <MCI_GetSTMState>
 8001b70:	2806      	cmp	r0, #6
 8001b72:	f47f af60 	bne.w	8001a36 <USER_Set+0x16>
			  MCI_StopRamp(pMCI[0]);
 8001b76:	6820      	ldr	r0, [r4, #0]
}
 8001b78:	b006      	add	sp, #24
 8001b7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			  MCI_StopRamp(pMCI[0]);
 8001b7e:	f000 bd87 	b.w	8002690 <MCI_StopRamp>
				motor.velLimit[0] =  regdata16_1;
 8001b82:	f9b2 1000 	ldrsh.w	r1, [r2]
				motor.velLimit[1] =  regdata16_2;
 8001b86:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
				motor.velLimit[0] =  regdata16_1;
 8001b8a:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <USER_Set+0x1a8>)
 8001b8c:	f06f 0093 	mvn.w	r0, #147	; 0x93
 8001b90:	4281      	cmp	r1, r0
 8001b92:	bfb8      	it	lt
 8001b94:	4601      	movlt	r1, r0
				motor.velLimit[1] =  regdata16_2;
 8001b96:	2a94      	cmp	r2, #148	; 0x94
 8001b98:	bfa8      	it	ge
 8001b9a:	2294      	movge	r2, #148	; 0x94
 8001b9c:	e9c3 1208 	strd	r1, r2, [r3, #32]
				U_SetLimit(motor.mode);
 8001ba0:	7858      	ldrb	r0, [r3, #1]
 8001ba2:	e7b1      	b.n	8001b08 <USER_Set+0xe8>
				motor.velocity = (int16_t)target;
 8001ba4:	4b08      	ldr	r3, [pc, #32]	; (8001bc8 <USER_Set+0x1a8>)
 8001ba6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001baa:	609a      	str	r2, [r3, #8]
				break;
 8001bac:	e743      	b.n	8001a36 <USER_Set+0x16>
				motor.velLimit[1] =  * regdata32;
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <USER_Set+0x1a8>)
 8001bb0:	6812      	ldr	r2, [r2, #0]
 8001bb2:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 8001bb4:	e73f      	b.n	8001a36 <USER_Set+0x16>
 8001bb6:	bf00      	nop
 8001bb8:	51eb851f 	.word	0x51eb851f
 8001bbc:	c0191eb8 	.word	0xc0191eb8
 8001bc0:	51eb851f 	.word	0x51eb851f
 8001bc4:	40191eb8 	.word	0x40191eb8
 8001bc8:	20000000 	.word	0x20000000
 8001bcc:	2000093c 	.word	0x2000093c
 8001bd0:	ffffe460 	.word	0xffffe460
 8001bd4:	00000000 	.word	0x00000000
 8001bd8:	20001d64 	.word	0x20001d64

08001bdc <USER_Get>:

void USER_Get(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size) {
 8001bdc:	b530      	push	{r4, r5, lr}
	MCI_Handle_t *pMCIN = &Mci[0];
	uint8_t retVal = MCP_CMD_OK;

	switch (typeID)
 8001bde:	2910      	cmp	r1, #16
void USER_Get(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size) {
 8001be0:	b085      	sub	sp, #20
 8001be2:	461d      	mov	r5, r3
	switch (typeID)
 8001be4:	d006      	beq.n	8001bf4 <USER_Get+0x18>
 8001be6:	2918      	cmp	r1, #24
 8001be8:	4614      	mov	r4, r2
 8001bea:	d011      	beq.n	8001c10 <USER_Get+0x34>
 8001bec:	2908      	cmp	r1, #8
 8001bee:	d005      	beq.n	8001bfc <USER_Get+0x20>
		break;
	}
	default:

	}
}
 8001bf0:	b005      	add	sp, #20
 8001bf2:	bd30      	pop	{r4, r5, pc}
		*size = 2;
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	801a      	strh	r2, [r3, #0]
}
 8001bf8:	b005      	add	sp, #20
 8001bfa:	bd30      	pop	{r4, r5, pc}
		*size = 1;
 8001bfc:	f640 1208 	movw	r2, #2312	; 0x908
 8001c00:	2101      	movs	r1, #1
 8001c02:	4290      	cmp	r0, r2
 8001c04:	8019      	strh	r1, [r3, #0]
		switch (regID)
 8001c06:	d1f3      	bne.n	8001bf0 <USER_Get+0x14>
			*data = motor.mode;
 8001c08:	4b29      	ldr	r3, [pc, #164]	; (8001cb0 <USER_Get+0xd4>)
 8001c0a:	785b      	ldrb	r3, [r3, #1]
 8001c0c:	7023      	strb	r3, [r4, #0]
			break;
 8001c0e:	e7ef      	b.n	8001bf0 <USER_Get+0x14>
		*size = 4;
 8001c10:	2204      	movs	r2, #4
 8001c12:	f5b0 6f11 	cmp.w	r0, #2320	; 0x910
 8001c16:	801a      	strh	r2, [r3, #0]
		switch (regID)
 8001c18:	d03a      	beq.n	8001c90 <USER_Get+0xb4>
 8001c1a:	d911      	bls.n	8001c40 <USER_Get+0x64>
 8001c1c:	f641 53d8 	movw	r3, #7640	; 0x1dd8
 8001c20:	4298      	cmp	r0, r3
 8001c22:	d02e      	beq.n	8001c82 <USER_Get+0xa6>
 8001c24:	f641 6318 	movw	r3, #7704	; 0x1e18
 8001c28:	4298      	cmp	r0, r3
 8001c2a:	d1e1      	bne.n	8001bf0 <USER_Get+0x14>
				int16_t regdata16_1 = (int16_t)motor.curLimit[0];
 8001c2c:	4a20      	ldr	r2, [pc, #128]	; (8001cb0 <USER_Get+0xd4>)
 8001c2e:	f9b2 2028 	ldrsh.w	r2, [r2, #40]	; 0x28
				*(int16_t *)(data) = regdata16_1;
 8001c32:	2300      	movs	r3, #0
 8001c34:	f362 030f 	bfi	r3, r2, #0, #16
 8001c38:	f362 431f 	bfi	r3, r2, #16, #16
 8001c3c:	6023      	str	r3, [r4, #0]
}
 8001c3e:	e7d7      	b.n	8001bf0 <USER_Get+0x14>
 8001c40:	2858      	cmp	r0, #88	; 0x58
 8001c42:	d012      	beq.n	8001c6a <USER_Get+0x8e>
 8001c44:	f5b0 6f0d 	cmp.w	r0, #2256	; 0x8d0
 8001c48:	d1d2      	bne.n	8001bf0 <USER_Get+0x14>
				float target = MCI_GetIqd_F(pMCI[0]).q;
 8001c4a:	4a1a      	ldr	r2, [pc, #104]	; (8001cb4 <USER_Get+0xd8>)
 8001c4c:	6810      	ldr	r0, [r2, #0]
 8001c4e:	f000 fd65 	bl	800271c <MCI_GetIqd_F>
				memcpy(regdata32, &target, *size*sizeof(uint8_t));
 8001c52:	882a      	ldrh	r2, [r5, #0]
				float target = MCI_GetIqd_F(pMCI[0]).q;
 8001c54:	ed8d 0a00 	vstr	s0, [sp]
				memcpy(regdata32, &target, *size*sizeof(uint8_t));
 8001c58:	a902      	add	r1, sp, #8
 8001c5a:	4620      	mov	r0, r4
				float target = MCI_GetIqd_F(pMCI[0]).q;
 8001c5c:	edcd 0a01 	vstr	s1, [sp, #4]
 8001c60:	ed8d 0a02 	vstr	s0, [sp, #8]
				memcpy(regdata32, &target, *size*sizeof(uint8_t));
 8001c64:	f00a f9ae 	bl	800bfc4 <memcpy>
				break;
 8001c68:	e7c2      	b.n	8001bf0 <USER_Get+0x14>
				float target = MCI_GetAvrgMecSpeed_F(pMCI[0]);
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <USER_Get+0xd8>)
 8001c6c:	6810      	ldr	r0, [r2, #0]
 8001c6e:	f000 fd19 	bl	80026a4 <MCI_GetAvrgMecSpeed_F>
				memcpy(regdata32, &target, *size*sizeof(uint8_t));
 8001c72:	882a      	ldrh	r2, [r5, #0]
				float target = MCI_GetAvrgMecSpeed_F(pMCI[0]);
 8001c74:	ed8d 0a02 	vstr	s0, [sp, #8]
				memcpy(regdata32, &target, *size*sizeof(uint8_t));
 8001c78:	a902      	add	r1, sp, #8
 8001c7a:	4620      	mov	r0, r4
 8001c7c:	f00a f9a2 	bl	800bfc4 <memcpy>
				break;
 8001c80:	e7b6      	b.n	8001bf0 <USER_Get+0x14>
				int16_t regdata16_2 = (int16_t)motor.velLimit[1];
 8001c82:	4b0b      	ldr	r3, [pc, #44]	; (8001cb0 <USER_Get+0xd4>)
 8001c84:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
				int16_t regdata16_1 = (int16_t)motor.velLimit[0];
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	8023      	strh	r3, [r4, #0]
				*(int16_t *)(data+2) = regdata16_2;
 8001c8c:	8062      	strh	r2, [r4, #2]
				break;
 8001c8e:	e7af      	b.n	8001bf0 <USER_Get+0x14>
				float target = MCI_GetIqd_F(pMCI[0]).d;
 8001c90:	4a08      	ldr	r2, [pc, #32]	; (8001cb4 <USER_Get+0xd8>)
 8001c92:	6810      	ldr	r0, [r2, #0]
 8001c94:	f000 fd42 	bl	800271c <MCI_GetIqd_F>
				memcpy(regdata32, &target, *size*sizeof(uint8_t));
 8001c98:	882a      	ldrh	r2, [r5, #0]
				float target = MCI_GetIqd_F(pMCI[0]).d;
 8001c9a:	ed8d 0a02 	vstr	s0, [sp, #8]
				memcpy(regdata32, &target, *size*sizeof(uint8_t));
 8001c9e:	4669      	mov	r1, sp
 8001ca0:	4620      	mov	r0, r4
				float target = MCI_GetIqd_F(pMCI[0]).d;
 8001ca2:	edcd 0a03 	vstr	s1, [sp, #12]
 8001ca6:	edcd 0a00 	vstr	s1, [sp]
				memcpy(regdata32, &target, *size*sizeof(uint8_t));
 8001caa:	f00a f98b 	bl	800bfc4 <memcpy>
				break;
 8001cae:	e79f      	b.n	8001bf0 <USER_Get+0x14>
 8001cb0:	20000000 	.word	0x20000000
 8001cb4:	20001d64 	.word	0x20001d64

08001cb8 <FDCAN_RxCallback2>:

void FDCAN_RxCallback2() {
 8001cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_ERROR) {
 8001cbc:	4c9f      	ldr	r4, [pc, #636]	; (8001f3c <FDCAN_RxCallback2+0x284>)
 8001cbe:	4da0      	ldr	r5, [pc, #640]	; (8001f40 <FDCAN_RxCallback2+0x288>)
 8001cc0:	48a0      	ldr	r0, [pc, #640]	; (8001f44 <FDCAN_RxCallback2+0x28c>)
void FDCAN_RxCallback2() {
 8001cc2:	b0a3      	sub	sp, #140	; 0x8c
	if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_ERROR) {
 8001cc4:	4623      	mov	r3, r4
 8001cc6:	462a      	mov	r2, r5
 8001cc8:	2140      	movs	r1, #64	; 0x40
 8001cca:	f005 fc6f 	bl	80075ac <HAL_FDCAN_GetRxMessage>
 8001cce:	2801      	cmp	r0, #1
 8001cd0:	d004      	beq.n	8001cdc <FDCAN_RxCallback2+0x24>
	}

	//FDCAN_Soft_FifoQ_Test(0x89, 1, 1);
	// FDCAN_Soft_FifoQ(0x04, RxHeader.DataLength, RxData);

	if (RxHeader.Identifier != motor.this_id) return;
 8001cd2:	4e9d      	ldr	r6, [pc, #628]	; (8001f48 <FDCAN_RxCallback2+0x290>)
 8001cd4:	682b      	ldr	r3, [r5, #0]
 8001cd6:	7837      	ldrb	r7, [r6, #0]
 8001cd8:	42bb      	cmp	r3, r7
 8001cda:	d002      	beq.n	8001ce2 <FDCAN_RxCallback2+0x2a>
	        MCPResponse = MCP_CMD_UNKNOWN;
	        break;
	      }
	    }
	// FDCAN_Soft_FifoQ_Test(0x87, 1, MCPResponse);
}
 8001cdc:	b023      	add	sp, #140	; 0x8c
 8001cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t command = RxData[0] >> 4;
 8001ce2:	7823      	ldrb	r3, [r4, #0]
 8001ce4:	ea4f 1813 	mov.w	r8, r3, lsr #4
	uint8_t typeID = TypeID(RxData[0] & 0x0F);
 8001ce8:	f003 030f 	and.w	r3, r3, #15
	switch (d) {
 8001cec:	1e9a      	subs	r2, r3, #2
 8001cee:	2a06      	cmp	r2, #6
 8001cf0:	d916      	bls.n	8001d20 <FDCAN_RxCallback2+0x68>
	uint8_t textbuf[100] = {0,};
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	2260      	movs	r2, #96	; 0x60
 8001cf6:	a80a      	add	r0, sp, #40	; 0x28
	uint16_t dataAvailable = size;
 8001cf8:	f8bd 9012 	ldrh.w	r9, [sp, #18]
	uint8_t textbuf[100] = {0,};
 8001cfc:	9109      	str	r1, [sp, #36]	; 0x24
 8001cfe:	f00a f935 	bl	800bf6c <memset>
	memcpy(&regID, &RxData[1], 2);
 8001d02:	f8b4 0001 	ldrh.w	r0, [r4, #1]
	switch (command)
 8001d06:	f1b8 0f07 	cmp.w	r8, #7
 8001d0a:	d8e7      	bhi.n	8001cdc <FDCAN_RxCallback2+0x24>
 8001d0c:	e8df f018 	tbh	[pc, r8, lsl #1]
 8001d10:	00b900c4 	.word	0x00b900c4
 8001d14:	00b100e0 	.word	0x00b100e0
 8001d18:	00810094 	.word	0x00810094
 8001d1c:	00230053 	.word	0x00230053
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	f1a3 0508 	sub.w	r5, r3, #8
	uint8_t textbuf[100] = {0,};
 8001d26:	2100      	movs	r1, #0
 8001d28:	2260      	movs	r2, #96	; 0x60
 8001d2a:	a80a      	add	r0, sp, #40	; 0x28
	uint16_t dataAvailable = size;
 8001d2c:	f8bd 9012 	ldrh.w	r9, [sp, #18]
	uint8_t textbuf[100] = {0,};
 8001d30:	9109      	str	r1, [sp, #36]	; 0x24
 8001d32:	b2ed      	uxtb	r5, r5
 8001d34:	f00a f91a 	bl	800bf6c <memset>
	memcpy(&regID, &RxData[1], 2);
 8001d38:	f8b4 0001 	ldrh.w	r0, [r4, #1]
	switch (command)
 8001d3c:	f1b8 0f07 	cmp.w	r8, #7
 8001d40:	d8cc      	bhi.n	8001cdc <FDCAN_RxCallback2+0x24>
 8001d42:	e8df f018 	tbh	[pc, r8, lsl #1]
 8001d46:	00a9      	.short	0x00a9
 8001d48:	0109009f 	.word	0x0109009f
 8001d4c:	00790096 	.word	0x00790096
 8001d50:	00390067 	.word	0x00390067
 8001d54:	0008      	.short	0x0008
	        (void)MCI_FaultAcknowledged(pMCI[0]);
 8001d56:	4d7d      	ldr	r5, [pc, #500]	; (8001f4c <FDCAN_RxCallback2+0x294>)
 8001d58:	6828      	ldr	r0, [r5, #0]
 8001d5a:	f000 fc71 	bl	8002640 <MCI_FaultAcknowledged>
	        uint32_t fa = MCI_GetFaultState(pMCI[0]);
 8001d5e:	6828      	ldr	r0, [r5, #0]
 8001d60:	f000 fc82 	bl	8002668 <MCI_GetFaultState>
		    FDCAN_Soft_FifoQ(motor.this_id-1, 7, RxData);
 8001d64:	7832      	ldrb	r2, [r6, #0]
		    memcpy(&RxData[3], &fa, 4);
 8001d66:	f8c4 0003 	str.w	r0, [r4, #3]
		    RxData[0] = 0x22; RxData[1] = 0x18; RxData[2] = 0x00;
 8001d6a:	f641 0322 	movw	r3, #6178	; 0x1822
 8001d6e:	8023      	strh	r3, [r4, #0]
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001d70:	1e91      	subs	r1, r2, #2
 8001d72:	f240 73fe 	movw	r3, #2046	; 0x7fe
		    RxData[0] = 0x22; RxData[1] = 0x18; RxData[2] = 0x00;
 8001d76:	2500      	movs	r5, #0
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001d78:	4299      	cmp	r1, r3
		    RxData[0] = 0x22; RxData[1] = 0x18; RxData[2] = 0x00;
 8001d7a:	70a5      	strb	r5, [r4, #2]
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001d7c:	d8ae      	bhi.n	8001cdc <FDCAN_RxCallback2+0x24>
    return (q.rear + 1) % 64 == q.front;
 8001d7e:	4974      	ldr	r1, [pc, #464]	; (8001f50 <FDCAN_RxCallback2+0x298>)
 8001d80:	f891 3201 	ldrb.w	r3, [r1, #513]	; 0x201
 8001d84:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8001d88:	3301      	adds	r3, #1
 8001d8a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	if (isFull()) return false;
 8001d8e:	4283      	cmp	r3, r0
 8001d90:	d0a4      	beq.n	8001cdc <FDCAN_RxCallback2+0x24>
		    FDCAN_Soft_FifoQ(motor.this_id-1, 7, RxData);
 8001d92:	3a01      	subs	r2, #1
	q.queue[q.rear] = datas;
 8001d94:	9205      	str	r2, [sp, #20]
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001d96:	ae07      	add	r6, sp, #28
	q.queue[q.rear] = datas;
 8001d98:	2207      	movs	r2, #7
 8001d9a:	9206      	str	r2, [sp, #24]
 8001d9c:	eb01 1503 	add.w	r5, r1, r3, lsl #4
	q.rear = (q.rear + 1) % 64;
 8001da0:	f881 3201 	strb.w	r3, [r1, #513]	; 0x201
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001da4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001da8:	e886 0003 	stmia.w	r6, {r0, r1}
	q.queue[q.rear] = datas;
 8001dac:	ab05      	add	r3, sp, #20
 8001dae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001db0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	return true;
 8001db4:	e792      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
	switch (command)
 8001db6:	2500      	movs	r5, #0
			  USER_Get(regID, typeID, &RxData[3], &size);
 8001db8:	4a66      	ldr	r2, [pc, #408]	; (8001f54 <FDCAN_RxCallback2+0x29c>)
 8001dba:	f10d 0312 	add.w	r3, sp, #18
 8001dbe:	4629      	mov	r1, r5
 8001dc0:	f7ff ff0c 	bl	8001bdc <USER_Get>
			  FDCAN_Soft_FifoQ(motor.this_id-1, 3+size, RxData);
 8001dc4:	7831      	ldrb	r1, [r6, #0]
 8001dc6:	f8bd 3012 	ldrh.w	r3, [sp, #18]
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001dca:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8001dce:	1e88      	subs	r0, r1, #2
 8001dd0:	4290      	cmp	r0, r2
 8001dd2:	d883      	bhi.n	8001cdc <FDCAN_RxCallback2+0x24>
			  FDCAN_Soft_FifoQ(motor.this_id-1, 3+size, RxData);
 8001dd4:	3303      	adds	r3, #3
	if (len_ > 8) return false;
 8001dd6:	2b08      	cmp	r3, #8
 8001dd8:	dc80      	bgt.n	8001cdc <FDCAN_RxCallback2+0x24>
    return (q.rear + 1) % 64 == q.front;
 8001dda:	485d      	ldr	r0, [pc, #372]	; (8001f50 <FDCAN_RxCallback2+0x298>)
 8001ddc:	f890 2201 	ldrb.w	r2, [r0, #513]	; 0x201
 8001de0:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 8001de4:	3201      	adds	r2, #1
 8001de6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
	if (isFull()) return false;
 8001dea:	42aa      	cmp	r2, r5
 8001dec:	f43f af76 	beq.w	8001cdc <FDCAN_RxCallback2+0x24>
			  FDCAN_Soft_FifoQ(motor.this_id-1, 3+size, RxData);
 8001df0:	3901      	subs	r1, #1
	q.queue[q.rear] = datas;
 8001df2:	9105      	str	r1, [sp, #20]
 8001df4:	eb00 1502 	add.w	r5, r0, r2, lsl #4
	q.rear = (q.rear + 1) % 64;
 8001df8:	f880 2201 	strb.w	r2, [r0, #513]	; 0x201
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001dfc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e00:	aa07      	add	r2, sp, #28
	q.queue[q.rear] = datas;
 8001e02:	9306      	str	r3, [sp, #24]
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001e04:	e882 0003 	stmia.w	r2, {r0, r1}
	q.queue[q.rear] = datas;
 8001e08:	ab05      	add	r3, sp, #20
 8001e0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e0c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	return true;
 8001e10:	e764      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
	switch (command)
 8001e12:	2500      	movs	r5, #0
	    	  USER_Set(regID, typeID, &RxData[3], &size);
 8001e14:	f10d 0312 	add.w	r3, sp, #18
 8001e18:	4a4e      	ldr	r2, [pc, #312]	; (8001f54 <FDCAN_RxCallback2+0x29c>)
 8001e1a:	4629      	mov	r1, r5
 8001e1c:	f7ff fe00 	bl	8001a20 <USER_Set>
	    	  if (size > 0) {
 8001e20:	f8bd 3012 	ldrh.w	r3, [sp, #18]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	f43f af59 	beq.w	8001cdc <FDCAN_RxCallback2+0x24>
	    		  FDCAN_Soft_FifoQ(motor.this_id-1, 3+size, RxData);
 8001e2a:	7831      	ldrb	r1, [r6, #0]
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001e2c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8001e30:	1e88      	subs	r0, r1, #2
 8001e32:	4290      	cmp	r0, r2
 8001e34:	d9ce      	bls.n	8001dd4 <FDCAN_RxCallback2+0x11c>
 8001e36:	e751      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
	        (void)MCI_StopMotor(pMCI[0]);
 8001e38:	4b44      	ldr	r3, [pc, #272]	; (8001f4c <FDCAN_RxCallback2+0x294>)
 8001e3a:	6818      	ldr	r0, [r3, #0]
 8001e3c:	f000 fbde 	bl	80025fc <MCI_StopMotor>
	        FDCAN_Soft_FifoQ(motor.this_id-1, 4, RxData);
 8001e40:	7832      	ldrb	r2, [r6, #0]
	        RxData[3] = MCPResponse;
 8001e42:	2000      	movs	r0, #0
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001e44:	1e91      	subs	r1, r2, #2
 8001e46:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001e4a:	4299      	cmp	r1, r3
	        RxData[3] = MCPResponse;
 8001e4c:	70e0      	strb	r0, [r4, #3]
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001e4e:	f63f af45 	bhi.w	8001cdc <FDCAN_RxCallback2+0x24>
    return (q.rear + 1) % 64 == q.front;
 8001e52:	493f      	ldr	r1, [pc, #252]	; (8001f50 <FDCAN_RxCallback2+0x298>)
 8001e54:	f891 3201 	ldrb.w	r3, [r1, #513]	; 0x201
 8001e58:	f891 0200 	ldrb.w	r0, [r1, #512]	; 0x200
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	if (isFull()) return false;
 8001e62:	4283      	cmp	r3, r0
 8001e64:	f43f af3a 	beq.w	8001cdc <FDCAN_RxCallback2+0x24>
	        FDCAN_Soft_FifoQ(motor.this_id-1, 4, RxData);
 8001e68:	3a01      	subs	r2, #1
	q.queue[q.rear] = datas;
 8001e6a:	9205      	str	r2, [sp, #20]
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001e6c:	ae07      	add	r6, sp, #28
	q.queue[q.rear] = datas;
 8001e6e:	2204      	movs	r2, #4
 8001e70:	e793      	b.n	8001d9a <FDCAN_RxCallback2+0xe2>
	        MCPResponse = (MCI_StartMotor(pMCI[0]) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8001e72:	4b36      	ldr	r3, [pc, #216]	; (8001f4c <FDCAN_RxCallback2+0x294>)
 8001e74:	6818      	ldr	r0, [r3, #0]
 8001e76:	f000 fba9 	bl	80025cc <MCI_StartMotor>
	        FDCAN_Soft_FifoQ(motor.this_id-1, 4, RxData);
 8001e7a:	7832      	ldrb	r2, [r6, #0]
	        MCPResponse = (MCI_StartMotor(pMCI[0]) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 8001e7c:	f080 0001 	eor.w	r0, r0, #1
 8001e80:	e7e0      	b.n	8001e44 <FDCAN_RxCallback2+0x18c>
	switch (command)
 8001e82:	2500      	movs	r5, #0
	        MCPResponse = RI_SetRegisterMotor1(regID, typeID, data, &size, dataAvailable);
 8001e84:	fa0f f389 	sxth.w	r3, r9
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	4a32      	ldr	r2, [pc, #200]	; (8001f54 <FDCAN_RxCallback2+0x29c>)
 8001e8c:	f10d 0312 	add.w	r3, sp, #18
 8001e90:	4629      	mov	r1, r5
 8001e92:	f002 f80f 	bl	8003eb4 <RI_SetRegisterMotor1>
	        break;
 8001e96:	e721      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001e98:	1eba      	subs	r2, r7, #2
 8001e9a:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001e9e:	429a      	cmp	r2, r3
			  RxData[3]= motor.this_id;
 8001ea0:	70e7      	strb	r7, [r4, #3]
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001ea2:	f63f af1b 	bhi.w	8001cdc <FDCAN_RxCallback2+0x24>
    return (q.rear + 1) % 64 == q.front;
 8001ea6:	4a2a      	ldr	r2, [pc, #168]	; (8001f50 <FDCAN_RxCallback2+0x298>)
 8001ea8:	f892 3201 	ldrb.w	r3, [r2, #513]	; 0x201
 8001eac:	f892 1200 	ldrb.w	r1, [r2, #512]	; 0x200
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	if (isFull()) return false;
 8001eb6:	428b      	cmp	r3, r1
 8001eb8:	f43f af10 	beq.w	8001cdc <FDCAN_RxCallback2+0x24>
			  FDCAN_Soft_FifoQ(motor.this_id-1, 4, RxData);
 8001ebc:	3f01      	subs	r7, #1
	q.queue[q.rear] = datas;
 8001ebe:	2104      	movs	r1, #4
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001ec0:	ae07      	add	r6, sp, #28
	q.queue[q.rear] = datas;
 8001ec2:	9705      	str	r7, [sp, #20]
 8001ec4:	9106      	str	r1, [sp, #24]
 8001ec6:	eb02 1503 	add.w	r5, r2, r3, lsl #4
	q.rear = (q.rear + 1) % 64;
 8001eca:	f882 3201 	strb.w	r3, [r2, #513]	; 0x201
 8001ece:	e769      	b.n	8001da4 <FDCAN_RxCallback2+0xec>
	switch (command)
 8001ed0:	2500      	movs	r5, #0
	    		MCPResponse = RI_GetRegisterMotor1(regID, typeID, &RxData[3], &size, dataAvailable+10);
 8001ed2:	f109 090a 	add.w	r9, r9, #10
 8001ed6:	fa0f f389 	sxth.w	r3, r9
 8001eda:	4a1e      	ldr	r2, [pc, #120]	; (8001f54 <FDCAN_RxCallback2+0x29c>)
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	4629      	mov	r1, r5
 8001ee0:	f10d 0312 	add.w	r3, sp, #18
 8001ee4:	f002 fba4 	bl	8004630 <RI_GetRegisterMotor1>
	    		FDCAN_Soft_FifoQ(motor.this_id-1, 3+size, RxData);
 8001ee8:	7831      	ldrb	r1, [r6, #0]
 8001eea:	f8bd 2012 	ldrh.w	r2, [sp, #18]
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001eee:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001ef2:	1e88      	subs	r0, r1, #2
 8001ef4:	4298      	cmp	r0, r3
 8001ef6:	f63f aef1 	bhi.w	8001cdc <FDCAN_RxCallback2+0x24>
	    		FDCAN_Soft_FifoQ(motor.this_id-1, 3+size, RxData);
 8001efa:	3203      	adds	r2, #3
	if (len_ > 8) return false;
 8001efc:	2a08      	cmp	r2, #8
 8001efe:	f73f aeed 	bgt.w	8001cdc <FDCAN_RxCallback2+0x24>
    return (q.rear + 1) % 64 == q.front;
 8001f02:	4813      	ldr	r0, [pc, #76]	; (8001f50 <FDCAN_RxCallback2+0x298>)
 8001f04:	f890 3201 	ldrb.w	r3, [r0, #513]	; 0x201
 8001f08:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	if (isFull()) return false;
 8001f12:	42ab      	cmp	r3, r5
 8001f14:	f43f aee2 	beq.w	8001cdc <FDCAN_RxCallback2+0x24>
	    		FDCAN_Soft_FifoQ(motor.this_id-1, 3+size, RxData);
 8001f18:	3901      	subs	r1, #1
	q.queue[q.rear] = datas;
 8001f1a:	9105      	str	r1, [sp, #20]
 8001f1c:	eb00 1503 	add.w	r5, r0, r3, lsl #4
	q.rear = (q.rear + 1) % 64;
 8001f20:	f880 3201 	strb.w	r3, [r0, #513]	; 0x201
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001f24:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f28:	ab07      	add	r3, sp, #28
	q.queue[q.rear] = datas;
 8001f2a:	9206      	str	r2, [sp, #24]
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001f2c:	e883 0003 	stmia.w	r3, {r0, r1}
	q.queue[q.rear] = datas;
 8001f30:	aa05      	add	r2, sp, #20
 8001f32:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 8001f34:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	return true;
 8001f38:	e6d0      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
 8001f3a:	bf00      	nop
 8001f3c:	20000878 	.word	0x20000878
 8001f40:	20000884 	.word	0x20000884
 8001f44:	200008d8 	.word	0x200008d8
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	20001d64 	.word	0x20001d64
 8001f50:	2000093c 	.word	0x2000093c
 8001f54:	2000087b 	.word	0x2000087b
	    	if (typeID == TYPE_DATA_STRING) {
 8001f58:	2d20      	cmp	r5, #32
 8001f5a:	d06d      	beq.n	8002038 <FDCAN_RxCallback2+0x380>
	    	else if (typeID == TYPE_DATA_RAW) {
 8001f5c:	2d28      	cmp	r5, #40	; 0x28
 8001f5e:	d1b8      	bne.n	8001ed2 <FDCAN_RxCallback2+0x21a>
	    		MCPResponse = RI_GetRegisterMotor1(regID, typeID, textbuf, &size, sizeof(textbuf));
 8001f60:	2364      	movs	r3, #100	; 0x64
 8001f62:	af09      	add	r7, sp, #36	; 0x24
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	463a      	mov	r2, r7
 8001f68:	f10d 0312 	add.w	r3, sp, #18
 8001f6c:	4629      	mov	r1, r5
 8001f6e:	f002 fb5f 	bl	8004630 <RI_GetRegisterMotor1>
	    		memcpy(&size, textbuf, 2);
 8001f72:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
					FDCAN_Soft_FifoQ(motor.this_id-1, 8, RxData);
 8001f76:	f896 b000 	ldrb.w	fp, [r6]
	    		memcpy(&size, textbuf, 2);
 8001f7a:	f8ad 3012 	strh.w	r3, [sp, #18]
	    		for (int16_t cur = 2; cur <= size+2; cur += 3) {
 8001f7e:	f103 0802 	add.w	r8, r3, #2
					FDCAN_Soft_FifoQ(motor.this_id-1, 8, RxData);
 8001f82:	f10b 33ff 	add.w	r3, fp, #4294967295
	if (id_ < 1 || id_ > 0x7FF) return false;
 8001f86:	f1ab 0202 	sub.w	r2, fp, #2
					FDCAN_Soft_FifoQ(motor.this_id-1, 8, RxData);
 8001f8a:	9303      	str	r3, [sp, #12]
 8001f8c:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8001f90:	429a      	cmp	r2, r3
 8001f92:	fa1f f988 	uxth.w	r9, r8
 8001f96:	f200 80ab 	bhi.w	80020f0 <FDCAN_RxCallback2+0x438>
	    		for (int16_t cur = 2; cur <= size+2; cur += 3) {
 8001f9a:	f04f 0c02 	mov.w	ip, #2
 8001f9e:	4d69      	ldr	r5, [pc, #420]	; (8002144 <FDCAN_RxCallback2+0x48c>)
 8001fa0:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8002148 <FDCAN_RxCallback2+0x490>
 8001fa4:	46e2      	mov	sl, ip
	q.queue[q.rear] = datas;
 8001fa6:	f10d 0b14 	add.w	fp, sp, #20
					memcpy(&RxData[5], &textbuf[cur], 3);
 8001faa:	eb07 020a 	add.w	r2, r7, sl
    return (q.rear + 1) % 64 == q.front;
 8001fae:	f895 6201 	ldrb.w	r6, [r5, #513]	; 0x201
					memcpy(&RxData[5], &textbuf[cur], 3);
 8001fb2:	7892      	ldrb	r2, [r2, #2]
 8001fb4:	f88e 2002 	strb.w	r2, [lr, #2]
    return (q.rear + 1) % 64 == q.front;
 8001fb8:	3601      	adds	r6, #1
 8001fba:	f895 2200 	ldrb.w	r2, [r5, #512]	; 0x200
					memcpy(&RxData[5], &textbuf[cur], 3);
 8001fbe:	f837 100a 	ldrh.w	r1, [r7, sl]
 8001fc2:	f8ae 1000 	strh.w	r1, [lr]
 8001fc6:	fa1f f38c 	uxth.w	r3, ip
    return (q.rear + 1) % 64 == q.front;
 8001fca:	f006 063f 	and.w	r6, r6, #63	; 0x3f
 8001fce:	f103 0c03 	add.w	ip, r3, #3
					memcpy(&RxData[3], &dif, 2);
 8001fd2:	eba9 0103 	sub.w	r1, r9, r3
	if (isFull()) return false;
 8001fd6:	4296      	cmp	r6, r2
					memcpy(&RxData[3], &dif, 2);
 8001fd8:	f8a4 1003 	strh.w	r1, [r4, #3]
    return (q.rear + 1) % 64 == q.front;
 8001fdc:	fa0f fc8c 	sxth.w	ip, ip
	if (isFull()) return false;
 8001fe0:	d014      	beq.n	800200c <FDCAN_RxCallback2+0x354>
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001fe2:	e894 0003 	ldmia.w	r4, {r0, r1}
	q.queue[q.rear] = datas;
 8001fe6:	9b03      	ldr	r3, [sp, #12]
 8001fe8:	9305      	str	r3, [sp, #20]
 8001fea:	2308      	movs	r3, #8
 8001fec:	9306      	str	r3, [sp, #24]
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8001fee:	ab07      	add	r3, sp, #28
 8001ff0:	e883 0003 	stmia.w	r3, {r0, r1}
	q.queue[q.rear] = datas;
 8001ff4:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
	q.rear = (q.rear + 1) % 64;
 8001ff8:	f885 6201 	strb.w	r6, [r5, #513]	; 0x201
	    		for (int16_t cur = 2; cur <= size+2; cur += 3) {
 8001ffc:	45e0      	cmp	r8, ip
	q.queue[q.rear] = datas;
 8001ffe:	eb05 1606 	add.w	r6, r5, r6, lsl #4
 8002002:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	    		for (int16_t cur = 2; cur <= size+2; cur += 3) {
 8002006:	46e2      	mov	sl, ip
 8002008:	dacf      	bge.n	8001faa <FDCAN_RxCallback2+0x2f2>
 800200a:	e667      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
 800200c:	3303      	adds	r3, #3
 800200e:	b21b      	sxth	r3, r3
 8002010:	4598      	cmp	r8, r3
 8002012:	f6ff ae63 	blt.w	8001cdc <FDCAN_RxCallback2+0x24>
					memcpy(&RxData[5], &textbuf[cur], 3);
 8002016:	18f9      	adds	r1, r7, r3
 8002018:	b29a      	uxth	r2, r3
 800201a:	5afb      	ldrh	r3, [r7, r3]
 800201c:	f8ae 3000 	strh.w	r3, [lr]
 8002020:	788b      	ldrb	r3, [r1, #2]
 8002022:	f88e 3002 	strb.w	r3, [lr, #2]
 8002026:	1cd3      	adds	r3, r2, #3
 8002028:	b21b      	sxth	r3, r3
					memcpy(&RxData[3], &dif, 2);
 800202a:	eba9 0202 	sub.w	r2, r9, r2
	    		for (int16_t cur = 2; cur <= size+2; cur += 3) {
 800202e:	4598      	cmp	r8, r3
					memcpy(&RxData[3], &dif, 2);
 8002030:	f8a4 2003 	strh.w	r2, [r4, #3]
	    		for (int16_t cur = 2; cur <= size+2; cur += 3) {
 8002034:	daef      	bge.n	8002016 <FDCAN_RxCallback2+0x35e>
 8002036:	e651      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
	    		MCPResponse = RI_GetRegisterMotor1(regID, typeID, textbuf, &size, sizeof(textbuf));
 8002038:	2364      	movs	r3, #100	; 0x64
 800203a:	9300      	str	r3, [sp, #0]
 800203c:	aa09      	add	r2, sp, #36	; 0x24
 800203e:	f10d 0312 	add.w	r3, sp, #18
 8002042:	4629      	mov	r1, r5
 8002044:	f002 faf4 	bl	8004630 <RI_GetRegisterMotor1>
					FDCAN_Soft_FifoQ(motor.this_id-1, 8, RxData);
 8002048:	7833      	ldrb	r3, [r6, #0]
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 800204a:	f8bd 7012 	ldrh.w	r7, [sp, #18]
					FDCAN_Soft_FifoQ(motor.this_id-1, 8, RxData);
 800204e:	f103 3aff 	add.w	sl, r3, #4294967295
 8002052:	f240 72fe 	movw	r2, #2046	; 0x7fe
	if (id_ < 1 || id_ > 0x7FF) return false;
 8002056:	3b02      	subs	r3, #2
 8002058:	4293      	cmp	r3, r2
	    			RxData[3] = size - cur;
 800205a:	fa5f f887 	uxtb.w	r8, r7
 800205e:	d85d      	bhi.n	800211c <FDCAN_RxCallback2+0x464>
	q.queue[q.rear] = datas;
 8002060:	4653      	mov	r3, sl
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 8002062:	f04f 0e00 	mov.w	lr, #0
 8002066:	4d37      	ldr	r5, [pc, #220]	; (8002144 <FDCAN_RxCallback2+0x48c>)
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 8002068:	f10d 091c 	add.w	r9, sp, #28
	q.queue[q.rear] = datas;
 800206c:	f10d 0b14 	add.w	fp, sp, #20
 8002070:	46f2      	mov	sl, lr
 8002072:	461e      	mov	r6, r3
					memcpy(&RxData[4], &textbuf[cur], 4);
 8002074:	f10a 0388 	add.w	r3, sl, #136	; 0x88
 8002078:	446b      	add	r3, sp
 800207a:	fa5f f28e 	uxtb.w	r2, lr
 800207e:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8002082:	6063      	str	r3, [r4, #4]
	    			RxData[3] = size - cur;
 8002084:	eba8 0302 	sub.w	r3, r8, r2
 8002088:	70e3      	strb	r3, [r4, #3]
    return (q.rear + 1) % 64 == q.front;
 800208a:	f895 3201 	ldrb.w	r3, [r5, #513]	; 0x201
 800208e:	f895 1200 	ldrb.w	r1, [r5, #512]	; 0x200
 8002092:	3301      	adds	r3, #1
 8002094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002098:	f102 0e04 	add.w	lr, r2, #4
	if (isFull()) return false;
 800209c:	4299      	cmp	r1, r3
 800209e:	fa4f fe8e 	sxtb.w	lr, lr
 80020a2:	d012      	beq.n	80020ca <FDCAN_RxCallback2+0x412>
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 80020a4:	e894 0003 	ldmia.w	r4, {r0, r1}
	q.queue[q.rear] = datas;
 80020a8:	2208      	movs	r2, #8
 80020aa:	9605      	str	r6, [sp, #20]
 80020ac:	9206      	str	r2, [sp, #24]
	memcpy(datas.data, data, 8*sizeof(uint8_t));
 80020ae:	e889 0003 	stmia.w	r9, {r0, r1}
	q.queue[q.rear] = datas;
 80020b2:	eb05 1c03 	add.w	ip, r5, r3, lsl #4
	q.rear = (q.rear + 1) % 64;
 80020b6:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
	q.queue[q.rear] = datas;
 80020ba:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 80020be:	4577      	cmp	r7, lr
	q.queue[q.rear] = datas;
 80020c0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 80020c4:	46f2      	mov	sl, lr
 80020c6:	dad5      	bge.n	8002074 <FDCAN_RxCallback2+0x3bc>
 80020c8:	e608      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
 80020ca:	1d13      	adds	r3, r2, #4
 80020cc:	b25b      	sxtb	r3, r3
 80020ce:	42bb      	cmp	r3, r7
 80020d0:	f73f ae04 	bgt.w	8001cdc <FDCAN_RxCallback2+0x24>
	    			RxData[3] = size - cur;
 80020d4:	b2da      	uxtb	r2, r3
					memcpy(&RxData[4], &textbuf[cur], 4);
 80020d6:	3388      	adds	r3, #136	; 0x88
 80020d8:	446b      	add	r3, sp
 80020da:	f853 3c64 	ldr.w	r3, [r3, #-100]
 80020de:	6063      	str	r3, [r4, #4]
 80020e0:	1d13      	adds	r3, r2, #4
 80020e2:	b25b      	sxtb	r3, r3
	    			RxData[3] = size - cur;
 80020e4:	eba8 0202 	sub.w	r2, r8, r2
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 80020e8:	42bb      	cmp	r3, r7
	    			RxData[3] = size - cur;
 80020ea:	70e2      	strb	r2, [r4, #3]
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 80020ec:	ddf2      	ble.n	80020d4 <FDCAN_RxCallback2+0x41c>
 80020ee:	e5f5      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
	    		for (int16_t cur = 2; cur <= size+2; cur += 3) {
 80020f0:	2302      	movs	r3, #2
 80020f2:	f8df e054 	ldr.w	lr, [pc, #84]	; 8002148 <FDCAN_RxCallback2+0x490>
 80020f6:	461a      	mov	r2, r3
					memcpy(&RxData[5], &textbuf[cur], 3);
 80020f8:	18b9      	adds	r1, r7, r2
 80020fa:	5aba      	ldrh	r2, [r7, r2]
 80020fc:	f8ae 2000 	strh.w	r2, [lr]
 8002100:	b29b      	uxth	r3, r3
 8002102:	788a      	ldrb	r2, [r1, #2]
 8002104:	f88e 2002 	strb.w	r2, [lr, #2]
 8002108:	1cda      	adds	r2, r3, #3
					memcpy(&RxData[3], &dif, 2);
 800210a:	eba9 0303 	sub.w	r3, r9, r3
 800210e:	f8a4 3003 	strh.w	r3, [r4, #3]
	    		for (int16_t cur = 2; cur <= size+2; cur += 3) {
 8002112:	b213      	sxth	r3, r2
 8002114:	4543      	cmp	r3, r8
 8002116:	461a      	mov	r2, r3
 8002118:	ddee      	ble.n	80020f8 <FDCAN_RxCallback2+0x440>
 800211a:	e5df      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 800211c:	2300      	movs	r3, #0
 800211e:	4619      	mov	r1, r3
	    			RxData[3] = size - cur;
 8002120:	f101 0288 	add.w	r2, r1, #136	; 0x88
 8002124:	eb0d 0102 	add.w	r1, sp, r2
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f851 0c64 	ldr.w	r0, [r1, #-100]
 800212e:	1d19      	adds	r1, r3, #4
 8002130:	eba8 0203 	sub.w	r2, r8, r3
 8002134:	b24b      	sxtb	r3, r1
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 8002136:	42bb      	cmp	r3, r7
	    			RxData[3] = size - cur;
 8002138:	b2d2      	uxtb	r2, r2
	    		for (int8_t cur = 0; cur <= size; cur += 4) {
 800213a:	4619      	mov	r1, r3
 800213c:	ddf0      	ble.n	8002120 <FDCAN_RxCallback2+0x468>
 800213e:	70e2      	strb	r2, [r4, #3]
 8002140:	6060      	str	r0, [r4, #4]
 8002142:	e5cb      	b.n	8001cdc <FDCAN_RxCallback2+0x24>
 8002144:	2000093c 	.word	0x2000093c
 8002148:	2000087d 	.word	0x2000087d

0800214c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800214c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214e:	2400      	movs	r4, #0
{
 8002150:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002152:	e9cd 4406 	strd	r4, r4, [sp, #24]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002156:	4b1e      	ldr	r3, [pc, #120]	; (80021d0 <MX_GPIO_Init+0x84>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	9408      	str	r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800215a:	6cda      	ldr	r2, [r3, #76]	; 0x4c

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Start_Stop_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 800215c:	481d      	ldr	r0, [pc, #116]	; (80021d4 <MX_GPIO_Init+0x88>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800215e:	f042 0204 	orr.w	r2, r2, #4
 8002162:	64da      	str	r2, [r3, #76]	; 0x4c
 8002164:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002166:	f002 0204 	and.w	r2, r2, #4
 800216a:	9200      	str	r2, [sp, #0]
 800216c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800216e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002170:	f042 0220 	orr.w	r2, r2, #32
 8002174:	64da      	str	r2, [r3, #76]	; 0x4c
 8002176:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002178:	f002 0220 	and.w	r2, r2, #32
 800217c:	9201      	str	r2, [sp, #4]
 800217e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002180:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002182:	f042 0201 	orr.w	r2, r2, #1
 8002186:	64da      	str	r2, [r3, #76]	; 0x4c
 8002188:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800218a:	f002 0201 	and.w	r2, r2, #1
 800218e:	9202      	str	r2, [sp, #8]
 8002190:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002192:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002194:	f042 0202 	orr.w	r2, r2, #2
 8002198:	64da      	str	r2, [r3, #76]	; 0x4c
 800219a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800219c:	f003 0302 	and.w	r3, r3, #2
 80021a0:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80021a2:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 80021a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021a8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80021ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b0:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80021b2:	f005 fbf3 	bl	800799c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M1_ENCODER_Z_Pin;
 80021b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021ba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(M1_ENCODER_Z_GPIO_Port, &GPIO_InitStruct);
 80021be:	4806      	ldr	r0, [pc, #24]	; (80021d8 <MX_GPIO_Init+0x8c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c0:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(M1_ENCODER_Z_GPIO_Port, &GPIO_InitStruct);
 80021c2:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = M1_ENCODER_Z_Pin;
 80021c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
  HAL_GPIO_Init(M1_ENCODER_Z_GPIO_Port, &GPIO_InitStruct);
 80021c8:	f005 fbe8 	bl	800799c <HAL_GPIO_Init>

}
 80021cc:	b00a      	add	sp, #40	; 0x28
 80021ce:	bd10      	pop	{r4, pc}
 80021d0:	40021000 	.word	0x40021000
 80021d4:	48000800 	.word	0x48000800
 80021d8:	48000400 	.word	0x48000400

080021dc <MX_IWDG_Init>:
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80021dc:	4808      	ldr	r0, [pc, #32]	; (8002200 <MX_IWDG_Init+0x24>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80021de:	4909      	ldr	r1, [pc, #36]	; (8002204 <MX_IWDG_Init+0x28>)
{
 80021e0:	b508      	push	{r3, lr}
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80021e2:	2200      	movs	r2, #0
  hiwdg.Init.Window = 4095;
 80021e4:	f640 73ff 	movw	r3, #4095	; 0xfff
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 80021e8:	e9c0 1200 	strd	r1, r2, [r0]
  hiwdg.Init.Reload = 4095;
 80021ec:	e9c0 3302 	strd	r3, r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80021f0:	f005 fcce 	bl	8007b90 <HAL_IWDG_Init>
 80021f4:	b900      	cbnz	r0, 80021f8 <MX_IWDG_Init+0x1c>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80021f6:	bd08      	pop	{r3, pc}
 80021f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80021fc:	f000 b906 	b.w	800240c <Error_Handler>
 8002200:	20000b58 	.word	0x20000b58
 8002204:	40003000 	.word	0x40003000

08002208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002208:	b510      	push	{r4, lr}
 800220a:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800220c:	2238      	movs	r2, #56	; 0x38
 800220e:	2100      	movs	r1, #0
 8002210:	a806      	add	r0, sp, #24
 8002212:	f009 feab 	bl	800bf6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002216:	2000      	movs	r0, #0
 8002218:	e9cd 0001 	strd	r0, r0, [sp, #4]
 800221c:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8002220:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002222:	f005 fd63 	bl	8007cec <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002226:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002228:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800222a:	2009      	movs	r0, #9
 800222c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002230:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002232:	2255      	movs	r2, #85	; 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002234:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002238:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800223c:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 800223e:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002240:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002242:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002246:	e9cd 2311 	strd	r2, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800224a:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800224c:	f005 fdcc 	bl	8007de8 <HAL_RCC_OscConfig>
 8002250:	b108      	cbz	r0, 8002256 <SystemClock_Config+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8002252:	b672      	cpsid	i
{
  /* USER CODE BEGIN Error_Handler_Debug */

	/* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002254:	e7fe      	b.n	8002254 <SystemClock_Config+0x4c>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002256:	2104      	movs	r1, #4
 8002258:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800225a:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800225c:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002260:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002264:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002268:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800226a:	f006 f841 	bl	80082f0 <HAL_RCC_ClockConfig>
 800226e:	b108      	cbz	r0, 8002274 <SystemClock_Config+0x6c>
 8002270:	b672      	cpsid	i
  while (1)
 8002272:	e7fe      	b.n	8002272 <SystemClock_Config+0x6a>
  HAL_RCC_EnableCSS();
 8002274:	f006 f96a 	bl	800854c <HAL_RCC_EnableCSS>
}
 8002278:	b014      	add	sp, #80	; 0x50
 800227a:	bd10      	pop	{r4, pc}

0800227c <main>:
{
 800227c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  HAL_Init();
 8002280:	f003 fdfe 	bl	8005e80 <HAL_Init>
  SystemClock_Config();
 8002284:	f7ff ffc0 	bl	8002208 <SystemClock_Config>
  MX_GPIO_Init();
 8002288:	f7ff ff60 	bl	800214c <MX_GPIO_Init>
  MX_DMA_Init();
 800228c:	f7ff f9f6 	bl	800167c <MX_DMA_Init>
  MX_ADC1_Init();
 8002290:	f7fe fbae 	bl	80009f0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002294:	f7fe fc56 	bl	8000b44 <MX_ADC2_Init>
  MX_COMP1_Init();
 8002298:	f7ff f8bc 	bl	8001414 <MX_COMP1_Init>
  MX_COMP2_Init();
 800229c:	f7ff f8d2 	bl	8001444 <MX_COMP2_Init>
  MX_COMP4_Init();
 80022a0:	f7ff f8e8 	bl	8001474 <MX_COMP4_Init>
  MX_CORDIC_Init();
 80022a4:	f7ff f974 	bl	8001590 <MX_CORDIC_Init>
  MX_DAC3_Init();
 80022a8:	f7ff f99a 	bl	80015e0 <MX_DAC3_Init>
  MX_OPAMP1_Init();
 80022ac:	f001 fa72 	bl	8003794 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80022b0:	f001 fa8e 	bl	80037d0 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 80022b4:	f001 faaa 	bl	800380c <MX_OPAMP3_Init>
  MX_TIM1_Init();
 80022b8:	f003 fb9e 	bl	80059f8 <MX_TIM1_Init>
  MX_TIM4_Init();
 80022bc:	f003 fab6 	bl	800582c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80022c0:	f003 fc66 	bl	8005b90 <MX_USART2_UART_Init>
  MX_MotorControl_Init();
 80022c4:	f001 fa48 	bl	8003758 <MX_MotorControl_Init>
  MX_FDCAN1_Init();
 80022c8:	f7ff f9f0 	bl	80016ac <MX_FDCAN1_Init>
  MX_IWDG_Init();
 80022cc:	f7ff ff86 	bl	80021dc <MX_IWDG_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 80022d0:	2201      	movs	r2, #1
 80022d2:	2103      	movs	r1, #3
 80022d4:	2026      	movs	r0, #38	; 0x26
 80022d6:	f004 fd99 	bl	8006e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022da:	2026      	movs	r0, #38	; 0x26
 80022dc:	f004 fdd4 	bl	8006e88 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80022e0:	2200      	movs	r2, #0
 80022e2:	2103      	movs	r1, #3
 80022e4:	200b      	movs	r0, #11
 80022e6:	f004 fd91 	bl	8006e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80022ea:	200b      	movs	r0, #11
 80022ec:	f004 fdcc 	bl	8006e88 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 80022f0:	2201      	movs	r2, #1
 80022f2:	2104      	movs	r1, #4
 80022f4:	2018      	movs	r0, #24
 80022f6:	f004 fd89 	bl	8006e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80022fa:	2018      	movs	r0, #24
 80022fc:	f004 fdc4 	bl	8006e88 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002300:	2200      	movs	r2, #0
 8002302:	4611      	mov	r1, r2
 8002304:	2019      	movs	r0, #25
 8002306:	f004 fd81 	bl	8006e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800230a:	2019      	movs	r0, #25
 800230c:	f004 fdbc 	bl	8006e88 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8002310:	2200      	movs	r2, #0
 8002312:	2102      	movs	r1, #2
 8002314:	2012      	movs	r0, #18
 8002316:	f004 fd79 	bl	8006e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800231a:	2012      	movs	r0, #18
 800231c:	f004 fdb4 	bl	8006e88 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 8002320:	2200      	movs	r2, #0
 8002322:	2103      	movs	r1, #3
 8002324:	201e      	movs	r0, #30
 8002326:	f004 fd71 	bl	8006e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800232a:	201e      	movs	r0, #30
 800232c:	f004 fdac 	bl	8006e88 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 8002330:	2200      	movs	r2, #0
 8002332:	2103      	movs	r1, #3
 8002334:	2017      	movs	r0, #23
 8002336:	f004 fd69 	bl	8006e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800233a:	2017      	movs	r0, #23
 800233c:	f004 fda4 	bl	8006e88 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8002340:	2103      	movs	r1, #3
 8002342:	2200      	movs	r2, #0
 8002344:	2028      	movs	r0, #40	; 0x28
 8002346:	f004 fd61 	bl	8006e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800234a:	2028      	movs	r0, #40	; 0x28
 800234c:	f004 fd9c 	bl	8006e88 <HAL_NVIC_EnableIRQ>
  U_SetLimit(motor.mode);
 8002350:	4e28      	ldr	r6, [pc, #160]	; (80023f4 <main+0x178>)
  TxData[0] = 0;
 8002352:	4b29      	ldr	r3, [pc, #164]	; (80023f8 <main+0x17c>)
  U_SetLimit(motor.mode);
 8002354:	7870      	ldrb	r0, [r6, #1]
  memset(RxData, 0xFF, 8);
 8002356:	4d29      	ldr	r5, [pc, #164]	; (80023fc <main+0x180>)
 8002358:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002400 <main+0x184>
	  ENC_CalcAngle(&ENCODER_M1);
 800235c:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8002404 <main+0x188>
	  HAL_IWDG_Refresh(&hiwdg);
 8002360:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8002408 <main+0x18c>
  TxData[0] = 0;
 8002364:	2200      	movs	r2, #0
 8002366:	701a      	strb	r2, [r3, #0]
  U_SetLimit(motor.mode);
 8002368:	f7ff fb16 	bl	8001998 <U_SetLimit>
  FDCAN_Soft_FifoQ(motor.this_id-1, 8, RxData);
 800236c:	7830      	ldrb	r0, [r6, #0]
  memset(RxData, 0xFF, 8);
 800236e:	f04f 33ff 	mov.w	r3, #4294967295
  FDCAN_Soft_FifoQ(motor.this_id-1, 8, RxData);
 8002372:	462a      	mov	r2, r5
 8002374:	4418      	add	r0, r3
 8002376:	2108      	movs	r1, #8
  memset(RxData, 0xFF, 8);
 8002378:	602b      	str	r3, [r5, #0]
 800237a:	606b      	str	r3, [r5, #4]
  FDCAN_Soft_FifoQ(motor.this_id-1, 8, RxData);
 800237c:	f7ff fa70 	bl	8001860 <FDCAN_Soft_FifoQ>
	  currstate = MCI_GetSTMState(pMCI[0]);
 8002380:	f8d8 0000 	ldr.w	r0, [r8]
 8002384:	f000 f916 	bl	80025b4 <MCI_GetSTMState>
	  if (currstate != motor.prevstate) {
 8002388:	7d33      	ldrb	r3, [r6, #20]
 800238a:	4283      	cmp	r3, r0
		  RxData[0] = 0x22; RxData[1] = 0x48; RxData[2] = 0x00;
 800238c:	f04f 0700 	mov.w	r7, #0
		  FDCAN_Soft_FifoQ(motor.this_id-1, 4, RxData);
 8002390:	462a      	mov	r2, r5
 8002392:	f04f 0104 	mov.w	r1, #4
		  RxData[0] = 0x22; RxData[1] = 0x48; RxData[2] = 0x00;
 8002396:	f644 0c22 	movw	ip, #18466	; 0x4822
	  currstate = MCI_GetSTMState(pMCI[0]);
 800239a:	4604      	mov	r4, r0
	  if (currstate != motor.prevstate) {
 800239c:	d01d      	beq.n	80023da <main+0x15e>
		  FDCAN_Soft_FifoQ(motor.this_id-1, 4, RxData);
 800239e:	7830      	ldrb	r0, [r6, #0]
		  RxData[0] = 0x22; RxData[1] = 0x48; RxData[2] = 0x00;
 80023a0:	f8a5 c000 	strh.w	ip, [r5]
		  FDCAN_Soft_FifoQ(motor.this_id-1, 4, RxData);
 80023a4:	3801      	subs	r0, #1
		  RxData[0] = 0x22; RxData[1] = 0x48; RxData[2] = 0x00;
 80023a6:	70af      	strb	r7, [r5, #2]
		  RxData[3] = currstate;
 80023a8:	70ec      	strb	r4, [r5, #3]
		  FDCAN_Soft_FifoQ(motor.this_id-1, 4, RxData);
 80023aa:	f7ff fa59 	bl	8001860 <FDCAN_Soft_FifoQ>
		  if (currstate == FAULT_NOW || currstate == FAULT_OVER) {
 80023ae:	f1a4 030a 	sub.w	r3, r4, #10
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d810      	bhi.n	80023da <main+0x15e>
			  uint32_t fa = MCI_GetFaultState(pMCI[0]);
 80023b8:	f8d8 0000 	ldr.w	r0, [r8]
 80023bc:	f000 f954 	bl	8002668 <MCI_GetFaultState>
 80023c0:	4684      	mov	ip, r0
			  FDCAN_Soft_FifoQ(motor.this_id-1, 7, RxData);
 80023c2:	7830      	ldrb	r0, [r6, #0]
			  memcpy(&RxData[3], &fa, 4);
 80023c4:	f8c5 c003 	str.w	ip, [r5, #3]
			  RxData[0] = 0x22; RxData[1] = 0x18; RxData[2] = 0x00;
 80023c8:	f641 0322 	movw	r3, #6178	; 0x1822
			  FDCAN_Soft_FifoQ(motor.this_id-1, 7, RxData);
 80023cc:	462a      	mov	r2, r5
 80023ce:	2107      	movs	r1, #7
 80023d0:	3801      	subs	r0, #1
			  RxData[0] = 0x22; RxData[1] = 0x18; RxData[2] = 0x00;
 80023d2:	802b      	strh	r3, [r5, #0]
 80023d4:	70af      	strb	r7, [r5, #2]
			  FDCAN_Soft_FifoQ(motor.this_id-1, 7, RxData);
 80023d6:	f7ff fa43 	bl	8001860 <FDCAN_Soft_FifoQ>
	  motor.prevstate = currstate;
 80023da:	7534      	strb	r4, [r6, #20]
	  FDCAN_soft_FifoQ_Send();
 80023dc:	f7ff fa94 	bl	8001908 <FDCAN_soft_FifoQ_Send>
	  FDCAN_RxCallback2();
 80023e0:	f7ff fc6a 	bl	8001cb8 <FDCAN_RxCallback2>
	  ENC_CalcAngle(&ENCODER_M1);
 80023e4:	4650      	mov	r0, sl
 80023e6:	f007 fac3 	bl	8009970 <ENC_CalcAngle>
	  HAL_IWDG_Refresh(&hiwdg);
 80023ea:	4648      	mov	r0, r9
 80023ec:	f005 fbfc 	bl	8007be8 <HAL_IWDG_Refresh>
	  currstate = MCI_GetSTMState(pMCI[0]);
 80023f0:	e7c6      	b.n	8002380 <main+0x104>
 80023f2:	bf00      	nop
 80023f4:	20000000 	.word	0x20000000
 80023f8:	200008ac 	.word	0x200008ac
 80023fc:	20000878 	.word	0x20000878
 8002400:	20001d64 	.word	0x20001d64
 8002404:	200004a0 	.word	0x200004a0
 8002408:	20000b58 	.word	0x20000b58

0800240c <Error_Handler>:
 800240c:	b672      	cpsid	i
  while (1)
 800240e:	e7fe      	b.n	800240e <Error_Handler+0x2>

08002410 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
  return (MCI_StartMotor(pMCI[M1]));
 8002410:	4b01      	ldr	r3, [pc, #4]	; (8002418 <MC_StartMotor1+0x8>)
 8002412:	6818      	ldr	r0, [r3, #0]
 8002414:	f000 b8da 	b.w	80025cc <MCI_StartMotor>
 8002418:	20001d64 	.word	0x20001d64

0800241c <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
  return (MCI_StopMotor(pMCI[M1]));
 800241c:	4b01      	ldr	r3, [pc, #4]	; (8002424 <MC_StopMotor1+0x8>)
 800241e:	6818      	ldr	r0, [r3, #0]
 8002420:	f000 b8ec 	b.w	80025fc <MCI_StopMotor>
 8002424:	20001d64 	.word	0x20001d64

08002428 <MC_ProgramPositionCommandMotor1>:
  * @param  fDuration Duration of the movement expressed in seconds.
  *         It is possible to set 0 to perform an instantaneous angular change (follow mode).
  */
__weak void MC_ProgramPositionCommandMotor1(float_t fTargetPosition, float_t fDuration)
{
  MCI_ExecPositionCommand(pMCI[M1], fTargetPosition, fDuration);
 8002428:	4b01      	ldr	r3, [pc, #4]	; (8002430 <MC_ProgramPositionCommandMotor1+0x8>)
 800242a:	6818      	ldr	r0, [r3, #0]
 800242c:	f000 b844 	b.w	80024b8 <MCI_ExecPositionCommand>
 8002430:	20001d64 	.word	0x20001d64

08002434 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
  return (MCI_GetSTMState(pMCI[M1]));
 8002434:	4b01      	ldr	r3, [pc, #4]	; (800243c <MC_GetSTMStateMotor1+0x8>)
 8002436:	6818      	ldr	r0, [r3, #0]
 8002438:	f000 b8bc 	b.w	80025b4 <MCI_GetSTMState>
 800243c:	20001d64 	.word	0x20001d64

08002440 <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */ //cstat !MISRAC2012-Rule-2.7 !RED-unused-param  !MISRAC2012-Rule-2.7  !MISRAC2012-Rule-8.13
__weak uint8_t MC_ProfilerCommand(uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return (MCP_CMD_UNKNOWN);
}
 8002440:	2002      	movs	r0, #2
 8002442:	4770      	bx	lr

08002444 <MC_APP_BootHook>:
 *
 *
 *
 */
__weak void MC_APP_BootHook(void)
{
 8002444:	b508      	push	{r3, lr}
  /* RCM component initialization */
  (void)RCM_RegisterRegConv(&PotRegConv_M1);
 8002446:	4804      	ldr	r0, [pc, #16]	; (8002458 <MC_APP_BootHook+0x14>)
 8002448:	f002 fe2a 	bl	80050a0 <RCM_RegisterRegConv>
  SPDPOT_Init(&SpeedPotentiometer_M1);
/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 800244c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SPDPOT_Init(&SpeedPotentiometer_M1);
 8002450:	4802      	ldr	r0, [pc, #8]	; (800245c <MC_APP_BootHook+0x18>)
 8002452:	f008 bea5 	b.w	800b1a0 <SPDPOT_Init>
 8002456:	bf00      	nop
 8002458:	2000053c 	.word	0x2000053c
 800245c:	2000054c 	.word	0x2000054c

08002460 <MC_APP_PostMediumFrequencyHook_M1>:
 *
 *
 *
 */
__weak void MC_APP_PostMediumFrequencyHook_M1(void)
{
 8002460:	b508      	push	{r3, lr}

  uint16_t rawValue = RCM_ExecRegularConv(&PotRegConv_M1);
 8002462:	4804      	ldr	r0, [pc, #16]	; (8002474 <MC_APP_PostMediumFrequencyHook_M1+0x14>)
 8002464:	f002 ff26 	bl	80052b4 <RCM_ExecRegularConv>
  SPDPOT_Run(&SpeedPotentiometer_M1, rawValue);

/* USER SECTION BEGIN PostMediumFrequencyHookM1 */

/* USER SECTION END PostMediumFrequencyHookM1 */
}
 8002468:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  uint16_t rawValue = RCM_ExecRegularConv(&PotRegConv_M1);
 800246c:	4601      	mov	r1, r0
  SPDPOT_Run(&SpeedPotentiometer_M1, rawValue);
 800246e:	4802      	ldr	r0, [pc, #8]	; (8002478 <MC_APP_PostMediumFrequencyHook_M1+0x18>)
 8002470:	f008 bea2 	b.w	800b1b8 <SPDPOT_Run>
 8002474:	2000053c 	.word	0x2000053c
 8002478:	2000054c 	.word	0x2000054c

0800247c <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 800247c:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8002480:	f240 3301 	movw	r3, #769	; 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8002484:	f880 c010 	strb.w	ip, [r0, #16]
    pHandle->hFinalSpeed = hFinalSpeed;
 8002488:	8241      	strh	r1, [r0, #18]
    pHandle->hDurationms = hDurationms;
 800248a:	8402      	strh	r2, [r0, #32]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800248c:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800248e:	4770      	bx	lr

08002490 <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8002490:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8002494:	f240 4301 	movw	r3, #1025	; 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8002498:	f880 c010 	strb.w	ip, [r0, #16]
    pHandle->hFinalTorque = hFinalTorque;
 800249c:	8281      	strh	r1, [r0, #20]
    pHandle->hDurationms = hDurationms;
 800249e:	8402      	strh	r2, [r0, #32]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80024a0:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80024a2:	4770      	bx	lr

080024a4 <MCI_SetCurrentReferences>:
  * function.

  @sa MCI_SetCurrentReferences_F
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 80024a4:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80024a6:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80024a8:	f240 4301 	movw	r3, #1025	; 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 80024ac:	7402      	strb	r2, [r0, #16]
    pHandle->Iqdref.q = Iqdref.q;
 80024ae:	f8c0 1016 	str.w	r1, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80024b2:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80024b4:	b002      	add	sp, #8
 80024b6:	4770      	bx	lr

080024b8 <MCI_ExecPositionCommand>:
  *
  * Users can check the status of the command by calling the MCI_IsCommandAcknowledged()
  * function.
  */
__weak void MCI_ExecPositionCommand(MCI_Handle_t *pHandle, float_t FinalPosition, float_t Duration)
{
 80024b8:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->bDriveInput = INTERNAL;
 80024ba:	6843      	ldr	r3, [r0, #4]
 80024bc:	2200      	movs	r2, #0
{
 80024be:	ed2d 8b02 	vpush	{d8}
    pHandle->pFOCVars->bDriveInput = INTERNAL;
 80024c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
static inline SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 80024c6:	6803      	ldr	r3, [r0, #0]
{
 80024c8:	b082      	sub	sp, #8
 80024ca:	4604      	mov	r4, r0

    float_t currentPositionRad = (float_t)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024cc:	6958      	ldr	r0, [r3, #20]
{
 80024ce:	eeb0 8a60 	vmov.f32	s16, s1
 80024d2:	eef0 8a40 	vmov.f32	s17, s0
    float_t currentPositionRad = (float_t)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024d6:	f008 fe25 	bl	800b124 <SPD_GetMecAngle>
    if (Duration > 0)
 80024da:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80024de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    float_t currentPositionRad = (float_t)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024e2:	9001      	str	r0, [sp, #4]
    if (Duration > 0)
 80024e4:	dd15      	ble.n	8002512 <MCI_ExecPositionCommand+0x5a>
    float_t currentPositionRad = (float_t)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024e6:	ee07 0a90 	vmov	s15, r0
 80024ea:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8002520 <MCI_ExecPositionCommand+0x68>
    {
      TC_MoveCommand(pHandle->pPosCtrl, currentPositionRad, FinalPosition - currentPositionRad, Duration);
 80024ee:	68e0      	ldr	r0, [r4, #12]
    float_t currentPositionRad = (float_t)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      TC_MoveCommand(pHandle->pPosCtrl, currentPositionRad, FinalPosition - currentPositionRad, Duration);
 80024f4:	eeb0 1a48 	vmov.f32	s2, s16
    float_t currentPositionRad = (float_t)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024f8:	ee27 0a87 	vmul.f32	s0, s15, s14
      TC_MoveCommand(pHandle->pPosCtrl, currentPositionRad, FinalPosition - currentPositionRad, Duration);
 80024fc:	ee78 0ac0 	vsub.f32	s1, s17, s0
 8002500:	f009 fa50 	bl	800b9a4 <TC_MoveCommand>
    else
    {
      TC_FollowCommand(pHandle->pPosCtrl, FinalPosition);
    }

    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 8002504:	2304      	movs	r3, #4
 8002506:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800250a:	b002      	add	sp, #8
 800250c:	ecbd 8b02 	vpop	{d8}
 8002510:	bd10      	pop	{r4, pc}
      TC_FollowCommand(pHandle->pPosCtrl, FinalPosition);
 8002512:	68e0      	ldr	r0, [r4, #12]
 8002514:	eeb0 0a68 	vmov.f32	s0, s17
 8002518:	f009 fab6 	bl	800ba88 <TC_FollowCommand>
 800251c:	e7f2      	b.n	8002504 <MCI_ExecPositionCommand+0x4c>
 800251e:	bf00      	nop
 8002520:	38c90fdb 	.word	0x38c90fdb

08002524 <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8002524:	8c83      	ldrh	r3, [r0, #36]	; 0x24
    pHandle->PastFaults |= hSetErrors;
 8002526:	f8b0 c026 	ldrh.w	ip, [r0, #38]	; 0x26
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 800252a:	430b      	orrs	r3, r1
 800252c:	ea23 0302 	bic.w	r3, r3, r2
    pHandle->PastFaults |= hSetErrors;
 8002530:	ea41 010c 	orr.w	r1, r1, ip
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8002534:	8483      	strh	r3, [r0, #36]	; 0x24
    pHandle->PastFaults |= hSetErrors;
 8002536:	84c1      	strh	r1, [r0, #38]	; 0x26
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop

0800253c <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 800253c:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 8002540:	2b01      	cmp	r3, #1
 8002542:	d000      	beq.n	8002546 <MCI_ExecBufferedCommands+0xa>
 8002544:	4770      	bx	lr
{
 8002546:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 8002548:	7c02      	ldrb	r2, [r0, #16]
 800254a:	2a02      	cmp	r2, #2
 800254c:	4604      	mov	r4, r0
 800254e:	d007      	beq.n	8002560 <MCI_ExecBufferedCommands+0x24>
 8002550:	2a03      	cmp	r2, #3
 8002552:	d028      	beq.n	80025a6 <MCI_ExecBufferedCommands+0x6a>
 8002554:	2a01      	cmp	r2, #1
 8002556:	d017      	beq.n	8002588 <MCI_ExecBufferedCommands+0x4c>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8002558:	2303      	movs	r3, #3
 800255a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 800255e:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002560:	6843      	ldr	r3, [r0, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8002568:	6800      	ldr	r0, [r0, #0]
 800256a:	2104      	movs	r1, #4
 800256c:	f008 fe9e 	bl	800b2ac <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8002570:	8c22      	ldrh	r2, [r4, #32]
 8002572:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
 8002576:	6820      	ldr	r0, [r4, #0]
 8002578:	f008 fe9c 	bl	800b2b4 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 800257c:	2800      	cmp	r0, #0
 800257e:	d0eb      	beq.n	8002558 <MCI_ExecBufferedCommands+0x1c>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 8002580:	2302      	movs	r3, #2
 8002582:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
}
 8002586:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002588:	6843      	ldr	r3, [r0, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8002590:	6800      	ldr	r0, [r0, #0]
 8002592:	2103      	movs	r1, #3
 8002594:	f008 fe8a 	bl	800b2ac <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8002598:	8c22      	ldrh	r2, [r4, #32]
 800259a:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 800259e:	6820      	ldr	r0, [r4, #0]
 80025a0:	f008 fe88 	bl	800b2b4 <STC_ExecRamp>
          break;
 80025a4:	e7ea      	b.n	800257c <MCI_ExecBufferedCommands+0x40>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 80025a6:	6842      	ldr	r2, [r0, #4]
 80025a8:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 80025ac:	f8d0 3016 	ldr.w	r3, [r0, #22]
 80025b0:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 80025b2:	e7e5      	b.n	8002580 <MCI_ExecBufferedCommands+0x44>

080025b4 <MCI_GetSTMState>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
#endif
}
 80025b4:	f890 0023 	ldrb.w	r0, [r0, #35]	; 0x23
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop

080025bc <MCI_GetCurrentPosition>:
__weak float_t MCI_GetCurrentPosition(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : TC_GetCurrentPosition(pHandle->pPosCtrl));
#else
  return (TC_GetCurrentPosition(pHandle->pPosCtrl));
 80025bc:	68c0      	ldr	r0, [r0, #12]
 80025be:	f009 bc57 	b.w	800be70 <TC_GetCurrentPosition>
 80025c2:	bf00      	nop

080025c4 <MCI_GetOccurredFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
#endif
}
 80025c4:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
 80025c6:	4770      	bx	lr

080025c8 <MCI_GetCurrentFaults>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
#endif
}
 80025c8:	8c80      	ldrh	r0, [r0, #36]	; 0x24
 80025ca:	4770      	bx	lr

080025cc <MCI_StartMotor>:
{
 80025cc:	b510      	push	{r4, lr}
 80025ce:	4604      	mov	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 80025d0:	f7ff fff0 	bl	80025b4 <MCI_GetSTMState>
 80025d4:	b108      	cbz	r0, 80025da <MCI_StartMotor+0xe>
  bool retVal = false;
 80025d6:	2000      	movs	r0, #0
}
 80025d8:	bd10      	pop	{r4, pc}
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80025da:	4620      	mov	r0, r4
 80025dc:	f7ff fff2 	bl	80025c4 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 80025e0:	2800      	cmp	r0, #0
 80025e2:	d1f8      	bne.n	80025d6 <MCI_StartMotor+0xa>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80025e4:	4620      	mov	r0, r4
 80025e6:	f7ff ffef 	bl	80025c8 <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80025ea:	2800      	cmp	r0, #0
 80025ec:	d1f3      	bne.n	80025d6 <MCI_StartMotor+0xa>
      pHandle->DirectCommand = MCI_START;
 80025ee:	2001      	movs	r0, #1
 80025f0:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80025f4:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
}
 80025f8:	bd10      	pop	{r4, pc}
 80025fa:	bf00      	nop

080025fc <MCI_StopMotor>:
{
 80025fc:	b538      	push	{r3, r4, r5, lr}
 80025fe:	4605      	mov	r5, r0
    State = MCI_GetSTMState(pHandle);
 8002600:	f7ff ffd8 	bl	80025b4 <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8002604:	b150      	cbz	r0, 800261c <MCI_StopMotor+0x20>
 8002606:	f1b0 040c 	subs.w	r4, r0, #12
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800260a:	4628      	mov	r0, r5
    if ((IDLE == State) || (ICLWAIT == State))
 800260c:	bf18      	it	ne
 800260e:	2401      	movne	r4, #1
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8002610:	f7ff ffd8 	bl	80025c4 <MCI_GetOccurredFaults>
 8002614:	b140      	cbz	r0, 8002628 <MCI_StopMotor+0x2c>
  bool retVal = false;
 8002616:	2400      	movs	r4, #0
}
 8002618:	4620      	mov	r0, r4
 800261a:	bd38      	pop	{r3, r4, r5, pc}
      status = false;
 800261c:	4604      	mov	r4, r0
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800261e:	4628      	mov	r0, r5
 8002620:	f7ff ffd0 	bl	80025c4 <MCI_GetOccurredFaults>
 8002624:	2800      	cmp	r0, #0
 8002626:	d1f6      	bne.n	8002616 <MCI_StopMotor+0x1a>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8002628:	4628      	mov	r0, r5
 800262a:	f7ff ffcd 	bl	80025c8 <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800262e:	2800      	cmp	r0, #0
 8002630:	d1f1      	bne.n	8002616 <MCI_StopMotor+0x1a>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8002632:	2c00      	cmp	r4, #0
 8002634:	d0ef      	beq.n	8002616 <MCI_StopMotor+0x1a>
      pHandle->DirectCommand = MCI_STOP;
 8002636:	2305      	movs	r3, #5
 8002638:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
      retVal = true;
 800263c:	e7ec      	b.n	8002618 <MCI_StopMotor+0x1c>
 800263e:	bf00      	nop

08002640 <MCI_FaultAcknowledged>:
{
 8002640:	b510      	push	{r4, lr}
 8002642:	4604      	mov	r4, r0
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8002644:	f7ff ffb6 	bl	80025b4 <MCI_GetSTMState>
 8002648:	280b      	cmp	r0, #11
 800264a:	d001      	beq.n	8002650 <MCI_FaultAcknowledged+0x10>
  bool reVal = false;
 800264c:	2000      	movs	r0, #0
}
 800264e:	bd10      	pop	{r4, pc}
    if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8002650:	4620      	mov	r0, r4
 8002652:	f7ff ffb9 	bl	80025c8 <MCI_GetCurrentFaults>
 8002656:	2800      	cmp	r0, #0
 8002658:	d1f8      	bne.n	800264c <MCI_FaultAcknowledged+0xc>
      pHandle->DirectCommand = MCI_ACK_FAULTS;
 800265a:	2302      	movs	r3, #2
 800265c:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
      pHandle->PastFaults = MC_NO_FAULTS;
 8002660:	84e0      	strh	r0, [r4, #38]	; 0x26
      reVal = true;
 8002662:	2001      	movs	r0, #1
}
 8002664:	bd10      	pop	{r4, pc}
 8002666:	bf00      	nop

08002668 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8002668:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 800266a:	8c80      	ldrh	r0, [r0, #36]	; 0x24
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 800266c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop

08002674 <MCI_GetControlMode>:
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 8002674:	f890 0029 	ldrb.w	r0, [r0, #41]	; 0x29
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop

0800267c <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 800267c:	f9b0 0012 	ldrsh.w	r0, [r0, #18]
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop

08002684 <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 8002684:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop

0800268c <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 800268c:	8c00      	ldrh	r0, [r0, #32]
 800268e:	4770      	bx	lr

08002690 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8002690:	6803      	ldr	r3, [r0, #0]
    pHandle->RampRemainingStep = 0U;
 8002692:	2200      	movs	r2, #0
 8002694:	60da      	str	r2, [r3, #12]
    pHandle->IncDecAmount = 0;
 8002696:	619a      	str	r2, [r3, #24]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop

0800269c <MCI_GetAvrgMecSpeedUnit>:
  return (pHandle->SPD);
 800269c:	6803      	ldr	r3, [r0, #0]
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 800269e:	6958      	ldr	r0, [r3, #20]
 80026a0:	f008 bd42 	b.w	800b128 <SPD_GetAvrgMecSpeedUnit>

080026a4 <MCI_GetAvrgMecSpeed_F>:
  * @brief  Returns the last computed average mechanical speed, expressed in rpm
  *         and related to the sensor actually used by FOC algorithm.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak float_t MCI_GetAvrgMecSpeed_F(MCI_Handle_t *pHandle)
{
 80026a4:	b508      	push	{r3, lr}
 80026a6:	6803      	ldr	r3, [r0, #0]
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t *SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
    returnAvrgSpeed = (((float_t)SPD_GetAvrgMecSpeedUnit(SpeedSensor) * (float_t)U_RPM) / (float_t)SPEED_UNIT);
 80026a8:	6958      	ldr	r0, [r3, #20]
 80026aa:	f008 fd3d 	bl	800b128 <SPD_GetAvrgMecSpeedUnit>
 80026ae:	ee07 0a90 	vmov	s15, r0
 80026b2:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80026b6:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (returnAvrgSpeed);
}
 80026ba:	ee20 0a27 	vmul.f32	s0, s0, s15
 80026be:	bd08      	pop	{r3, pc}

080026c0 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 80026c0:	6800      	ldr	r0, [r0, #0]
 80026c2:	f008 bdef 	b.w	800b2a4 <STC_GetMecSpeedRefUnit>
 80026c6:	bf00      	nop

080026c8 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 80026c8:	6842      	ldr	r2, [r0, #4]
 80026ca:	6810      	ldr	r0, [r2, #0]
 80026cc:	2300      	movs	r3, #0
 80026ce:	b282      	uxth	r2, r0
 80026d0:	f362 030f 	bfi	r3, r2, #0, #16
 80026d4:	0c00      	lsrs	r0, r0, #16
 80026d6:	f360 431f 	bfi	r3, r0, #16, #16
{
 80026da:	b082      	sub	sp, #8
#endif
}
 80026dc:	4618      	mov	r0, r3
 80026de:	b002      	add	sp, #8
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop

080026e4 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 80026e4:	6842      	ldr	r2, [r0, #4]
 80026e6:	6850      	ldr	r0, [r2, #4]
 80026e8:	2300      	movs	r3, #0
 80026ea:	b282      	uxth	r2, r0
 80026ec:	f362 030f 	bfi	r3, r2, #0, #16
 80026f0:	0c00      	lsrs	r0, r0, #16
 80026f2:	f360 431f 	bfi	r3, r0, #16, #16
{
 80026f6:	b082      	sub	sp, #8
#endif
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	b002      	add	sp, #8
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop

08002700 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8002700:	6842      	ldr	r2, [r0, #4]
 8002702:	68d0      	ldr	r0, [r2, #12]
 8002704:	2300      	movs	r3, #0
 8002706:	b282      	uxth	r2, r0
 8002708:	f362 030f 	bfi	r3, r2, #0, #16
 800270c:	0c00      	lsrs	r0, r0, #16
 800270e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8002712:	b082      	sub	sp, #8
#endif
}
 8002714:	4618      	mov	r0, r3
 8002716:	b002      	add	sp, #8
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop

0800271c <MCI_GetIqd_F>:
    iqd.q = 0.0f;
  }
  else
  {
#endif
  iqd.d = (float_t)((float_t)pHandle->pFOCVars->Iqd.d * pHandle->pScale->current);
 800271c:	6843      	ldr	r3, [r0, #4]
 800271e:	69c2      	ldr	r2, [r0, #28]
 8002720:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
  iqd.q = (float_t)((float_t)pHandle->pFOCVars->Iqd.q * pHandle->pScale->current);
 8002724:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
  iqd.d = (float_t)((float_t)pHandle->pFOCVars->Iqd.d * pHandle->pScale->current);
 8002728:	ee00 1a90 	vmov	s1, r1
  iqd.q = (float_t)((float_t)pHandle->pFOCVars->Iqd.q * pHandle->pScale->current);
 800272c:	ee00 3a10 	vmov	s0, r3
  iqd.d = (float_t)((float_t)pHandle->pFOCVars->Iqd.d * pHandle->pScale->current);
 8002730:	6853      	ldr	r3, [r2, #4]
 8002732:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8002736:	ee07 3a90 	vmov	s15, r3
  iqd.q = (float_t)((float_t)pHandle->pFOCVars->Iqd.q * pHandle->pScale->current);
 800273a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (iqd);
}
 800273e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8002742:	ee20 0a27 	vmul.f32	s0, s0, s15
{
 8002746:	b084      	sub	sp, #16
}
 8002748:	b004      	add	sp, #16
 800274a:	4770      	bx	lr

0800274c <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 800274c:	6842      	ldr	r2, [r0, #4]
 800274e:	6910      	ldr	r0, [r2, #16]
 8002750:	2300      	movs	r3, #0
 8002752:	b282      	uxth	r2, r0
 8002754:	f362 030f 	bfi	r3, r2, #0, #16
 8002758:	0c00      	lsrs	r0, r0, #16
 800275a:	f360 431f 	bfi	r3, r0, #16, #16
{
 800275e:	b082      	sub	sp, #8
#endif
}
 8002760:	4618      	mov	r0, r3
 8002762:	b002      	add	sp, #8
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop

08002768 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 8002768:	6842      	ldr	r2, [r0, #4]
 800276a:	f8d2 0016 	ldr.w	r0, [r2, #22]
 800276e:	2300      	movs	r3, #0
 8002770:	b282      	uxth	r2, r0
 8002772:	f362 030f 	bfi	r3, r2, #0, #16
 8002776:	0c00      	lsrs	r0, r0, #16
 8002778:	f360 431f 	bfi	r3, r0, #16, #16
{
 800277c:	b082      	sub	sp, #8
#endif
}
 800277e:	4618      	mov	r0, r3
 8002780:	b002      	add	sp, #8
 8002782:	4770      	bx	lr

08002784 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 8002784:	6842      	ldr	r2, [r0, #4]
 8002786:	f8d2 001a 	ldr.w	r0, [r2, #26]
 800278a:	2300      	movs	r3, #0
 800278c:	b282      	uxth	r2, r0
 800278e:	f362 030f 	bfi	r3, r2, #0, #16
 8002792:	0c00      	lsrs	r0, r0, #16
 8002794:	f360 431f 	bfi	r3, r0, #16, #16
{
 8002798:	b082      	sub	sp, #8
#endif
}
 800279a:	4618      	mov	r0, r3
 800279c:	b002      	add	sp, #8
 800279e:	4770      	bx	lr

080027a0 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 80027a0:	6843      	ldr	r3, [r0, #4]
#endif
}
 80027a2:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 80027a6:	4770      	bx	lr

080027a8 <MCI_Clear_Iqdref>:
/**
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 80027a8:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 80027aa:	e9d0 0400 	ldrd	r0, r4, [r0]
 80027ae:	f008 fdfb 	bl	800b3a8 <STC_GetDefaultIqdref>
 80027b2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80027b6:	8220      	strh	r0, [r4, #16]
 80027b8:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 80027ba:	bd10      	pop	{r4, pc}

080027bc <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 80027bc:	f644 11e6 	movw	r1, #18918	; 0x49e6
 80027c0:	b203      	sxth	r3, r0
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 80027c2:	fb13 f201 	smulbb	r2, r3, r1
{
 80027c6:	f3c0 400f 	ubfx	r0, r0, #16, #16
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 80027ca:	fb10 f001 	smulbb	r0, r0, r1
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 80027ce:	4252      	negs	r2, r2
 80027d0:	eba2 0240 	sub.w	r2, r2, r0, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 80027d4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
{
 80027d8:	b084      	sub	sp, #16
  if (wbeta_tmp > INT16_MAX)
 80027da:	da05      	bge.n	80027e8 <MCM_Clarke+0x2c>
 80027dc:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 80027de:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 80027e2:	da0c      	bge.n	80027fe <MCM_Clarke+0x42>
 80027e4:	4a09      	ldr	r2, [pc, #36]	; (800280c <MCM_Clarke+0x50>)
 80027e6:	e001      	b.n	80027ec <MCM_Clarke+0x30>
 80027e8:	f647 72ff 	movw	r2, #32767	; 0x7fff
  else
  {
    /* Nothing to do */
  }

  return (Output);
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2000      	movs	r0, #0
 80027f0:	f363 000f 	bfi	r0, r3, #0, #16
 80027f4:	b293      	uxth	r3, r2
 80027f6:	f363 401f 	bfi	r0, r3, #16, #16
}
 80027fa:	b004      	add	sp, #16
 80027fc:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 80027fe:	4803      	ldr	r0, [pc, #12]	; (800280c <MCM_Clarke+0x50>)
 8002800:	b20a      	sxth	r2, r1
 8002802:	4282      	cmp	r2, r0
 8002804:	bfb8      	it	lt
 8002806:	4602      	movlt	r2, r0
 8002808:	e7f0      	b.n	80027ec <MCM_Clarke+0x30>
 800280a:	bf00      	nop
 800280c:	ffff8001 	.word	0xffff8001

08002810 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule 11.4 AConversionshouldnotbeperformedbetweena?
   * pointertoobject and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8002810:	4b09      	ldr	r3, [pc, #36]	; (8002838 <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule?11.4 AConversionshouldnotbeperformedbetweena
   * pointertoobject and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8002812:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8002816:	f04f 1260 	mov.w	r2, #6291552	; 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 800281a:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800281e:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8002820:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(const CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8002822:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule?11.4 AConversionshouldnotbeperformed betweena
   * pointerto object and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 8002824:	2000      	movs	r0, #0
 8002826:	b29a      	uxth	r2, r3
 8002828:	f362 000f 	bfi	r0, r2, #0, #16
 800282c:	0c1b      	lsrs	r3, r3, #16
{
 800282e:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 8002830:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002834:	b002      	add	sp, #8
 8002836:	4770      	bx	lr
 8002838:	40020c00 	.word	0x40020c00

0800283c <MCM_Park>:
{
 800283c:	b530      	push	{r4, r5, lr}
 800283e:	b085      	sub	sp, #20
 8002840:	4604      	mov	r4, r0
 8002842:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8002844:	4608      	mov	r0, r1
{
 8002846:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8002848:	f7ff ffe2 	bl	8002810 <MCM_Trig_Functions>
 800284c:	b22d      	sxth	r5, r5
 800284e:	b201      	sxth	r1, r0
 8002850:	1424      	asrs	r4, r4, #16
 8002852:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8002854:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002858:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 800285c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002860:	da05      	bge.n	800286e <MCM_Park+0x32>
 8002862:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 8002864:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8002868:	da22      	bge.n	80028b0 <MCM_Park+0x74>
 800286a:	4a14      	ldr	r2, [pc, #80]	; (80028bc <MCM_Park+0x80>)
 800286c:	e001      	b.n	8002872 <MCM_Park+0x36>
 800286e:	f647 72ff 	movw	r2, #32767	; 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8002872:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002876:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 800287a:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800287e:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 8002882:	da04      	bge.n	800288e <MCM_Park+0x52>
  else if (wqd_tmp < (-32768))
 8002884:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8002888:	da0c      	bge.n	80028a4 <MCM_Park+0x68>
 800288a:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <MCM_Park+0x80>)
 800288c:	e001      	b.n	8002892 <MCM_Park+0x56>
 800288e:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return (Output);
 8002892:	b292      	uxth	r2, r2
 8002894:	2000      	movs	r0, #0
 8002896:	f362 000f 	bfi	r0, r2, #0, #16
 800289a:	b29b      	uxth	r3, r3
 800289c:	f363 401f 	bfi	r0, r3, #16, #16
}
 80028a0:	b005      	add	sp, #20
 80028a2:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 80028a4:	4905      	ldr	r1, [pc, #20]	; (80028bc <MCM_Park+0x80>)
 80028a6:	b21b      	sxth	r3, r3
 80028a8:	428b      	cmp	r3, r1
 80028aa:	bfb8      	it	lt
 80028ac:	460b      	movlt	r3, r1
 80028ae:	e7f0      	b.n	8002892 <MCM_Park+0x56>
    hqd_tmp = ((int16_t)wqd_tmp);
 80028b0:	4b02      	ldr	r3, [pc, #8]	; (80028bc <MCM_Park+0x80>)
 80028b2:	b212      	sxth	r2, r2
 80028b4:	429a      	cmp	r2, r3
 80028b6:	bfb8      	it	lt
 80028b8:	461a      	movlt	r2, r3
 80028ba:	e7da      	b.n	8002872 <MCM_Park+0x36>
 80028bc:	ffff8001 	.word	0xffff8001

080028c0 <MCM_Rev_Park>:
{
 80028c0:	b530      	push	{r4, r5, lr}
 80028c2:	b085      	sub	sp, #20
 80028c4:	4604      	mov	r4, r0
 80028c6:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80028c8:	4608      	mov	r0, r1
{
 80028ca:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80028cc:	f7ff ffa0 	bl	8002810 <MCM_Trig_Functions>
 80028d0:	1424      	asrs	r4, r4, #16
 80028d2:	1402      	asrs	r2, r0, #16
 80028d4:	b22d      	sxth	r5, r5
 80028d6:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 80028d8:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 80028dc:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 80028e0:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 80028e4:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 80028e8:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 80028ec:	2000      	movs	r0, #0
 80028ee:	f363 000f 	bfi	r0, r3, #0, #16
 80028f2:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 80028f6:	f364 401f 	bfi	r0, r4, #16, #16
}
 80028fa:	b005      	add	sp, #20
 80028fc:	bd30      	pop	{r4, r5, pc}
 80028fe:	bf00      	nop

08002900 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8002900:	2800      	cmp	r0, #0
 8002902:	dd09      	ble.n	8002918 <MCM_Sqrt+0x18>
 8002904:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* Disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8002906:	4b05      	ldr	r3, [pc, #20]	; (800291c <MCM_Sqrt+0x1c>)
 8002908:	f240 1269 	movw	r2, #361	; 0x169
 800290c:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 800290e:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8002910:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002912:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8002914:	b662      	cpsie	i
}
 8002916:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8002918:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 800291a:	4770      	bx	lr
 800291c:	40020c00 	.word	0x40020c00

08002920 <MCboot>:
{
  /* USER CODE BEGIN MCboot 0 */

  /* USER CODE END MCboot 0 */

  if (MC_NULL == pMCIList)
 8002920:	b310      	cbz	r0, 8002968 <MCboot+0x48>
{
 8002922:	b538      	push	{r3, r4, r5, lr}
    /* Nothing to do */
  }
  else
  {

    bMCBootCompleted = (uint8_t )0;
 8002924:	4d11      	ldr	r5, [pc, #68]	; (800296c <MCboot+0x4c>)
 8002926:	2300      	movs	r3, #0
 8002928:	702b      	strb	r3, [r5, #0]
 800292a:	4604      	mov	r4, r0

    /*************************************************/
    /*    FOC initialization         */
    /*************************************************/
    FOC_Init();
 800292c:	f000 fa5a 	bl	8002de4 <FOC_Init>

    ASPEP_start(&aspepOverUartA);
 8002930:	480f      	ldr	r0, [pc, #60]	; (8002970 <MCboot+0x50>)
 8002932:	f7fe fa05 	bl	8000d40 <ASPEP_start>
    /* USER CODE END MCboot 1 */

    /******************************************************/
    /*   PID component initialization: speed regulation   */
    /******************************************************/
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002936:	480f      	ldr	r0, [pc, #60]	; (8002974 <MCboot+0x54>)
 8002938:	f007 fb02 	bl	8009f40 <PID_HandleInit>

    /****************************************************/
    /*   Virtual speed sensor component initialization  */
    /****************************************************/
    VSS_Init(&VirtualSpeedSensorM1);
 800293c:	480e      	ldr	r0, [pc, #56]	; (8002978 <MCboot+0x58>)
 800293e:	f009 fac9 	bl	800bed4 <VSS_Init>

    /********************************************************/
    /*   Bus voltage sensor component initialization        */
    /********************************************************/
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 8002942:	480e      	ldr	r0, [pc, #56]	; (800297c <MCboot+0x5c>)
 8002944:	f002 fbac 	bl	80050a0 <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 8002948:	480d      	ldr	r0, [pc, #52]	; (8002980 <MCboot+0x60>)
 800294a:	f008 fb89 	bl	800b060 <RVBS_Init>

    /*******************************************************/
    /*   Temperature measurement component initialization  */
    /*******************************************************/
    (void)RCM_RegisterRegConv(&TempRegConv_M1);
 800294e:	480d      	ldr	r0, [pc, #52]	; (8002984 <MCboot+0x64>)
 8002950:	f002 fba6 	bl	80050a0 <RCM_RegisterRegConv>
    NTC_Init(&TempSensor_M1);
 8002954:	480c      	ldr	r0, [pc, #48]	; (8002988 <MCboot+0x68>)
 8002956:	f007 fab7 	bl	8009ec8 <NTC_Init>

    pMCIList[M1] = &Mci[M1];
 800295a:	4b0c      	ldr	r3, [pc, #48]	; (800298c <MCboot+0x6c>)
 800295c:	6023      	str	r3, [r4, #0]

    /* Applicative hook in MCBoot() */
    MC_APP_BootHook();
 800295e:	f7ff fd71 	bl	8002444 <MC_APP_BootHook>

    /* USER CODE BEGIN MCboot 2 */

    /* USER CODE END MCboot 2 */

    bMCBootCompleted = 1U;
 8002962:	2301      	movs	r3, #1
 8002964:	702b      	strb	r3, [r5, #0]
  }
}
 8002966:	bd38      	pop	{r3, r4, r5, pc}
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000bc8 	.word	0x20000bc8
 8002970:	20000654 	.word	0x20000654
 8002974:	2000010c 	.word	0x2000010c
 8002978:	200005ac 	.word	0x200005ac
 800297c:	2000059c 	.word	0x2000059c
 8002980:	20000484 	.word	0x20000484
 8002984:	20000570 	.word	0x20000570
 8002988:	20000580 	.word	0x20000580
 800298c:	20000070 	.word	0x20000070

08002990 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8002990:	4b01      	ldr	r3, [pc, #4]	; (8002998 <TSK_SetChargeBootCapDelayM1+0x8>)
 8002992:	8018      	strh	r0, [r3, #0]
}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	20000bca 	.word	0x20000bca

0800299c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 800299e:	8818      	ldrh	r0, [r3, #0]
 80029a0:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80029a2:	fab0 f080 	clz	r0, r0
 80029a6:	0940      	lsrs	r0, r0, #5
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	20000bca 	.word	0x20000bca

080029b0 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 80029b0:	4b01      	ldr	r3, [pc, #4]	; (80029b8 <TSK_SetStopPermanencyTimeM1+0x8>)
 80029b2:	8018      	strh	r0, [r3, #0]
}
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	20000bce 	.word	0x20000bce

080029bc <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 80029bc:	4b03      	ldr	r3, [pc, #12]	; (80029cc <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 80029be:	8818      	ldrh	r0, [r3, #0]
 80029c0:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 80029c2:	fab0 f080 	clz	r0, r0
 80029c6:	0940      	lsrs	r0, r0, #5
 80029c8:	4770      	bx	lr
 80029ca:	bf00      	nop
 80029cc:	20000bce 	.word	0x20000bce

080029d0 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 80029d0:	b508      	push	{r3, lr}
  uint8_t bMotorNbr;
  bMotorNbr = 0;
  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */
  FOC_HighFrequencyTask(bMotorNbr);
 80029d2:	2000      	movs	r0, #0
 80029d4:	f000 fab2 	bl	8002f3c <FOC_HighFrequencyTask>

  /* USER CODE BEGIN HighFrequencyTask 1 */

  /* USER CODE END HighFrequencyTask 1 */

  GLOBAL_TIMESTAMP++;
 80029d8:	4a06      	ldr	r2, [pc, #24]	; (80029f4 <TSK_HighFrequencyTask+0x24>)
  if (0U == MCPA_UART_A.Mark)
 80029da:	4807      	ldr	r0, [pc, #28]	; (80029f8 <TSK_HighFrequencyTask+0x28>)
  GLOBAL_TIMESTAMP++;
 80029dc:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 80029de:	f890 1029 	ldrb.w	r1, [r0, #41]	; 0x29
  GLOBAL_TIMESTAMP++;
 80029e2:	3301      	adds	r3, #1
 80029e4:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 80029e6:	b909      	cbnz	r1, 80029ec <TSK_HighFrequencyTask+0x1c>
    MCPA_dataLog (&MCPA_UART_A);
  }

  return (bMotorNbr);

}
 80029e8:	2000      	movs	r0, #0
 80029ea:	bd08      	pop	{r3, pc}
    MCPA_dataLog (&MCPA_UART_A);
 80029ec:	f007 f8ee 	bl	8009bcc <MCPA_dataLog>
}
 80029f0:	2000      	movs	r0, #0
 80029f2:	bd08      	pop	{r3, pc}
 80029f4:	20002064 	.word	0x20002064
 80029f8:	20000604 	.word	0x20000604

080029fc <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 80029fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint8_t lbmotor = M1;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  if (M1 == bMotor)
 80029fe:	4604      	mov	r4, r0
{
 8002a00:	b083      	sub	sp, #12
  if (M1 == bMotor)
 8002a02:	b350      	cbz	r0, 8002a5a <TSK_SafetyTask_PWMOFF+0x5e>
  {
    /* Nothing to do */
  }

/* Due to warning array subscript 1 is above array bounds of PWMC_Handle_t *[1] [-Warray-bounds] */
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8002a04:	4e26      	ldr	r6, [pc, #152]	; (8002aa0 <TSK_SafetyTask_PWMOFF+0xa4>)
 8002a06:	6830      	ldr	r0, [r6, #0]
 8002a08:	f001 f9ba 	bl	8003d80 <PWMC_IsFaultOccurred>
 8002a0c:	4601      	mov	r1, r0
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 8002a0e:	4825      	ldr	r0, [pc, #148]	; (8002aa4 <TSK_SafetyTask_PWMOFF+0xa8>)
 8002a10:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002a14:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8002a18:	43ca      	mvns	r2, r1
 8002a1a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002a1e:	b292      	uxth	r2, r2
 8002a20:	9001      	str	r0, [sp, #4]
 8002a22:	f7ff fd7f 	bl	8002524 <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8002a26:	9801      	ldr	r0, [sp, #4]
 8002a28:	f7ff fe1e 	bl	8002668 <MCI_GetFaultState>
 8002a2c:	b198      	cbz	r0, 8002a56 <TSK_SafetyTask_PWMOFF+0x5a>
  {
    /* Reset Encoder state */
    if (pEAC[bMotor] != MC_NULL)
 8002a2e:	4b1e      	ldr	r3, [pc, #120]	; (8002aa8 <TSK_SafetyTask_PWMOFF+0xac>)
 8002a30:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8002a34:	b10b      	cbz	r3, 8002a3a <TSK_SafetyTask_PWMOFF+0x3e>
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->EncRestart = restart;
 8002a36:	2200      	movs	r2, #0
 8002a38:	73da      	strb	r2, [r3, #15]
    }
    else
    {
      /* Nothing to do */
    }
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002a3a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002a3e:	f001 f949 	bl	8003cd4 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0U)
 8002a42:	481a      	ldr	r0, [pc, #104]	; (8002aac <TSK_SafetyTask_PWMOFF+0xb0>)
 8002a44:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8002a48:	bb13      	cbnz	r3, 8002a90 <TSK_SafetyTask_PWMOFF+0x94>
    }
    else
    {
      /* Nothing to do */
    }
    FOC_Clear(bMotor);
 8002a4a:	4620      	mov	r0, r4
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8002a4c:	b003      	add	sp, #12
 8002a4e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 8002a52:	f000 b98d 	b.w	8002d70 <FOC_Clear>
}
 8002a56:	b003      	add	sp, #12
 8002a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8002a5a:	4815      	ldr	r0, [pc, #84]	; (8002ab0 <TSK_SafetyTask_PWMOFF+0xb4>)
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8002a5c:	4e10      	ldr	r6, [pc, #64]	; (8002aa0 <TSK_SafetyTask_PWMOFF+0xa4>)
    uint16_t rawValueM1 = RCM_ExecRegularConv(&TempRegConv_M1);
 8002a5e:	f002 fc29 	bl	80052b4 <RCM_ExecRegularConv>
 8002a62:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(&TempSensor_M1, rawValueM1);
 8002a64:	4813      	ldr	r0, [pc, #76]	; (8002ab4 <TSK_SafetyTask_PWMOFF+0xb8>)
 8002a66:	f007 fa41 	bl	8009eec <NTC_CalcAvTemp>
 8002a6a:	4607      	mov	r7, r0
   CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[lbmotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8002a6c:	6830      	ldr	r0, [r6, #0]
 8002a6e:	f001 f987 	bl	8003d80 <PWMC_IsFaultOccurred>
 8002a72:	4605      	mov	r5, r0
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8002a74:	4810      	ldr	r0, [pc, #64]	; (8002ab8 <TSK_SafetyTask_PWMOFF+0xbc>)
 8002a76:	f002 fc1d 	bl	80052b4 <RCM_ExecRegularConv>
 8002a7a:	4601      	mov	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8002a7c:	480f      	ldr	r0, [pc, #60]	; (8002abc <TSK_SafetyTask_PWMOFF+0xc0>)
 8002a7e:	f008 fb1b 	bl	800b0b8 <RVBS_CalcAvVbus>
 8002a82:	4338      	orrs	r0, r7
 8002a84:	f000 000e 	and.w	r0, r0, #14
 8002a88:	ea45 0100 	orr.w	r1, r5, r0
 8002a8c:	b289      	uxth	r1, r1
 8002a8e:	e7be      	b.n	8002a0e <TSK_SafetyTask_PWMOFF+0x12>
      MCPA_flushDataLog (&MCPA_UART_A);
 8002a90:	f007 f960 	bl	8009d54 <MCPA_flushDataLog>
    FOC_Clear(bMotor);
 8002a94:	4620      	mov	r0, r4
}
 8002a96:	b003      	add	sp, #12
 8002a98:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    FOC_Clear(bMotor);
 8002a9c:	f000 b968 	b.w	8002d70 <FOC_Clear>
 8002aa0:	20000bc4 	.word	0x20000bc4
 8002aa4:	20000070 	.word	0x20000070
 8002aa8:	20000bc0 	.word	0x20000bc0
 8002aac:	20000604 	.word	0x20000604
 8002ab0:	20000570 	.word	0x20000570
 8002ab4:	20000580 	.word	0x20000580
 8002ab8:	2000059c 	.word	0x2000059c
 8002abc:	20000484 	.word	0x20000484

08002ac0 <TSK_SafetyTask>:
{
 8002ac0:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8002ac2:	4b06      	ldr	r3, [pc, #24]	; (8002adc <TSK_SafetyTask+0x1c>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d000      	beq.n	8002acc <TSK_SafetyTask+0xc>
}
 8002aca:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8002acc:	2000      	movs	r0, #0
 8002ace:	f7ff ff95 	bl	80029fc <TSK_SafetyTask_PWMOFF>
}
 8002ad2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8002ad6:	f002 bcb7 	b.w	8005448 <RCM_ExecUserConv>
 8002ada:	bf00      	nop
 8002adc:	20000bc8 	.word	0x20000bc8

08002ae0 <MC_RunMotorControlTasks>:
  if (0U == bMCBootCompleted)
 8002ae0:	4b1e      	ldr	r3, [pc, #120]	; (8002b5c <MC_RunMotorControlTasks+0x7c>)
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	b1cb      	cbz	r3, 8002b1a <MC_RunMotorControlTasks+0x3a>
{
 8002ae6:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8002ae8:	4c1d      	ldr	r4, [pc, #116]	; (8002b60 <MC_RunMotorControlTasks+0x80>)
 8002aea:	8823      	ldrh	r3, [r4, #0]
 8002aec:	b1b3      	cbz	r3, 8002b1c <MC_RunMotorControlTasks+0x3c>
      hMFTaskCounterM1--;
 8002aee:	3b01      	subs	r3, #1
 8002af0:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8002af2:	4a1c      	ldr	r2, [pc, #112]	; (8002b64 <MC_RunMotorControlTasks+0x84>)
      hMFTaskCounterM1--;
 8002af4:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8002af6:	8813      	ldrh	r3, [r2, #0]
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	b11b      	cbz	r3, 8002b04 <MC_RunMotorControlTasks+0x24>
      hBootCapDelayCounterM1--;
 8002afc:	8813      	ldrh	r3, [r2, #0]
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8002b04:	4a18      	ldr	r2, [pc, #96]	; (8002b68 <MC_RunMotorControlTasks+0x88>)
 8002b06:	8813      	ldrh	r3, [r2, #0]
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	b11b      	cbz	r3, 8002b14 <MC_RunMotorControlTasks+0x34>
      hStopPermanencyCounterM1--;
 8002b0c:	8813      	ldrh	r3, [r2, #0]
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	8013      	strh	r3, [r2, #0]
    TSK_SafetyTask();
 8002b14:	f7ff ffd4 	bl	8002ac0 <TSK_SafetyTask>
}
 8002b18:	bd70      	pop	{r4, r5, r6, pc}
 8002b1a:	4770      	bx	lr
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002b1c:	4d13      	ldr	r5, [pc, #76]	; (8002b6c <MC_RunMotorControlTasks+0x8c>)
      TSK_MediumFrequencyTaskM1();
 8002b1e:	f000 fb13 	bl	8003148 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8002b22:	f7ff fc9d 	bl	8002460 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002b26:	4629      	mov	r1, r5
 8002b28:	f851 0b0c 	ldr.w	r0, [r1], #12
 8002b2c:	6883      	ldr	r3, [r0, #8]
 8002b2e:	4798      	blx	r3
 8002b30:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8002b32:	b130      	cbz	r0, 8002b42 <MC_RunMotorControlTasks+0x62>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8002b34:	4629      	mov	r1, r5
 8002b36:	220a      	movs	r2, #10
 8002b38:	f851 0b08 	ldr.w	r0, [r1], #8
 8002b3c:	6803      	ldr	r3, [r0, #0]
 8002b3e:	4798      	blx	r3
 8002b40:	b908      	cbnz	r0, 8002b46 <MC_RunMotorControlTasks+0x66>
{
 8002b42:	2301      	movs	r3, #1
 8002b44:	e7d5      	b.n	8002af2 <MC_RunMotorControlTasks+0x12>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8002b46:	4628      	mov	r0, r5
 8002b48:	f000 fd3e 	bl	80035c8 <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8002b4c:	6828      	ldr	r0, [r5, #0]
 8002b4e:	89ea      	ldrh	r2, [r5, #14]
 8002b50:	6846      	ldr	r6, [r0, #4]
 8002b52:	68a9      	ldr	r1, [r5, #8]
 8002b54:	230a      	movs	r3, #10
 8002b56:	47b0      	blx	r6
 8002b58:	e7f3      	b.n	8002b42 <MC_RunMotorControlTasks+0x62>
 8002b5a:	bf00      	nop
 8002b5c:	20000bc8 	.word	0x20000bc8
 8002b60:	20000bcc 	.word	0x20000bcc
 8002b64:	20000bca 	.word	0x20000bca
 8002b68:	20000bce 	.word	0x20000bce
 8002b6c:	20000630 	.word	0x20000630

08002b70 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8002b70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
   FOC_Clear(M1);
 8002b72:	2000      	movs	r0, #0
 8002b74:	f000 f8fc 	bl	8002d70 <FOC_Clear>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8002b78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8002b7c:	4802      	ldr	r0, [pc, #8]	; (8002b88 <TSK_HardwareFaultTask+0x18>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2180      	movs	r1, #128	; 0x80
 8002b82:	f7ff bccf 	b.w	8002524 <MCI_FaultProcessing>
 8002b86:	bf00      	nop
 8002b88:	20000070 	.word	0x20000070

08002b8c <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8002b8c:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8002b8e:	f7ff fc51 	bl	8002434 <MC_GetSTMStateMotor1>
 8002b92:	b918      	cbnz	r0, 8002b9c <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8002b94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8002b98:	f7ff bc3a 	b.w	8002410 <MC_StartMotor1>
}
 8002b9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8002ba0:	f7ff bc3c 	b.w	800241c <MC_StopMotor1>

08002ba4 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 8002ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002ba8:	4a68      	ldr	r2, [pc, #416]	; (8002d4c <mc_lock_pins+0x1a8>)
 8002baa:	4d69      	ldr	r5, [pc, #420]	; (8002d50 <mc_lock_pins+0x1ac>)
 8002bac:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002bae:	f04f 0804 	mov.w	r8, #4
 8002bb2:	b096      	sub	sp, #88	; 0x58
 8002bb4:	f8c2 801c 	str.w	r8, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bb8:	61d5      	str	r5, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8002bba:	69d3      	ldr	r3, [r2, #28]
 8002bbc:	9315      	str	r3, [sp, #84]	; 0x54
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bbe:	4e65      	ldr	r6, [pc, #404]	; (8002d54 <mc_lock_pins+0x1b0>)
  (void) temp;
 8002bc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bc2:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002bc4:	f04f 0902 	mov.w	r9, #2
 8002bc8:	f8c2 901c 	str.w	r9, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bcc:	61d6      	str	r6, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002bce:	69d3      	ldr	r3, [r2, #28]
 8002bd0:	9314      	str	r3, [sp, #80]	; 0x50
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bd2:	4861      	ldr	r0, [pc, #388]	; (8002d58 <mc_lock_pins+0x1b4>)
  (void) temp;
 8002bd4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bd6:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002bd8:	f44f 7c80 	mov.w	ip, #256	; 0x100
 8002bdc:	f8c2 c01c 	str.w	ip, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002be0:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002be2:	69d3      	ldr	r3, [r2, #28]
 8002be4:	9313      	str	r3, [sp, #76]	; 0x4c
  (void) temp;
 8002be6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002be8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bec:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
 8002bf0:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002bf2:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bf4:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002bf6:	69d1      	ldr	r1, [r2, #28]
 8002bf8:	9112      	str	r1, [sp, #72]	; 0x48
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002bfa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002bfe:	f04f 1401 	mov.w	r4, #65537	; 0x10001
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c02:	f04f 0e01 	mov.w	lr, #1
  (void) temp;
 8002c06:	9912      	ldr	r1, [sp, #72]	; 0x48
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c08:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c0a:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c0e:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002c10:	69d9      	ldr	r1, [r3, #28]
 8002c12:	9111      	str	r1, [sp, #68]	; 0x44
  (void) temp;
 8002c14:	9911      	ldr	r1, [sp, #68]	; 0x44
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c16:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c1a:	f44f 3188 	mov.w	r1, #69632	; 0x11000
 8002c1e:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c20:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c22:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002c24:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 8002c28:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  (void) temp;
 8002c2c:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c30:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c32:	f8c2 e01c 	str.w	lr, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c36:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002c38:	69d4      	ldr	r4, [r2, #28]
 8002c3a:	940f      	str	r4, [sp, #60]	; 0x3c
  (void) temp;
 8002c3c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c3e:	4c47      	ldr	r4, [pc, #284]	; (8002d5c <mc_lock_pins+0x1b8>)
 8002c40:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c42:	f04f 0e80 	mov.w	lr, #128	; 0x80
 8002c46:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c4a:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002c4c:	f8d3 a01c 	ldr.w	sl, [r3, #28]
 8002c50:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
  (void) temp;
 8002c54:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c58:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c5a:	f8c3 901c 	str.w	r9, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c5e:	61de      	str	r6, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002c60:	69de      	ldr	r6, [r3, #28]
 8002c62:	960d      	str	r6, [sp, #52]	; 0x34
  (void) temp;
 8002c64:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c66:	4e3e      	ldr	r6, [pc, #248]	; (8002d60 <mc_lock_pins+0x1bc>)
 8002c68:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c6a:	f04f 0908 	mov.w	r9, #8
 8002c6e:	f8c3 901c 	str.w	r9, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c72:	61de      	str	r6, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002c74:	69de      	ldr	r6, [r3, #28]
 8002c76:	960c      	str	r6, [sp, #48]	; 0x30
  (void) temp;
 8002c78:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c7a:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c7c:	f8c3 801c 	str.w	r8, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c80:	61dd      	str	r5, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002c82:	69dd      	ldr	r5, [r3, #28]
 8002c84:	950b      	str	r5, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c86:	2640      	movs	r6, #64	; 0x40
  (void) temp;
 8002c88:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c8a:	4d36      	ldr	r5, [pc, #216]	; (8002d64 <mc_lock_pins+0x1c0>)
 8002c8c:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002c8e:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c90:	61dd      	str	r5, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002c92:	f8d3 801c 	ldr.w	r8, [r3, #28]
 8002c96:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  (void) temp;
 8002c9a:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002c9e:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8002d6c <mc_lock_pins+0x1c8>
 8002ca2:	f8c3 801c 	str.w	r8, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002ca6:	f04f 0920 	mov.w	r9, #32
 8002caa:	f8c3 901c 	str.w	r9, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cae:	f8c3 801c 	str.w	r8, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002cb2:	f8d3 801c 	ldr.w	r8, [r3, #28]
 8002cb6:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  (void) temp;
 8002cba:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cbe:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002cc0:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cc2:	61d5      	str	r5, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002cc4:	69d5      	ldr	r5, [r2, #28]
 8002cc6:	9508      	str	r5, [sp, #32]
  (void) temp;
 8002cc8:	9d08      	ldr	r5, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cca:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002ccc:	f8c2 e01c 	str.w	lr, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cd0:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002cd2:	69d4      	ldr	r4, [r2, #28]
 8002cd4:	9407      	str	r4, [sp, #28]
  (void) temp;
 8002cd6:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cd8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002cda:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cde:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002ce0:	69d8      	ldr	r0, [r3, #28]
 8002ce2:	9006      	str	r0, [sp, #24]
  (void) temp;
 8002ce4:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002ce6:	f44f 3081 	mov.w	r0, #66048	; 0x10200
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002cea:	f44f 7400 	mov.w	r4, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cee:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002cf0:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cf2:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002cf4:	69d8      	ldr	r0, [r3, #28]
 8002cf6:	9005      	str	r0, [sp, #20]
  (void) temp;
 8002cf8:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002cfa:	f44f 3082 	mov.w	r0, #66560	; 0x10400
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002cfe:	f44f 6480 	mov.w	r4, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d02:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d04:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d06:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d08:	69d8      	ldr	r0, [r3, #28]
 8002d0a:	9004      	str	r0, [sp, #16]
  (void) temp;
 8002d0c:	9804      	ldr	r0, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d0e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d10:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d12:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d14:	69db      	ldr	r3, [r3, #28]
 8002d16:	9303      	str	r3, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d1c:	f44f 33c0 	mov.w	r3, #98304	; 0x18000
  (void) temp;
 8002d20:	9803      	ldr	r0, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d22:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d24:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d26:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d28:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d2a:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <mc_lock_pins+0x1c4>)
  temp = READ_REG(GPIOx->LCKR);
 8002d2c:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d32:	f44f 3290 	mov.w	r2, #73728	; 0x12000
  (void) temp;
 8002d36:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d38:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8002d3a:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8002d3c:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	9301      	str	r3, [sp, #4]
  (void) temp;
 8002d42:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8002d44:	b016      	add	sp, #88	; 0x58
 8002d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d4a:	bf00      	nop
 8002d4c:	48000400 	.word	0x48000400
 8002d50:	00010004 	.word	0x00010004
 8002d54:	00010002 	.word	0x00010002
 8002d58:	00010100 	.word	0x00010100
 8002d5c:	00010080 	.word	0x00010080
 8002d60:	00010008 	.word	0x00010008
 8002d64:	00010040 	.word	0x00010040
 8002d68:	48000800 	.word	0x48000800
 8002d6c:	00010020 	.word	0x00010020

08002d70 <FOC_Clear>:
  *         controller. It must be called before each motor restart.
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 8002d70:	b538      	push	{r3, r4, r5, lr}
 8002d72:	2326      	movs	r3, #38	; 0x26
 8002d74:	4916      	ldr	r1, [pc, #88]	; (8002dd0 <FOC_Clear+0x60>)
 8002d76:	fb00 f303 	mul.w	r3, r0, r3

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8002d7a:	2400      	movs	r4, #0
 8002d7c:	50cc      	str	r4, [r1, r3]
{
 8002d7e:	4605      	mov	r5, r0
 8002d80:	f103 0208 	add.w	r2, r3, #8
 8002d84:	1858      	adds	r0, r3, r1
 8002d86:	3310      	adds	r3, #16
 8002d88:	440a      	add	r2, r1
 8002d8a:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8002d8c:	4911      	ldr	r1, [pc, #68]	; (8002dd4 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 8002d8e:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8002d90:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 8002d94:	6054      	str	r4, [r2, #4]
 8002d96:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8002d98:	4621      	mov	r1, r4
  FOCVars[bMotor].Vqd = NULL_qd;
 8002d9a:	f8c3 4006 	str.w	r4, [r3, #6]
 8002d9e:	f8c3 400a 	str.w	r4, [r3, #10]
 8002da2:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8002da6:	f007 f8df 	bl	8009f68 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8002daa:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <FOC_Clear+0x68>)
 8002dac:	4621      	mov	r1, r4
 8002dae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002db2:	f007 f8d9 	bl	8009f68 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8002db6:	4b09      	ldr	r3, [pc, #36]	; (8002ddc <FOC_Clear+0x6c>)
 8002db8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8002dbc:	f008 fa6a 	bl	800b294 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002dc0:	4b07      	ldr	r3, [pc, #28]	; (8002de0 <FOC_Clear+0x70>)
 8002dc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]


  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8002dc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002dca:	f000 bf83 	b.w	8003cd4 <PWMC_SwitchOffPWM>
 8002dce:	bf00      	nop
 8002dd0:	20000b68 	.word	0x20000b68
 8002dd4:	20000478 	.word	0x20000478
 8002dd8:	20000474 	.word	0x20000474
 8002ddc:	20000480 	.word	0x20000480
 8002de0:	20000bc4 	.word	0x20000bc4

08002de4 <FOC_Init>:
{
 8002de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002de8:	4b2e      	ldr	r3, [pc, #184]	; (8002ea4 <FOC_Init+0xc0>)
 8002dea:	482f      	ldr	r0, [pc, #188]	; (8002ea8 <FOC_Init+0xc4>)
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002dec:	4e2f      	ldr	r6, [pc, #188]	; (8002eac <FOC_Init+0xc8>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002dee:	6018      	str	r0, [r3, #0]
{
 8002df0:	b082      	sub	sp, #8
    ENC_Init (&ENCODER_M1);
 8002df2:	4c2f      	ldr	r4, [pc, #188]	; (8002eb0 <FOC_Init+0xcc>)
    EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 8002df4:	4d2f      	ldr	r5, [pc, #188]	; (8002eb4 <FOC_Init+0xd0>)
 8002df6:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8002ef0 <FOC_Init+0x10c>
    PID_HandleInit(&PID_PosParamsM1);
 8002dfa:	4f2f      	ldr	r7, [pc, #188]	; (8002eb8 <FOC_Init+0xd4>)
    R3_2_Init(&PWM_Handle_M1);
 8002dfc:	f007 fd04 	bl	800a808 <R3_2_Init>
    startTimers();
 8002e00:	f000 fd9a 	bl	8003938 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002e04:	4630      	mov	r0, r6
 8002e06:	f007 f89b 	bl	8009f40 <PID_HandleInit>
    ENC_Init (&ENCODER_M1);
 8002e0a:	4620      	mov	r0, r4
 8002e0c:	f006 fd66 	bl	80098dc <ENC_Init>
    EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 8002e10:	6829      	ldr	r1, [r5, #0]
 8002e12:	4a2a      	ldr	r2, [pc, #168]	; (8002ebc <FOC_Init+0xd8>)
 8002e14:	4623      	mov	r3, r4
 8002e16:	4640      	mov	r0, r8
 8002e18:	f006 fd12 	bl	8009840 <EAC_Init>
    pEAC[M1] = &EncAlignCtrlM1;
 8002e1c:	4b28      	ldr	r3, [pc, #160]	; (8002ec0 <FOC_Init+0xdc>)
    PID_HandleInit(&PID_PosParamsM1);
 8002e1e:	4638      	mov	r0, r7
    pEAC[M1] = &EncAlignCtrlM1;
 8002e20:	f8c3 8000 	str.w	r8, [r3]
    PID_HandleInit(&PID_PosParamsM1);
 8002e24:	f007 f88c 	bl	8009f40 <PID_HandleInit>
    TC_Init(&PosCtrlM1, &PID_PosParamsM1, &SpeednTorqCtrlM1, &ENCODER_M1);
 8002e28:	4623      	mov	r3, r4
 8002e2a:	4639      	mov	r1, r7
 8002e2c:	4825      	ldr	r0, [pc, #148]	; (8002ec4 <FOC_Init+0xe0>)
 8002e2e:	4a26      	ldr	r2, [pc, #152]	; (8002ec8 <FOC_Init+0xe4>)
 8002e30:	f008 fd88 	bl	800b944 <TC_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &ENCODER_M1._Super);
 8002e34:	4631      	mov	r1, r6
 8002e36:	4622      	mov	r2, r4
 8002e38:	6828      	ldr	r0, [r5, #0]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8002e3a:	4c24      	ldr	r4, [pc, #144]	; (8002ecc <FOC_Init+0xe8>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &ENCODER_M1._Super);
 8002e3c:	f008 fa12 	bl	800b264 <STC_Init>
    STO_CR_Init (&STO_CR_M1);
 8002e40:	4823      	ldr	r0, [pc, #140]	; (8002ed0 <FOC_Init+0xec>)
 8002e42:	f008 fcd7 	bl	800b7f4 <STO_CR_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8002e46:	4823      	ldr	r0, [pc, #140]	; (8002ed4 <FOC_Init+0xf0>)
 8002e48:	f007 f87a 	bl	8009f40 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 8002e4c:	4822      	ldr	r0, [pc, #136]	; (8002ed8 <FOC_Init+0xf4>)
 8002e4e:	f007 f877 	bl	8009f40 <PID_HandleInit>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8002e52:	4b22      	ldr	r3, [pc, #136]	; (8002edc <FOC_Init+0xf8>)
 8002e54:	4a22      	ldr	r2, [pc, #136]	; (8002ee0 <FOC_Init+0xfc>)
 8002e56:	681b      	ldr	r3, [r3, #0]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8002e58:	4822      	ldr	r0, [pc, #136]	; (8002ee4 <FOC_Init+0x100>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8002e5a:	60da      	str	r2, [r3, #12]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8002e5c:	4a22      	ldr	r2, [pc, #136]	; (8002ee8 <FOC_Init+0x104>)
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8002e5e:	609c      	str	r4, [r3, #8]
    pREMNG[M1] = &RampExtMngrHFParamsM1;
 8002e60:	6010      	str	r0, [r2, #0]
    REMNG_Init(pREMNG[M1]);
 8002e62:	f008 f957 	bl	800b114 <REMNG_Init>
    FOC_Clear(M1);
 8002e66:	2000      	movs	r0, #0
 8002e68:	f7ff ff82 	bl	8002d70 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 8002e72:	6828      	ldr	r0, [r5, #0]
 8002e74:	f008 fa98 	bl	800b3a8 <STC_GetDefaultIqdref>
 8002e78:	f3c0 420f 	ubfx	r2, r0, #16, #16
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	8262      	strh	r2, [r4, #18]
 8002e80:	8223      	strh	r3, [r4, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 8002e82:	6828      	ldr	r0, [r5, #0]
 8002e84:	f008 fa90 	bl	800b3a8 <STC_GetDefaultIqdref>
 8002e88:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002e8c:	82a3      	strh	r3, [r4, #20]
    MCI_ExecSpeedRamp(&Mci[M1],
 8002e8e:	6828      	ldr	r0, [r5, #0]
 8002e90:	f008 fa86 	bl	800b3a0 <STC_GetMecSpeedRefUnitDefault>
 8002e94:	4601      	mov	r1, r0
 8002e96:	4815      	ldr	r0, [pc, #84]	; (8002eec <FOC_Init+0x108>)
 8002e98:	2200      	movs	r2, #0
}
 8002e9a:	b002      	add	sp, #8
 8002e9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    MCI_ExecSpeedRamp(&Mci[M1],
 8002ea0:	f7ff baec 	b.w	800247c <MCI_ExecSpeedRamp>
 8002ea4:	20000bc4 	.word	0x20000bc4
 8002ea8:	2000018c 	.word	0x2000018c
 8002eac:	2000010c 	.word	0x2000010c
 8002eb0:	200004a0 	.word	0x200004a0
 8002eb4:	20000480 	.word	0x20000480
 8002eb8:	20000144 	.word	0x20000144
 8002ebc:	200005ac 	.word	0x200005ac
 8002ec0:	20000bc0 	.word	0x20000bc0
 8002ec4:	20000230 	.word	0x20000230
 8002ec8:	2000043c 	.word	0x2000043c
 8002ecc:	20000b68 	.word	0x20000b68
 8002ed0:	200002b8 	.word	0x200002b8
 8002ed4:	200000d4 	.word	0x200000d4
 8002ed8:	2000009c 	.word	0x2000009c
 8002edc:	20000470 	.word	0x20000470
 8002ee0:	20000484 	.word	0x20000484
 8002ee4:	200002a0 	.word	0x200002a0
 8002ee8:	20000b90 	.word	0x20000b90
 8002eec:	20000070 	.word	0x20000070
 8002ef0:	20000520 	.word	0x20000520

08002ef4 <FOC_InitAdditionalMethods>:
      }*/
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop

08002ef8 <FOC_CalcCurrRef>:
  *         MTPA algorithm(s). It must be called with the periodicity specified
  *         in oTSC parameters.
  * @param  bMotor related motor it can be M1 or M2.
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8002ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efa:	4606      	mov	r6, r0
  __ASM volatile ("cpsid i" : : : "memory");
 8002efc:	b672      	cpsid	i

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference latching */
  /* to avoid MF task writing them while HF task reading them */
  __disable_irq();
  IqdTmp = FOCVars[bMotor].Iqdref;
 8002efe:	4d0d      	ldr	r5, [pc, #52]	; (8002f34 <FOC_CalcCurrRef+0x3c>)
 8002f00:	2426      	movs	r4, #38	; 0x26
 8002f02:	fb04 5400 	mla	r4, r4, r0, r5
 8002f06:	f9b4 0010 	ldrsh.w	r0, [r4, #16]
 8002f0a:	f9b4 7012 	ldrsh.w	r7, [r4, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f0e:	b662      	cpsie	i
  __enable_irq();

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8002f10:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002f14:	b13b      	cbz	r3, 8002f26 <FOC_CalcCurrRef+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8002f16:	b672      	cpsid	i
  }

  /* Enter critical section */
  /* Disable interrupts to avoid any interruption during Iqd reference restoring */
  __disable_irq();
  FOCVars[bMotor].Iqdref = IqdTmp;
 8002f18:	2326      	movs	r3, #38	; 0x26
 8002f1a:	fb03 5506 	mla	r5, r3, r6, r5
 8002f1e:	8228      	strh	r0, [r5, #16]
 8002f20:	826f      	strh	r7, [r5, #18]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f22:	b662      	cpsie	i
  /* Exit critical section */
  __enable_irq();
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8002f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8002f26:	4b04      	ldr	r3, [pc, #16]	; (8002f38 <FOC_CalcCurrRef+0x40>)
 8002f28:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8002f2c:	f008 fa0e 	bl	800b34c <STC_CalcTorqueReference>
 8002f30:	83e0      	strh	r0, [r4, #30]
    IqdTmp.q = FOCVars[bMotor].hTeref;
 8002f32:	e7f0      	b.n	8002f16 <FOC_CalcCurrRef+0x1e>
 8002f34:	20000b68 	.word	0x20000b68
 8002f38:	20000480 	.word	0x20000480

08002f3c <FOC_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t FOC_HighFrequencyTask(uint8_t bMotorNbr)
{
 8002f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */

  Observer_Inputs_t STO_aux_Inputs; /* Only if sensorless aux */
  STO_aux_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8002f40:	4c36      	ldr	r4, [pc, #216]	; (800301c <FOC_HighFrequencyTask+0xe0>)
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002f42:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8003040 <FOC_HighFrequencyTask+0x104>
{
 8002f46:	b088      	sub	sp, #32
 8002f48:	4605      	mov	r5, r0
  STO_aux_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* Only if sensorless */
 8002f4a:	f8d4 001a 	ldr.w	r0, [r4, #26]
 8002f4e:	9005      	str	r0, [sp, #20]
  (void)ENC_CalcAngle(&ENCODER_M1);   /* If not sensorless then 2nd parameter is MC_NULL */
 8002f50:	4833      	ldr	r0, [pc, #204]	; (8003020 <FOC_HighFrequencyTask+0xe4>)
 8002f52:	f006 fd0d 	bl	8009970 <ENC_CalcAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8002f56:	4b33      	ldr	r3, [pc, #204]	; (8003024 <FOC_HighFrequencyTask+0xe8>)
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002f58:	f8d8 0000 	ldr.w	r0, [r8]
 8002f5c:	681b      	ldr	r3, [r3, #0]
static inline int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 8002f5e:	695b      	ldr	r3, [r3, #20]
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 8002f60:	a902      	add	r1, sp, #8
 8002f62:	f9b3 6004 	ldrsh.w	r6, [r3, #4]
 8002f66:	6803      	ldr	r3, [r0, #0]
 8002f68:	4798      	blx	r3
  RCM_ReadOngoingConv();
 8002f6a:	f002 faf1 	bl	8005550 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8002f6e:	f002 fa9f 	bl	80054b0 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8002f72:	9802      	ldr	r0, [sp, #8]
 8002f74:	f7ff fc22 	bl	80027bc <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002f78:	4631      	mov	r1, r6
  Ialphabeta = MCM_Clarke(Iab);
 8002f7a:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002f7c:	f7ff fc5e 	bl	800283c <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002f80:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002f84:	9000      	str	r0, [sp, #0]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002f86:	b201      	sxth	r1, r0
 8002f88:	1a59      	subs	r1, r3, r1
 8002f8a:	4b27      	ldr	r3, [pc, #156]	; (8003028 <FOC_HighFrequencyTask+0xec>)
 8002f8c:	6818      	ldr	r0, [r3, #0]
 8002f8e:	f007 f81d 	bl	8009fcc <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002f92:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 8002f96:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8002f9a:	1ac9      	subs	r1, r1, r3
 8002f9c:	4b23      	ldr	r3, [pc, #140]	; (800302c <FOC_HighFrequencyTask+0xf0>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002f9e:	4607      	mov	r7, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002fa0:	6818      	ldr	r0, [r3, #0]
 8002fa2:	f007 f813 	bl	8009fcc <PI_Controller>
  // Vqd = FF_VqdConditioning(pFF[M1],Vqd);
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002fa6:	f8ad 7004 	strh.w	r7, [sp, #4]
 8002faa:	f8ad 0006 	strh.w	r0, [sp, #6]
 8002fae:	9901      	ldr	r1, [sp, #4]
 8002fb0:	481f      	ldr	r0, [pc, #124]	; (8003030 <FOC_HighFrequencyTask+0xf4>)
 8002fb2:	f006 fc15 	bl	80097e0 <Circle_Limitation>
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002fb6:	4631      	mov	r1, r6
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002fb8:	4607      	mov	r7, r0
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002fba:	f7ff fc81 	bl	80028c0 <MCM_Rev_Park>
 8002fbe:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002fc0:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002fc4:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002fc6:	f000 fd23 	bl	8003a10 <PWMC_SetPhaseVoltage>
 8002fca:	4601      	mov	r1, r0

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8002fcc:	9802      	ldr	r0, [sp, #8]
 8002fce:	6020      	str	r0, [r4, #0]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002fd0:	9803      	ldr	r0, [sp, #12]
 8002fd2:	6060      	str	r0, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002fd4:	9800      	ldr	r0, [sp, #0]
 8002fd6:	60e0      	str	r0, [r4, #12]
  if(hFOCreturn == MC_DURATION)
 8002fd8:	2901      	cmp	r1, #1
  FOCVars[M1].Valphabeta = Valphabeta;
 8002fda:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 8002fdc:	f8c4 7016 	str.w	r7, [r4, #22]
  FOCVars[M1].hElAngle = hElAngle;
 8002fe0:	8426      	strh	r6, [r4, #32]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002fe2:	f8c4 001a 	str.w	r0, [r4, #26]
  if(hFOCreturn == MC_DURATION)
 8002fe6:	d010      	beq.n	800300a <FOC_HighFrequencyTask+0xce>
  {
    temp_avBusVoltage_d = pHandle->AvBusVoltage_d;
  }
  return (temp_avBusVoltage_d);
#else
  return (pHandle->AvBusVoltage_d);
 8002fe8:	4b12      	ldr	r3, [pc, #72]	; (8003034 <FOC_HighFrequencyTask+0xf8>)
    STO_aux_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8002fea:	6860      	ldr	r0, [r4, #4]
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8002fec:	88db      	ldrh	r3, [r3, #6]
    STO_aux_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /* Only if sensorless */
 8002fee:	9006      	str	r0, [sp, #24]
    (void)STO_CR_CalcElAngle (&STO_CR_M1, &STO_aux_Inputs);
 8002ff0:	a905      	add	r1, sp, #20
 8002ff2:	4811      	ldr	r0, [pc, #68]	; (8003038 <FOC_HighFrequencyTask+0xfc>)
    STO_aux_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(BusVoltageSensor_M1._Super)); /* Only for sensorless */
 8002ff4:	f8ad 301c 	strh.w	r3, [sp, #28]
    (void)STO_CR_CalcElAngle (&STO_CR_M1, &STO_aux_Inputs);
 8002ff8:	f008 f9ec 	bl	800b3d4 <STO_CR_CalcElAngle>
    STO_CR_CalcAvrgElSpeedDpp (&STO_CR_M1);
 8002ffc:	480e      	ldr	r0, [pc, #56]	; (8003038 <FOC_HighFrequencyTask+0xfc>)
 8002ffe:	f008 fc5b 	bl	800b8b8 <STO_CR_CalcAvrgElSpeedDpp>
}
 8003002:	4628      	mov	r0, r5
 8003004:	b008      	add	sp, #32
 8003006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 800300a:	480c      	ldr	r0, [pc, #48]	; (800303c <FOC_HighFrequencyTask+0x100>)
 800300c:	2200      	movs	r2, #0
 800300e:	f7ff fa89 	bl	8002524 <MCI_FaultProcessing>
}
 8003012:	4628      	mov	r0, r5
 8003014:	b008      	add	sp, #32
 8003016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800301a:	bf00      	nop
 800301c:	20000b68 	.word	0x20000b68
 8003020:	200004a0 	.word	0x200004a0
 8003024:	20000480 	.word	0x20000480
 8003028:	20000478 	.word	0x20000478
 800302c:	20000474 	.word	0x20000474
 8003030:	20000034 	.word	0x20000034
 8003034:	20000484 	.word	0x20000484
 8003038:	200002b8 	.word	0x200002b8
 800303c:	20000070 	.word	0x20000070
 8003040:	20000bc4 	.word	0x20000bc4

08003044 <USER_PositionVelocityRegulation>:
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
}

void USER_PositionVelocityRegulation(PosCtrl_Handle_t *pHandle)
{
 8003044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int32_t wError;
  int32_t hSpeedRef_Pos;
  int32_t hMeasuredSpeed;
  int32_t hduration;

  if (pHandle->PositionCtrlStatus == TC_MOVEMENT_ON_GOING)
 8003048:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 800304c:	2b01      	cmp	r3, #1
{
 800304e:	4604      	mov	r4, r0
  if (pHandle->PositionCtrlStatus == TC_MOVEMENT_ON_GOING)
 8003050:	d055      	beq.n	80030fe <USER_PositionVelocityRegulation+0xba>
  else
  {
    /* Nothing to do */
  }

  if (pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING)
 8003052:	2b03      	cmp	r3, #3
 8003054:	d10f      	bne.n	8003076 <USER_PositionVelocityRegulation+0x32>
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 8003056:	edd4 6a0c 	vldr	s13, [r4, #48]	; 0x30
 800305a:	edd4 7a10 	vldr	s15, [r4, #64]	; 0x40
 800305e:	ed94 6a0f 	vldr	s12, [r4, #60]	; 0x3c
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 8003062:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 8003066:	eee6 7a26 	vfma.f32	s15, s12, s13
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 800306a:	eea6 7aa7 	vfma.f32	s14, s13, s15
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800306e:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 8003072:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
  else
  {
    /* Nothing to do */
  }

  if (pHandle->PositionControlRegulation == ENABLE)
 8003076:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800307a:	b90b      	cbnz	r3, 8003080 <USER_PositionVelocityRegulation+0x3c>
  else
  {
    /* Nothing to do */
  }

}
 800307c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    wMecAngleRef = (int32_t)(pHandle->Theta * RADTOS16);
 8003080:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8003138 <USER_PositionVelocityRegulation+0xf4>
 8003084:	edd4 7a12 	vldr	s15, [r4, #72]	; 0x48
 8003088:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800308a:	ee67 7a87 	vmul.f32	s15, s15, s14
    wMecAngle = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800308e:	6958      	ldr	r0, [r3, #20]
    wMecAngleRef = (int32_t)(pHandle->Theta * RADTOS16);
 8003090:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003094:	ee17 6a90 	vmov	r6, s15
    wMecAngle = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 8003098:	f008 f844 	bl	800b124 <SPD_GetMecAngle>
    wError = wMecAngleRef - wMecAngle;
 800309c:	eba6 0800 	sub.w	r8, r6, r0
    hSpeedRef_Pos = (int32_t)PID_Controller(pHandle->PIDPosRegulator, wError);
 80030a0:	4641      	mov	r1, r8
    wMecAngle = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 80030a2:	4607      	mov	r7, r0
    hSpeedRef_Pos = (int32_t)PID_Controller(pHandle->PIDPosRegulator, wError);
 80030a4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80030a6:	f006 ffe5 	bl	800a074 <PID_Controller>
    FDCAN_Soft_FifoQ_Test(0x31, 4, wMecAngleRef);
 80030aa:	4632      	mov	r2, r6
    hSpeedRef_Pos = (int32_t)PID_Controller(pHandle->PIDPosRegulator, wError);
 80030ac:	4605      	mov	r5, r0
    FDCAN_Soft_FifoQ_Test(0x31, 4, wMecAngleRef);
 80030ae:	2104      	movs	r1, #4
 80030b0:	2031      	movs	r0, #49	; 0x31
 80030b2:	f7fe fc03 	bl	80018bc <FDCAN_Soft_FifoQ_Test>
    if (hSpeedRef_Pos > MAX_APPLICATION_SPEED_UNIT) {
 80030b6:	f06f 0393 	mvn.w	r3, #147	; 0x93
 80030ba:	429d      	cmp	r5, r3
 80030bc:	bfb8      	it	lt
 80030be:	461d      	movlt	r5, r3
 80030c0:	2d94      	cmp	r5, #148	; 0x94
		if (prev_error - wError < 0) {
 80030c2:	4e1e      	ldr	r6, [pc, #120]	; (800313c <USER_PositionVelocityRegulation+0xf8>)
 80030c4:	bfa8      	it	ge
 80030c6:	2594      	movge	r5, #148	; 0x94
    if (wError >= 0) {
 80030c8:	f1b8 0f00 	cmp.w	r8, #0
		if (prev_error - wError < 0) {
 80030cc:	6833      	ldr	r3, [r6, #0]
    if (wError >= 0) {
 80030ce:	db1b      	blt.n	8003108 <USER_PositionVelocityRegulation+0xc4>
		if (prev_error - wError < 0) {
 80030d0:	4543      	cmp	r3, r8
 80030d2:	db1b      	blt.n	800310c <USER_PositionVelocityRegulation+0xc8>
			error_counter = 0;
 80030d4:	4b1a      	ldr	r3, [pc, #104]	; (8003140 <USER_PositionVelocityRegulation+0xfc>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	601a      	str	r2, [r3, #0]
    FDCAN_Soft_FifoQ_Test(0x30, 4, wMecAngle);
 80030da:	463a      	mov	r2, r7
 80030dc:	2104      	movs	r1, #4
 80030de:	2030      	movs	r0, #48	; 0x30
    prev_error = wError;
 80030e0:	f8c6 8000 	str.w	r8, [r6]
    FDCAN_Soft_FifoQ_Test(0x30, 4, wMecAngle);
 80030e4:	f7fe fbea 	bl	80018bc <FDCAN_Soft_FifoQ_Test>
	STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 80030e8:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80030ea:	2103      	movs	r1, #3
 80030ec:	f008 f8de 	bl	800b2ac <STC_SetControlMode>
	STC_ExecRamp(pHandle->pSTC, hSpeedRef_Pos, 0);
 80030f0:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80030f2:	b229      	sxth	r1, r5
 80030f4:	2200      	movs	r2, #0
}
 80030f6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	STC_ExecRamp(pHandle->pSTC, hSpeedRef_Pos, 0);
 80030fa:	f008 b8db 	b.w	800b2b4 <STC_ExecRamp>
    TC_MoveExecution(pHandle);
 80030fe:	f008 fd09 	bl	800bb14 <TC_MoveExecution>
  if (pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING)
 8003102:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8003106:	e7a4      	b.n	8003052 <USER_PositionVelocityRegulation+0xe>
    	if (prev_error - wError > 0) {
 8003108:	4543      	cmp	r3, r8
 800310a:	dde3      	ble.n	80030d4 <USER_PositionVelocityRegulation+0x90>
			error_counter++;
 800310c:	f8df 9030 	ldr.w	r9, [pc, #48]	; 8003140 <USER_PositionVelocityRegulation+0xfc>
 8003110:	f8d9 3000 	ldr.w	r3, [r9]
 8003114:	3301      	adds	r3, #1
    if (error_counter > 2000) {
 8003116:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
			error_counter++;
 800311a:	f8c9 3000 	str.w	r3, [r9]
    if (error_counter > 2000) {
 800311e:	d9dc      	bls.n	80030da <USER_PositionVelocityRegulation+0x96>
    	MCI_FaultProcessing(pMCI[0], MC_OVER_RUN, 0);
 8003120:	4b08      	ldr	r3, [pc, #32]	; (8003144 <USER_PositionVelocityRegulation+0x100>)
 8003122:	2200      	movs	r2, #0
 8003124:	6818      	ldr	r0, [r3, #0]
 8003126:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800312a:	f7ff f9fb 	bl	8002524 <MCI_FaultProcessing>
    	error_counter= 0;
 800312e:	2300      	movs	r3, #0
 8003130:	f8c9 3000 	str.w	r3, [r9]
 8003134:	e7d1      	b.n	80030da <USER_PositionVelocityRegulation+0x96>
 8003136:	bf00      	nop
 8003138:	4622f983 	.word	0x4622f983
 800313c:	20000bd4 	.word	0x20000bd4
 8003140:	20000bd0 	.word	0x20000bd0
 8003144:	20001d64 	.word	0x20001d64

08003148 <TSK_MediumFrequencyTaskM1>:
{
 8003148:	b570      	push	{r4, r5, r6, lr}
 800314a:	b082      	sub	sp, #8
  int16_t wAux = 0;
 800314c:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_CR_CalcAvrgMecSpeedUnit(&STO_CR_M1, &wAux);
 800314e:	f10d 0106 	add.w	r1, sp, #6
 8003152:	48b9      	ldr	r0, [pc, #740]	; (8003438 <TSK_MediumFrequencyTaskM1+0x2f0>)
  int16_t wAux = 0;
 8003154:	f8ad 3006 	strh.w	r3, [sp, #6]
  bool IsSpeedReliable = STO_CR_CalcAvrgMecSpeedUnit(&STO_CR_M1, &wAux);
 8003158:	f008 fa78 	bl	800b64c <STO_CR_CalcAvrgMecSpeedUnit>
  (void)ENC_CalcAvrgMecSpeedUnit(&ENCODER_M1, &wAux);
 800315c:	f10d 0106 	add.w	r1, sp, #6
 8003160:	48b6      	ldr	r0, [pc, #728]	; (800343c <TSK_MediumFrequencyTaskM1+0x2f4>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8003162:	4cb7      	ldr	r4, [pc, #732]	; (8003440 <TSK_MediumFrequencyTaskM1+0x2f8>)
  (void)ENC_CalcAvrgMecSpeedUnit(&ENCODER_M1, &wAux);
 8003164:	f006 fc1e 	bl	80099a4 <ENC_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8003168:	4bb6      	ldr	r3, [pc, #728]	; (8003444 <TSK_MediumFrequencyTaskM1+0x2fc>)
 800316a:	6818      	ldr	r0, [r3, #0]
 800316c:	f006 ffd8 	bl	800a120 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8003170:	4620      	mov	r0, r4
 8003172:	f7ff fa29 	bl	80025c8 <MCI_GetCurrentFaults>
 8003176:	b120      	cbz	r0, 8003182 <TSK_MediumFrequencyTaskM1+0x3a>
    Mci[M1].State = FAULT_NOW;
 8003178:	230a      	movs	r3, #10
 800317a:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
}
 800317e:	b002      	add	sp, #8
 8003180:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8003182:	4620      	mov	r0, r4
 8003184:	f7ff fa1e 	bl	80025c4 <MCI_GetOccurredFaults>
 8003188:	bb80      	cbnz	r0, 80031ec <TSK_MediumFrequencyTaskM1+0xa4>
      switch (Mci[M1].State)
 800318a:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 800318e:	2b14      	cmp	r3, #20
 8003190:	d8f5      	bhi.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
 8003192:	a201      	add	r2, pc, #4	; (adr r2, 8003198 <TSK_MediumFrequencyTaskM1+0x50>)
 8003194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003198:	0800336f 	.word	0x0800336f
 800319c:	0800317f 	.word	0x0800317f
 80031a0:	0800331f 	.word	0x0800331f
 80031a4:	0800317f 	.word	0x0800317f
 80031a8:	0800317f 	.word	0x0800317f
 80031ac:	0800317f 	.word	0x0800317f
 80031b0:	080032f1 	.word	0x080032f1
 80031b4:	0800317f 	.word	0x0800317f
 80031b8:	080032e5 	.word	0x080032e5
 80031bc:	0800317f 	.word	0x0800317f
 80031c0:	080031ed 	.word	0x080031ed
 80031c4:	080032d5 	.word	0x080032d5
 80031c8:	0800317f 	.word	0x0800317f
 80031cc:	0800317f 	.word	0x0800317f
 80031d0:	0800317f 	.word	0x0800317f
 80031d4:	0800317f 	.word	0x0800317f
 80031d8:	08003279 	.word	0x08003279
 80031dc:	08003241 	.word	0x08003241
 80031e0:	0800317f 	.word	0x0800317f
 80031e4:	0800317f 	.word	0x0800317f
 80031e8:	080031f7 	.word	0x080031f7
      Mci[M1].State = FAULT_OVER;
 80031ec:	230b      	movs	r3, #11
 80031ee:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
}
 80031f2:	b002      	add	sp, #8
 80031f4:	bd70      	pop	{r4, r5, r6, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 80031f6:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80031fa:	2b05      	cmp	r3, #5
 80031fc:	f000 80c9 	beq.w	8003392 <TSK_MediumFrequencyTaskM1+0x24a>
            if (TSK_StopPermanencyTimeHasElapsedM1())
 8003200:	f7ff fbdc 	bl	80029bc <TSK_StopPermanencyTimeHasElapsedM1>
 8003204:	2800      	cmp	r0, #0
 8003206:	d0ba      	beq.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
              ENC_Clear(&ENCODER_M1);
 8003208:	488c      	ldr	r0, [pc, #560]	; (800343c <TSK_MediumFrequencyTaskM1+0x2f4>)
 800320a:	f006 fba3 	bl	8009954 <ENC_Clear>
              R3_2_SwitchOnPWM(pwmcHandle[M1]);
 800320e:	4b8e      	ldr	r3, [pc, #568]	; (8003448 <TSK_MediumFrequencyTaskM1+0x300>)
 8003210:	6818      	ldr	r0, [r3, #0]
 8003212:	f007 f949 	bl	800a4a8 <R3_2_SwitchOnPWM>
              TC_EncAlignmentCommand(pPosCtrl[M1]);
 8003216:	4b8d      	ldr	r3, [pc, #564]	; (800344c <TSK_MediumFrequencyTaskM1+0x304>)
 8003218:	6818      	ldr	r0, [r3, #0]
 800321a:	f008 fd6d 	bl	800bcf8 <TC_EncAlignmentCommand>
              FOC_InitAdditionalMethods(M1);
 800321e:	2000      	movs	r0, #0
 8003220:	f7ff fe68 	bl	8002ef4 <FOC_InitAdditionalMethods>
              STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8003224:	4b8a      	ldr	r3, [pc, #552]	; (8003450 <TSK_MediumFrequencyTaskM1+0x308>)
 8003226:	6818      	ldr	r0, [r3, #0]
 8003228:	f008 f8cc 	bl	800b3c4 <STC_ForceSpeedReferenceToCurrentSpeed>
              MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 800322c:	4884      	ldr	r0, [pc, #528]	; (8003440 <TSK_MediumFrequencyTaskM1+0x2f8>)
 800322e:	f7ff f985 	bl	800253c <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8003232:	2000      	movs	r0, #0
 8003234:	f7ff fe60 	bl	8002ef8 <FOC_CalcCurrRef>
              Mci[M1].State = RUN;
 8003238:	2306      	movs	r3, #6
 800323a:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
 800323e:	e79e      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8003240:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8003244:	2b05      	cmp	r3, #5
 8003246:	f000 80a4 	beq.w	8003392 <TSK_MediumFrequencyTaskM1+0x24a>
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 800324a:	4d7f      	ldr	r5, [pc, #508]	; (8003448 <TSK_MediumFrequencyTaskM1+0x300>)
 800324c:	2101      	movs	r1, #1
 800324e:	6828      	ldr	r0, [r5, #0]
 8003250:	f000 fd44 	bl	8003cdc <PWMC_CurrentReadingCalibr>
 8003254:	2800      	cmp	r0, #0
 8003256:	d092      	beq.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8003258:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 800325c:	2b03      	cmp	r3, #3
 800325e:	f000 80c4 	beq.w	80033ea <TSK_MediumFrequencyTaskM1+0x2a2>
                R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8003262:	6828      	ldr	r0, [r5, #0]
 8003264:	2100      	movs	r1, #0
 8003266:	f007 fa31 	bl	800a6cc <R3_2_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 800326a:	2014      	movs	r0, #20
 800326c:	f7ff fb90 	bl	8002990 <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 8003270:	2310      	movs	r3, #16
 8003272:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
 8003276:	e782      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8003278:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 800327c:	2b05      	cmp	r3, #5
 800327e:	f000 8088 	beq.w	8003392 <TSK_MediumFrequencyTaskM1+0x24a>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8003282:	f7ff fb8b 	bl	800299c <TSK_ChargeBootCapDelayHasElapsedM1>
 8003286:	2800      	cmp	r0, #0
 8003288:	f43f af79 	beq.w	800317e <TSK_MediumFrequencyTaskM1+0x36>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 800328c:	4d6e      	ldr	r5, [pc, #440]	; (8003448 <TSK_MediumFrequencyTaskM1+0x300>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 800328e:	4e70      	ldr	r6, [pc, #448]	; (8003450 <TSK_MediumFrequencyTaskM1+0x308>)
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8003290:	6828      	ldr	r0, [r5, #0]
 8003292:	f007 f955 	bl	800a540 <R3_2_SwitchOffPWM>
              FOCVars[M1].bDriveInput = EXTERNAL;
 8003296:	4b6f      	ldr	r3, [pc, #444]	; (8003454 <TSK_MediumFrequencyTaskM1+0x30c>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8003298:	496f      	ldr	r1, [pc, #444]	; (8003458 <TSK_MediumFrequencyTaskM1+0x310>)
 800329a:	6830      	ldr	r0, [r6, #0]
              FOCVars[M1].bDriveInput = EXTERNAL;
 800329c:	2201      	movs	r2, #1
 800329e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 80032a2:	f007 fff5 	bl	800b290 <STC_SetSpeedSensor>
              ENC_Clear(&ENCODER_M1);
 80032a6:	4865      	ldr	r0, [pc, #404]	; (800343c <TSK_MediumFrequencyTaskM1+0x2f4>)
 80032a8:	f006 fb54 	bl	8009954 <ENC_Clear>
              STO_CR_Clear(&STO_CR_M1);
 80032ac:	4862      	ldr	r0, [pc, #392]	; (8003438 <TSK_MediumFrequencyTaskM1+0x2f0>)
 80032ae:	f008 fa73 	bl	800b798 <STO_CR_Clear>
              FOC_Clear( M1 );
 80032b2:	2000      	movs	r0, #0
 80032b4:	f7ff fd5c 	bl	8002d70 <FOC_Clear>
static inline bool EAC_IsAligned(EncAlign_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  return ((NULL == pHandle) ? false : pHandle->EncAligned);
#else
  return (pHandle->EncAligned);
 80032b8:	4868      	ldr	r0, [pc, #416]	; (800345c <TSK_MediumFrequencyTaskM1+0x314>)
              if (EAC_IsAligned(&EncAlignCtrlM1) == false)
 80032ba:	7b83      	ldrb	r3, [r0, #14]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f040 809a 	bne.w	80033f6 <TSK_MediumFrequencyTaskM1+0x2ae>
                EAC_StartAlignment(&EncAlignCtrlM1);
 80032c2:	f006 fac5 	bl	8009850 <EAC_StartAlignment>
                Mci[M1].State = ALIGNMENT;
 80032c6:	2302      	movs	r3, #2
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80032c8:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = ALIGNMENT;
 80032ca:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 80032ce:	f000 fd03 	bl	8003cd8 <PWMC_SwitchOnPWM>
 80032d2:	e754      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 80032d4:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80032d8:	2b02      	cmp	r3, #2
 80032da:	f47f af50 	bne.w	800317e <TSK_MediumFrequencyTaskM1+0x36>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80032de:	2300      	movs	r3, #0
 80032e0:	8463      	strh	r3, [r4, #34]	; 0x22
 80032e2:	e74c      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 80032e4:	f7ff fb6a 	bl	80029bc <TSK_StopPermanencyTimeHasElapsedM1>
 80032e8:	2800      	cmp	r0, #0
 80032ea:	f43f af48 	beq.w	800317e <TSK_MediumFrequencyTaskM1+0x36>
 80032ee:	e7f6      	b.n	80032de <TSK_MediumFrequencyTaskM1+0x196>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80032f0:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80032f4:	2b05      	cmp	r3, #5
 80032f6:	d04c      	beq.n	8003392 <TSK_MediumFrequencyTaskM1+0x24a>
        	  if (motor.mode == U_VELOCITY_MODE) {
 80032f8:	4b59      	ldr	r3, [pc, #356]	; (8003460 <TSK_MediumFrequencyTaskM1+0x318>)
 80032fa:	785a      	ldrb	r2, [r3, #1]
 80032fc:	2a01      	cmp	r2, #1
 80032fe:	d064      	beq.n	80033ca <TSK_MediumFrequencyTaskM1+0x282>
        	  else if (motor.mode == U_TORQUE_MODE) {
 8003300:	2a00      	cmp	r2, #0
 8003302:	d05b      	beq.n	80033bc <TSK_MediumFrequencyTaskM1+0x274>
        	  else if (motor.mode ==  U_POSITION_TORQUE_MODE) {
 8003304:	2a02      	cmp	r2, #2
 8003306:	f000 808c 	beq.w	8003422 <TSK_MediumFrequencyTaskM1+0x2da>
        	  else if (motor.mode == U_POS_VEL_TORQUE_MODE) {
 800330a:	2a03      	cmp	r2, #3
 800330c:	f000 808e 	beq.w	800342c <TSK_MediumFrequencyTaskM1+0x2e4>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8003310:	484b      	ldr	r0, [pc, #300]	; (8003440 <TSK_MediumFrequencyTaskM1+0x2f8>)
 8003312:	f7ff f913 	bl	800253c <MCI_ExecBufferedCommands>
            FOC_CalcCurrRef(M1);
 8003316:	2000      	movs	r0, #0
 8003318:	f7ff fdee 	bl	8002ef8 <FOC_CalcCurrRef>
 800331c:	e72f      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
          if (MCI_STOP == Mci[M1].DirectCommand)
 800331e:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8003322:	2b05      	cmp	r3, #5
 8003324:	d035      	beq.n	8003392 <TSK_MediumFrequencyTaskM1+0x24a>
 8003326:	484d      	ldr	r0, [pc, #308]	; (800345c <TSK_MediumFrequencyTaskM1+0x314>)
 8003328:	7b86      	ldrb	r6, [r0, #14]
            bool EACDone = EAC_Exec(&EncAlignCtrlM1);
 800332a:	f006 fabf 	bl	80098ac <EAC_Exec>
 800332e:	4605      	mov	r5, r0
            if ((isAligned == false)  && (EACDone == false))
 8003330:	b90e      	cbnz	r6, 8003336 <TSK_MediumFrequencyTaskM1+0x1ee>
 8003332:	2800      	cmp	r0, #0
 8003334:	d051      	beq.n	80033da <TSK_MediumFrequencyTaskM1+0x292>
              R3_2_SwitchOffPWM( pwmcHandle[M1] );
 8003336:	4d44      	ldr	r5, [pc, #272]	; (8003448 <TSK_MediumFrequencyTaskM1+0x300>)
              STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 8003338:	4e45      	ldr	r6, [pc, #276]	; (8003450 <TSK_MediumFrequencyTaskM1+0x308>)
              R3_2_SwitchOffPWM( pwmcHandle[M1] );
 800333a:	6828      	ldr	r0, [r5, #0]
 800333c:	f007 f900 	bl	800a540 <R3_2_SwitchOffPWM>
              STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 8003340:	6830      	ldr	r0, [r6, #0]
 8003342:	2103      	movs	r1, #3
 8003344:	f007 ffb2 	bl	800b2ac <STC_SetControlMode>
              STC_SetSpeedSensor(pSTC[M1], &ENCODER_M1._Super);
 8003348:	493c      	ldr	r1, [pc, #240]	; (800343c <TSK_MediumFrequencyTaskM1+0x2f4>)
 800334a:	6830      	ldr	r0, [r6, #0]
 800334c:	f007 ffa0 	bl	800b290 <STC_SetSpeedSensor>
              FOC_Clear(M1);
 8003350:	2000      	movs	r0, #0
 8003352:	f7ff fd0d 	bl	8002d70 <FOC_Clear>
              R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8003356:	6828      	ldr	r0, [r5, #0]
 8003358:	2100      	movs	r1, #0
 800335a:	f007 f9b7 	bl	800a6cc <R3_2_TurnOnLowSides>
              TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 800335e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8003362:	f7ff fb25 	bl	80029b0 <TSK_SetStopPermanencyTimeM1>
              Mci[M1].State = WAIT_STOP_MOTOR;
 8003366:	2314      	movs	r3, #20
 8003368:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
 800336c:	e707      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 800336e:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8003372:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8003376:	2b01      	cmp	r3, #1
 8003378:	f47f af01 	bne.w	800317e <TSK_MediumFrequencyTaskM1+0x36>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 800337c:	4d32      	ldr	r5, [pc, #200]	; (8003448 <TSK_MediumFrequencyTaskM1+0x300>)
 800337e:	6828      	ldr	r0, [r5, #0]
 8003380:	f890 107f 	ldrb.w	r1, [r0, #127]	; 0x7f
 8003384:	b9a1      	cbnz	r1, 80033b0 <TSK_MediumFrequencyTaskM1+0x268>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8003386:	f000 fca9 	bl	8003cdc <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 800338a:	2311      	movs	r3, #17
 800338c:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
 8003390:	e6f5      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
    R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8003392:	4b2d      	ldr	r3, [pc, #180]	; (8003448 <TSK_MediumFrequencyTaskM1+0x300>)
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	f007 f8d3 	bl	800a540 <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 800339a:	2000      	movs	r0, #0
 800339c:	f7ff fce8 	bl	8002d70 <FOC_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 80033a0:	f44f 7048 	mov.w	r0, #800	; 0x320
 80033a4:	f7ff fb04 	bl	80029b0 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 80033a8:	2308      	movs	r3, #8
 80033aa:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
}
 80033ae:	e6e6      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 80033b0:	4619      	mov	r1, r3
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 80033b2:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 80033b6:	f000 fc91 	bl	8003cdc <PWMC_CurrentReadingCalibr>
              R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 80033ba:	e752      	b.n	8003262 <TSK_MediumFrequencyTaskM1+0x11a>
        	  	  MCI_ExecTorqueRamp(pMCI[0], (int16_t)motor.torque, 0);
 80033bc:	4829      	ldr	r0, [pc, #164]	; (8003464 <TSK_MediumFrequencyTaskM1+0x31c>)
 80033be:	f9b3 1010 	ldrsh.w	r1, [r3, #16]
 80033c2:	6800      	ldr	r0, [r0, #0]
 80033c4:	f7ff f864 	bl	8002490 <MCI_ExecTorqueRamp>
 80033c8:	e7a2      	b.n	8003310 <TSK_MediumFrequencyTaskM1+0x1c8>
        	  	  MCI_ExecSpeedRamp(pMCI[0], (int16_t)motor.velocity, 0);
 80033ca:	4a26      	ldr	r2, [pc, #152]	; (8003464 <TSK_MediumFrequencyTaskM1+0x31c>)
 80033cc:	f9b3 1008 	ldrsh.w	r1, [r3, #8]
 80033d0:	6810      	ldr	r0, [r2, #0]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f7ff f852 	bl	800247c <MCI_ExecSpeedRamp>
 80033d8:	e79a      	b.n	8003310 <TSK_MediumFrequencyTaskM1+0x1c8>
              IqdRef.d = STC_CalcTorqueReference(pSTC[M1]);
 80033da:	4b1d      	ldr	r3, [pc, #116]	; (8003450 <TSK_MediumFrequencyTaskM1+0x308>)
 80033dc:	6818      	ldr	r0, [r3, #0]
 80033de:	f007 ffb5 	bl	800b34c <STC_CalcTorqueReference>
              FOCVars[M1].Iqdref = IqdRef;
 80033e2:	4b1c      	ldr	r3, [pc, #112]	; (8003454 <TSK_MediumFrequencyTaskM1+0x30c>)
 80033e4:	821d      	strh	r5, [r3, #16]
 80033e6:	8258      	strh	r0, [r3, #18]
            {
 80033e8:	e6c9      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
                FOC_Clear(M1);
 80033ea:	2000      	movs	r0, #0
 80033ec:	f7ff fcc0 	bl	8002d70 <FOC_Clear>
                Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80033f0:	2300      	movs	r3, #0
 80033f2:	8463      	strh	r3, [r4, #34]	; 0x22
 80033f4:	e6c3      	b.n	800317e <TSK_MediumFrequencyTaskM1+0x36>
                STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 80033f6:	6830      	ldr	r0, [r6, #0]
 80033f8:	2103      	movs	r1, #3
 80033fa:	f007 ff57 	bl	800b2ac <STC_SetControlMode>
                STC_SetSpeedSensor(pSTC[M1], &ENCODER_M1._Super);
 80033fe:	490f      	ldr	r1, [pc, #60]	; (800343c <TSK_MediumFrequencyTaskM1+0x2f4>)
 8003400:	6830      	ldr	r0, [r6, #0]
 8003402:	f007 ff45 	bl	800b290 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8003406:	2000      	movs	r0, #0
 8003408:	f7ff fd74 	bl	8002ef4 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 800340c:	2000      	movs	r0, #0
 800340e:	f7ff fd73 	bl	8002ef8 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8003412:	6830      	ldr	r0, [r6, #0]
 8003414:	f007 ffd6 	bl	800b3c4 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8003418:	4809      	ldr	r0, [pc, #36]	; (8003440 <TSK_MediumFrequencyTaskM1+0x2f8>)
 800341a:	f7ff f88f 	bl	800253c <MCI_ExecBufferedCommands>
 800341e:	2306      	movs	r3, #6
 8003420:	e752      	b.n	80032c8 <TSK_MediumFrequencyTaskM1+0x180>
        		  TC_PositionRegulation(pPosCtrl[M1]);
 8003422:	4b0a      	ldr	r3, [pc, #40]	; (800344c <TSK_MediumFrequencyTaskM1+0x304>)
 8003424:	6818      	ldr	r0, [r3, #0]
 8003426:	f008 fc03 	bl	800bc30 <TC_PositionRegulation>
 800342a:	e771      	b.n	8003310 <TSK_MediumFrequencyTaskM1+0x1c8>
        		  USER_PositionVelocityRegulation(pPosCtrl[M1]);
 800342c:	4b07      	ldr	r3, [pc, #28]	; (800344c <TSK_MediumFrequencyTaskM1+0x304>)
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	f7ff fe08 	bl	8003044 <USER_PositionVelocityRegulation>
 8003434:	e76c      	b.n	8003310 <TSK_MediumFrequencyTaskM1+0x1c8>
 8003436:	bf00      	nop
 8003438:	200002b8 	.word	0x200002b8
 800343c:	200004a0 	.word	0x200004a0
 8003440:	20000070 	.word	0x20000070
 8003444:	20000470 	.word	0x20000470
 8003448:	20000bc4 	.word	0x20000bc4
 800344c:	2000047c 	.word	0x2000047c
 8003450:	20000480 	.word	0x20000480
 8003454:	20000b68 	.word	0x20000b68
 8003458:	200005ac 	.word	0x200005ac
 800345c:	20000520 	.word	0x20000520
 8003460:	20000000 	.word	0x20000000
 8003464:	20001d64 	.word	0x20001d64

08003468 <RI_SetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8003468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800346c:	b087      	sub	sp, #28
    uint8_t accessResult;

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*SetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_SetRegisterGlobal, &RI_SetRegisterMotor1};
 800346e:	4b2f      	ldr	r3, [pc, #188]	; (800352c <RI_SetRegCommandParser+0xc4>)
 8003470:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8003474:	9304      	str	r3, [sp, #16]
 8003476:	4b2e      	ldr	r3, [pc, #184]	; (8003530 <RI_SetRegCommandParser+0xc8>)
 8003478:	9305      	str	r3, [sp, #20]
    uint16_t size = 0U;
 800347a:	2600      	movs	r6, #0
    uint8_t * rxData = pHandle->rxBuffer;
 800347c:	f8d0 e004 	ldr.w	lr, [r0, #4]
    int16_t rxLength = pHandle->rxLength;
 8003480:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    uint16_t size = 0U;
 8003484:	f8ad 600e 	strh.w	r6, [sp, #14]
{
 8003488:	4607      	mov	r7, r0
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 800348a:	81c6      	strh	r6, [r0, #14]
 800348c:	eb08 0901 	add.w	r9, r8, r1
  uint8_t retVal = MCP_CMD_OK;
 8003490:	46b2      	mov	sl, r6

    while (rxLength > 0)
    {
      number_of_item ++;
 8003492:	3601      	adds	r6, #1
    while (rxLength > 0)
 8003494:	2b00      	cmp	r3, #0
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 8003496:	f1a3 0c02 	sub.w	ip, r3, #2
      number_of_item ++;
 800349a:	b2f6      	uxtb	r6, r6
    while (rxLength > 0)
 800349c:	dd43      	ble.n	8003526 <RI_SetRegCommandParser+0xbe>
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 800349e:	fa0f f18c 	sxth.w	r1, ip
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034a2:	fa1f f48c 	uxth.w	r4, ip
      regID = *dataElementID & REG_MASK;
 80034a6:	f8be c000 	ldrh.w	ip, [lr]
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80034aa:	f10e 0502 	add.w	r5, lr, #2
      if (motorID > NBR_OF_MOTORS)
 80034ae:	f01c 0f06 	tst.w	ip, #6
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80034b2:	f10d 030e 	add.w	r3, sp, #14
 80034b6:	462a      	mov	r2, r5
      regID = *dataElementID & REG_MASK;
 80034b8:	f02c 0007 	bic.w	r0, ip, #7
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 80034bc:	fa5f fe8c 	uxtb.w	lr, ip
      if (motorID > NBR_OF_MOTORS)
 80034c0:	d11e      	bne.n	8003500 <RI_SetRegCommandParser+0x98>
        accessResult = SetRegFcts[motorID](regID, typeID, rxData, &size, rxLength);
 80034c2:	9100      	str	r1, [sp, #0]
 80034c4:	f00e 0c07 	and.w	ip, lr, #7
 80034c8:	a906      	add	r1, sp, #24
 80034ca:	eb01 0c8c 	add.w	ip, r1, ip, lsl #2
 80034ce:	f00e 0138 	and.w	r1, lr, #56	; 0x38
 80034d2:	f85c bc08 	ldr.w	fp, [ip, #-8]
 80034d6:	47d8      	blx	fp
        /* Prepare next data*/
        rxLength = (int16_t) (rxLength - size);
 80034d8:	f8bd e00e 	ldrh.w	lr, [sp, #14]
        rxData = rxData+size;
        /* If there is only one CMD in the buffer, we do not store the result */
        if ((1U == number_of_item) && (0 == rxLength))
 80034dc:	2e01      	cmp	r6, #1
        rxLength = (int16_t) (rxLength - size);
 80034de:	eba4 0c0e 	sub.w	ip, r4, lr
 80034e2:	fa0f f38c 	sxth.w	r3, ip
        if ((1U == number_of_item) && (0 == rxLength))
 80034e6:	d013      	beq.n	8003510 <RI_SetRegCommandParser+0xa8>
        {
          retVal = accessResult;
        }
        else
        {/* Store the result for each access to be able to report failing access */
          if (txSyncFreeSpace !=0 )
 80034e8:	45c1      	cmp	r9, r8
 80034ea:	d00d      	beq.n	8003508 <RI_SetRegCommandParser+0xa0>
          {
            *txData = accessResult;
 80034ec:	f808 0b01 	strb.w	r0, [r8], #1
            txData = txData+1;
            pHandle->txLength++;
 80034f0:	89fa      	ldrh	r2, [r7, #14]
 80034f2:	3201      	adds	r2, #1
        rxData = rxData+size;
 80034f4:	44ae      	add	lr, r5
            pHandle->txLength++;
 80034f6:	81fa      	strh	r2, [r7, #14]
            txSyncFreeSpace--; /* decrement one by one no wraparound possible */
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 80034f8:	2800      	cmp	r0, #0
 80034fa:	d0ca      	beq.n	8003492 <RI_SetRegCommandParser+0x2a>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 80034fc:	2807      	cmp	r0, #7
 80034fe:	d10d      	bne.n	800351c <RI_SetRegCommandParser+0xb4>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003500:	2001      	movs	r0, #1
    }
  #ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8003502:	b007      	add	sp, #28
 8003504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003508:	2008      	movs	r0, #8
}
 800350a:	b007      	add	sp, #28
 800350c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if ((1U == number_of_item) && (0 == rxLength))
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1e9      	bne.n	80034e8 <RI_SetRegCommandParser+0x80>
    if (MCP_CMD_OK == retVal)
 8003514:	2800      	cmp	r0, #0
 8003516:	d1f4      	bne.n	8003502 <RI_SetRegCommandParser+0x9a>
      pHandle->txLength = 0;
 8003518:	81f8      	strh	r0, [r7, #14]
 800351a:	e7f2      	b.n	8003502 <RI_SetRegCommandParser+0x9a>
            if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 800351c:	280a      	cmp	r0, #10
 800351e:	d0ef      	beq.n	8003500 <RI_SetRegCommandParser+0x98>
            retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003520:	f04f 0a01 	mov.w	sl, #1
 8003524:	e7b5      	b.n	8003492 <RI_SetRegCommandParser+0x2a>
 8003526:	4650      	mov	r0, sl
 8003528:	e7f4      	b.n	8003514 <RI_SetRegCommandParser+0xac>
 800352a:	bf00      	nop
 800352c:	08003db9 	.word	0x08003db9
 8003530:	08003eb5 	.word	0x08003eb5

08003534 <RI_GetRegCommandParser>:
  * @param  txSyncFreeSpace Space available for synchronous transmission
  *
  * @retval Returns #MCP_CMD_OK if the command is acknowledged and #MCP_CMD_NOK if not.
  */
uint8_t RI_GetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 8003534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003538:	b086      	sub	sp, #24
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
    uint8_t * txData = pHandle->txBuffer;
    uint16_t size = 0U;
 800353a:	2300      	movs	r3, #0
 800353c:	f8ad 300e 	strh.w	r3, [sp, #14]

    uint16_t regID;
    uint8_t typeID;
    uint8_t motorID;
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
    pHandle->txLength = 0;
 8003540:	81c3      	strh	r3, [r0, #14]
    uint16_t rxLength = pHandle->rxLength;
 8003542:	f8b0 800c 	ldrh.w	r8, [r0, #12]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8003546:	4b1e      	ldr	r3, [pc, #120]	; (80035c0 <RI_GetRegCommandParser+0x8c>)
 8003548:	9304      	str	r3, [sp, #16]
 800354a:	4b1e      	ldr	r3, [pc, #120]	; (80035c4 <RI_GetRegCommandParser+0x90>)
    uint8_t * rxData = pHandle->rxBuffer;
 800354c:	f8d0 9004 	ldr.w	r9, [r0, #4]
    uint8_t * txData = pHandle->txBuffer;
 8003550:	6886      	ldr	r6, [r0, #8]
    uint8_t (*GetRegFcts[NBR_OF_MOTORS+1])(uint16_t, uint8_t, uint8_t*, uint16_t*, int16_t) = {&RI_GetRegisterGlobal, &RI_GetRegisterMotor1};
 8003552:	9305      	str	r3, [sp, #20]
    while (rxLength > 0U)
 8003554:	f1b8 0f00 	cmp.w	r8, #0
 8003558:	d023      	beq.n	80035a2 <RI_GetRegCommandParser+0x6e>
 800355a:	4607      	mov	r7, r0
 800355c:	b20d      	sxth	r5, r1
    uint8_t * rxData = pHandle->rxBuffer;
 800355e:	464c      	mov	r4, r9
    {
      dataElementID = (uint16_t *) rxData;
      rxLength = rxLength - MCP_ID_SIZE;
      rxData = rxData + MCP_ID_SIZE; // Shift buffer to the next MCP_ID

      regID = *dataElementID & REG_MASK;
 8003560:	f834 cb02 	ldrh.w	ip, [r4], #2
      typeID = (uint8_t)*dataElementID & TYPE_MASK;
 8003564:	fa5f f18c 	uxtb.w	r1, ip
        retVal = MCP_CMD_NOK;
        rxLength = 0;
      }
      else
      {
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8003568:	f001 0e07 	and.w	lr, r1, #7
 800356c:	f10d 0a18 	add.w	sl, sp, #24
      if (motorID > NBR_OF_MOTORS)
 8003570:	f01c 0f06 	tst.w	ip, #6
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8003574:	4632      	mov	r2, r6
      regID = *dataElementID & REG_MASK;
 8003576:	f02c 0007 	bic.w	r0, ip, #7
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 800357a:	f10d 030e 	add.w	r3, sp, #14
 800357e:	eb0a 0e8e 	add.w	lr, sl, lr, lsl #2
 8003582:	f001 0138 	and.w	r1, r1, #56	; 0x38
      if (motorID > NBR_OF_MOTORS)
 8003586:	d10c      	bne.n	80035a2 <RI_GetRegCommandParser+0x6e>
        retVal = GetRegFcts[motorID](regID, typeID, txData, &size, freeSpaceS16);
 8003588:	9500      	str	r5, [sp, #0]
 800358a:	f85e ac08 	ldr.w	sl, [lr, #-8]
 800358e:	47d0      	blx	sl
        if (retVal == MCP_CMD_OK )
 8003590:	eba8 0304 	sub.w	r3, r8, r4
    while (rxLength > 0U)
 8003594:	fa19 f383 	uxtah	r3, r9, r3
 8003598:	b29b      	uxth	r3, r3
        if (retVal == MCP_CMD_OK )
 800359a:	b130      	cbz	r0, 80035aa <RI_GetRegCommandParser+0x76>
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 800359c:	b006      	add	sp, #24
 800359e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  uint8_t retVal = MCP_CMD_NOK;
 80035a2:	2001      	movs	r0, #1
}
 80035a4:	b006      	add	sp, #24
 80035a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          txData = txData+size;
 80035aa:	f8bd 100e 	ldrh.w	r1, [sp, #14]
          pHandle->txLength += size;
 80035ae:	89fa      	ldrh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80035b0:	1a6d      	subs	r5, r5, r1
          pHandle->txLength += size;
 80035b2:	440a      	add	r2, r1
          txData = txData+size;
 80035b4:	440e      	add	r6, r1
          pHandle->txLength += size;
 80035b6:	81fa      	strh	r2, [r7, #14]
          freeSpaceS16 = freeSpaceS16-size;
 80035b8:	b22d      	sxth	r5, r5
    while (rxLength > 0U)
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1d0      	bne.n	8003560 <RI_GetRegCommandParser+0x2c>
 80035be:	e7ed      	b.n	800359c <RI_GetRegCommandParser+0x68>
 80035c0:	080044f5 	.word	0x080044f5
 80035c4:	08004631 	.word	0x08004631

080035c8 <MCP_ReceivedPacket>:
  * @brief  Parses the header from the received packet and call the required function depending on the command sent by the controller device.
  *
  * @param  pHandle Handler of the current instance of the MCP component
  */
void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 80035c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 80035ca:	6845      	ldr	r5, [r0, #4]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80035cc:	882b      	ldrh	r3, [r5, #0]

    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80035ce:	f403 427f 	and.w	r2, r3, #65280	; 0xff00
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80035d2:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80035d6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
{
 80035da:	b083      	sub	sp, #12
 80035dc:	4604      	mov	r4, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 80035de:	fa1f fc8c 	uxth.w	ip, ip
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 80035e2:	d053      	beq.n	800368c <MCP_ReceivedPacket+0xc4>
    else
    {
      /* Nothing to do */
    }

    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 80035e4:	3b01      	subs	r3, #1
    MCI_Handle_t *pMCI = &Mci[motorID];
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80035ee:	4f58      	ldr	r7, [pc, #352]	; (8003750 <MCP_ReceivedPacket+0x188>)
 80035f0:	eb03 0342 	add.w	r3, r3, r2, lsl #1

    /* Removing MCP Header from RxBuffer */
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80035f4:	3502      	adds	r5, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 80035f6:	eb07 0783 	add.w	r7, r7, r3, lsl #2

    /* Commands requiering payload response must be aware of space available for the payload */
    /* Last byte is reserved for MCP response*/
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 80035fa:	6823      	ldr	r3, [r4, #0]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80035fc:	6045      	str	r5, [r0, #4]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80035fe:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8003600:	899a      	ldrh	r2, [r3, #12]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8003602:	3802      	subs	r0, #2
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8003604:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8003606:	b280      	uxth	r0, r0

    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0U;
 8003608:	2600      	movs	r6, #0

    switch (command)
 800360a:	f1bc 0f38 	cmp.w	ip, #56	; 0x38
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800360e:	b291      	uxth	r1, r2
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8003610:	81a0      	strh	r0, [r4, #12]
    pHandle->txLength = 0U;
 8003612:	81e6      	strh	r6, [r4, #14]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8003614:	b212      	sxth	r2, r2
    switch (command)
 8003616:	d82a      	bhi.n	800366e <MCP_ReceivedPacket+0xa6>
 8003618:	f1bc 0f38 	cmp.w	ip, #56	; 0x38
 800361c:	d81e      	bhi.n	800365c <MCP_ReceivedPacket+0x94>
 800361e:	e8df f00c 	tbb	[pc, ip]
 8003622:	1d5e      	.short	0x1d5e
 8003624:	1d1d1d1d 	.word	0x1d1d1d1d
 8003628:	1d661d1d 	.word	0x1d661d1d
 800362c:	1d1d1d1d 	.word	0x1d1d1d1d
 8003630:	1d591d1d 	.word	0x1d591d1d
 8003634:	1d1d1d1d 	.word	0x1d1d1d1d
 8003638:	1d511d1d 	.word	0x1d511d1d
 800363c:	1d1d1d1d 	.word	0x1d1d1d1d
 8003640:	1d4b1d1d 	.word	0x1d4b1d1d
 8003644:	1d1d1d1d 	.word	0x1d1d1d1d
 8003648:	1d6b1d1d 	.word	0x1d6b1d1d
 800364c:	1d1d1d1d 	.word	0x1d1d1d1d
 8003650:	1d471d1d 	.word	0x1d471d1d
 8003654:	1d1d1d1d 	.word	0x1d1d1d1d
 8003658:	1d1d      	.short	0x1d1d
 800365a:	76          	.byte	0x76
 800365b:	00          	.byte	0x00
 800365c:	2300      	movs	r3, #0
 800365e:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003660:	68a2      	ldr	r2, [r4, #8]
 8003662:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8003664:	89e3      	ldrh	r3, [r4, #14]
 8003666:	3301      	adds	r3, #1
 8003668:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 800366a:	b003      	add	sp, #12
 800366c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 800366e:	f1bc 0f68 	cmp.w	ip, #104	; 0x68
 8003672:	d061      	beq.n	8003738 <MCP_ReceivedPacket+0x170>
 8003674:	f5bc 7f80 	cmp.w	ip, #256	; 0x100
 8003678:	d067      	beq.n	800374a <MCP_ReceivedPacket+0x182>
 800367a:	f1bc 0f48 	cmp.w	ip, #72	; 0x48
 800367e:	d1ed      	bne.n	800365c <MCP_ReceivedPacket+0x94>
        MCI_Clear_Iqdref(pMCI);
 8003680:	4638      	mov	r0, r7
 8003682:	f7ff f891 	bl	80027a8 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003686:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8003688:	4630      	mov	r0, r6
        break;
 800368a:	e7e9      	b.n	8003660 <MCP_ReceivedPacket+0x98>
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 800368c:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800368e:	6823      	ldr	r3, [r4, #0]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8003690:	3802      	subs	r0, #2
      userCommand = ((uint8_t)(command & 0xF8U) >> 3U);
 8003692:	f3cc 0cc4 	ubfx	ip, ip, #3, #5
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 8003696:	899a      	ldrh	r2, [r3, #12]
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 8003698:	b280      	uxth	r0, r0
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 800369a:	3502      	adds	r5, #2
    pHandle->txLength = 0U;
 800369c:	2300      	movs	r3, #0
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 800369e:	f1bc 0f01 	cmp.w	ip, #1
    pHandle->rxLength = pHandle->rxLength - MCP_HEADER_SIZE;
 80036a2:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer + MCP_HEADER_SIZE;
 80036a4:	6065      	str	r5, [r4, #4]
    pHandle->txLength = 0U;
 80036a6:	81e3      	strh	r3, [r4, #14]
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 80036a8:	d937      	bls.n	800371a <MCP_ReceivedPacket+0x152>
        MCPResponse = MCP_CMD_OK;
 80036aa:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 80036ac:	200d      	movs	r0, #13
 80036ae:	e7d7      	b.n	8003660 <MCP_ReceivedPacket+0x98>
        if (IDLE == MCI_GetSTMState(pMCI))
 80036b0:	4638      	mov	r0, r7
 80036b2:	f7fe ff7f 	bl	80025b4 <MCI_GetSTMState>
 80036b6:	b128      	cbz	r0, 80036c4 <MCP_ReceivedPacket+0xfc>
          (void)MCI_StopMotor(pMCI);
 80036b8:	4638      	mov	r0, r7
 80036ba:	f7fe ff9f 	bl	80025fc <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036be:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_CMD_OK;
 80036c0:	2000      	movs	r0, #0
 80036c2:	e7cd      	b.n	8003660 <MCP_ReceivedPacket+0x98>
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 80036c4:	4638      	mov	r0, r7
 80036c6:	f7fe ff81 	bl	80025cc <MCI_StartMotor>
 80036ca:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036ce:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI) == true) ? MCP_CMD_OK : MCP_CMD_NOK;
 80036d0:	b2c0      	uxtb	r0, r0
 80036d2:	e7c5      	b.n	8003660 <MCP_ReceivedPacket+0x98>
        MCPResponse = RI_GetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80036d4:	4620      	mov	r0, r4
 80036d6:	f7ff ff2d 	bl	8003534 <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036da:	89e3      	ldrh	r3, [r4, #14]
        break;
 80036dc:	e7c0      	b.n	8003660 <MCP_ReceivedPacket+0x98>
        *pHandle->txBuffer = MCP_VERSION;
 80036de:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4U;
 80036e0:	2104      	movs	r1, #4
        *pHandle->txBuffer = MCP_VERSION;
 80036e2:	2201      	movs	r2, #1
        pHandle->txLength = 4U;
 80036e4:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = MCP_VERSION;
 80036e6:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036e8:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80036ea:	2000      	movs	r0, #0
        break;
 80036ec:	e7b8      	b.n	8003660 <MCP_ReceivedPacket+0x98>
        MCPResponse = RI_SetRegCommandParser(pHandle, (uint16_t)txSyncFreeSpace);
 80036ee:	4620      	mov	r0, r4
 80036f0:	f7ff feba 	bl	8003468 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80036f4:	89e3      	ldrh	r3, [r4, #14]
        break;
 80036f6:	e7b3      	b.n	8003660 <MCP_ReceivedPacket+0x98>
        if (RUN == MCI_GetSTMState(pMCI))
 80036f8:	4638      	mov	r0, r7
 80036fa:	f7fe ff5b 	bl	80025b4 <MCI_GetSTMState>
 80036fe:	2806      	cmp	r0, #6
 8003700:	d1dd      	bne.n	80036be <MCP_ReceivedPacket+0xf6>
          MCI_StopRamp(pMCI);
 8003702:	4638      	mov	r0, r7
 8003704:	f7fe ffc4 	bl	8002690 <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003708:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800370a:	2000      	movs	r0, #0
 800370c:	e7a8      	b.n	8003660 <MCP_ReceivedPacket+0x98>
        (void)MCI_FaultAcknowledged(pMCI);
 800370e:	4638      	mov	r0, r7
 8003710:	f7fe ff96 	bl	8002640 <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003714:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8003716:	2000      	movs	r0, #0
        break;
 8003718:	e7a2      	b.n	8003660 <MCP_ReceivedPacket+0x98>
    txSyncFreeSpace = (int16_t)pHandle->pTransportLayer->txSyncMaxPayload - 1;
 800371a:	3a01      	subs	r2, #1
 800371c:	b212      	sxth	r2, r2
        if ((userCommand < MCP_USER_CALLBACK_MAX) && (MCP_UserCallBack[userCommand] != NULL))
 800371e:	4b0d      	ldr	r3, [pc, #52]	; (8003754 <MCP_ReceivedPacket+0x18c>)
 8003720:	f853 602c 	ldr.w	r6, [r3, ip, lsl #2]
 8003724:	2e00      	cmp	r6, #0
 8003726:	d0c0      	beq.n	80036aa <MCP_ReceivedPacket+0xe2>
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8003728:	68a3      	ldr	r3, [r4, #8]
 800372a:	9300      	str	r3, [sp, #0]
 800372c:	4629      	mov	r1, r5
 800372e:	f104 030e 	add.w	r3, r4, #14
 8003732:	47b0      	blx	r6
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003734:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace,
 8003736:	e793      	b.n	8003660 <MCP_ReceivedPacket+0x98>
        MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength,
 8003738:	68a3      	ldr	r3, [r4, #8]
 800373a:	9300      	str	r3, [sp, #0]
 800373c:	4629      	mov	r1, r5
 800373e:	f104 030e 	add.w	r3, r4, #14
 8003742:	f7fe fe7d 	bl	8002440 <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8003746:	89e3      	ldrh	r3, [r4, #14]
        break;
 8003748:	e78a      	b.n	8003660 <MCP_ReceivedPacket+0x98>
    switch (command)
 800374a:	46b4      	mov	ip, r6
 800374c:	e7e7      	b.n	800371e <MCP_ReceivedPacket+0x156>
 800374e:	bf00      	nop
 8003750:	20000070 	.word	0x20000070
 8003754:	20001cf4 	.word	0x20001cf4

08003758 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8003758:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 800375a:	f004 fecd 	bl	80084f8 <HAL_RCC_GetHCLKFreq>
 800375e:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <MX_MotorControl_Init+0x30>)
 8003760:	fba3 3000 	umull	r3, r0, r3, r0
 8003764:	09c0      	lsrs	r0, r0, #7
 8003766:	f003 fb9d 	bl	8006ea4 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 800376a:	4b08      	ldr	r3, [pc, #32]	; (800378c <MX_MotorControl_Init+0x34>)
 800376c:	2200      	movs	r2, #0
 800376e:	6819      	ldr	r1, [r3, #0]
 8003770:	f04f 30ff 	mov.w	r0, #4294967295
 8003774:	f003 fb4a 	bl	8006e0c <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 8003778:	4805      	ldr	r0, [pc, #20]	; (8003790 <MX_MotorControl_Init+0x38>)
 800377a:	f7ff f8d1 	bl	8002920 <MCboot>
  mc_lock_pins();
}
 800377e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 8003782:	f7ff ba0f 	b.w	8002ba4 <mc_lock_pins>
 8003786:	bf00      	nop
 8003788:	10624dd3 	.word	0x10624dd3
 800378c:	200006d4 	.word	0x200006d4
 8003790:	20001d64 	.word	0x20001d64

08003794 <MX_OPAMP1_Init>:
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8003794:	480c      	ldr	r0, [pc, #48]	; (80037c8 <MX_OPAMP1_Init+0x34>)
{
 8003796:	b510      	push	{r4, lr}
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8003798:	2240      	movs	r2, #64	; 0x40
  hopamp1.Instance = OPAMP1;
 800379a:	4c0c      	ldr	r4, [pc, #48]	; (80037cc <MX_OPAMP1_Init+0x38>)
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 800379c:	6082      	str	r2, [r0, #8]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800379e:	2300      	movs	r3, #0
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
  hopamp1.Init.InternalOutput = DISABLE;
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80037a0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80037a4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80037a8:	e9c0 4300 	strd	r4, r3, [r0]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80037ac:	e9c0 1209 	strd	r1, r2, [r0, #36]	; 0x24
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80037b0:	6103      	str	r3, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 80037b2:	7503      	strb	r3, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80037b4:	6183      	str	r3, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80037b6:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 80037b8:	f004 fa1c 	bl	8007bf4 <HAL_OPAMP_Init>
 80037bc:	b900      	cbnz	r0, 80037c0 <MX_OPAMP1_Init+0x2c>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 80037be:	bd10      	pop	{r4, pc}
 80037c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80037c4:	f7fe be22 	b.w	800240c <Error_Handler>
 80037c8:	20001d68 	.word	0x20001d68
 80037cc:	40010300 	.word	0x40010300

080037d0 <MX_OPAMP2_Init>:
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 80037d0:	480c      	ldr	r0, [pc, #48]	; (8003804 <MX_OPAMP2_Init+0x34>)
{
 80037d2:	b510      	push	{r4, lr}
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80037d4:	2240      	movs	r2, #64	; 0x40
  hopamp2.Instance = OPAMP2;
 80037d6:	4c0c      	ldr	r4, [pc, #48]	; (8003808 <MX_OPAMP2_Init+0x38>)
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80037d8:	6082      	str	r2, [r0, #8]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80037da:	2300      	movs	r3, #0
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
  hopamp2.Init.InternalOutput = DISABLE;
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80037dc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80037e0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80037e4:	e9c0 4300 	strd	r4, r3, [r0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80037e8:	e9c0 1209 	strd	r1, r2, [r0, #36]	; 0x24
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80037ec:	6103      	str	r3, [r0, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 80037ee:	7503      	strb	r3, [r0, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80037f0:	6183      	str	r3, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80037f2:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80037f4:	f004 f9fe 	bl	8007bf4 <HAL_OPAMP_Init>
 80037f8:	b900      	cbnz	r0, 80037fc <MX_OPAMP2_Init+0x2c>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80037fa:	bd10      	pop	{r4, pc}
 80037fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8003800:	f7fe be04 	b.w	800240c <Error_Handler>
 8003804:	20001da4 	.word	0x20001da4
 8003808:	40010304 	.word	0x40010304

0800380c <MX_OPAMP3_Init>:
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 800380c:	480e      	ldr	r0, [pc, #56]	; (8003848 <MX_OPAMP3_Init+0x3c>)
 800380e:	490f      	ldr	r1, [pc, #60]	; (800384c <MX_OPAMP3_Init+0x40>)
{
 8003810:	b508      	push	{r3, lr}
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8003812:	2240      	movs	r2, #64	; 0x40
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8003814:	2300      	movs	r3, #0
 8003816:	e9c0 1300 	strd	r1, r3, [r0]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
  hopamp3.Init.InternalOutput = ENABLE;
 800381a:	f04f 0c01 	mov.w	ip, #1
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800381e:	6082      	str	r2, [r0, #8]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8003820:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8003824:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8003828:	e9c0 1209 	strd	r1, r2, [r0, #36]	; 0x24
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800382c:	6103      	str	r3, [r0, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 800382e:	f880 c014 	strb.w	ip, [r0, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8003832:	6183      	str	r3, [r0, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8003834:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8003836:	f004 f9dd 	bl	8007bf4 <HAL_OPAMP_Init>
 800383a:	b900      	cbnz	r0, 800383e <MX_OPAMP3_Init+0x32>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 800383c:	bd08      	pop	{r3, pc}
 800383e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003842:	f7fe bde3 	b.w	800240c <Error_Handler>
 8003846:	bf00      	nop
 8003848:	20001de0 	.word	0x20001de0
 800384c:	40010308 	.word	0x40010308

08003850 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8003850:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(opampHandle->Instance==OPAMP1)
 8003852:	6802      	ldr	r2, [r0, #0]
 8003854:	4934      	ldr	r1, [pc, #208]	; (8003928 <HAL_OPAMP_MspInit+0xd8>)
{
 8003856:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003858:	2300      	movs	r3, #0
  if(opampHandle->Instance==OPAMP1)
 800385a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003860:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003864:	9308      	str	r3, [sp, #32]
  if(opampHandle->Instance==OPAMP1)
 8003866:	d008      	beq.n	800387a <HAL_OPAMP_MspInit+0x2a>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(opampHandle->Instance==OPAMP2)
 8003868:	4b30      	ldr	r3, [pc, #192]	; (800392c <HAL_OPAMP_MspInit+0xdc>)
 800386a:	429a      	cmp	r2, r3
 800386c:	d01e      	beq.n	80038ac <HAL_OPAMP_MspInit+0x5c>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(opampHandle->Instance==OPAMP3)
 800386e:	4b30      	ldr	r3, [pc, #192]	; (8003930 <HAL_OPAMP_MspInit+0xe0>)
 8003870:	429a      	cmp	r2, r3
 8003872:	d033      	beq.n	80038dc <HAL_OPAMP_MspInit+0x8c>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8003874:	b00b      	add	sp, #44	; 0x2c
 8003876:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800387a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800387e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 8003882:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8003910 <HAL_OPAMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003886:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003888:	f042 0201 	orr.w	r2, r2, #1
 800388c:	64da      	str	r2, [r3, #76]	; 0x4c
 800388e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003896:	a904      	add	r1, sp, #16
 8003898:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 800389c:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038a0:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a2:	f004 f87b 	bl	800799c <HAL_GPIO_Init>
}
 80038a6:	b00b      	add	sp, #44	; 0x2c
 80038a8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038ac:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80038b0:	33fc      	adds	r3, #252	; 0xfc
 80038b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038b4:	f042 0201 	orr.w	r2, r2, #1
 80038b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80038ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80038bc:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8003918 <HAL_OPAMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c6:	a904      	add	r1, sp, #16
 80038c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80038cc:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038d0:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038d2:	f004 f863 	bl	800799c <HAL_GPIO_Init>
}
 80038d6:	b00b      	add	sp, #44	; 0x2c
 80038d8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038dc:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 80038e0:	33f8      	adds	r3, #248	; 0xf8
 80038e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038e4:	4813      	ldr	r0, [pc, #76]	; (8003934 <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038e6:	f042 0202 	orr.w	r2, r2, #2
 80038ea:	64da      	str	r2, [r3, #76]	; 0x4c
 80038ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 80038ee:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8003920 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038f8:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 80038fa:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038fe:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003900:	f004 f84c 	bl	800799c <HAL_GPIO_Init>
}
 8003904:	b00b      	add	sp, #44	; 0x2c
 8003906:	f85d fb04 	ldr.w	pc, [sp], #4
 800390a:	bf00      	nop
 800390c:	f3af 8000 	nop.w
 8003910:	0000000e 	.word	0x0000000e
 8003914:	00000003 	.word	0x00000003
 8003918:	000000e0 	.word	0x000000e0
 800391c:	00000003 	.word	0x00000003
 8003920:	00000007 	.word	0x00000007
 8003924:	00000003 	.word	0x00000003
 8003928:	40010300 	.word	0x40010300
 800392c:	40010304 	.word	0x40010304
 8003930:	40010308 	.word	0x40010308
 8003934:	48000400 	.word	0x48000400

08003938 <startTimers>:
  *         @arg @ref LL_TIM_TS_ETRF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
{
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
 8003938:	4922      	ldr	r1, [pc, #136]	; (80039c4 <startTimers+0x8c>)
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 800393a:	4a23      	ldr	r2, [pc, #140]	; (80039c8 <startTimers+0x90>)
 800393c:	688b      	ldr	r3, [r1, #8]
 800393e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003946:	f043 0310 	orr.w	r3, r3, #16
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 800394a:	b410      	push	{r4}
 800394c:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
 800394e:	688b      	ldr	r3, [r1, #8]
 8003950:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003954:	f023 0307 	bic.w	r3, r3, #7
 8003958:	f043 0306 	orr.w	r3, r3, #6
 800395c:	608b      	str	r3, [r1, #8]
 800395e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003960:	07db      	lsls	r3, r3, #31
 8003962:	b083      	sub	sp, #12
 8003964:	d416      	bmi.n	8003994 <startTimers+0x5c>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003966:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003968:	f043 0301 	orr.w	r3, r3, #1
 800396c:	6593      	str	r3, [r2, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800396e:	6d93      	ldr	r3, [r2, #88]	; 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003970:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003974:	f003 0301 	and.w	r3, r3, #1
 8003978:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800397a:	9b01      	ldr	r3, [sp, #4]
 800397c:	694b      	ldr	r3, [r1, #20]
 800397e:	f043 0301 	orr.w	r3, r3, #1
 8003982:	614b      	str	r3, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8003984:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003986:	f023 0301 	bic.w	r3, r3, #1
 800398a:	6593      	str	r3, [r2, #88]	; 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 800398c:	b003      	add	sp, #12
 800398e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003992:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8003994:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003998:	480c      	ldr	r0, [pc, #48]	; (80039cc <startTimers+0x94>)
 800399a:	685a      	ldr	r2, [r3, #4]
 800399c:	6859      	ldr	r1, [r3, #4]
 800399e:	4c0c      	ldr	r4, [pc, #48]	; (80039d0 <startTimers+0x98>)
 80039a0:	4001      	ands	r1, r0
 80039a2:	f041 0120 	orr.w	r1, r1, #32
 80039a6:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80039a8:	6959      	ldr	r1, [r3, #20]
 80039aa:	f041 0101 	orr.w	r1, r1, #1
 80039ae:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80039b0:	6859      	ldr	r1, [r3, #4]
 80039b2:	4022      	ands	r2, r4
 80039b4:	4001      	ands	r1, r0
 80039b6:	430a      	orrs	r2, r1
 80039b8:	605a      	str	r2, [r3, #4]
}
 80039ba:	b003      	add	sp, #12
 80039bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	40012c00 	.word	0x40012c00
 80039c8:	40021000 	.word	0x40021000
 80039cc:	fdffff8f 	.word	0xfdffff8f
 80039d0:	02000070 	.word	0x02000070

080039d4 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80039d4:	3201      	adds	r2, #1
{
 80039d6:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 80039d8:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80039da:	f06f 0602 	mvn.w	r6, #2
 80039de:	0155      	lsls	r5, r2, #5
 80039e0:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 80039e2:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 80039e4:	f893 c000 	ldrb.w	ip, [r3]
 80039e8:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 80039ec:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 80039f0:	d80c      	bhi.n	8003a0c <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80039f2:	6904      	ldr	r4, [r0, #16]
 80039f4:	07a4      	lsls	r4, r4, #30
 80039f6:	d5f5      	bpl.n	80039e4 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 80039f8:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80039fc:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80039fe:	6106      	str	r6, [r0, #16]
 8003a00:	d8f0      	bhi.n	80039e4 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8003a02:	781c      	ldrb	r4, [r3, #0]
 8003a04:	2c0f      	cmp	r4, #15
 8003a06:	d8ed      	bhi.n	80039e4 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 8003a0c:	bd70      	pop	{r4, r5, r6, pc}
 8003a0e:	bf00      	nop

08003a10 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 8003a10:	b510      	push	{r4, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003a12:	f8b0 e070 	ldrh.w	lr, [r0, #112]	; 0x70
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8003a16:	f8b0 204e 	ldrh.w	r2, [r0, #78]	; 0x4e
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003a1a:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8003a1e:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003a20:	fb0e fc0c 	mul.w	ip, lr, ip
 8003a24:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8003a28:	fb02 f303 	mul.w	r3, r2, r3
{
 8003a2c:	b082      	sub	sp, #8

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 8003a2e:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 8003a32:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
{
 8003a36:	9101      	str	r1, [sp, #4]
    wZ = (wUBeta - wUAlpha) / 2;
 8003a38:	eb03 74d3 	add.w	r4, r3, r3, lsr #31
    wY = (wUBeta + wUAlpha) / 2;
 8003a3c:	eb02 71d2 	add.w	r1, r2, r2, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 8003a40:	f1b2 3fff 	cmp.w	r2, #4294967295
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003a44:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 8003a48:	ea4f 0161 	mov.w	r1, r1, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 8003a4c:	ea4f 0464 	mov.w	r4, r4, asr #1
    if (wY < 0)
 8003a50:	db74      	blt.n	8003b3c <PWMC_SetPhaseVoltage+0x12c>
        }
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8003a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a56:	db3e      	blt.n	8003ad6 <PWMC_SetPhaseVoltage+0xc6>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003a58:	1b09      	subs	r1, r1, r4
 8003a5a:	bf44      	itt	mi
 8003a5c:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8003a60:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	bfbc      	itt	lt
 8003a68:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 8003a6c:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003a70:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
        wTimePhC = wTimePhA - (wY / 131072);
 8003a74:	2a00      	cmp	r2, #0
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003a76:	eb0e 4ea1 	add.w	lr, lr, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8003a7a:	bfb8      	it	lt
 8003a7c:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00

        if(true == pHandle->SingleShuntTopology)
 8003a80:	f890 1085 	ldrb.w	r1, [r0, #133]	; 0x85
        pHandle->Sector = SECTOR_2;
 8003a84:	f04f 0c01 	mov.w	ip, #1
        wTimePhC = wTimePhA - (wY / 131072);
 8003a88:	bfb8      	it	lt
 8003a8a:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
        pHandle->Sector = SECTOR_2;
 8003a8e:	f880 c07a 	strb.w	ip, [r0, #122]	; 0x7a
        wTimePhB = wTimePhA + (wZ / 131072);
 8003a92:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8003a96:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 8003a9a:	2900      	cmp	r1, #0
 8003a9c:	d179      	bne.n	8003b92 <PWMC_SetPhaseVoltage+0x182>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 1U;
        }
        else
        {
        pHandle->lowDuty = (uint16_t)wTimePhB;
 8003a9e:	fa1f fc83 	uxth.w	ip, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 8003aa2:	fa1f f48e 	uxth.w	r4, lr
        pHandle->highDuty = (uint16_t)wTimePhC;
 8003aa6:	b291      	uxth	r1, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003aa8:	f8a0 105c 	strh.w	r1, [r0, #92]	; 0x5c

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8003aac:	6941      	ldr	r1, [r0, #20]
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8003aae:	f8a0 c058 	strh.w	ip, [r0, #88]	; 0x58
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8003ab2:	ea2e 7eee 	bic.w	lr, lr, lr, asr #31
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8003ab6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8003aba:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
          pHandle->midDuty = (uint16_t)wTimePhB;
 8003abe:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 8003ac2:	f8a0 e050 	strh.w	lr, [r0, #80]	; 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 8003ac6:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 8003aca:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 8003ace:	b002      	add	sp, #8
 8003ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8003ad4:	4708      	bx	r1
        if ( wX <= 0 )
 8003ad6:	f1bc 0f00 	cmp.w	ip, #0
 8003ada:	f340 808a 	ble.w	8003bf2 <PWMC_SetPhaseVoltage+0x1e2>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003ade:	ebbc 0404 	subs.w	r4, ip, r4
 8003ae2:	bf44      	itt	mi
 8003ae4:	f504 347f 	addmi.w	r4, r4, #261120	; 0x3fc00
 8003ae8:	f204 34ff 	addwmi	r4, r4, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	bfbc      	itt	lt
 8003af0:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 8003af4:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003af8:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhC = wTimePhB - (wX / 131072);
 8003afc:	f1bc 0f00 	cmp.w	ip, #0
 8003b00:	bfb8      	it	lt
 8003b02:	f50c 3cff 	addlt.w	ip, ip, #130560	; 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003b06:	eb0e 4ea4 	add.w	lr, lr, r4, asr #18
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8003b0a:	f890 107d 	ldrb.w	r1, [r0, #125]	; 0x7d
          pHandle->Sector = SECTOR_1;
 8003b0e:	f04f 0200 	mov.w	r2, #0
          wTimePhB = wTimePhA + (wZ / 131072);
 8003b12:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8003b16:	bfb8      	it	lt
 8003b18:	f20c 1cff 	addwlt	ip, ip, #511	; 0x1ff
          pHandle->Sector = SECTOR_1;
 8003b1c:	f880 207a 	strb.w	r2, [r0, #122]	; 0x7a
          wTimePhC = wTimePhB - (wX / 131072);
 8003b20:	eba3 426c 	sub.w	r2, r3, ip, asr #17
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8003b24:	2900      	cmp	r1, #0
 8003b26:	f040 80c0 	bne.w	8003caa <PWMC_SetPhaseVoltage+0x29a>
 8003b2a:	f890 4085 	ldrb.w	r4, [r0, #133]	; 0x85
 8003b2e:	2c00      	cmp	r4, #0
 8003b30:	f000 80cb 	beq.w	8003cca <PWMC_SetPhaseVoltage+0x2ba>
 8003b34:	f04f 0c02 	mov.w	ip, #2
 8003b38:	2401      	movs	r4, #1
 8003b3a:	e7b5      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
      if (wZ < 0)
 8003b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b40:	f2c0 8081 	blt.w	8003c46 <PWMC_SetPhaseVoltage+0x236>
        if (wX <= 0)
 8003b44:	f1bc 0f00 	cmp.w	ip, #0
 8003b48:	dd28      	ble.n	8003b9c <PWMC_SetPhaseVoltage+0x18c>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8003b4a:	ebb1 010c 	subs.w	r1, r1, ip
 8003b4e:	bf44      	itt	mi
 8003b50:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8003b54:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8003b58:	2a00      	cmp	r2, #0
 8003b5a:	bfb8      	it	lt
 8003b5c:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8003b60:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
 8003b64:	eb0e 4ea1 	add.w	lr, lr, r1, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 8003b68:	bfb8      	it	lt
 8003b6a:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
          if(true == pHandle->SingleShuntTopology)
 8003b6e:	f890 1085 	ldrb.w	r1, [r0, #133]	; 0x85
          pHandle->Sector = SECTOR_3;
 8003b72:	2302      	movs	r3, #2
          wTimePhC = wTimePhA - (wY / 131072);
 8003b74:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
          pHandle->Sector = SECTOR_3;
 8003b78:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a
          wTimePhB = wTimePhC + (wX / 131072);
 8003b7c:	eb02 436c 	add.w	r3, r2, ip, asr #17
          if(true == pHandle->SingleShuntTopology)
 8003b80:	2900      	cmp	r1, #0
 8003b82:	f040 808d 	bne.w	8003ca0 <PWMC_SetPhaseVoltage+0x290>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8003b86:	fa1f fc83 	uxth.w	ip, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 8003b8a:	b294      	uxth	r4, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003b8c:	fa1f f18e 	uxth.w	r1, lr
 8003b90:	e78a      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
 8003b92:	f04f 0c02 	mov.w	ip, #2
 8003b96:	2400      	movs	r4, #0
 8003b98:	2101      	movs	r1, #1
 8003b9a:	e785      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8003b9c:	ebbc 0404 	subs.w	r4, ip, r4
 8003ba0:	bf44      	itt	mi
 8003ba2:	f504 347f 	addmi.w	r4, r4, #261120	; 0x3fc00
 8003ba6:	f204 34ff 	addwmi	r4, r4, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	bfb8      	it	lt
 8003bae:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_4;
 8003bb2:	f04f 0203 	mov.w	r2, #3
          wTimePhB = wTimePhA + (wZ / 131072);
 8003bb6:	bfb8      	it	lt
 8003bb8:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          pHandle->Sector = SECTOR_4;
 8003bbc:	f880 207a 	strb.w	r2, [r0, #122]	; 0x7a
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8003bc0:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhC = wTimePhB - (wX / 131072);
 8003bc4:	f1bc 0200 	subs.w	r2, ip, #0
 8003bc8:	bfb8      	it	lt
 8003bca:	f502 32ff 	addlt.w	r2, r2, #130560	; 0x1fe00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8003bce:	eb0e 4ea4 	add.w	lr, lr, r4, asr #18
          if(true == pHandle->SingleShuntTopology)
 8003bd2:	f890 1085 	ldrb.w	r1, [r0, #133]	; 0x85
          wTimePhB = wTimePhA + (wZ / 131072);
 8003bd6:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8003bda:	bfb8      	it	lt
 8003bdc:	f202 12ff 	addwlt	r2, r2, #511	; 0x1ff
 8003be0:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          if(true == pHandle->SingleShuntTopology)
 8003be4:	2900      	cmp	r1, #0
 8003be6:	d06a      	beq.n	8003cbe <PWMC_SetPhaseVoltage+0x2ae>
 8003be8:	f04f 0c00 	mov.w	ip, #0
 8003bec:	2401      	movs	r4, #1
 8003bee:	2102      	movs	r1, #2
 8003bf0:	e75a      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8003bf2:	ebb1 010c 	subs.w	r1, r1, ip
 8003bf6:	bf44      	itt	mi
 8003bf8:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8003bfc:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8003c00:	2a00      	cmp	r2, #0
 8003c02:	bfb8      	it	lt
 8003c04:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
          pHandle->Sector = SECTOR_6;
 8003c08:	f04f 0305 	mov.w	r3, #5
          wTimePhC = wTimePhA - (wY / 131072);
 8003c0c:	bfb8      	it	lt
 8003c0e:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
          pHandle->Sector = SECTOR_6;
 8003c12:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8003c16:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhB = wTimePhC + (wX / 131072);
 8003c1a:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 8003c1e:	eb0e 4ea1 	add.w	lr, lr, r1, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8003c22:	bfb8      	it	lt
 8003c24:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          if(true == pHandle->SingleShuntTopology)
 8003c28:	f890 1085 	ldrb.w	r1, [r0, #133]	; 0x85
          wTimePhC = wTimePhA - (wY / 131072);
 8003c2c:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 8003c30:	bfb8      	it	lt
 8003c32:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 8003c36:	eb02 4363 	add.w	r3, r2, r3, asr #17
          if(true == pHandle->SingleShuntTopology)
 8003c3a:	b3d9      	cbz	r1, 8003cb4 <PWMC_SetPhaseVoltage+0x2a4>
 8003c3c:	f04f 0c01 	mov.w	ip, #1
 8003c40:	2402      	movs	r4, #2
 8003c42:	2100      	movs	r1, #0
 8003c44:	e730      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003c46:	1b09      	subs	r1, r1, r4
 8003c48:	bf44      	itt	mi
 8003c4a:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8003c4e:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	bfbc      	itt	lt
 8003c56:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 8003c5a:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003c5e:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003c62:	2a00      	cmp	r2, #0
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003c64:	eb0e 4ea1 	add.w	lr, lr, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003c68:	bfb8      	it	lt
 8003c6a:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
        if(true == pHandle->SingleShuntTopology)
 8003c6e:	f890 1085 	ldrb.w	r1, [r0, #133]	; 0x85
        pHandle->Sector = SECTOR_5;
 8003c72:	f04f 0c04 	mov.w	ip, #4
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003c76:	bfb8      	it	lt
 8003c78:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
        pHandle->Sector = SECTOR_5;
 8003c7c:	f880 c07a 	strb.w	ip, [r0, #122]	; 0x7a
        wTimePhB = wTimePhA + (wZ / 131072);
 8003c80:	eb0e 43a3 	add.w	r3, lr, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003c84:	ebae 42a2 	sub.w	r2, lr, r2, asr #18
        if(true == pHandle->SingleShuntTopology)
 8003c88:	b929      	cbnz	r1, 8003c96 <PWMC_SetPhaseVoltage+0x286>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8003c8a:	fa1f fc82 	uxth.w	ip, r2
          pHandle->midDuty = (uint16_t)wTimePhA;
 8003c8e:	fa1f f48e 	uxth.w	r4, lr
          pHandle->highDuty = (uint16_t)wTimePhB;
 8003c92:	b299      	uxth	r1, r3
 8003c94:	e708      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
 8003c96:	f04f 0c01 	mov.w	ip, #1
 8003c9a:	2400      	movs	r4, #0
 8003c9c:	2102      	movs	r1, #2
 8003c9e:	e703      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
 8003ca0:	f04f 0c00 	mov.w	ip, #0
 8003ca4:	2402      	movs	r4, #2
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	e6fe      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
 8003caa:	f04f 0c02 	mov.w	ip, #2
 8003cae:	2401      	movs	r4, #1
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	e6f9      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8003cb4:	fa1f fc8e 	uxth.w	ip, lr
            pHandle->midDuty = (uint16_t)wTimePhC;
 8003cb8:	b294      	uxth	r4, r2
            pHandle->highDuty = (uint16_t)wTimePhB;
 8003cba:	b299      	uxth	r1, r3
 8003cbc:	e6f4      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8003cbe:	fa1f fc82 	uxth.w	ip, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 8003cc2:	b29c      	uxth	r4, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003cc4:	fa1f f18e 	uxth.w	r1, lr
 8003cc8:	e6ee      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8003cca:	fa1f fc8e 	uxth.w	ip, lr
            pHandle->midDuty = (uint16_t)wTimePhB;
 8003cce:	b29c      	uxth	r4, r3
            pHandle->highDuty = (uint16_t)wTimePhC;
 8003cd0:	b291      	uxth	r1, r2
 8003cd2:	e6e9      	b.n	8003aa8 <PWMC_SetPhaseVoltage+0x98>

08003cd4 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8003cd4:	6843      	ldr	r3, [r0, #4]
 8003cd6:	4718      	bx	r3

08003cd8 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8003cd8:	6883      	ldr	r3, [r0, #8]
 8003cda:	4718      	bx	r3

08003cdc <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8003cdc:	b510      	push	{r4, lr}
 8003cde:	4604      	mov	r4, r0
 8003ce0:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8003ce2:	b199      	cbz	r1, 8003d0c <PWMC_CurrentReadingCalibr+0x30>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 8003ce4:	2901      	cmp	r1, #1
 8003ce6:	d002      	beq.n	8003cee <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8003ce8:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8003cea:	b002      	add	sp, #8
 8003cec:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8003cee:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
 8003cf2:	b19b      	cbz	r3, 8003d1c <PWMC_CurrentReadingCalibr+0x40>
        pHandle->OffCalibrWaitTimeCounter--;
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	9101      	str	r1, [sp, #4]
 8003cfa:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f2      	bne.n	8003ce8 <PWMC_CurrentReadingCalibr+0xc>
          pHandle->pFctCurrReadingCalib(pHandle);
 8003d02:	68c3      	ldr	r3, [r0, #12]
 8003d04:	4798      	blx	r3
          retVal = true;
 8003d06:	9901      	ldr	r1, [sp, #4]
 8003d08:	4608      	mov	r0, r1
 8003d0a:	e7ee      	b.n	8003cea <PWMC_CurrentReadingCalibr+0xe>
      PWMC_SwitchOffPWM(pHandle);
 8003d0c:	f7ff ffe2 	bl	8003cd4 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 8003d10:	4620      	mov	r0, r4
 8003d12:	68e3      	ldr	r3, [r4, #12]
 8003d14:	4798      	blx	r3
      retVal = true;
 8003d16:	2001      	movs	r0, #1
}
 8003d18:	b002      	add	sp, #8
 8003d1a:	bd10      	pop	{r4, pc}
        retVal = true;
 8003d1c:	4608      	mov	r0, r1
}
 8003d1e:	b002      	add	sp, #8
 8003d20:	bd10      	pop	{r4, pc}
 8003d22:	bf00      	nop

08003d24 <PWMC_OCP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    if (false == pHandle->BrakeActionLock)
 8003d24:	f890 3083 	ldrb.w	r3, [r0, #131]	; 0x83
 8003d28:	b91b      	cbnz	r3, 8003d32 <PWMC_OCP_Handler+0xe>
    {
      if (ES_GPIO == pHandle->LowSideOutputs)
 8003d2a:	f890 307b 	ldrb.w	r3, [r0, #123]	; 0x7b
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d004      	beq.n	8003d3c <PWMC_OCP_Handler+0x18>
    }
    else
    {
      /* Nothing to do */
    }
    pHandle->OverCurrentFlag = true;
 8003d32:	2301      	movs	r3, #1
 8003d34:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8003d38:	3078      	adds	r0, #120	; 0x78
 8003d3a:	4770      	bx	lr
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 8003d3c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
{
 8003d40:	b410      	push	{r4}
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 8003d42:	6c43      	ldr	r3, [r0, #68]	; 0x44
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 8003d44:	f8b0 4048 	ldrh.w	r4, [r0, #72]	; 0x48
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8003d48:	6294      	str	r4, [r2, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 8003d4a:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 8003d4e:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
 8003d52:	628c      	str	r4, [r1, #40]	; 0x28
 8003d54:	629a      	str	r2, [r3, #40]	; 0x28
    pHandle->OverCurrentFlag = true;
 8003d56:	2301      	movs	r3, #1
 8003d58:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
}
 8003d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d60:	3078      	adds	r0, #120	; 0x78
 8003d62:	4770      	bx	lr

08003d64 <PWMC_OVP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8003d64:	6c4a      	ldr	r2, [r1, #68]	; 0x44
{
 8003d66:	4603      	mov	r3, r0
    pHandle->OverVoltageFlag = true;
 8003d68:	f04f 0c01 	mov.w	ip, #1
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8003d6c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d70:	644a      	str	r2, [r1, #68]	; 0x44
    tempPointer = &(pHandle->Motor);
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8003d72:	3078      	adds	r0, #120	; 0x78
    pHandle->OverVoltageFlag = true;
 8003d74:	f883 c081 	strb.w	ip, [r3, #129]	; 0x81
    pHandle->BrakeActionLock = true;
 8003d78:	f883 c083 	strb.w	ip, [r3, #131]	; 0x83
}
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop

08003d80 <PWMC_IsFaultOccurred>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
  *                  detected since last method call, #MC_NO_FAULTS otherwise.
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
 8003d80:	4603      	mov	r3, r0
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8003d82:	f890 0081 	ldrb.w	r0, [r0, #129]	; 0x81
 8003d86:	b1a8      	cbz	r0, 8003db4 <PWMC_IsFaultOccurred+0x34>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8003d8e:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 8003d90:	2002      	movs	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 8003d92:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8003d96:	b11a      	cbz	r2, 8003da0 <PWMC_IsFaultOccurred+0x20>
  {
    retVal |= MC_OVER_CURR;
    pHandle->OverCurrentFlag = false;
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    retVal |= MC_OVER_CURR;
 8003d9e:	4608      	mov	r0, r1
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8003da0:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8003da4:	b12a      	cbz	r2, 8003db2 <PWMC_IsFaultOccurred+0x32>
  {
    retVal |= MC_DP_FAULT;
 8003da6:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
    pHandle->driverProtectionFlag = false;
 8003daa:	2200      	movs	r2, #0
    retVal |= MC_DP_FAULT;
 8003dac:	b280      	uxth	r0, r0
    pHandle->driverProtectionFlag = false;
 8003dae:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8003db2:	4770      	bx	lr
 8003db4:	2140      	movs	r1, #64	; 0x40
 8003db6:	e7ec      	b.n	8003d92 <PWMC_IsFaultOccurred+0x12>

08003db8 <RI_SetRegisterGlobal>:
#include "mcpa.h"
#include "mc_configuration_registers.h"
#include "fdcan.h"

uint8_t RI_SetRegisterGlobal(uint16_t regID, uint8_t typeID, uint8_t *data, uint16_t *size, int16_t dataAvailable)
{
 8003db8:	b510      	push	{r4, lr}
  uint8_t retVal = MCP_CMD_OK;
  switch(typeID)
 8003dba:	3908      	subs	r1, #8
{
 8003dbc:	f9bd c008 	ldrsh.w	ip, [sp, #8]
  switch(typeID)
 8003dc0:	2920      	cmp	r1, #32
 8003dc2:	d812      	bhi.n	8003dea <RI_SetRegisterGlobal+0x32>
 8003dc4:	e8df f001 	tbb	[pc, r1]
 8003dc8:	11111115 	.word	0x11111115
 8003dcc:	11111111 	.word	0x11111111
 8003dd0:	1111111d 	.word	0x1111111d
 8003dd4:	11111111 	.word	0x11111111
 8003dd8:	1111112d 	.word	0x1111112d
 8003ddc:	11111111 	.word	0x11111111
 8003de0:	11111135 	.word	0x11111135
 8003de4:	11111111 	.word	0x11111111
 8003de8:	4c          	.byte	0x4c
 8003de9:	00          	.byte	0x00
    }

    default:
    {
      retVal = MCP_ERROR_BAD_DATA_TYPE;
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003dea:	2200      	movs	r2, #0
 8003dec:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8003dee:	2007      	movs	r0, #7
      break;
    }
  }
  return (retVal);
}
 8003df0:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003df2:	2848      	cmp	r0, #72	; 0x48
      *size = 1;
 8003df4:	f04f 0201 	mov.w	r2, #1
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003df8:	bf0c      	ite	eq
 8003dfa:	2004      	moveq	r0, #4
 8003dfc:	2005      	movne	r0, #5
      *size = 1;
 8003dfe:	801a      	strh	r2, [r3, #0]
}
 8003e00:	bd10      	pop	{r4, pc}
      switch (regID)
 8003e02:	f5b0 6f65 	cmp.w	r0, #3664	; 0xe50
 8003e06:	d04e      	beq.n	8003ea6 <RI_SetRegisterGlobal+0xee>
 8003e08:	d93c      	bls.n	8003e84 <RI_SetRegisterGlobal+0xcc>
 8003e0a:	f5b0 6f69 	cmp.w	r0, #3728	; 0xe90
 8003e0e:	d04a      	beq.n	8003ea6 <RI_SetRegisterGlobal+0xee>
 8003e10:	f641 3258 	movw	r2, #7000	; 0x1b58
 8003e14:	4290      	cmp	r0, r2
 8003e16:	bf14      	ite	ne
 8003e18:	2005      	movne	r0, #5
 8003e1a:	2004      	moveq	r0, #4
      *size = 2;
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	801a      	strh	r2, [r3, #0]
}
 8003e20:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003e22:	2818      	cmp	r0, #24
      *size = 4;
 8003e24:	f04f 0204 	mov.w	r2, #4
          retVal = MCP_ERROR_UNKNOWN_REG;
 8003e28:	bf0c      	ite	eq
 8003e2a:	4610      	moveq	r0, r2
 8003e2c:	2005      	movne	r0, #5
      *size = 4;
 8003e2e:	801a      	strh	r2, [r3, #0]
}
 8003e30:	bd10      	pop	{r4, pc}
uint8_t RI_MovString(const char_t *srcString, char_t *destString, uint16_t *size, int16_t maxSize)
{
  uint8_t retVal = MCP_CMD_OK;
  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */
 8003e32:	2101      	movs	r1, #1
 8003e34:	8019      	strh	r1, [r3, #0]

  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003e36:	f992 0000 	ldrsb.w	r0, [r2]
 8003e3a:	b358      	cbz	r0, 8003e94 <RI_SetRegisterGlobal+0xdc>
 8003e3c:	fa1f fc8c 	uxth.w	ip, ip
 8003e40:	1850      	adds	r0, r2, r1
 8003e42:	e004      	b.n	8003e4e <RI_SetRegisterGlobal+0x96>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
    tempsrcString++;
    *size = *size + 1U;
 8003e44:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003e46:	f992 4000 	ldrsb.w	r4, [r2]
 8003e4a:	3001      	adds	r0, #1
 8003e4c:	b314      	cbz	r4, 8003e94 <RI_SetRegisterGlobal+0xdc>
    *size = *size + 1U;
 8003e4e:	f101 0e01 	add.w	lr, r1, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003e52:	4561      	cmp	r1, ip
    tempdestString++;
 8003e54:	4602      	mov	r2, r0
    *size = *size + 1U;
 8003e56:	fa1f f18e 	uxth.w	r1, lr
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003e5a:	d3f3      	bcc.n	8003e44 <RI_SetRegisterGlobal+0x8c>
      retVal = MCP_ERROR_RO_REG;
 8003e5c:	2004      	movs	r0, #4
}
 8003e5e:	bd10      	pop	{r4, pc}
      *size = rawSize + 2U;
 8003e60:	8812      	ldrh	r2, [r2, #0]
 8003e62:	3202      	adds	r2, #2
 8003e64:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8003e66:	fa1f fc8c 	uxth.w	ip, ip
 8003e6a:	4562      	cmp	r2, ip
      *size = rawSize + 2U;
 8003e6c:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 8003e6e:	d81c      	bhi.n	8003eaa <RI_SetRegisterGlobal+0xf2>
        switch (regID)
 8003e70:	28a8      	cmp	r0, #168	; 0xa8
 8003e72:	d0f3      	beq.n	8003e5c <RI_SetRegisterGlobal+0xa4>
 8003e74:	d812      	bhi.n	8003e9c <RI_SetRegisterGlobal+0xe4>
 8003e76:	f020 0040 	bic.w	r0, r0, #64	; 0x40
            retVal = MCP_ERROR_RO_REG;
 8003e7a:	2828      	cmp	r0, #40	; 0x28
 8003e7c:	bf14      	ite	ne
 8003e7e:	2005      	movne	r0, #5
 8003e80:	2004      	moveq	r0, #4
}
 8003e82:	bd10      	pop	{r4, pc}
 8003e84:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8003e88:	f5b0 6fb2 	cmp.w	r0, #1424	; 0x590
 8003e8c:	bf14      	ite	ne
 8003e8e:	2005      	movne	r0, #5
 8003e90:	2004      	moveq	r0, #4
 8003e92:	e7c3      	b.n	8003e1c <RI_SetRegisterGlobal+0x64>
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 8003e94:	2300      	movs	r3, #0
 8003e96:	7013      	strb	r3, [r2, #0]
      retVal = MCP_ERROR_RO_REG;
 8003e98:	2004      	movs	r0, #4
  return (retVal);
 8003e9a:	e7e0      	b.n	8003e5e <RI_SetRegisterGlobal+0xa6>
            retVal = MCP_ERROR_RO_REG;
 8003e9c:	28e8      	cmp	r0, #232	; 0xe8
 8003e9e:	bf14      	ite	ne
 8003ea0:	2005      	movne	r0, #5
 8003ea2:	2004      	moveq	r0, #4
}
 8003ea4:	bd10      	pop	{r4, pc}
  uint8_t retVal = MCP_CMD_OK;
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	e7b8      	b.n	8003e1c <RI_SetRegisterGlobal+0x64>
        *size = 0;
 8003eaa:	2200      	movs	r2, #0
 8003eac:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8003eae:	200a      	movs	r0, #10
}
 8003eb0:	bd10      	pop	{r4, pc}
 8003eb2:	bf00      	nop

08003eb4 <RI_SetRegisterMotor1>:
{
 8003eb4:	b530      	push	{r4, r5, lr}
 8003eb6:	b083      	sub	sp, #12
  switch(typeID)
 8003eb8:	3908      	subs	r1, #8
{
 8003eba:	f9bd e018 	ldrsh.w	lr, [sp, #24]
 8003ebe:	4694      	mov	ip, r2
 8003ec0:	461d      	mov	r5, r3
  switch(typeID)
 8003ec2:	2920      	cmp	r1, #32
 8003ec4:	d812      	bhi.n	8003eec <RI_SetRegisterMotor1+0x38>
 8003ec6:	e8df f001 	tbb	[pc, r1]
 8003eca:	1116      	.short	0x1116
 8003ecc:	11111111 	.word	0x11111111
 8003ed0:	11281111 	.word	0x11281111
 8003ed4:	11111111 	.word	0x11111111
 8003ed8:	11521111 	.word	0x11521111
 8003edc:	11111111 	.word	0x11111111
 8003ee0:	116c1111 	.word	0x116c1111
 8003ee4:	11111111 	.word	0x11111111
 8003ee8:	1111      	.short	0x1111
 8003eea:	89          	.byte	0x89
 8003eeb:	00          	.byte	0x00
      *size =0; /* From this point we are not able anymore to decode the RX buffer */
 8003eec:	2200      	movs	r2, #0
 8003eee:	801a      	strh	r2, [r3, #0]
      retVal = MCP_ERROR_BAD_DATA_TYPE;
 8003ef0:	2007      	movs	r0, #7
}
 8003ef2:	b003      	add	sp, #12
 8003ef4:	bd30      	pop	{r4, r5, pc}
      switch (regID)
 8003ef6:	2888      	cmp	r0, #136	; 0x88
 8003ef8:	f000 8230 	beq.w	800435c <RI_SetRegisterMotor1+0x4a8>
 8003efc:	f240 812b 	bls.w	8004156 <RI_SetRegisterMotor1+0x2a2>
 8003f00:	f5b0 6fa9 	cmp.w	r0, #1352	; 0x548
 8003f04:	f000 823e 	beq.w	8004384 <RI_SetRegisterMotor1+0x4d0>
            retVal = MCP_ERROR_RO_REG;
 8003f08:	f5b0 6fb1 	cmp.w	r0, #1416	; 0x588
 8003f0c:	bf14      	ite	ne
 8003f0e:	2005      	movne	r0, #5
 8003f10:	2004      	moveq	r0, #4
      *size = 1;
 8003f12:	2201      	movs	r2, #1
 8003f14:	802a      	strh	r2, [r5, #0]
}
 8003f16:	b003      	add	sp, #12
 8003f18:	bd30      	pop	{r4, r5, pc}
      uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 8003f1a:	f5b0 6f61 	cmp.w	r0, #3600	; 0xe10
 8003f1e:	f8bc 4000 	ldrh.w	r4, [ip]
      switch (regID)
 8003f22:	d07e      	beq.n	8004022 <RI_SetRegisterMotor1+0x16e>
 8003f24:	f200 80e6 	bhi.w	80040f4 <RI_SetRegisterMotor1+0x240>
 8003f28:	f5b0 7f44 	cmp.w	r0, #784	; 0x310
 8003f2c:	f000 82b1 	beq.w	8004492 <RI_SetRegisterMotor1+0x5de>
 8003f30:	f240 808c 	bls.w	800404c <RI_SetRegisterMotor1+0x198>
 8003f34:	f5b0 6f15 	cmp.w	r0, #2384	; 0x950
 8003f38:	f000 829f 	beq.w	800447a <RI_SetRegisterMotor1+0x5c6>
 8003f3c:	d973      	bls.n	8004026 <RI_SetRegisterMotor1+0x172>
 8003f3e:	f5b0 6f25 	cmp.w	r0, #2640	; 0xa50
 8003f42:	d06e      	beq.n	8004022 <RI_SetRegisterMotor1+0x16e>
 8003f44:	f240 810c 	bls.w	8004160 <RI_SetRegisterMotor1+0x2ac>
 8003f48:	f5b0 6f51 	cmp.w	r0, #3344	; 0xd10
 8003f4c:	d069      	beq.n	8004022 <RI_SetRegisterMotor1+0x16e>
 8003f4e:	f240 80ed 	bls.w	800412c <RI_SetRegisterMotor1+0x278>
 8003f52:	f5b0 6f59 	cmp.w	r0, #3472	; 0xd90
 8003f56:	d064      	beq.n	8004022 <RI_SetRegisterMotor1+0x16e>
 8003f58:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8003f5c:	f5b0 6f55 	cmp.w	r0, #3408	; 0xd50
 8003f60:	bf14      	ite	ne
 8003f62:	2005      	movne	r0, #5
 8003f64:	2004      	moveq	r0, #4
      *size = 2;
 8003f66:	2202      	movs	r2, #2
 8003f68:	802a      	strh	r2, [r5, #0]
}
 8003f6a:	b003      	add	sp, #12
 8003f6c:	bd30      	pop	{r4, r5, pc}
      uint32_t regdata32 = *(uint32_t *)data; //cstat !MISRAC2012-Rule-11.3
 8003f6e:	f5b0 7fec 	cmp.w	r0, #472	; 0x1d8
 8003f72:	f8dc 2000 	ldr.w	r2, [ip]
      switch (regID)
 8003f76:	f000 821a 	beq.w	80043ae <RI_SetRegisterMotor1+0x4fa>
 8003f7a:	f200 80ad 	bhi.w	80040d8 <RI_SetRegisterMotor1+0x224>
 8003f7e:	2898      	cmp	r0, #152	; 0x98
 8003f80:	f000 8204 	beq.w	800438c <RI_SetRegisterMotor1+0x4d8>
 8003f84:	f240 80a1 	bls.w	80040ca <RI_SetRegisterMotor1+0x216>
 8003f88:	f5b0 7fac 	cmp.w	r0, #344	; 0x158
 8003f8c:	f000 81ee 	beq.w	800436c <RI_SetRegisterMotor1+0x4b8>
          retVal = MCP_ERROR_RO_REG;
 8003f90:	f5b0 7fcc 	cmp.w	r0, #408	; 0x198
 8003f94:	bf14      	ite	ne
 8003f96:	2005      	movne	r0, #5
 8003f98:	2004      	moveq	r0, #4
      *size = 4;
 8003f9a:	2204      	movs	r2, #4
 8003f9c:	802a      	strh	r2, [r5, #0]
}
 8003f9e:	b003      	add	sp, #12
 8003fa0:	bd30      	pop	{r4, r5, pc}
  *size= 1U ; /* /0 is the min String size */
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	801a      	strh	r2, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003fa6:	f99c 1000 	ldrsb.w	r1, [ip]
 8003faa:	2900      	cmp	r1, #0
 8003fac:	f000 81ad 	beq.w	800430a <RI_SetRegisterMotor1+0x456>
 8003fb0:	fa1f f08e 	uxth.w	r0, lr
 8003fb4:	eb0c 0102 	add.w	r1, ip, r2
 8003fb8:	e006      	b.n	8003fc8 <RI_SetRegisterMotor1+0x114>
    *size = *size + 1U;
 8003fba:	802a      	strh	r2, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003fbc:	f99c 4000 	ldrsb.w	r4, [ip]
 8003fc0:	3101      	adds	r1, #1
 8003fc2:	2c00      	cmp	r4, #0
 8003fc4:	f000 81a1 	beq.w	800430a <RI_SetRegisterMotor1+0x456>
    *size = *size + 1U;
 8003fc8:	f102 0e01 	add.w	lr, r2, #1
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003fcc:	4282      	cmp	r2, r0
    tempdestString++;
 8003fce:	468c      	mov	ip, r1
    *size = *size + 1U;
 8003fd0:	fa1f f28e 	uxth.w	r2, lr
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8003fd4:	d3f1      	bcc.n	8003fba <RI_SetRegisterMotor1+0x106>
      retVal = MCP_ERROR_RO_REG;
 8003fd6:	2004      	movs	r0, #4
}
 8003fd8:	b003      	add	sp, #12
 8003fda:	bd30      	pop	{r4, r5, pc}
      *size = rawSize + 2U;
 8003fdc:	f8bc 2000 	ldrh.w	r2, [ip]
 8003fe0:	3202      	adds	r2, #2
 8003fe2:	b292      	uxth	r2, r2
      if (*size > (uint16_t)dataAvailable)
 8003fe4:	fa1f fe8e 	uxth.w	lr, lr
 8003fe8:	4572      	cmp	r2, lr
      *size = rawSize + 2U;
 8003fea:	801a      	strh	r2, [r3, #0]
      if (*size > (uint16_t)dataAvailable)
 8003fec:	f200 81b2 	bhi.w	8004354 <RI_SetRegisterMotor1+0x4a0>
        switch (regID)
 8003ff0:	f5b0 7f5a 	cmp.w	r0, #872	; 0x368
 8003ff4:	f000 81fd 	beq.w	80043f2 <RI_SetRegisterMotor1+0x53e>
 8003ff8:	f200 818c 	bhi.w	8004314 <RI_SetRegisterMotor1+0x460>
 8003ffc:	f5b0 7fd4 	cmp.w	r0, #424	; 0x1a8
 8004000:	f000 81db 	beq.w	80043ba <RI_SetRegisterMotor1+0x506>
 8004004:	f240 8194 	bls.w	8004330 <RI_SetRegisterMotor1+0x47c>
 8004008:	f5b0 7ff4 	cmp.w	r0, #488	; 0x1e8
 800400c:	f040 81d3 	bne.w	80043b6 <RI_SetRegisterMotor1+0x502>
            MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 8004010:	48a7      	ldr	r0, [pc, #668]	; (80042b0 <RI_SetRegisterMotor1+0x3fc>)
 8004012:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 8004016:	f9bc 1002 	ldrsh.w	r1, [ip, #2]
 800401a:	f7fe fa39 	bl	8002490 <MCI_ExecTorqueRamp>
  uint8_t retVal = MCP_CMD_OK;
 800401e:	2000      	movs	r0, #0
            break;
 8004020:	e767      	b.n	8003ef2 <RI_SetRegisterMotor1+0x3e>
 8004022:	2004      	movs	r0, #4
 8004024:	e79f      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004026:	f5b0 6f82 	cmp.w	r0, #1040	; 0x410
 800402a:	f000 820c 	beq.w	8004446 <RI_SetRegisterMotor1+0x592>
 800402e:	d933      	bls.n	8004098 <RI_SetRegisterMotor1+0x1e4>
 8004030:	f5b0 6f01 	cmp.w	r0, #2064	; 0x810
 8004034:	d0f5      	beq.n	8004022 <RI_SetRegisterMotor1+0x16e>
 8004036:	d925      	bls.n	8004084 <RI_SetRegisterMotor1+0x1d0>
 8004038:	f5b0 6f0d 	cmp.w	r0, #2256	; 0x8d0
 800403c:	d0f1      	beq.n	8004022 <RI_SetRegisterMotor1+0x16e>
 800403e:	d918      	bls.n	8004072 <RI_SetRegisterMotor1+0x1be>
 8004040:	f5b0 6f11 	cmp.w	r0, #2320	; 0x910
 8004044:	bf14      	ite	ne
 8004046:	2005      	movne	r0, #5
 8004048:	2004      	moveq	r0, #4
 800404a:	e78c      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 800404c:	f5b0 7fe8 	cmp.w	r0, #464	; 0x1d0
 8004050:	f000 81f3 	beq.w	800443a <RI_SetRegisterMotor1+0x586>
 8004054:	f240 8104 	bls.w	8004260 <RI_SetRegisterMotor1+0x3ac>
 8004058:	f5b0 7f24 	cmp.w	r0, #656	; 0x290
 800405c:	f000 81db 	beq.w	8004416 <RI_SetRegisterMotor1+0x562>
 8004060:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 8004064:	d16e      	bne.n	8004144 <RI_SetRegisterMotor1+0x290>
          PID_SetKI(&PIDIdHandle_M1, (int16_t)regdata16);
 8004066:	4893      	ldr	r0, [pc, #588]	; (80042b4 <RI_SetRegisterMotor1+0x400>)
 8004068:	b221      	sxth	r1, r4
 800406a:	f005 ff73 	bl	8009f54 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 800406e:	2000      	movs	r0, #0
          break;
 8004070:	e779      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004072:	f5b0 6f05 	cmp.w	r0, #2128	; 0x850
 8004076:	d0d4      	beq.n	8004022 <RI_SetRegisterMotor1+0x16e>
 8004078:	f5b0 6f09 	cmp.w	r0, #2192	; 0x890
 800407c:	bf14      	ite	ne
 800407e:	2005      	movne	r0, #5
 8004080:	2004      	moveq	r0, #4
 8004082:	e770      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004084:	f5b0 6ff2 	cmp.w	r0, #1936	; 0x790
 8004088:	d0cb      	beq.n	8004022 <RI_SetRegisterMotor1+0x16e>
 800408a:	d916      	bls.n	80040ba <RI_SetRegisterMotor1+0x206>
 800408c:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 8004090:	bf14      	ite	ne
 8004092:	2005      	movne	r0, #5
 8004094:	2004      	moveq	r0, #4
 8004096:	e766      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004098:	f5b0 7f74 	cmp.w	r0, #976	; 0x3d0
 800409c:	d177      	bne.n	800418e <RI_SetRegisterMotor1+0x2da>
          STO_CR_GetObserverGains(&STO_CR_M1, &hC1,&hC2);
 800409e:	4886      	ldr	r0, [pc, #536]	; (80042b8 <RI_SetRegisterMotor1+0x404>)
 80040a0:	aa01      	add	r2, sp, #4
 80040a2:	f10d 0102 	add.w	r1, sp, #2
 80040a6:	f007 fbfb 	bl	800b8a0 <STO_CR_GetObserverGains>
          STO_CR_SetObserverGains(&STO_CR_M1, (int16_t)regdata16, hC2);
 80040aa:	4883      	ldr	r0, [pc, #524]	; (80042b8 <RI_SetRegisterMotor1+0x404>)
 80040ac:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 80040b0:	b221      	sxth	r1, r4
 80040b2:	f007 fbfd 	bl	800b8b0 <STO_CR_SetObserverGains>
  uint8_t retVal = MCP_CMD_OK;
 80040b6:	2000      	movs	r0, #0
 80040b8:	e755      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80040ba:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 80040be:	f5b0 6fb2 	cmp.w	r0, #1424	; 0x590
 80040c2:	bf14      	ite	ne
 80040c4:	2005      	movne	r0, #5
 80040c6:	2004      	moveq	r0, #4
 80040c8:	e74d      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80040ca:	f020 0040 	bic.w	r0, r0, #64	; 0x40
          retVal = MCP_ERROR_RO_REG;
 80040ce:	2818      	cmp	r0, #24
 80040d0:	bf14      	ite	ne
 80040d2:	2005      	movne	r0, #5
 80040d4:	2004      	moveq	r0, #4
 80040d6:	e760      	b.n	8003f9a <RI_SetRegisterMotor1+0xe6>
 80040d8:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 80040dc:	f000 8163 	beq.w	80043a6 <RI_SetRegisterMotor1+0x4f2>
 80040e0:	f5b0 7f16 	cmp.w	r0, #600	; 0x258
 80040e4:	bf18      	it	ne
 80040e6:	2005      	movne	r0, #5
 80040e8:	f47f af57 	bne.w	8003f9a <RI_SetRegisterMotor1+0xe6>
          FF_M1.wConstant_2 = (int32_t)regdata32;
 80040ec:	4973      	ldr	r1, [pc, #460]	; (80042bc <RI_SetRegisterMotor1+0x408>)
  uint8_t retVal = MCP_CMD_OK;
 80040ee:	2000      	movs	r0, #0
          FF_M1.wConstant_2 = (int32_t)regdata32;
 80040f0:	614a      	str	r2, [r1, #20]
          break;
 80040f2:	e752      	b.n	8003f9a <RI_SetRegisterMotor1+0xe6>
 80040f4:	f241 5210 	movw	r2, #5392	; 0x1510
 80040f8:	4290      	cmp	r0, r2
 80040fa:	f000 8198 	beq.w	800442e <RI_SetRegisterMotor1+0x57a>
 80040fe:	d96c      	bls.n	80041da <RI_SetRegisterMotor1+0x326>
 8004100:	f241 6250 	movw	r2, #5712	; 0x1650
 8004104:	4290      	cmp	r0, r2
 8004106:	f000 818c 	beq.w	8004422 <RI_SetRegisterMotor1+0x56e>
 800410a:	d956      	bls.n	80041ba <RI_SetRegisterMotor1+0x306>
 800410c:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8004110:	4290      	cmp	r0, r2
 8004112:	f000 81ac 	beq.w	800446e <RI_SetRegisterMotor1+0x5ba>
 8004116:	d946      	bls.n	80041a6 <RI_SetRegisterMotor1+0x2f2>
 8004118:	f241 7210 	movw	r2, #5904	; 0x1710
 800411c:	4290      	cmp	r0, r2
 800411e:	d12e      	bne.n	800417e <RI_SetRegisterMotor1+0x2ca>
          PID_SetKDDivisorPOW2(&PID_PosParamsM1, regdata16);
 8004120:	4867      	ldr	r0, [pc, #412]	; (80042c0 <RI_SetRegisterMotor1+0x40c>)
 8004122:	4621      	mov	r1, r4
 8004124:	f005 ff4c 	bl	8009fc0 <PID_SetKDDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8004128:	2000      	movs	r0, #0
          break;
 800412a:	e71c      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 800412c:	f5b0 6f31 	cmp.w	r0, #2832	; 0xb10
 8004130:	f43f af77 	beq.w	8004022 <RI_SetRegisterMotor1+0x16e>
 8004134:	f240 80a2 	bls.w	800427c <RI_SetRegisterMotor1+0x3c8>
 8004138:	f5b0 6f4d 	cmp.w	r0, #3280	; 0xcd0
 800413c:	bf14      	ite	ne
 800413e:	2005      	movne	r0, #5
 8004140:	2004      	moveq	r0, #4
 8004142:	e710      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004144:	f5b0 7f04 	cmp.w	r0, #528	; 0x210
 8004148:	d121      	bne.n	800418e <RI_SetRegisterMotor1+0x2da>
          PID_SetKD(&PIDIqHandle_M1, (int16_t)regdata16);
 800414a:	485e      	ldr	r0, [pc, #376]	; (80042c4 <RI_SetRegisterMotor1+0x410>)
 800414c:	b221      	sxth	r1, r4
 800414e:	f005 ff2f 	bl	8009fb0 <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 8004152:	2000      	movs	r0, #0
          break;
 8004154:	e707      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
            retVal = MCP_ERROR_RO_REG;
 8004156:	2848      	cmp	r0, #72	; 0x48
 8004158:	bf14      	ite	ne
 800415a:	2005      	movne	r0, #5
 800415c:	2004      	moveq	r0, #4
 800415e:	e6d8      	b.n	8003f12 <RI_SetRegisterMotor1+0x5e>
 8004160:	f5b0 6f19 	cmp.w	r0, #2448	; 0x990
 8004164:	d112      	bne.n	800418c <RI_SetRegisterMotor1+0x2d8>
          currComp = MCI_GetIqdref(pMCIN);
 8004166:	4852      	ldr	r0, [pc, #328]	; (80042b0 <RI_SetRegisterMotor1+0x3fc>)
 8004168:	f7fe faf0 	bl	800274c <MCI_GetIqdref>
 800416c:	9001      	str	r0, [sp, #4]
          currComp.d = (int16_t)regdata16;
 800416e:	f8ad 4006 	strh.w	r4, [sp, #6]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8004172:	484f      	ldr	r0, [pc, #316]	; (80042b0 <RI_SetRegisterMotor1+0x3fc>)
 8004174:	9901      	ldr	r1, [sp, #4]
 8004176:	f7fe f995 	bl	80024a4 <MCI_SetCurrentReferences>
  uint8_t retVal = MCP_CMD_OK;
 800417a:	2000      	movs	r0, #0
 800417c:	e6f3      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 800417e:	f641 3258 	movw	r2, #7000	; 0x1b58
 8004182:	4290      	cmp	r0, r2
 8004184:	bf14      	ite	ne
 8004186:	2005      	movne	r0, #5
 8004188:	2004      	moveq	r0, #4
 800418a:	e6ec      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 800418c:	d201      	bcs.n	8004192 <RI_SetRegisterMotor1+0x2de>
          retVal = MCP_ERROR_UNKNOWN_REG;
 800418e:	2005      	movs	r0, #5
 8004190:	e6e9      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004192:	f5b0 6f1d 	cmp.w	r0, #2512	; 0x9d0
 8004196:	f43f af44 	beq.w	8004022 <RI_SetRegisterMotor1+0x16e>
 800419a:	f5b0 6f21 	cmp.w	r0, #2576	; 0xa10
 800419e:	bf14      	ite	ne
 80041a0:	2005      	movne	r0, #5
 80041a2:	2004      	moveq	r0, #4
 80041a4:	e6df      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80041a6:	f241 6290 	movw	r2, #5776	; 0x1690
 80041aa:	4290      	cmp	r0, r2
 80041ac:	d1ef      	bne.n	800418e <RI_SetRegisterMotor1+0x2da>
          PID_SetKPDivisorPOW2(&PID_PosParamsM1, regdata16);
 80041ae:	4844      	ldr	r0, [pc, #272]	; (80042c0 <RI_SetRegisterMotor1+0x40c>)
 80041b0:	4621      	mov	r1, r4
 80041b2:	f005 fedd 	bl	8009f70 <PID_SetKPDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 80041b6:	2000      	movs	r0, #0
          break;
 80041b8:	e6d5      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80041ba:	f241 52d0 	movw	r2, #5584	; 0x15d0
 80041be:	4290      	cmp	r0, r2
 80041c0:	f000 817f 	beq.w	80044c2 <RI_SetRegisterMotor1+0x60e>
 80041c4:	d91e      	bls.n	8004204 <RI_SetRegisterMotor1+0x350>
 80041c6:	f241 6210 	movw	r2, #5648	; 0x1610
 80041ca:	4290      	cmp	r0, r2
 80041cc:	d1df      	bne.n	800418e <RI_SetRegisterMotor1+0x2da>
          PID_SetKIDivisorPOW2(&PIDIqHandle_M1, regdata16);
 80041ce:	483d      	ldr	r0, [pc, #244]	; (80042c4 <RI_SetRegisterMotor1+0x410>)
 80041d0:	4621      	mov	r1, r4
 80041d2:	f005 fed9 	bl	8009f88 <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 80041d6:	2000      	movs	r0, #0
          break;
 80041d8:	e6c5      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80041da:	f241 4210 	movw	r2, #5136	; 0x1410
 80041de:	4290      	cmp	r0, r2
 80041e0:	f000 8169 	beq.w	80044b6 <RI_SetRegisterMotor1+0x602>
 80041e4:	d92c      	bls.n	8004240 <RI_SetRegisterMotor1+0x38c>
 80041e6:	f241 4290 	movw	r2, #5264	; 0x1490
 80041ea:	4290      	cmp	r0, r2
 80041ec:	f000 8139 	beq.w	8004462 <RI_SetRegisterMotor1+0x5ae>
 80041f0:	f241 42d0 	movw	r2, #5328	; 0x14d0
 80041f4:	4290      	cmp	r0, r2
 80041f6:	d10f      	bne.n	8004218 <RI_SetRegisterMotor1+0x364>
          PID_SetKDDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 80041f8:	4833      	ldr	r0, [pc, #204]	; (80042c8 <RI_SetRegisterMotor1+0x414>)
 80041fa:	4621      	mov	r1, r4
 80041fc:	f005 fee0 	bl	8009fc0 <PID_SetKDDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8004200:	2000      	movs	r0, #0
          break;
 8004202:	e6b0      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004204:	f241 5250 	movw	r2, #5456	; 0x1550
 8004208:	4290      	cmp	r0, r2
 800420a:	d10f      	bne.n	800422c <RI_SetRegisterMotor1+0x378>
          PID_SetKIDivisorPOW2(&PIDIdHandle_M1, regdata16);
 800420c:	4829      	ldr	r0, [pc, #164]	; (80042b4 <RI_SetRegisterMotor1+0x400>)
 800420e:	4621      	mov	r1, r4
 8004210:	f005 feba 	bl	8009f88 <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8004214:	2000      	movs	r0, #0
          break;
 8004216:	e6a6      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004218:	f241 4250 	movw	r2, #5200	; 0x1450
 800421c:	4290      	cmp	r0, r2
 800421e:	d1b6      	bne.n	800418e <RI_SetRegisterMotor1+0x2da>
          PID_SetKPDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8004220:	4829      	ldr	r0, [pc, #164]	; (80042c8 <RI_SetRegisterMotor1+0x414>)
 8004222:	4621      	mov	r1, r4
 8004224:	f005 fea4 	bl	8009f70 <PID_SetKPDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8004228:	2000      	movs	r0, #0
          break;
 800422a:	e69c      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 800422c:	f241 5290 	movw	r2, #5520	; 0x1590
 8004230:	4290      	cmp	r0, r2
 8004232:	d1ac      	bne.n	800418e <RI_SetRegisterMotor1+0x2da>
          PID_SetKDDivisorPOW2(&PIDIdHandle_M1, regdata16);
 8004234:	481f      	ldr	r0, [pc, #124]	; (80042b4 <RI_SetRegisterMotor1+0x400>)
 8004236:	4621      	mov	r1, r4
 8004238:	f005 fec2 	bl	8009fc0 <PID_SetKDDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 800423c:	2000      	movs	r0, #0
          break;
 800423e:	e692      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004240:	f241 3290 	movw	r2, #5008	; 0x1390
 8004244:	4290      	cmp	r0, r2
 8004246:	f000 8130 	beq.w	80044aa <RI_SetRegisterMotor1+0x5f6>
 800424a:	d91f      	bls.n	800428c <RI_SetRegisterMotor1+0x3d8>
 800424c:	f241 32d0 	movw	r2, #5072	; 0x13d0
 8004250:	4290      	cmp	r0, r2
 8004252:	d19c      	bne.n	800418e <RI_SetRegisterMotor1+0x2da>
          PID_SetKI(&PID_PosParamsM1, regdata16);
 8004254:	481a      	ldr	r0, [pc, #104]	; (80042c0 <RI_SetRegisterMotor1+0x40c>)
 8004256:	b221      	sxth	r1, r4
 8004258:	f005 fe7c 	bl	8009f54 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 800425c:	2000      	movs	r0, #0
          break;
 800425e:	e682      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 8004260:	f5b0 7f88 	cmp.w	r0, #272	; 0x110
 8004264:	f000 811b 	beq.w	800449e <RI_SetRegisterMotor1+0x5ea>
 8004268:	d930      	bls.n	80042cc <RI_SetRegisterMotor1+0x418>
 800426a:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
 800426e:	d18e      	bne.n	800418e <RI_SetRegisterMotor1+0x2da>
          PID_SetKP(&PIDIqHandle_M1, (int16_t)regdata16);
 8004270:	4814      	ldr	r0, [pc, #80]	; (80042c4 <RI_SetRegisterMotor1+0x410>)
 8004272:	b221      	sxth	r1, r4
 8004274:	f005 fe6c 	bl	8009f50 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 8004278:	2000      	movs	r0, #0
          break;
 800427a:	e674      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 800427c:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 8004280:	f5b0 6f29 	cmp.w	r0, #2704	; 0xa90
 8004284:	bf14      	ite	ne
 8004286:	2005      	movne	r0, #5
 8004288:	2004      	moveq	r0, #4
 800428a:	e66c      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 800428c:	f5b0 6f69 	cmp.w	r0, #3728	; 0xe90
 8004290:	d07a      	beq.n	8004388 <RI_SetRegisterMotor1+0x4d4>
 8004292:	d92b      	bls.n	80042ec <RI_SetRegisterMotor1+0x438>
 8004294:	f241 0210 	movw	r2, #4112	; 0x1010
 8004298:	4290      	cmp	r0, r2
 800429a:	f43f aec2 	beq.w	8004022 <RI_SetRegisterMotor1+0x16e>
 800429e:	d91d      	bls.n	80042dc <RI_SetRegisterMotor1+0x428>
 80042a0:	f241 0250 	movw	r2, #4176	; 0x1050
 80042a4:	4290      	cmp	r0, r2
 80042a6:	bf14      	ite	ne
 80042a8:	2005      	movne	r0, #5
 80042aa:	2004      	moveq	r0, #4
 80042ac:	e65b      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80042ae:	bf00      	nop
 80042b0:	20000070 	.word	0x20000070
 80042b4:	2000009c 	.word	0x2000009c
 80042b8:	200002b8 	.word	0x200002b8
 80042bc:	20000038 	.word	0x20000038
 80042c0:	20000144 	.word	0x20000144
 80042c4:	200000d4 	.word	0x200000d4
 80042c8:	2000010c 	.word	0x2000010c
 80042cc:	2890      	cmp	r0, #144	; 0x90
 80042ce:	d113      	bne.n	80042f8 <RI_SetRegisterMotor1+0x444>
          PID_SetKP(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80042d0:	487f      	ldr	r0, [pc, #508]	; (80044d0 <RI_SetRegisterMotor1+0x61c>)
 80042d2:	b221      	sxth	r1, r4
 80042d4:	f005 fe3c 	bl	8009f50 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 80042d8:	2000      	movs	r0, #0
          break;
 80042da:	e644      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80042dc:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 80042e0:	f5b0 6f79 	cmp.w	r0, #3984	; 0xf90
 80042e4:	bf14      	ite	ne
 80042e6:	2005      	movne	r0, #5
 80042e8:	2004      	moveq	r0, #4
 80042ea:	e63c      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
  uint8_t retVal = MCP_CMD_OK;
 80042ec:	f5b0 6f65 	cmp.w	r0, #3664	; 0xe50
 80042f0:	bf14      	ite	ne
 80042f2:	2005      	movne	r0, #5
 80042f4:	2000      	moveq	r0, #0
 80042f6:	e636      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80042f8:	28d0      	cmp	r0, #208	; 0xd0
 80042fa:	f47f af48 	bne.w	800418e <RI_SetRegisterMotor1+0x2da>
          PID_SetKI(&PIDSpeedHandle_M1, (int16_t)regdata16);
 80042fe:	4874      	ldr	r0, [pc, #464]	; (80044d0 <RI_SetRegisterMotor1+0x61c>)
 8004300:	b221      	sxth	r1, r4
 8004302:	f005 fe27 	bl	8009f54 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8004306:	2000      	movs	r0, #0
          break;
 8004308:	e62d      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
    *tempdestString = (int8_t)0;
 800430a:	2300      	movs	r3, #0
 800430c:	f88c 3000 	strb.w	r3, [ip]
      retVal = MCP_ERROR_RO_REG;
 8004310:	2004      	movs	r0, #4
  return (retVal);
 8004312:	e661      	b.n	8003fd8 <RI_SetRegisterMotor1+0x124>
 8004314:	f5b0 7f6a 	cmp.w	r0, #936	; 0x3a8
 8004318:	d05e      	beq.n	80043d8 <RI_SetRegisterMotor1+0x524>
 800431a:	f5b0 6fa5 	cmp.w	r0, #1320	; 0x528
 800431e:	d14a      	bne.n	80043b6 <RI_SetRegisterMotor1+0x502>
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 8004320:	486c      	ldr	r0, [pc, #432]	; (80044d4 <RI_SetRegisterMotor1+0x620>)
 8004322:	f10c 0102 	add.w	r1, ip, #2
}
 8004326:	b003      	add	sp, #12
 8004328:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
            retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 800432c:	f005 bd40 	b.w	8009db0 <MCPA_cfgLog>
 8004330:	28a8      	cmp	r0, #168	; 0xa8
 8004332:	f43f ae50 	beq.w	8003fd6 <RI_SetRegisterMotor1+0x122>
 8004336:	d905      	bls.n	8004344 <RI_SetRegisterMotor1+0x490>
            retVal = MCP_ERROR_RO_REG;
 8004338:	28e8      	cmp	r0, #232	; 0xe8
 800433a:	bf14      	ite	ne
 800433c:	2005      	movne	r0, #5
 800433e:	2004      	moveq	r0, #4
}
 8004340:	b003      	add	sp, #12
 8004342:	bd30      	pop	{r4, r5, pc}
 8004344:	f020 0040 	bic.w	r0, r0, #64	; 0x40
            retVal = MCP_ERROR_RO_REG;
 8004348:	2828      	cmp	r0, #40	; 0x28
 800434a:	bf14      	ite	ne
 800434c:	2005      	movne	r0, #5
 800434e:	2004      	moveq	r0, #4
}
 8004350:	b003      	add	sp, #12
 8004352:	bd30      	pop	{r4, r5, pc}
        *size = 0;
 8004354:	2200      	movs	r2, #0
 8004356:	801a      	strh	r2, [r3, #0]
        retVal = MCP_ERROR_BAD_RAW_FORMAT; /* This error stop the parsing of the CMD buffer */
 8004358:	200a      	movs	r0, #10
 800435a:	e5ca      	b.n	8003ef2 <RI_SetRegisterMotor1+0x3e>
          uint8_t regdata8 = *data;
 800435c:	f89c 2000 	ldrb.w	r2, [ip]
          if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8004360:	2a04      	cmp	r2, #4
 8004362:	d005      	beq.n	8004370 <RI_SetRegisterMotor1+0x4bc>
          if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8004364:	2a03      	cmp	r2, #3
 8004366:	d04c      	beq.n	8004402 <RI_SetRegisterMotor1+0x54e>
  uint8_t retVal = MCP_CMD_OK;
 8004368:	2000      	movs	r0, #0
 800436a:	e5d2      	b.n	8003f12 <RI_SetRegisterMotor1+0x5e>
          retVal = MCP_ERROR_RO_REG;
 800436c:	2004      	movs	r0, #4
 800436e:	e614      	b.n	8003f9a <RI_SetRegisterMotor1+0xe6>
            MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 8004370:	4859      	ldr	r0, [pc, #356]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 8004372:	f7fe fa15 	bl	80027a0 <MCI_GetTeref>
 8004376:	2200      	movs	r2, #0
 8004378:	4601      	mov	r1, r0
 800437a:	4857      	ldr	r0, [pc, #348]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 800437c:	f7fe f888 	bl	8002490 <MCI_ExecTorqueRamp>
  uint8_t retVal = MCP_CMD_OK;
 8004380:	2000      	movs	r0, #0
 8004382:	e5c6      	b.n	8003f12 <RI_SetRegisterMotor1+0x5e>
            retVal = MCP_ERROR_RO_REG;
 8004384:	2004      	movs	r0, #4
 8004386:	e5c4      	b.n	8003f12 <RI_SetRegisterMotor1+0x5e>
  uint8_t retVal = MCP_CMD_OK;
 8004388:	2000      	movs	r0, #0
 800438a:	e5ec      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 800438c:	4953      	ldr	r1, [pc, #332]	; (80044dc <RI_SetRegisterMotor1+0x628>)
 800438e:	b212      	sxth	r2, r2
 8004390:	fb81 0102 	smull	r0, r1, r1, r2
 8004394:	eba1 71e2 	sub.w	r1, r1, r2, asr #31
 8004398:	484f      	ldr	r0, [pc, #316]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 800439a:	2200      	movs	r2, #0
 800439c:	b209      	sxth	r1, r1
 800439e:	f7fe f86d 	bl	800247c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 80043a2:	2000      	movs	r0, #0
          break;
 80043a4:	e5f9      	b.n	8003f9a <RI_SetRegisterMotor1+0xe6>
          FF_M1.wConstant_1D = (int32_t)regdata32;
 80043a6:	494e      	ldr	r1, [pc, #312]	; (80044e0 <RI_SetRegisterMotor1+0x62c>)
  uint8_t retVal = MCP_CMD_OK;
 80043a8:	2000      	movs	r0, #0
          FF_M1.wConstant_1D = (int32_t)regdata32;
 80043aa:	60ca      	str	r2, [r1, #12]
          break;
 80043ac:	e5f5      	b.n	8003f9a <RI_SetRegisterMotor1+0xe6>
          FF_M1.wConstant_1Q = (int32_t)regdata32;
 80043ae:	494c      	ldr	r1, [pc, #304]	; (80044e0 <RI_SetRegisterMotor1+0x62c>)
  uint8_t retVal = MCP_CMD_OK;
 80043b0:	2000      	movs	r0, #0
          FF_M1.wConstant_1Q = (int32_t)regdata32;
 80043b2:	610a      	str	r2, [r1, #16]
          break;
 80043b4:	e5f1      	b.n	8003f9a <RI_SetRegisterMotor1+0xe6>
 80043b6:	2005      	movs	r0, #5
 80043b8:	e59b      	b.n	8003ef2 <RI_SetRegisterMotor1+0x3e>
            MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 80043ba:	f8dc 1002 	ldr.w	r1, [ip, #2]
 80043be:	4b47      	ldr	r3, [pc, #284]	; (80044dc <RI_SetRegisterMotor1+0x628>)
 80043c0:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 80043c4:	fb83 0301 	smull	r0, r3, r3, r1
 80043c8:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 80043cc:	4842      	ldr	r0, [pc, #264]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 80043ce:	b209      	sxth	r1, r1
 80043d0:	f7fe f854 	bl	800247c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 80043d4:	2000      	movs	r0, #0
            break;
 80043d6:	e58c      	b.n	8003ef2 <RI_SetRegisterMotor1+0x3e>
            MCI_ExecPositionCommand(pMCIN, Position.Float_Val, Duration.Float_Val);
 80043d8:	f8dc 3006 	ldr.w	r3, [ip, #6]
 80043dc:	483e      	ldr	r0, [pc, #248]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 80043de:	ee00 3a90 	vmov	s1, r3
 80043e2:	f8dc 3002 	ldr.w	r3, [ip, #2]
 80043e6:	ee00 3a10 	vmov	s0, r3
 80043ea:	f7fe f865 	bl	80024b8 <MCI_ExecPositionCommand>
  uint8_t retVal = MCP_CMD_OK;
 80043ee:	2000      	movs	r0, #0
 80043f0:	e57f      	b.n	8003ef2 <RI_SetRegisterMotor1+0x3e>
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80043f2:	f8dc 1002 	ldr.w	r1, [ip, #2]
            MCI_SetCurrentReferences(pMCIN, currComp);
 80043f6:	4838      	ldr	r0, [pc, #224]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
            currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 80043f8:	9101      	str	r1, [sp, #4]
            MCI_SetCurrentReferences(pMCIN, currComp);
 80043fa:	f7fe f853 	bl	80024a4 <MCI_SetCurrentReferences>
  uint8_t retVal = MCP_CMD_OK;
 80043fe:	2000      	movs	r0, #0
 8004400:	e577      	b.n	8003ef2 <RI_SetRegisterMotor1+0x3e>
            MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 8004402:	4835      	ldr	r0, [pc, #212]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 8004404:	f7fe f95c 	bl	80026c0 <MCI_GetMecSpeedRefUnit>
 8004408:	2200      	movs	r2, #0
 800440a:	4601      	mov	r1, r0
 800440c:	4832      	ldr	r0, [pc, #200]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 800440e:	f7fe f835 	bl	800247c <MCI_ExecSpeedRamp>
  uint8_t retVal = MCP_CMD_OK;
 8004412:	2000      	movs	r0, #0
 8004414:	e57d      	b.n	8003f12 <RI_SetRegisterMotor1+0x5e>
          PID_SetKP(&PIDIdHandle_M1, (int16_t)regdata16);
 8004416:	4833      	ldr	r0, [pc, #204]	; (80044e4 <RI_SetRegisterMotor1+0x630>)
 8004418:	b221      	sxth	r1, r4
 800441a:	f005 fd99 	bl	8009f50 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 800441e:	2000      	movs	r0, #0
          break;
 8004420:	e5a1      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKDDivisorPOW2(&PIDIqHandle_M1, regdata16);
 8004422:	4831      	ldr	r0, [pc, #196]	; (80044e8 <RI_SetRegisterMotor1+0x634>)
 8004424:	4621      	mov	r1, r4
 8004426:	f005 fdcb 	bl	8009fc0 <PID_SetKDDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 800442a:	2000      	movs	r0, #0
          break;
 800442c:	e59b      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKPDivisorPOW2(&PIDIdHandle_M1, regdata16);
 800442e:	482d      	ldr	r0, [pc, #180]	; (80044e4 <RI_SetRegisterMotor1+0x630>)
 8004430:	4621      	mov	r1, r4
 8004432:	f005 fd9d 	bl	8009f70 <PID_SetKPDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8004436:	2000      	movs	r0, #0
          break;
 8004438:	e595      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKI(&PIDIqHandle_M1, (int16_t)regdata16);
 800443a:	482b      	ldr	r0, [pc, #172]	; (80044e8 <RI_SetRegisterMotor1+0x634>)
 800443c:	b221      	sxth	r1, r4
 800443e:	f005 fd89 	bl	8009f54 <PID_SetKI>
  uint8_t retVal = MCP_CMD_OK;
 8004442:	2000      	movs	r0, #0
          break;
 8004444:	e58f      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          STO_CR_GetObserverGains(&STO_CR_M1, &hC1, &hC2);
 8004446:	4829      	ldr	r0, [pc, #164]	; (80044ec <RI_SetRegisterMotor1+0x638>)
 8004448:	aa01      	add	r2, sp, #4
 800444a:	f10d 0102 	add.w	r1, sp, #2
 800444e:	f007 fa27 	bl	800b8a0 <STO_CR_GetObserverGains>
          STO_CR_SetObserverGains(&STO_CR_M1, hC1, (int16_t)regdata16);
 8004452:	4826      	ldr	r0, [pc, #152]	; (80044ec <RI_SetRegisterMotor1+0x638>)
 8004454:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8004458:	b222      	sxth	r2, r4
 800445a:	f007 fa29 	bl	800b8b0 <STO_CR_SetObserverGains>
  uint8_t retVal = MCP_CMD_OK;
 800445e:	2000      	movs	r0, #0
 8004460:	e581      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKIDivisorPOW2(&PIDSpeedHandle_M1, regdata16);
 8004462:	481b      	ldr	r0, [pc, #108]	; (80044d0 <RI_SetRegisterMotor1+0x61c>)
 8004464:	4621      	mov	r1, r4
 8004466:	f005 fd8f 	bl	8009f88 <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 800446a:	2000      	movs	r0, #0
          break;
 800446c:	e57b      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKIDivisorPOW2(&PID_PosParamsM1, regdata16);
 800446e:	4820      	ldr	r0, [pc, #128]	; (80044f0 <RI_SetRegisterMotor1+0x63c>)
 8004470:	4621      	mov	r1, r4
 8004472:	f005 fd89 	bl	8009f88 <PID_SetKIDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 8004476:	2000      	movs	r0, #0
          break;
 8004478:	e575      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          currComp = MCI_GetIqdref(pMCIN);
 800447a:	4817      	ldr	r0, [pc, #92]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 800447c:	f7fe f966 	bl	800274c <MCI_GetIqdref>
 8004480:	9001      	str	r0, [sp, #4]
          currComp.q = (int16_t)regdata16;
 8004482:	f8ad 4004 	strh.w	r4, [sp, #4]
          MCI_SetCurrentReferences(pMCIN,currComp);
 8004486:	4814      	ldr	r0, [pc, #80]	; (80044d8 <RI_SetRegisterMotor1+0x624>)
 8004488:	9901      	ldr	r1, [sp, #4]
 800448a:	f7fe f80b 	bl	80024a4 <MCI_SetCurrentReferences>
  uint8_t retVal = MCP_CMD_OK;
 800448e:	2000      	movs	r0, #0
 8004490:	e569      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKD(&PIDIdHandle_M1, (int16_t)regdata16);
 8004492:	4814      	ldr	r0, [pc, #80]	; (80044e4 <RI_SetRegisterMotor1+0x630>)
 8004494:	b221      	sxth	r1, r4
 8004496:	f005 fd8b 	bl	8009fb0 <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 800449a:	2000      	movs	r0, #0
          break;
 800449c:	e563      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKD(&PIDSpeedHandle_M1, (int16_t)regdata16);
 800449e:	480c      	ldr	r0, [pc, #48]	; (80044d0 <RI_SetRegisterMotor1+0x61c>)
 80044a0:	b221      	sxth	r1, r4
 80044a2:	f005 fd85 	bl	8009fb0 <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 80044a6:	2000      	movs	r0, #0
          break;
 80044a8:	e55d      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKP(&PID_PosParamsM1, regdata16);
 80044aa:	4811      	ldr	r0, [pc, #68]	; (80044f0 <RI_SetRegisterMotor1+0x63c>)
 80044ac:	b221      	sxth	r1, r4
 80044ae:	f005 fd4f 	bl	8009f50 <PID_SetKP>
  uint8_t retVal = MCP_CMD_OK;
 80044b2:	2000      	movs	r0, #0
          break;
 80044b4:	e557      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKD(&PID_PosParamsM1, regdata16);
 80044b6:	480e      	ldr	r0, [pc, #56]	; (80044f0 <RI_SetRegisterMotor1+0x63c>)
 80044b8:	b221      	sxth	r1, r4
 80044ba:	f005 fd79 	bl	8009fb0 <PID_SetKD>
  uint8_t retVal = MCP_CMD_OK;
 80044be:	2000      	movs	r0, #0
          break;
 80044c0:	e551      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
          PID_SetKPDivisorPOW2(&PIDIqHandle_M1, regdata16);
 80044c2:	4809      	ldr	r0, [pc, #36]	; (80044e8 <RI_SetRegisterMotor1+0x634>)
 80044c4:	4621      	mov	r1, r4
 80044c6:	f005 fd53 	bl	8009f70 <PID_SetKPDivisorPOW2>
  uint8_t retVal = MCP_CMD_OK;
 80044ca:	2000      	movs	r0, #0
          break;
 80044cc:	e54b      	b.n	8003f66 <RI_SetRegisterMotor1+0xb2>
 80044ce:	bf00      	nop
 80044d0:	2000010c 	.word	0x2000010c
 80044d4:	20000604 	.word	0x20000604
 80044d8:	20000070 	.word	0x20000070
 80044dc:	2aaaaaab 	.word	0x2aaaaaab
 80044e0:	20000038 	.word	0x20000038
 80044e4:	2000009c 	.word	0x2000009c
 80044e8:	200000d4 	.word	0x200000d4
 80044ec:	200002b8 	.word	0x200002b8
 80044f0:	20000144 	.word	0x20000144

080044f4 <RI_GetRegisterGlobal>:
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80044f4:	b510      	push	{r4, lr}
    switch (typeID)
 80044f6:	f1a1 0c08 	sub.w	ip, r1, #8
uint8_t RI_GetRegisterGlobal(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace){
 80044fa:	f9bd e008 	ldrsh.w	lr, [sp, #8]
    switch (typeID)
 80044fe:	f1bc 0f20 	cmp.w	ip, #32
 8004502:	d812      	bhi.n	800452a <RI_GetRegisterGlobal+0x36>
 8004504:	e8df f00c 	tbb	[pc, ip]
 8004508:	1111111b 	.word	0x1111111b
 800450c:	11111111 	.word	0x11111111
 8004510:	11111129 	.word	0x11111129
 8004514:	11111111 	.word	0x11111111
 8004518:	11111122 	.word	0x11111122
 800451c:	11111111 	.word	0x11111111
 8004520:	11111137 	.word	0x11111137
 8004524:	11111111 	.word	0x11111111
 8004528:	13          	.byte	0x13
 8004529:	00          	.byte	0x00
 800452a:	2007      	movs	r0, #7
}
 800452c:	bd10      	pop	{r4, pc}
        switch (regID)
 800452e:	2828      	cmp	r0, #40	; 0x28
 8004530:	d02d      	beq.n	800458e <RI_GetRegisterGlobal+0x9a>
        *size = (*rawSize) + 2U;
 8004532:	8812      	ldrh	r2, [r2, #0]
 8004534:	3202      	adds	r2, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8004536:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8004538:	b292      	uxth	r2, r2
 800453a:	801a      	strh	r2, [r3, #0]
}
 800453c:	bd10      	pop	{r4, pc}
        if (freeSpace > 0)
 800453e:	f1be 0f00 	cmp.w	lr, #0
 8004542:	dd22      	ble.n	800458a <RI_GetRegisterGlobal+0x96>
          *size = 1;
 8004544:	2201      	movs	r2, #1
 8004546:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8004548:	2005      	movs	r0, #5
}
 800454a:	bd10      	pop	{r4, pc}
        if (freeSpace >= 4)
 800454c:	f1be 0f03 	cmp.w	lr, #3
 8004550:	dd19      	ble.n	8004586 <RI_GetRegisterGlobal+0x92>
          *size = 4;
 8004552:	2204      	movs	r2, #4
 8004554:	801a      	strh	r2, [r3, #0]
              retVal = MCP_ERROR_UNKNOWN_REG;
 8004556:	2005      	movs	r0, #5
}
 8004558:	bd10      	pop	{r4, pc}
        if (freeSpace >= 2)
 800455a:	f1be 0f01 	cmp.w	lr, #1
 800455e:	dd12      	ble.n	8004586 <RI_GetRegisterGlobal+0x92>
          switch (regID)
 8004560:	f5b0 6f65 	cmp.w	r0, #3664	; 0xe50
 8004564:	d05b      	beq.n	800461e <RI_GetRegisterGlobal+0x12a>
    uint8_t retVal = MCP_CMD_OK;
 8004566:	f5b0 6f69 	cmp.w	r0, #3728	; 0xe90
 800456a:	bf14      	ite	ne
 800456c:	2005      	movne	r0, #5
 800456e:	2000      	moveq	r0, #0
          *size = 2;
 8004570:	2202      	movs	r2, #2
 8004572:	801a      	strh	r2, [r3, #0]
}
 8004574:	bd10      	pop	{r4, pc}
        switch (regID)
 8004576:	2820      	cmp	r0, #32
 8004578:	d02d      	beq.n	80045d6 <RI_GetRegisterGlobal+0xe2>
 800457a:	2860      	cmp	r0, #96	; 0x60
 800457c:	d011      	beq.n	80045a2 <RI_GetRegisterGlobal+0xae>
            *size= 0 ; /* */
 800457e:	2200      	movs	r2, #0
 8004580:	801a      	strh	r2, [r3, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8004582:	2005      	movs	r0, #5
}
 8004584:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004586:	2008      	movs	r0, #8
}
 8004588:	bd10      	pop	{r4, pc}
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800458a:	4608      	mov	r0, r1
}
 800458c:	bd10      	pop	{r4, pc}
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800458e:	fa1f fe8e 	uxth.w	lr, lr
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8004592:	210a      	movs	r1, #10
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004594:	f1be 0f0b 	cmp.w	lr, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8004598:	8011      	strh	r1, [r2, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800459a:	d834      	bhi.n	8004606 <RI_GetRegisterGlobal+0x112>
 800459c:	220c      	movs	r2, #12
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800459e:	2008      	movs	r0, #8
 80045a0:	e7cb      	b.n	800453a <RI_GetRegisterGlobal+0x46>
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045a2:	4c20      	ldr	r4, [pc, #128]	; (8004624 <RI_GetRegisterGlobal+0x130>)
 80045a4:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 80045a8:	2101      	movs	r1, #1
 80045aa:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045ac:	b180      	cbz	r0, 80045d0 <RI_GetRegisterGlobal+0xdc>
 80045ae:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 80045b2:	46a4      	mov	ip, r4
 80045b4:	e008      	b.n	80045c8 <RI_GetRegisterGlobal+0xd4>
    *tempdestString = *tempsrcString;
 80045b6:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 80045ba:	8819      	ldrh	r1, [r3, #0]
 80045bc:	3101      	adds	r1, #1
 80045be:	b289      	uxth	r1, r1
 80045c0:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045c2:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 80045c6:	b118      	cbz	r0, 80045d0 <RI_GetRegisterGlobal+0xdc>
 80045c8:	458e      	cmp	lr, r1
 80045ca:	d8f4      	bhi.n	80045b6 <RI_GetRegisterGlobal+0xc2>
    retVal = MCP_ERROR_STRING_FORMAT;
 80045cc:	2006      	movs	r0, #6
}
 80045ce:	bd10      	pop	{r4, pc}
    *tempdestString = (int8_t)0;
 80045d0:	2000      	movs	r0, #0
 80045d2:	7010      	strb	r0, [r2, #0]
}
 80045d4:	bd10      	pop	{r4, pc}
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045d6:	4c14      	ldr	r4, [pc, #80]	; (8004628 <RI_GetRegisterGlobal+0x134>)
 80045d8:	f994 0000 	ldrsb.w	r0, [r4]
  *size= 1U ; /* /0 is the min String size */
 80045dc:	2101      	movs	r1, #1
 80045de:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045e0:	2800      	cmp	r0, #0
 80045e2:	d0f5      	beq.n	80045d0 <RI_GetRegisterGlobal+0xdc>
 80045e4:	fa1f fe8e 	uxth.w	lr, lr
  const char_t *tempsrcString = srcString;
 80045e8:	46a4      	mov	ip, r4
 80045ea:	e009      	b.n	8004600 <RI_GetRegisterGlobal+0x10c>
    *tempdestString = *tempsrcString;
 80045ec:	f802 0b01 	strb.w	r0, [r2], #1
    *size = *size + 1U;
 80045f0:	8819      	ldrh	r1, [r3, #0]
 80045f2:	3101      	adds	r1, #1
 80045f4:	b289      	uxth	r1, r1
 80045f6:	8019      	strh	r1, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 80045f8:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 80045fc:	2800      	cmp	r0, #0
 80045fe:	d0e7      	beq.n	80045d0 <RI_GetRegisterGlobal+0xdc>
 8004600:	458e      	cmp	lr, r1
 8004602:	d8f3      	bhi.n	80045ec <RI_GetRegisterGlobal+0xf8>
 8004604:	e7e2      	b.n	80045cc <RI_GetRegisterGlobal+0xd8>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 8004606:	4909      	ldr	r1, [pc, #36]	; (800462c <RI_GetRegisterGlobal+0x138>)
 8004608:	6848      	ldr	r0, [r1, #4]
 800460a:	680c      	ldr	r4, [r1, #0]
 800460c:	8909      	ldrh	r1, [r1, #8]
 800460e:	f8c2 0006 	str.w	r0, [r2, #6]
 8004612:	f8c2 4002 	str.w	r4, [r2, #2]
 8004616:	8151      	strh	r1, [r2, #10]
    uint8_t retVal = MCP_CMD_OK;
 8004618:	2000      	movs	r0, #0
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 800461a:	220c      	movs	r2, #12
 800461c:	e78d      	b.n	800453a <RI_GetRegisterGlobal+0x46>
    uint8_t retVal = MCP_CMD_OK;
 800461e:	2000      	movs	r0, #0
 8004620:	e7a6      	b.n	8004570 <RI_GetRegisterGlobal+0x7c>
 8004622:	bf00      	nop
 8004624:	0800c108 	.word	0x0800c108
 8004628:	0800c118 	.word	0x0800c118
 800462c:	0800c198 	.word	0x0800c198

08004630 <RI_GetRegisterMotor1>:
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 8004630:	b570      	push	{r4, r5, r6, lr}
 8004632:	b098      	sub	sp, #96	; 0x60
 8004634:	461d      	mov	r5, r3
    switch (typeID)
 8004636:	f1a1 0308 	sub.w	r3, r1, #8
  uint8_t RI_GetRegisterMotor1(uint16_t regID,uint8_t typeID,uint8_t * data,uint16_t *size,int16_t freeSpace) {
 800463a:	f9bd c070 	ldrsh.w	ip, [sp, #112]	; 0x70
 800463e:	4614      	mov	r4, r2
    switch (typeID)
 8004640:	2b20      	cmp	r3, #32
 8004642:	d812      	bhi.n	800466a <RI_GetRegisterMotor1+0x3a>
 8004644:	e8df f003 	tbb	[pc, r3]
 8004648:	11111133 	.word	0x11111133
 800464c:	11111111 	.word	0x11111111
 8004650:	11111176 	.word	0x11111176
 8004654:	11111111 	.word	0x11111111
 8004658:	1111114c 	.word	0x1111114c
 800465c:	11111111 	.word	0x11111111
 8004660:	1111116c 	.word	0x1111116c
 8004664:	11111111 	.word	0x11111111
 8004668:	14          	.byte	0x14
 8004669:	00          	.byte	0x00
 800466a:	2007      	movs	r0, #7
  }
 800466c:	b018      	add	sp, #96	; 0x60
 800466e:	bd70      	pop	{r4, r5, r6, pc}
        rawData++;
 8004670:	f5b0 7fd4 	cmp.w	r0, #424	; 0x1a8
 8004674:	f104 0202 	add.w	r2, r4, #2
        switch (regID)
 8004678:	f000 834c 	beq.w	8004d14 <RI_GetRegisterMotor1+0x6e4>
 800467c:	f200 808f 	bhi.w	800479e <RI_GetRegisterMotor1+0x16e>
 8004680:	28e8      	cmp	r0, #232	; 0xe8
 8004682:	f000 833d 	beq.w	8004d00 <RI_GetRegisterMotor1+0x6d0>
 8004686:	d87b      	bhi.n	8004780 <RI_GetRegisterMotor1+0x150>
 8004688:	2868      	cmp	r0, #104	; 0x68
 800468a:	f000 8354 	beq.w	8004d36 <RI_GetRegisterMotor1+0x706>
 800468e:	28a8      	cmp	r0, #168	; 0xa8
 8004690:	f040 8331 	bne.w	8004cf6 <RI_GetRegisterMotor1+0x6c6>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004694:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 8004698:	2310      	movs	r3, #16
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 800469a:	f1bc 0f11 	cmp.w	ip, #17
            *rawSize = (uint16_t)sizeof(ApplicationConfig_reg_t);
 800469e:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 80046a0:	f200 82de 	bhi.w	8004c60 <RI_GetRegisterMotor1+0x630>
 80046a4:	2312      	movs	r3, #18
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 80046a6:	2008      	movs	r0, #8
        *size = (*rawSize) + 2U;
 80046a8:	802b      	strh	r3, [r5, #0]
  }
 80046aa:	b018      	add	sp, #96	; 0x60
 80046ac:	bd70      	pop	{r4, r5, r6, pc}
        if (freeSpace > 0)
 80046ae:	f1bc 0f00 	cmp.w	ip, #0
 80046b2:	f340 82e2 	ble.w	8004c7a <RI_GetRegisterMotor1+0x64a>
          switch (regID)
 80046b6:	f5b0 6fa9 	cmp.w	r0, #1352	; 0x548
 80046ba:	f000 8301 	beq.w	8004cc0 <RI_GetRegisterMotor1+0x690>
 80046be:	f200 809d 	bhi.w	80047fc <RI_GetRegisterMotor1+0x1cc>
 80046c2:	2848      	cmp	r0, #72	; 0x48
 80046c4:	f000 82dd 	beq.w	8004c82 <RI_GetRegisterMotor1+0x652>
 80046c8:	2888      	cmp	r0, #136	; 0x88
 80046ca:	f040 82d8 	bne.w	8004c7e <RI_GetRegisterMotor1+0x64e>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 80046ce:	48b0      	ldr	r0, [pc, #704]	; (8004990 <RI_GetRegisterMotor1+0x360>)
 80046d0:	f7fd ffd0 	bl	8002674 <MCI_GetControlMode>
 80046d4:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80046d6:	2000      	movs	r0, #0
          *size = 1;
 80046d8:	2301      	movs	r3, #1
 80046da:	802b      	strh	r3, [r5, #0]
  }
 80046dc:	b018      	add	sp, #96	; 0x60
 80046de:	bd70      	pop	{r4, r5, r6, pc}
        if (freeSpace >= 4)
 80046e0:	f1bc 0f03 	cmp.w	ip, #3
 80046e4:	f340 8279 	ble.w	8004bda <RI_GetRegisterMotor1+0x5aa>
          switch (regID)
 80046e8:	f5b0 7fec 	cmp.w	r0, #472	; 0x1d8
 80046ec:	f000 833c 	beq.w	8004d68 <RI_GetRegisterMotor1+0x738>
 80046f0:	f200 8252 	bhi.w	8004b98 <RI_GetRegisterMotor1+0x568>
 80046f4:	2898      	cmp	r0, #152	; 0x98
 80046f6:	f000 832e 	beq.w	8004d56 <RI_GetRegisterMotor1+0x726>
 80046fa:	f240 823e 	bls.w	8004b7a <RI_GetRegisterMotor1+0x54a>
 80046fe:	f5b0 7fac 	cmp.w	r0, #344	; 0x158
 8004702:	f000 8322 	beq.w	8004d4a <RI_GetRegisterMotor1+0x71a>
 8004706:	f5b0 7fcc 	cmp.w	r0, #408	; 0x198
 800470a:	f040 82df 	bne.w	8004ccc <RI_GetRegisterMotor1+0x69c>
static inline int32_t STO_CR_GetObservedBemfLevel(const STO_CR_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  return ((NULL == pHandle) ? 0 : pHandle->Obs_Bemf_Level);
#else
  return (pHandle->Obs_Bemf_Level);
 800470e:	4ba1      	ldr	r3, [pc, #644]	; (8004994 <RI_GetRegisterMotor1+0x364>)
 8004710:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
              *regdata32 = STO_CR_GetObservedBemfLevel(&STO_CR_M1);
 8004714:	6023      	str	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004716:	2000      	movs	r0, #0
          *size = 4;
 8004718:	2304      	movs	r3, #4
 800471a:	802b      	strh	r3, [r5, #0]
  }
 800471c:	b018      	add	sp, #96	; 0x60
 800471e:	bd70      	pop	{r4, r5, r6, pc}
        switch (regID)
 8004720:	28a0      	cmp	r0, #160	; 0xa0
 8004722:	f000 8279 	beq.w	8004c18 <RI_GetRegisterMotor1+0x5e8>
 8004726:	28e0      	cmp	r0, #224	; 0xe0
 8004728:	f000 825a 	beq.w	8004be0 <RI_GetRegisterMotor1+0x5b0>
            *size= 0 ; /* */
 800472c:	2300      	movs	r3, #0
 800472e:	802b      	strh	r3, [r5, #0]
            retVal = MCP_ERROR_UNKNOWN_REG;
 8004730:	2005      	movs	r0, #5
            break;
 8004732:	e79b      	b.n	800466c <RI_GetRegisterMotor1+0x3c>
        if (freeSpace >= 2)
 8004734:	f1bc 0f01 	cmp.w	ip, #1
 8004738:	f340 824f 	ble.w	8004bda <RI_GetRegisterMotor1+0x5aa>
          switch (regID)
 800473c:	f5b0 6f31 	cmp.w	r0, #2832	; 0xb10
 8004740:	f000 837e 	beq.w	8004e40 <RI_GetRegisterMotor1+0x810>
 8004744:	f200 80c2 	bhi.w	80048cc <RI_GetRegisterMotor1+0x29c>
 8004748:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 800474c:	f000 8354 	beq.w	8004df8 <RI_GetRegisterMotor1+0x7c8>
 8004750:	f200 80a7 	bhi.w	80048a2 <RI_GetRegisterMotor1+0x272>
 8004754:	f5b0 7f24 	cmp.w	r0, #656	; 0x290
 8004758:	f000 8348 	beq.w	8004dec <RI_GetRegisterMotor1+0x7bc>
 800475c:	d973      	bls.n	8004846 <RI_GetRegisterMotor1+0x216>
 800475e:	f5b0 6f82 	cmp.w	r0, #1040	; 0x410
 8004762:	f000 8355 	beq.w	8004e10 <RI_GetRegisterMotor1+0x7e0>
 8004766:	d95d      	bls.n	8004824 <RI_GetRegisterMotor1+0x1f4>
 8004768:	f5b0 6fb2 	cmp.w	r0, #1424	; 0x590
 800476c:	d150      	bne.n	8004810 <RI_GetRegisterMotor1+0x1e0>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor);
 800476e:	488a      	ldr	r0, [pc, #552]	; (8004998 <RI_GetRegisterMotor1+0x368>)
 8004770:	f005 f830 	bl	80097d4 <VBS_GetAvBusVoltage_V>
 8004774:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004776:	2000      	movs	r0, #0
          *size = 2;
 8004778:	2302      	movs	r3, #2
 800477a:	802b      	strh	r3, [r5, #0]
  }
 800477c:	b018      	add	sp, #96	; 0x60
 800477e:	bd70      	pop	{r4, r5, r6, pc}
 8004780:	f5b0 7f94 	cmp.w	r0, #296	; 0x128
 8004784:	f040 82b7 	bne.w	8004cf6 <RI_GetRegisterMotor1+0x6c6>
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8004788:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = 12;
 800478c:	230c      	movs	r3, #12
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 800478e:	f1bc 0f0d 	cmp.w	ip, #13
            *rawSize = 12;
 8004792:	8023      	strh	r3, [r4, #0]
            if ((*rawSize) +2U > (uint16_t)freeSpace)
 8004794:	f200 8258 	bhi.w	8004c48 <RI_GetRegisterMotor1+0x618>
 8004798:	230e      	movs	r3, #14
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 800479a:	2008      	movs	r0, #8
 800479c:	e784      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
 800479e:	f5b0 7f5a 	cmp.w	r0, #872	; 0x368
 80047a2:	f000 8295 	beq.w	8004cd0 <RI_GetRegisterMotor1+0x6a0>
 80047a6:	f5b0 7f6a 	cmp.w	r0, #936	; 0x3a8
 80047aa:	d114      	bne.n	80047d6 <RI_GetRegisterMotor1+0x1a6>
            *rawSize = 8;
 80047ac:	2308      	movs	r3, #8
 80047ae:	8023      	strh	r3, [r4, #0]
            Position = TC_GetMoveDuration(&PosCtrlM1);   /* Does this duration make sense ? */
 80047b0:	487a      	ldr	r0, [pc, #488]	; (800499c <RI_GetRegisterMotor1+0x36c>)
 80047b2:	f007 fb71 	bl	800be98 <TC_GetMoveDuration>
            Duration = TC_GetTargetPosition(&PosCtrlM1);
 80047b6:	4879      	ldr	r0, [pc, #484]	; (800499c <RI_GetRegisterMotor1+0x36c>)
            Position = TC_GetMoveDuration(&PosCtrlM1);   /* Does this duration make sense ? */
 80047b8:	ee10 6a10 	vmov	r6, s0
            Duration = TC_GetTargetPosition(&PosCtrlM1);
 80047bc:	f007 fb68 	bl	800be90 <TC_GetTargetPosition>
        *size = (*rawSize) + 2U;
 80047c0:	8823      	ldrh	r3, [r4, #0]
            (void)memcpy(rawData, &Position, 4);
 80047c2:	f8c4 6002 	str.w	r6, [r4, #2]
            (void)memcpy(&rawData[4], &Duration, 4);
 80047c6:	ee10 2a10 	vmov	r2, s0
        *size = (*rawSize) + 2U;
 80047ca:	3302      	adds	r3, #2
            (void)memcpy(&rawData[4], &Duration, 4);
 80047cc:	f8c4 2006 	str.w	r2, [r4, #6]
        *size = (*rawSize) + 2U;
 80047d0:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 80047d2:	2000      	movs	r0, #0
 80047d4:	e768      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
 80047d6:	f5b0 7ff4 	cmp.w	r0, #488	; 0x1e8
 80047da:	f040 828c 	bne.w	8004cf6 <RI_GetRegisterMotor1+0x6c6>
            *rawSize = 4;
 80047de:	2304      	movs	r3, #4
 80047e0:	8023      	strh	r3, [r4, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 80047e2:	486b      	ldr	r0, [pc, #428]	; (8004990 <RI_GetRegisterMotor1+0x360>)
 80047e4:	f7fd ff4e 	bl	8002684 <MCI_GetLastRampFinalTorque>
 80047e8:	8060      	strh	r0, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 80047ea:	4869      	ldr	r0, [pc, #420]	; (8004990 <RI_GetRegisterMotor1+0x360>)
 80047ec:	f7fd ff4e 	bl	800268c <MCI_GetLastRampFinalDuration>
        *size = (*rawSize) + 2U;
 80047f0:	8823      	ldrh	r3, [r4, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 80047f2:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 80047f4:	3302      	adds	r3, #2
 80047f6:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 80047f8:	2000      	movs	r0, #0
            break;
 80047fa:	e755      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
 80047fc:	f5b0 6fb1 	cmp.w	r0, #1416	; 0x588
 8004800:	f040 823d 	bne.w	8004c7e <RI_GetRegisterMotor1+0x64e>
              *data = (uint8_t) TC_GetAlignmentStatus(&PosCtrlM1);
 8004804:	4865      	ldr	r0, [pc, #404]	; (800499c <RI_GetRegisterMotor1+0x36c>)
 8004806:	f007 fb4f 	bl	800bea8 <TC_GetAlignmentStatus>
 800480a:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800480c:	2000      	movs	r0, #0
              break;
 800480e:	e763      	b.n	80046d8 <RI_GetRegisterMotor1+0xa8>
 8004810:	f5b0 6fba 	cmp.w	r0, #1488	; 0x5d0
 8004814:	f040 8370 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = NTC_GetAvTemp_C(&TempSensor_M1);
 8004818:	4861      	ldr	r0, [pc, #388]	; (80049a0 <RI_GetRegisterMotor1+0x370>)
 800481a:	f005 fb7f 	bl	8009f1c <NTC_GetAvTemp_C>
 800481e:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004820:	2000      	movs	r0, #0
              break;
 8004822:	e7a9      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004824:	f5b0 7f44 	cmp.w	r0, #784	; 0x310
 8004828:	f000 8360 	beq.w	8004eec <RI_GetRegisterMotor1+0x8bc>
 800482c:	f5b0 7f74 	cmp.w	r0, #976	; 0x3d0
 8004830:	d117      	bne.n	8004862 <RI_GetRegisterMotor1+0x232>
              STO_CR_GetObserverGains(&STO_CR_M1, &hC1, &hC2);
 8004832:	4858      	ldr	r0, [pc, #352]	; (8004994 <RI_GetRegisterMotor1+0x364>)
 8004834:	aa17      	add	r2, sp, #92	; 0x5c
 8004836:	a916      	add	r1, sp, #88	; 0x58
 8004838:	f007 f832 	bl	800b8a0 <STO_CR_GetObserverGains>
              *regdata16 = hC1;
 800483c:	f8bd 3058 	ldrh.w	r3, [sp, #88]	; 0x58
 8004840:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004842:	2000      	movs	r0, #0
 8004844:	e798      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004846:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
 800484a:	f000 8349 	beq.w	8004ee0 <RI_GetRegisterMotor1+0x8b0>
 800484e:	d91c      	bls.n	800488a <RI_GetRegisterMotor1+0x25a>
 8004850:	f5b0 7fe8 	cmp.w	r0, #464	; 0x1d0
 8004854:	d10f      	bne.n	8004876 <RI_GetRegisterMotor1+0x246>
              *regdata16 = PID_GetKI(&PIDIqHandle_M1);
 8004856:	4853      	ldr	r0, [pc, #332]	; (80049a4 <RI_GetRegisterMotor1+0x374>)
 8004858:	f005 fb82 	bl	8009f60 <PID_GetKI>
 800485c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800485e:	2000      	movs	r0, #0
              break;
 8004860:	e78a      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004862:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 8004866:	f040 8347 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = PID_GetKI(&PIDIdHandle_M1);
 800486a:	484f      	ldr	r0, [pc, #316]	; (80049a8 <RI_GetRegisterMotor1+0x378>)
 800486c:	f005 fb78 	bl	8009f60 <PID_GetKI>
 8004870:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004872:	2000      	movs	r0, #0
              break;
 8004874:	e780      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004876:	f5b0 7f04 	cmp.w	r0, #528	; 0x210
 800487a:	f040 833d 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = PID_GetKD(&PIDIqHandle_M1);
 800487e:	4849      	ldr	r0, [pc, #292]	; (80049a4 <RI_GetRegisterMotor1+0x374>)
 8004880:	f005 fb98 	bl	8009fb4 <PID_GetKD>
 8004884:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004886:	2000      	movs	r0, #0
              break;
 8004888:	e776      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 800488a:	28d0      	cmp	r0, #208	; 0xd0
 800488c:	f000 8322 	beq.w	8004ed4 <RI_GetRegisterMotor1+0x8a4>
 8004890:	f5b0 7f88 	cmp.w	r0, #272	; 0x110
 8004894:	d139      	bne.n	800490a <RI_GetRegisterMotor1+0x2da>
              *regdata16 = PID_GetKD(&PIDSpeedHandle_M1);
 8004896:	4845      	ldr	r0, [pc, #276]	; (80049ac <RI_GetRegisterMotor1+0x37c>)
 8004898:	f005 fb8c 	bl	8009fb4 <PID_GetKD>
 800489c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800489e:	2000      	movs	r0, #0
              break;
 80048a0:	e76a      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 80048a2:	f5b0 6f19 	cmp.w	r0, #2448	; 0x990
 80048a6:	f000 830d 	beq.w	8004ec4 <RI_GetRegisterMotor1+0x894>
 80048aa:	d94a      	bls.n	8004942 <RI_GetRegisterMotor1+0x312>
 80048ac:	f5b0 6f25 	cmp.w	r0, #2640	; 0xa50
 80048b0:	f000 8302 	beq.w	8004eb8 <RI_GetRegisterMotor1+0x888>
 80048b4:	d93c      	bls.n	8004930 <RI_GetRegisterMotor1+0x300>
 80048b6:	f5b0 6f29 	cmp.w	r0, #2704	; 0xa90
 80048ba:	d12f      	bne.n	800491c <RI_GetRegisterMotor1+0x2ec>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 80048bc:	4834      	ldr	r0, [pc, #208]	; (8004990 <RI_GetRegisterMotor1+0x360>)
 80048be:	f7fd ff61 	bl	8002784 <MCI_GetValphabeta>
 80048c2:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80048c6:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80048c8:	2000      	movs	r0, #0
              break;
 80048ca:	e755      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 80048cc:	f241 33d0 	movw	r3, #5072	; 0x13d0
 80048d0:	4298      	cmp	r0, r3
 80048d2:	f000 82eb 	beq.w	8004eac <RI_GetRegisterMotor1+0x87c>
 80048d6:	f240 809a 	bls.w	8004a0e <RI_GetRegisterMotor1+0x3de>
 80048da:	f241 5390 	movw	r3, #5520	; 0x1590
 80048de:	4298      	cmp	r0, r3
 80048e0:	f000 82de 	beq.w	8004ea0 <RI_GetRegisterMotor1+0x870>
 80048e4:	f240 8083 	bls.w	80049ee <RI_GetRegisterMotor1+0x3be>
 80048e8:	f241 6390 	movw	r3, #5776	; 0x1690
 80048ec:	4298      	cmp	r0, r3
 80048ee:	f000 82d1 	beq.w	8004e94 <RI_GetRegisterMotor1+0x864>
 80048f2:	f240 8112 	bls.w	8004b1a <RI_GetRegisterMotor1+0x4ea>
 80048f6:	f241 63d0 	movw	r3, #5840	; 0x16d0
 80048fa:	4298      	cmp	r0, r3
 80048fc:	d16c      	bne.n	80049d8 <RI_GetRegisterMotor1+0x3a8>
              *regdataU16 = PID_GetKIDivisorPOW2(&PID_PosParamsM1);
 80048fe:	482c      	ldr	r0, [pc, #176]	; (80049b0 <RI_GetRegisterMotor1+0x380>)
 8004900:	f005 fb3c 	bl	8009f7c <PID_GetKIDivisorPOW2>
 8004904:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004906:	2000      	movs	r0, #0
              break;
 8004908:	e736      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 800490a:	2890      	cmp	r0, #144	; 0x90
 800490c:	f040 82f4 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = PID_GetKP(&PIDSpeedHandle_M1);
 8004910:	4826      	ldr	r0, [pc, #152]	; (80049ac <RI_GetRegisterMotor1+0x37c>)
 8004912:	f005 fb21 	bl	8009f58 <PID_GetKP>
 8004916:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004918:	2000      	movs	r0, #0
              break;
 800491a:	e72d      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 800491c:	f5b0 6f2d 	cmp.w	r0, #2768	; 0xad0
 8004920:	f040 82ea 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
 8004924:	4b23      	ldr	r3, [pc, #140]	; (80049b4 <RI_GetRegisterMotor1+0x384>)
 8004926:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) &ENCODER_M1); //cstat !MISRAC2012-Rule-11.3
 800492a:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800492c:	2000      	movs	r0, #0
              break;
 800492e:	e723      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004930:	f5b0 6f1d 	cmp.w	r0, #2512	; 0x9d0
 8004934:	d115      	bne.n	8004962 <RI_GetRegisterMotor1+0x332>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8004936:	4816      	ldr	r0, [pc, #88]	; (8004990 <RI_GetRegisterMotor1+0x360>)
 8004938:	f7fd ff16 	bl	8002768 <MCI_GetVqd>
 800493c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800493e:	2000      	movs	r0, #0
              break;
 8004940:	e71a      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004942:	f5b0 6f0d 	cmp.w	r0, #2256	; 0x8d0
 8004946:	f000 829f 	beq.w	8004e88 <RI_GetRegisterMotor1+0x858>
 800494a:	d935      	bls.n	80049b8 <RI_GetRegisterMotor1+0x388>
 800494c:	f5b0 6f11 	cmp.w	r0, #2320	; 0x910
 8004950:	d113      	bne.n	800497a <RI_GetRegisterMotor1+0x34a>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8004952:	480f      	ldr	r0, [pc, #60]	; (8004990 <RI_GetRegisterMotor1+0x360>)
 8004954:	f7fd fed4 	bl	8002700 <MCI_GetIqd>
 8004958:	f3c0 400f 	ubfx	r0, r0, #16, #16
 800495c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800495e:	2000      	movs	r0, #0
              break;
 8004960:	e70a      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004962:	f5b0 6f21 	cmp.w	r0, #2576	; 0xa10
 8004966:	f040 82c7 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 800496a:	4809      	ldr	r0, [pc, #36]	; (8004990 <RI_GetRegisterMotor1+0x360>)
 800496c:	f7fd fefc 	bl	8002768 <MCI_GetVqd>
 8004970:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8004974:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004976:	2000      	movs	r0, #0
              break;
 8004978:	e6fe      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 800497a:	f5b0 6f15 	cmp.w	r0, #2384	; 0x950
 800497e:	f040 82bb 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8004982:	4803      	ldr	r0, [pc, #12]	; (8004990 <RI_GetRegisterMotor1+0x360>)
 8004984:	f7fd fee2 	bl	800274c <MCI_GetIqdref>
 8004988:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 800498a:	2000      	movs	r0, #0
              break;
 800498c:	e6f4      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 800498e:	bf00      	nop
 8004990:	20000070 	.word	0x20000070
 8004994:	200002b8 	.word	0x200002b8
 8004998:	20000484 	.word	0x20000484
 800499c:	20000230 	.word	0x20000230
 80049a0:	20000580 	.word	0x20000580
 80049a4:	200000d4 	.word	0x200000d4
 80049a8:	2000009c 	.word	0x2000009c
 80049ac:	2000010c 	.word	0x2000010c
 80049b0:	20000144 	.word	0x20000144
 80049b4:	200004a0 	.word	0x200004a0
 80049b8:	f5b0 6f05 	cmp.w	r0, #2128	; 0x850
 80049bc:	f000 825e 	beq.w	8004e7c <RI_GetRegisterMotor1+0x84c>
 80049c0:	f5b0 6f09 	cmp.w	r0, #2192	; 0x890
 80049c4:	f040 80b8 	bne.w	8004b38 <RI_GetRegisterMotor1+0x508>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 80049c8:	48b1      	ldr	r0, [pc, #708]	; (8004c90 <RI_GetRegisterMotor1+0x660>)
 80049ca:	f7fd fe8b 	bl	80026e4 <MCI_GetIalphabeta>
 80049ce:	f3c0 400f 	ubfx	r0, r0, #16, #16
 80049d2:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80049d4:	2000      	movs	r0, #0
              break;
 80049d6:	e6cf      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 80049d8:	f241 7310 	movw	r3, #5904	; 0x1710
 80049dc:	4298      	cmp	r0, r3
 80049de:	f040 828b 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdataU16 = PID_GetKDDivisorPOW2(&PID_PosParamsM1);
 80049e2:	48ac      	ldr	r0, [pc, #688]	; (8004c94 <RI_GetRegisterMotor1+0x664>)
 80049e4:	f005 faea 	bl	8009fbc <PID_GetKDDivisorPOW2>
 80049e8:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 80049ea:	2000      	movs	r0, #0
              break;
 80049ec:	e6c4      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 80049ee:	f241 43d0 	movw	r3, #5328	; 0x14d0
 80049f2:	4298      	cmp	r0, r3
 80049f4:	f000 823c 	beq.w	8004e70 <RI_GetRegisterMotor1+0x840>
 80049f8:	d92b      	bls.n	8004a52 <RI_GetRegisterMotor1+0x422>
 80049fa:	f241 5310 	movw	r3, #5392	; 0x1510
 80049fe:	4298      	cmp	r0, r3
 8004a00:	d11c      	bne.n	8004a3c <RI_GetRegisterMotor1+0x40c>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIdHandle_M1);
 8004a02:	48a5      	ldr	r0, [pc, #660]	; (8004c98 <RI_GetRegisterMotor1+0x668>)
 8004a04:	f005 fab2 	bl	8009f6c <PID_GetKPDivisorPOW2>
 8004a08:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004a0a:	2000      	movs	r0, #0
              break;
 8004a0c:	e6b4      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004a0e:	f5b0 6f65 	cmp.w	r0, #3664	; 0xe50
 8004a12:	f000 81e9 	beq.w	8004de8 <RI_GetRegisterMotor1+0x7b8>
 8004a16:	d950      	bls.n	8004aba <RI_GetRegisterMotor1+0x48a>
 8004a18:	f241 0310 	movw	r3, #4112	; 0x1010
 8004a1c:	4298      	cmp	r0, r3
 8004a1e:	f000 8215 	beq.w	8004e4c <RI_GetRegisterMotor1+0x81c>
 8004a22:	d93b      	bls.n	8004a9c <RI_GetRegisterMotor1+0x46c>
 8004a24:	f241 0350 	movw	r3, #4176	; 0x1050
 8004a28:	4298      	cmp	r0, r3
 8004a2a:	d121      	bne.n	8004a70 <RI_GetRegisterMotor1+0x440>
              *regdata16 = FF_GetVqdAvPIout(&FF_M1).d;
 8004a2c:	489b      	ldr	r0, [pc, #620]	; (8004c9c <RI_GetRegisterMotor1+0x66c>)
 8004a2e:	f005 f8c1 	bl	8009bb4 <FF_GetVqdAvPIout>
 8004a32:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8004a36:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004a38:	2000      	movs	r0, #0
              break;
 8004a3a:	e69d      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004a3c:	f241 5350 	movw	r3, #5456	; 0x1550
 8004a40:	4298      	cmp	r0, r3
 8004a42:	f040 8259 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIdHandle_M1);
 8004a46:	4894      	ldr	r0, [pc, #592]	; (8004c98 <RI_GetRegisterMotor1+0x668>)
 8004a48:	f005 fa98 	bl	8009f7c <PID_GetKIDivisorPOW2>
 8004a4c:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004a4e:	2000      	movs	r0, #0
              break;
 8004a50:	e692      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004a52:	f241 4350 	movw	r3, #5200	; 0x1450
 8004a56:	4298      	cmp	r0, r3
 8004a58:	f000 8204 	beq.w	8004e64 <RI_GetRegisterMotor1+0x834>
 8004a5c:	f241 4390 	movw	r3, #5264	; 0x1490
 8004a60:	4298      	cmp	r0, r3
 8004a62:	d110      	bne.n	8004a86 <RI_GetRegisterMotor1+0x456>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(&PIDSpeedHandle_M1);
 8004a64:	488e      	ldr	r0, [pc, #568]	; (8004ca0 <RI_GetRegisterMotor1+0x670>)
 8004a66:	f005 fa89 	bl	8009f7c <PID_GetKIDivisorPOW2>
 8004a6a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004a6c:	2000      	movs	r0, #0
              break;
 8004a6e:	e683      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004a70:	f241 3390 	movw	r3, #5008	; 0x1390
 8004a74:	4298      	cmp	r0, r3
 8004a76:	f040 823f 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = PID_GetKP( &PID_PosParamsM1);
 8004a7a:	4886      	ldr	r0, [pc, #536]	; (8004c94 <RI_GetRegisterMotor1+0x664>)
 8004a7c:	f005 fa6c 	bl	8009f58 <PID_GetKP>
 8004a80:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004a82:	2000      	movs	r0, #0
              break;
 8004a84:	e678      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004a86:	f241 4310 	movw	r3, #5136	; 0x1410
 8004a8a:	4298      	cmp	r0, r3
 8004a8c:	f040 8234 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = PID_GetKD( &PID_PosParamsM1);
 8004a90:	4880      	ldr	r0, [pc, #512]	; (8004c94 <RI_GetRegisterMotor1+0x664>)
 8004a92:	f005 fa8f 	bl	8009fb4 <PID_GetKD>
 8004a96:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004a98:	2000      	movs	r0, #0
              break;
 8004a9a:	e66d      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004a9c:	f5b0 6f79 	cmp.w	r0, #3984	; 0xf90
 8004aa0:	f000 81da 	beq.w	8004e58 <RI_GetRegisterMotor1+0x828>
 8004aa4:	f5b0 6f7d 	cmp.w	r0, #4048	; 0xfd0
 8004aa8:	d115      	bne.n	8004ad6 <RI_GetRegisterMotor1+0x4a6>
              *regdata16 = FF_GetVqdff(&FF_M1).d;
 8004aaa:	487c      	ldr	r0, [pc, #496]	; (8004c9c <RI_GetRegisterMotor1+0x66c>)
 8004aac:	f005 f876 	bl	8009b9c <FF_GetVqdff>
 8004ab0:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8004ab4:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004ab6:	2000      	movs	r0, #0
              break;
 8004ab8:	e65e      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004aba:	f5b0 6f59 	cmp.w	r0, #3472	; 0xd90
 8004abe:	f000 81b7 	beq.w	8004e30 <RI_GetRegisterMotor1+0x800>
 8004ac2:	d91d      	bls.n	8004b00 <RI_GetRegisterMotor1+0x4d0>
 8004ac4:	f5b0 6f5d 	cmp.w	r0, #3536	; 0xdd0
 8004ac8:	d10e      	bne.n	8004ae8 <RI_GetRegisterMotor1+0x4b8>
              *regdata16 = STO_CR_GetEstimatedBemf(&STO_CR_M1).alpha;
 8004aca:	4876      	ldr	r0, [pc, #472]	; (8004ca4 <RI_GetRegisterMotor1+0x674>)
 8004acc:	f006 fec8 	bl	800b860 <STO_CR_GetEstimatedBemf>
 8004ad0:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004ad2:	2000      	movs	r0, #0
              break;
 8004ad4:	e650      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
    uint8_t retVal = MCP_CMD_OK;
 8004ad6:	f5b0 6f69 	cmp.w	r0, #3728	; 0xe90
          *size = 2;
 8004ada:	f04f 0302 	mov.w	r3, #2
    uint8_t retVal = MCP_CMD_OK;
 8004ade:	bf14      	ite	ne
 8004ae0:	2005      	movne	r0, #5
 8004ae2:	2000      	moveq	r0, #0
          *size = 2;
 8004ae4:	802b      	strh	r3, [r5, #0]
 8004ae6:	e649      	b.n	800477c <RI_GetRegisterMotor1+0x14c>
 8004ae8:	f5b0 6f61 	cmp.w	r0, #3600	; 0xe10
 8004aec:	f040 8204 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = STO_CR_GetEstimatedBemf(&STO_CR_M1).beta;
 8004af0:	486c      	ldr	r0, [pc, #432]	; (8004ca4 <RI_GetRegisterMotor1+0x674>)
 8004af2:	f006 feb5 	bl	800b860 <STO_CR_GetEstimatedBemf>
 8004af6:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8004afa:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004afc:	2000      	movs	r0, #0
              break;
 8004afe:	e63b      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004b00:	f5b0 6f51 	cmp.w	r0, #3344	; 0xd10
 8004b04:	f000 818e 	beq.w	8004e24 <RI_GetRegisterMotor1+0x7f4>
 8004b08:	f5b0 6f55 	cmp.w	r0, #3408	; 0xd50
 8004b0c:	d120      	bne.n	8004b50 <RI_GetRegisterMotor1+0x520>
              *regdata16 = STO_CR_GetEstimatedCurrent(&STO_CR_M1).alpha;
 8004b0e:	4865      	ldr	r0, [pc, #404]	; (8004ca4 <RI_GetRegisterMotor1+0x674>)
 8004b10:	f006 feb2 	bl	800b878 <STO_CR_GetEstimatedCurrent>
 8004b14:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004b16:	2000      	movs	r0, #0
              break;
 8004b18:	e62e      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004b1a:	f241 6310 	movw	r3, #5648	; 0x1610
 8004b1e:	4298      	cmp	r0, r3
 8004b20:	f000 8170 	beq.w	8004e04 <RI_GetRegisterMotor1+0x7d4>
 8004b24:	f241 6350 	movw	r3, #5712	; 0x1650
 8004b28:	4298      	cmp	r0, r3
 8004b2a:	d11b      	bne.n	8004b64 <RI_GetRegisterMotor1+0x534>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIqHandle_M1);
 8004b2c:	485e      	ldr	r0, [pc, #376]	; (8004ca8 <RI_GetRegisterMotor1+0x678>)
 8004b2e:	f005 fa45 	bl	8009fbc <PID_GetKDDivisorPOW2>
 8004b32:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004b34:	2000      	movs	r0, #0
              break;
 8004b36:	e61f      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004b38:	f5b0 6f01 	cmp.w	r0, #2064	; 0x810
 8004b3c:	f040 81dc 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8004b40:	4853      	ldr	r0, [pc, #332]	; (8004c90 <RI_GetRegisterMotor1+0x660>)
 8004b42:	f7fd fdc1 	bl	80026c8 <MCI_GetIab>
 8004b46:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8004b4a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004b4c:	2000      	movs	r0, #0
              break;
 8004b4e:	e613      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004b50:	f5b0 6f4d 	cmp.w	r0, #3280	; 0xcd0
 8004b54:	f040 81d0 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
 8004b58:	4b52      	ldr	r3, [pc, #328]	; (8004ca4 <RI_GetRegisterMotor1+0x674>)
 8004b5a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
              *regdata16 = SPD_GetElAngle((SpeednPosFdbk_Handle_t *)&STO_CR_M1);
 8004b5e:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004b60:	2000      	movs	r0, #0
              break;
 8004b62:	e609      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004b64:	f241 53d0 	movw	r3, #5584	; 0x15d0
 8004b68:	4298      	cmp	r0, r3
 8004b6a:	f040 81c5 	bne.w	8004ef8 <RI_GetRegisterMotor1+0x8c8>
              *regdataU16 = PID_GetKPDivisorPOW2(&PIDIqHandle_M1);
 8004b6e:	484e      	ldr	r0, [pc, #312]	; (8004ca8 <RI_GetRegisterMotor1+0x678>)
 8004b70:	f005 f9fc 	bl	8009f6c <PID_GetKPDivisorPOW2>
 8004b74:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004b76:	2000      	movs	r0, #0
              break;
 8004b78:	e5fe      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004b7a:	2818      	cmp	r0, #24
 8004b7c:	f000 8107 	beq.w	8004d8e <RI_GetRegisterMotor1+0x75e>
 8004b80:	2858      	cmp	r0, #88	; 0x58
 8004b82:	f040 80a3 	bne.w	8004ccc <RI_GetRegisterMotor1+0x69c>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8004b86:	4842      	ldr	r0, [pc, #264]	; (8004c90 <RI_GetRegisterMotor1+0x660>)
 8004b88:	f7fd fd88 	bl	800269c <MCI_GetAvrgMecSpeedUnit>
 8004b8c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004b90:	0040      	lsls	r0, r0, #1
 8004b92:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004b94:	2000      	movs	r0, #0
              break;
 8004b96:	e5bf      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
 8004b98:	f640 2358 	movw	r3, #2648	; 0xa58
 8004b9c:	4298      	cmp	r0, r3
 8004b9e:	f000 80ed 	beq.w	8004d7c <RI_GetRegisterMotor1+0x74c>
 8004ba2:	d90e      	bls.n	8004bc2 <RI_GetRegisterMotor1+0x592>
 8004ba4:	f641 3358 	movw	r3, #7000	; 0x1b58
 8004ba8:	4298      	cmp	r0, r3
 8004baa:	f040 808f 	bne.w	8004ccc <RI_GetRegisterMotor1+0x69c>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8004bae:	4b3f      	ldr	r3, [pc, #252]	; (8004cac <RI_GetRegisterMotor1+0x67c>)
 8004bb0:	6818      	ldr	r0, [r3, #0]
 8004bb2:	f005 fad1 	bl	800a158 <PQD_GetAvrgElMotorPowerW>
 8004bb6:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val; //cstat !UNION-type-punning
 8004bba:	9b01      	ldr	r3, [sp, #4]
 8004bbc:	6023      	str	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004bbe:	2000      	movs	r0, #0
 8004bc0:	e5aa      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
 8004bc2:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 8004bc6:	f000 80d4 	beq.w	8004d72 <RI_GetRegisterMotor1+0x742>
 8004bca:	f5b0 7f16 	cmp.w	r0, #600	; 0x258
 8004bce:	d17d      	bne.n	8004ccc <RI_GetRegisterMotor1+0x69c>
              *regdata32 = FF_M1.wConstant_2;
 8004bd0:	4b32      	ldr	r3, [pc, #200]	; (8004c9c <RI_GetRegisterMotor1+0x66c>)
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	6023      	str	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004bd6:	2000      	movs	r0, #0
              break;
 8004bd8:	e59e      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004bda:	2008      	movs	r0, #8
  }
 8004bdc:	b018      	add	sp, #96	; 0x60
 8004bde:	bd70      	pop	{r4, r5, r6, pc}
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8004be0:	4b33      	ldr	r3, [pc, #204]	; (8004cb0 <RI_GetRegisterMotor1+0x680>)
 8004be2:	681a      	ldr	r2, [r3, #0]
  *size= 1U ; /* /0 is the min String size */
 8004be4:	2301      	movs	r3, #1
 8004be6:	802b      	strh	r3, [r5, #0]
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8004be8:	f102 0124 	add.w	r1, r2, #36	; 0x24
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8004bec:	f992 2024 	ldrsb.w	r2, [r2, #36]	; 0x24
 8004bf0:	b17a      	cbz	r2, 8004c12 <RI_GetRegisterMotor1+0x5e2>
 8004bf2:	fa1f fc8c 	uxth.w	ip, ip
 8004bf6:	e008      	b.n	8004c0a <RI_GetRegisterMotor1+0x5da>
    *tempdestString = *tempsrcString;
 8004bf8:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8004bfc:	882b      	ldrh	r3, [r5, #0]
 8004bfe:	3301      	adds	r3, #1
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8004c04:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8004c08:	b11a      	cbz	r2, 8004c12 <RI_GetRegisterMotor1+0x5e2>
 8004c0a:	4563      	cmp	r3, ip
 8004c0c:	d3f4      	bcc.n	8004bf8 <RI_GetRegisterMotor1+0x5c8>
    retVal = MCP_ERROR_STRING_FORMAT;
 8004c0e:	2006      	movs	r0, #6
 8004c10:	e52c      	b.n	800466c <RI_GetRegisterMotor1+0x3c>
    *tempdestString = (int8_t)0;
 8004c12:	2000      	movs	r0, #0
 8004c14:	7020      	strb	r0, [r4, #0]
    return (retVal);
 8004c16:	e529      	b.n	800466c <RI_GetRegisterMotor1+0x3c>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8004c18:	4a26      	ldr	r2, [pc, #152]	; (8004cb4 <RI_GetRegisterMotor1+0x684>)
  *size= 1U ; /* /0 is the min String size */
 8004c1a:	2301      	movs	r3, #1
            retVal = RI_MovString (PWR_BOARD_NAME[motorID], charData, size, freeSpace);
 8004c1c:	6811      	ldr	r1, [r2, #0]
  *size= 1U ; /* /0 is the min String size */
 8004c1e:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8004c20:	f991 2000 	ldrsb.w	r2, [r1]
 8004c24:	2a00      	cmp	r2, #0
 8004c26:	d0f4      	beq.n	8004c12 <RI_GetRegisterMotor1+0x5e2>
 8004c28:	fa1f fc8c 	uxth.w	ip, ip
 8004c2c:	e009      	b.n	8004c42 <RI_GetRegisterMotor1+0x612>
    *tempdestString = *tempsrcString;
 8004c2e:	f804 2b01 	strb.w	r2, [r4], #1
    *size = *size + 1U;
 8004c32:	882b      	ldrh	r3, [r5, #0]
 8004c34:	3301      	adds	r3, #1
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	802b      	strh	r3, [r5, #0]
  while ((*tempsrcString != (char_t)0) && (*size < (uint16_t)maxSize))
 8004c3a:	f911 2f01 	ldrsb.w	r2, [r1, #1]!
 8004c3e:	2a00      	cmp	r2, #0
 8004c40:	d0e7      	beq.n	8004c12 <RI_GetRegisterMotor1+0x5e2>
 8004c42:	459c      	cmp	ip, r3
 8004c44:	d8f3      	bhi.n	8004c2e <RI_GetRegisterMotor1+0x5fe>
 8004c46:	e7e2      	b.n	8004c0e <RI_GetRegisterMotor1+0x5de>
              memcpy(rawData, &scaleParams_M1, sizeof(ScaleParams_t) );
 8004c48:	4b1b      	ldr	r3, [pc, #108]	; (8004cb8 <RI_GetRegisterMotor1+0x688>)
 8004c4a:	6858      	ldr	r0, [r3, #4]
 8004c4c:	681c      	ldr	r4, [r3, #0]
 8004c4e:	6899      	ldr	r1, [r3, #8]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	60d3      	str	r3, [r2, #12]
 8004c54:	6050      	str	r0, [r2, #4]
 8004c56:	6014      	str	r4, [r2, #0]
 8004c58:	6091      	str	r1, [r2, #8]
 8004c5a:	230e      	movs	r3, #14
    uint8_t retVal = MCP_CMD_OK;
 8004c5c:	2000      	movs	r0, #0
 8004c5e:	e523      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
              ApplicationConfig_reg_t const *pApplicationConfig_reg = ApplicationConfig_reg[motorID];
 8004c60:	4b16      	ldr	r3, [pc, #88]	; (8004cbc <RI_GetRegisterMotor1+0x68c>)
              (void)memcpy(rawData, (const uint8_t *)pApplicationConfig_reg, sizeof(ApplicationConfig_reg_t));
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	6858      	ldr	r0, [r3, #4]
 8004c66:	681c      	ldr	r4, [r3, #0]
 8004c68:	6899      	ldr	r1, [r3, #8]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	60d3      	str	r3, [r2, #12]
 8004c6e:	6050      	str	r0, [r2, #4]
 8004c70:	6014      	str	r4, [r2, #0]
 8004c72:	6091      	str	r1, [r2, #8]
 8004c74:	2312      	movs	r3, #18
    uint8_t retVal = MCP_CMD_OK;
 8004c76:	2000      	movs	r0, #0
 8004c78:	e516      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004c7a:	4608      	mov	r0, r1
 8004c7c:	e4f6      	b.n	800466c <RI_GetRegisterMotor1+0x3c>
 8004c7e:	2005      	movs	r0, #5
 8004c80:	e52a      	b.n	80046d8 <RI_GetRegisterMotor1+0xa8>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8004c82:	4803      	ldr	r0, [pc, #12]	; (8004c90 <RI_GetRegisterMotor1+0x660>)
 8004c84:	f7fd fc96 	bl	80025b4 <MCI_GetSTMState>
 8004c88:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004c8a:	2000      	movs	r0, #0
              break;
 8004c8c:	e524      	b.n	80046d8 <RI_GetRegisterMotor1+0xa8>
 8004c8e:	bf00      	nop
 8004c90:	20000070 	.word	0x20000070
 8004c94:	20000144 	.word	0x20000144
 8004c98:	2000009c 	.word	0x2000009c
 8004c9c:	20000038 	.word	0x20000038
 8004ca0:	2000010c 	.word	0x2000010c
 8004ca4:	200002b8 	.word	0x200002b8
 8004ca8:	200000d4 	.word	0x200000d4
 8004cac:	20000470 	.word	0x20000470
 8004cb0:	200005ec 	.word	0x200005ec
 8004cb4:	200005f0 	.word	0x200005f0
 8004cb8:	200005f4 	.word	0x200005f4
 8004cbc:	200005e4 	.word	0x200005e4
              *data = (uint8_t) TC_GetControlPositionStatus(&PosCtrlM1);
 8004cc0:	488e      	ldr	r0, [pc, #568]	; (8004efc <RI_GetRegisterMotor1+0x8cc>)
 8004cc2:	f007 f8ed 	bl	800bea0 <TC_GetControlPositionStatus>
 8004cc6:	7020      	strb	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004cc8:	2000      	movs	r0, #0
              break;
 8004cca:	e505      	b.n	80046d8 <RI_GetRegisterMotor1+0xa8>
 8004ccc:	2005      	movs	r0, #5
 8004cce:	e523      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
            *rawSize = 4;
 8004cd0:	2304      	movs	r3, #4
 8004cd2:	8023      	strh	r3, [r4, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8004cd4:	488a      	ldr	r0, [pc, #552]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004cd6:	f7fd fd39 	bl	800274c <MCI_GetIqdref>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	8063      	strh	r3, [r4, #2]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8004cde:	4888      	ldr	r0, [pc, #544]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8004ce0:	9316      	str	r3, [sp, #88]	; 0x58
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8004ce2:	f7fd fd33 	bl	800274c <MCI_GetIqdref>
        *size = (*rawSize) + 2U;
 8004ce6:	8823      	ldrh	r3, [r4, #0]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8004ce8:	f3c0 400f 	ubfx	r0, r0, #16, #16
        *size = (*rawSize) + 2U;
 8004cec:	3302      	adds	r3, #2
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8004cee:	80a0      	strh	r0, [r4, #4]
        *size = (*rawSize) + 2U;
 8004cf0:	b29b      	uxth	r3, r3
    uint8_t retVal = MCP_CMD_OK;
 8004cf2:	2000      	movs	r0, #0
            break;
 8004cf4:	e4d8      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
        *size = (*rawSize) + 2U;
 8004cf6:	8823      	ldrh	r3, [r4, #0]
 8004cf8:	3302      	adds	r3, #2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8004cfa:	2005      	movs	r0, #5
        *size = (*rawSize) + 2U;
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	e4d3      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004d00:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8004d04:	230e      	movs	r3, #14
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004d06:	f1bc 0f0f 	cmp.w	ip, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8004d0a:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004d0c:	d845      	bhi.n	8004d9a <RI_GetRegisterMotor1+0x76a>
 8004d0e:	2310      	movs	r3, #16
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004d10:	2008      	movs	r0, #8
 8004d12:	e4c9      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8004d14:	487a      	ldr	r0, [pc, #488]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004d16:	f7fd fcb1 	bl	800267c <MCI_GetLastRampFinalSpeed>
 8004d1a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004d1e:	0043      	lsls	r3, r0, #1
 8004d20:	f8c4 3002 	str.w	r3, [r4, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8004d24:	4876      	ldr	r0, [pc, #472]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004d26:	f7fd fcb1 	bl	800268c <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 8004d2a:	2306      	movs	r3, #6
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 8004d2c:	80e0      	strh	r0, [r4, #6]
            *rawSize = 6;
 8004d2e:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004d30:	2000      	movs	r0, #0
            break;
 8004d32:	2308      	movs	r3, #8
 8004d34:	e4b8      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004d36:	fa1f fc8c 	uxth.w	ip, ip
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8004d3a:	233c      	movs	r3, #60	; 0x3c
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004d3c:	f1bc 0f3d 	cmp.w	ip, #61	; 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8004d40:	8023      	strh	r3, [r4, #0]
            if (((*rawSize) + 2U) > (uint16_t)freeSpace)
 8004d42:	d837      	bhi.n	8004db4 <RI_GetRegisterMotor1+0x784>
 8004d44:	233e      	movs	r3, #62	; 0x3e
              retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8004d46:	2008      	movs	r0, #8
 8004d48:	e4ae      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
  return (pHandle->Est_Bemf_Level);
 8004d4a:	4b6e      	ldr	r3, [pc, #440]	; (8004f04 <RI_GetRegisterMotor1+0x8d4>)
 8004d4c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
              *regdata32 = STO_CR_GetEstimatedBemfLevel(&STO_CR_M1);
 8004d50:	6023      	str	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004d52:	2000      	movs	r0, #0
              break;
 8004d54:	e4e0      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8004d56:	486a      	ldr	r0, [pc, #424]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004d58:	f7fd fcb2 	bl	80026c0 <MCI_GetMecSpeedRefUnit>
 8004d5c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8004d60:	0040      	lsls	r0, r0, #1
 8004d62:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004d64:	2000      	movs	r0, #0
              break;
 8004d66:	e4d7      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
              *regdata32 = FF_M1.wConstant_1Q;
 8004d68:	4b67      	ldr	r3, [pc, #412]	; (8004f08 <RI_GetRegisterMotor1+0x8d8>)
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	6023      	str	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004d6e:	2000      	movs	r0, #0
              break;
 8004d70:	e4d2      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
              *regdata32 = FF_M1.wConstant_1D;
 8004d72:	4b65      	ldr	r3, [pc, #404]	; (8004f08 <RI_GetRegisterMotor1+0x8d8>)
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	6023      	str	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004d78:	2000      	movs	r0, #0
              break;
 8004d7a:	e4cd      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
              ReadVal.Float_Val = MCI_GetCurrentPosition(pMCIN);
 8004d7c:	4860      	ldr	r0, [pc, #384]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004d7e:	f7fd fc1d 	bl	80025bc <MCI_GetCurrentPosition>
 8004d82:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val;
 8004d86:	9b01      	ldr	r3, [sp, #4]
 8004d88:	6023      	str	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004d8a:	2000      	movs	r0, #0
 8004d8c:	e4c4      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8004d8e:	485c      	ldr	r0, [pc, #368]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004d90:	f7fd fc6a 	bl	8002668 <MCI_GetFaultState>
 8004d94:	6020      	str	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004d96:	2000      	movs	r0, #0
              break;
 8004d98:	e4be      	b.n	8004718 <RI_GetRegisterMotor1+0xe8>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 8004d9a:	4b5c      	ldr	r3, [pc, #368]	; (8004f0c <RI_GetRegisterMotor1+0x8dc>)
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6818      	ldr	r0, [r3, #0]
 8004da0:	6859      	ldr	r1, [r3, #4]
 8004da2:	689c      	ldr	r4, [r3, #8]
 8004da4:	6094      	str	r4, [r2, #8]
 8004da6:	6010      	str	r0, [r2, #0]
 8004da8:	6051      	str	r1, [r2, #4]
 8004daa:	899b      	ldrh	r3, [r3, #12]
 8004dac:	8193      	strh	r3, [r2, #12]
    uint8_t retVal = MCP_CMD_OK;
 8004dae:	2000      	movs	r0, #0
              (void)memcpy(rawData, (const uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 8004db0:	2310      	movs	r3, #16
 8004db2:	e479      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 8004db4:	4b56      	ldr	r3, [pc, #344]	; (8004f10 <RI_GetRegisterMotor1+0x8e0>)
              (void)memcpy(rawData, (const uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f103 0c30 	add.w	ip, r3, #48	; 0x30
 8004dbc:	681c      	ldr	r4, [r3, #0]
 8004dbe:	6858      	ldr	r0, [r3, #4]
 8004dc0:	6899      	ldr	r1, [r3, #8]
 8004dc2:	68de      	ldr	r6, [r3, #12]
 8004dc4:	60d6      	str	r6, [r2, #12]
 8004dc6:	3310      	adds	r3, #16
 8004dc8:	4563      	cmp	r3, ip
 8004dca:	6014      	str	r4, [r2, #0]
 8004dcc:	6050      	str	r0, [r2, #4]
 8004dce:	6091      	str	r1, [r2, #8]
 8004dd0:	f102 0210 	add.w	r2, r2, #16
 8004dd4:	d1f2      	bne.n	8004dbc <RI_GetRegisterMotor1+0x78c>
 8004dd6:	6818      	ldr	r0, [r3, #0]
 8004dd8:	6859      	ldr	r1, [r3, #4]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	6093      	str	r3, [r2, #8]
 8004dde:	6010      	str	r0, [r2, #0]
 8004de0:	6051      	str	r1, [r2, #4]
 8004de2:	233e      	movs	r3, #62	; 0x3e
    uint8_t retVal = MCP_CMD_OK;
 8004de4:	2000      	movs	r0, #0
 8004de6:	e45f      	b.n	80046a8 <RI_GetRegisterMotor1+0x78>
 8004de8:	2000      	movs	r0, #0
 8004dea:	e4c5      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = PID_GetKP(&PIDIdHandle_M1);
 8004dec:	4849      	ldr	r0, [pc, #292]	; (8004f14 <RI_GetRegisterMotor1+0x8e4>)
 8004dee:	f005 f8b3 	bl	8009f58 <PID_GetKP>
 8004df2:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004df4:	2000      	movs	r0, #0
              break;
 8004df6:	e4bf      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = MCI_GetIab(pMCIN).a;
 8004df8:	4841      	ldr	r0, [pc, #260]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004dfa:	f7fd fc65 	bl	80026c8 <MCI_GetIab>
 8004dfe:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e00:	2000      	movs	r0, #0
              break;
 8004e02:	e4b9      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdataU16 = PID_GetKIDivisorPOW2(&PIDIqHandle_M1);
 8004e04:	4844      	ldr	r0, [pc, #272]	; (8004f18 <RI_GetRegisterMotor1+0x8e8>)
 8004e06:	f005 f8b9 	bl	8009f7c <PID_GetKIDivisorPOW2>
 8004e0a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e0c:	2000      	movs	r0, #0
              break;
 8004e0e:	e4b3      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              STO_CR_GetObserverGains(&STO_CR_M1, &hC1, &hC2);
 8004e10:	483c      	ldr	r0, [pc, #240]	; (8004f04 <RI_GetRegisterMotor1+0x8d4>)
 8004e12:	aa17      	add	r2, sp, #92	; 0x5c
 8004e14:	a916      	add	r1, sp, #88	; 0x58
 8004e16:	f006 fd43 	bl	800b8a0 <STO_CR_GetObserverGains>
              *regdata16 = hC2;
 8004e1a:	f8bd 305c 	ldrh.w	r3, [sp, #92]	; 0x5c
 8004e1e:	8023      	strh	r3, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e20:	2000      	movs	r0, #0
 8004e22:	e4a9      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = SPD_GetS16Speed((SpeednPosFdbk_Handle_t*) &STO_CR_M1);
 8004e24:	4837      	ldr	r0, [pc, #220]	; (8004f04 <RI_GetRegisterMotor1+0x8d4>)
 8004e26:	f006 f9b1 	bl	800b18c <SPD_GetS16Speed>
 8004e2a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e2c:	2000      	movs	r0, #0
              break;
 8004e2e:	e4a3      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = STO_CR_GetEstimatedCurrent(&STO_CR_M1).beta;
 8004e30:	4834      	ldr	r0, [pc, #208]	; (8004f04 <RI_GetRegisterMotor1+0x8d4>)
 8004e32:	f006 fd21 	bl	800b878 <STO_CR_GetEstimatedCurrent>
 8004e36:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8004e3a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e3c:	2000      	movs	r0, #0
              break;
 8004e3e:	e49b      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) &ENCODER_M1); //cstat !MISRAC2012-Rule-11.3
 8004e40:	4836      	ldr	r0, [pc, #216]	; (8004f1c <RI_GetRegisterMotor1+0x8ec>)
 8004e42:	f006 f9a3 	bl	800b18c <SPD_GetS16Speed>
 8004e46:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e48:	2000      	movs	r0, #0
              break;
 8004e4a:	e495      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = FF_GetVqdAvPIout(&FF_M1).q;
 8004e4c:	482e      	ldr	r0, [pc, #184]	; (8004f08 <RI_GetRegisterMotor1+0x8d8>)
 8004e4e:	f004 feb1 	bl	8009bb4 <FF_GetVqdAvPIout>
 8004e52:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e54:	2000      	movs	r0, #0
              break;
 8004e56:	e48f      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = FF_GetVqdff(&FF_M1).q;
 8004e58:	482b      	ldr	r0, [pc, #172]	; (8004f08 <RI_GetRegisterMotor1+0x8d8>)
 8004e5a:	f004 fe9f 	bl	8009b9c <FF_GetVqdff>
 8004e5e:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e60:	2000      	movs	r0, #0
              break;
 8004e62:	e489      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(&PIDSpeedHandle_M1);
 8004e64:	482e      	ldr	r0, [pc, #184]	; (8004f20 <RI_GetRegisterMotor1+0x8f0>)
 8004e66:	f005 f881 	bl	8009f6c <PID_GetKPDivisorPOW2>
 8004e6a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e6c:	2000      	movs	r0, #0
              break;
 8004e6e:	e483      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDSpeedHandle_M1);
 8004e70:	482b      	ldr	r0, [pc, #172]	; (8004f20 <RI_GetRegisterMotor1+0x8f0>)
 8004e72:	f005 f8a3 	bl	8009fbc <PID_GetKDDivisorPOW2>
 8004e76:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e78:	2000      	movs	r0, #0
              break;
 8004e7a:	e47d      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8004e7c:	4820      	ldr	r0, [pc, #128]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004e7e:	f7fd fc31 	bl	80026e4 <MCI_GetIalphabeta>
 8004e82:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e84:	2000      	movs	r0, #0
              break;
 8004e86:	e477      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8004e88:	481d      	ldr	r0, [pc, #116]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004e8a:	f7fd fc39 	bl	8002700 <MCI_GetIqd>
 8004e8e:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e90:	2000      	movs	r0, #0
              break;
 8004e92:	e471      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdataU16 = PID_GetKPDivisorPOW2(&PID_PosParamsM1);
 8004e94:	4823      	ldr	r0, [pc, #140]	; (8004f24 <RI_GetRegisterMotor1+0x8f4>)
 8004e96:	f005 f869 	bl	8009f6c <PID_GetKPDivisorPOW2>
 8004e9a:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004e9c:	2000      	movs	r0, #0
              break;
 8004e9e:	e46b      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdataU16 = PID_GetKDDivisorPOW2(&PIDIdHandle_M1);
 8004ea0:	481c      	ldr	r0, [pc, #112]	; (8004f14 <RI_GetRegisterMotor1+0x8e4>)
 8004ea2:	f005 f88b 	bl	8009fbc <PID_GetKDDivisorPOW2>
 8004ea6:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004ea8:	2000      	movs	r0, #0
              break;
 8004eaa:	e465      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = PID_GetKI( &PID_PosParamsM1);
 8004eac:	481d      	ldr	r0, [pc, #116]	; (8004f24 <RI_GetRegisterMotor1+0x8f4>)
 8004eae:	f005 f857 	bl	8009f60 <PID_GetKI>
 8004eb2:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004eb4:	2000      	movs	r0, #0
              break;
 8004eb6:	e45f      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004eb8:	4811      	ldr	r0, [pc, #68]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004eba:	f7fd fc63 	bl	8002784 <MCI_GetValphabeta>
 8004ebe:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004ec0:	2000      	movs	r0, #0
              break;
 8004ec2:	e459      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8004ec4:	480e      	ldr	r0, [pc, #56]	; (8004f00 <RI_GetRegisterMotor1+0x8d0>)
 8004ec6:	f7fd fc41 	bl	800274c <MCI_GetIqdref>
 8004eca:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8004ece:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004ed0:	2000      	movs	r0, #0
              break;
 8004ed2:	e451      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = PID_GetKI(&PIDSpeedHandle_M1);
 8004ed4:	4812      	ldr	r0, [pc, #72]	; (8004f20 <RI_GetRegisterMotor1+0x8f0>)
 8004ed6:	f005 f843 	bl	8009f60 <PID_GetKI>
 8004eda:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004edc:	2000      	movs	r0, #0
              break;
 8004ede:	e44b      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = PID_GetKP(&PIDIqHandle_M1);
 8004ee0:	480d      	ldr	r0, [pc, #52]	; (8004f18 <RI_GetRegisterMotor1+0x8e8>)
 8004ee2:	f005 f839 	bl	8009f58 <PID_GetKP>
 8004ee6:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004ee8:	2000      	movs	r0, #0
              break;
 8004eea:	e445      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
              *regdata16 = PID_GetKD(&PIDIdHandle_M1);
 8004eec:	4809      	ldr	r0, [pc, #36]	; (8004f14 <RI_GetRegisterMotor1+0x8e4>)
 8004eee:	f005 f861 	bl	8009fb4 <PID_GetKD>
 8004ef2:	8020      	strh	r0, [r4, #0]
    uint8_t retVal = MCP_CMD_OK;
 8004ef4:	2000      	movs	r0, #0
              break;
 8004ef6:	e43f      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004ef8:	2005      	movs	r0, #5
 8004efa:	e43d      	b.n	8004778 <RI_GetRegisterMotor1+0x148>
 8004efc:	20000230 	.word	0x20000230
 8004f00:	20000070 	.word	0x20000070
 8004f04:	200002b8 	.word	0x200002b8
 8004f08:	20000038 	.word	0x20000038
 8004f0c:	200005e8 	.word	0x200005e8
 8004f10:	200005ec 	.word	0x200005ec
 8004f14:	2000009c 	.word	0x2000009c
 8004f18:	200000d4 	.word	0x200000d4
 8004f1c:	200004a0 	.word	0x200004a0
 8004f20:	2000010c 	.word	0x2000010c
 8004f24:	20000144 	.word	0x20000144

08004f28 <RI_GetIDSize>:
  return (retVal);
}

uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 8004f28:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8004f2c:	3808      	subs	r0, #8
 8004f2e:	b2c0      	uxtb	r0, r0
 8004f30:	2810      	cmp	r0, #16
 8004f32:	bf9a      	itte	ls
 8004f34:	4b01      	ldrls	r3, [pc, #4]	; (8004f3c <RI_GetIDSize+0x14>)
 8004f36:	5c18      	ldrbls	r0, [r3, r0]
 8004f38:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 8004f3a:	4770      	bx	lr
 8004f3c:	0800c2b4 	.word	0x0800c2b4

08004f40 <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[0];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 8004f40:	f000 0338 	and.w	r3, r0, #56	; 0x38
 8004f44:	2b10      	cmp	r3, #16
 8004f46:	d003      	beq.n	8004f50 <RI_GetPtrReg+0x10>
 8004f48:	4a4d      	ldr	r2, [pc, #308]	; (8005080 <RI_GetPtrReg+0x140>)
          }

          default:
          {
            *dataPtr = &nullData16;
            retVal = MCP_ERROR_UNKNOWN_REG;
 8004f4a:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8004f4c:	600a      	str	r2, [r1, #0]
    }
#ifdef NULL_PTR_CHECK_REG_INT
  }
#endif
  return (retVal);
}
 8004f4e:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 8004f50:	f020 0007 	bic.w	r0, r0, #7
 8004f54:	f5b0 6f21 	cmp.w	r0, #2576	; 0xa10
 8004f58:	b283      	uxth	r3, r0
 8004f5a:	f000 8082 	beq.w	8005062 <RI_GetPtrReg+0x122>
 8004f5e:	d811      	bhi.n	8004f84 <RI_GetPtrReg+0x44>
 8004f60:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 8004f64:	f000 8082 	beq.w	800506c <RI_GetPtrReg+0x12c>
 8004f68:	d929      	bls.n	8004fbe <RI_GetPtrReg+0x7e>
 8004f6a:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 8004f6e:	f000 8082 	beq.w	8005076 <RI_GetPtrReg+0x136>
 8004f72:	d919      	bls.n	8004fa8 <RI_GetPtrReg+0x68>
 8004f74:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8004f78:	d1e6      	bne.n	8004f48 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8004f7a:	4b42      	ldr	r3, [pc, #264]	; (8005084 <RI_GetPtrReg+0x144>)
 8004f7c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004f7e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 8004f80:	3216      	adds	r2, #22
            break;
 8004f82:	e7e3      	b.n	8004f4c <RI_GetPtrReg+0xc>
 8004f84:	f5b3 6f4d 	cmp.w	r3, #3280	; 0xcd0
 8004f88:	d055      	beq.n	8005036 <RI_GetPtrReg+0xf6>
 8004f8a:	d82f      	bhi.n	8004fec <RI_GetPtrReg+0xac>
 8004f8c:	f5b3 6f2d 	cmp.w	r3, #2768	; 0xad0
 8004f90:	d04e      	beq.n	8005030 <RI_GetPtrReg+0xf0>
 8004f92:	d920      	bls.n	8004fd6 <RI_GetPtrReg+0x96>
 8004f94:	483c      	ldr	r0, [pc, #240]	; (8005088 <RI_GetPtrReg+0x148>)
 8004f96:	4a3a      	ldr	r2, [pc, #232]	; (8005080 <RI_GetPtrReg+0x140>)
 8004f98:	f5b3 6f31 	cmp.w	r3, #2832	; 0xb10
 8004f9c:	bf0a      	itet	eq
 8004f9e:	4602      	moveq	r2, r0
 8004fa0:	2005      	movne	r0, #5
 8004fa2:	2000      	moveq	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8004fa4:	600a      	str	r2, [r1, #0]
}
 8004fa6:	4770      	bx	lr
 8004fa8:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8004fac:	d04b      	beq.n	8005046 <RI_GetPtrReg+0x106>
 8004fae:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8004fb2:	d1c9      	bne.n	8004f48 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8004fb4:	4b33      	ldr	r3, [pc, #204]	; (8005084 <RI_GetPtrReg+0x144>)
 8004fb6:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004fb8:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8004fba:	3210      	adds	r2, #16
            break;
 8004fbc:	e7c6      	b.n	8004f4c <RI_GetPtrReg+0xc>
 8004fbe:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8004fc2:	d03b      	beq.n	800503c <RI_GetPtrReg+0xfc>
 8004fc4:	d91c      	bls.n	8005000 <RI_GetPtrReg+0xc0>
 8004fc6:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8004fca:	d1bd      	bne.n	8004f48 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8004fcc:	4b2d      	ldr	r3, [pc, #180]	; (8005084 <RI_GetPtrReg+0x144>)
 8004fce:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004fd0:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 8004fd2:	3206      	adds	r2, #6
            break;
 8004fd4:	e7ba      	b.n	8004f4c <RI_GetPtrReg+0xc>
 8004fd6:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8004fda:	d039      	beq.n	8005050 <RI_GetPtrReg+0x110>
 8004fdc:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8004fe0:	d1b2      	bne.n	8004f48 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8004fe2:	4b28      	ldr	r3, [pc, #160]	; (8005084 <RI_GetPtrReg+0x144>)
 8004fe4:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004fe6:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 8004fe8:	321c      	adds	r2, #28
            break;
 8004fea:	e7af      	b.n	8004f4c <RI_GetPtrReg+0xc>
 8004fec:	f5b3 6f5d 	cmp.w	r3, #3536	; 0xdd0
 8004ff0:	d01b      	beq.n	800502a <RI_GetPtrReg+0xea>
 8004ff2:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8004ff6:	d10e      	bne.n	8005016 <RI_GetPtrReg+0xd6>
 8004ff8:	4a24      	ldr	r2, [pc, #144]	; (800508c <RI_GetPtrReg+0x14c>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8004ffa:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 8004ffc:	2000      	movs	r0, #0
}
 8004ffe:	4770      	bx	lr
 8005000:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005004:	d029      	beq.n	800505a <RI_GetPtrReg+0x11a>
 8005006:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800500a:	d19d      	bne.n	8004f48 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 800500c:	4b1d      	ldr	r3, [pc, #116]	; (8005084 <RI_GetPtrReg+0x144>)
 800500e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8005010:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8005012:	3202      	adds	r2, #2
            break;
 8005014:	e79a      	b.n	8004f4c <RI_GetPtrReg+0xc>
 8005016:	481e      	ldr	r0, [pc, #120]	; (8005090 <RI_GetPtrReg+0x150>)
 8005018:	4a19      	ldr	r2, [pc, #100]	; (8005080 <RI_GetPtrReg+0x140>)
 800501a:	f5b3 6f51 	cmp.w	r3, #3344	; 0xd10
 800501e:	bf0a      	itet	eq
 8005020:	4602      	moveq	r2, r0
 8005022:	2005      	movne	r0, #5
 8005024:	2000      	moveq	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8005026:	600a      	str	r2, [r1, #0]
}
 8005028:	4770      	bx	lr
 800502a:	4a1a      	ldr	r2, [pc, #104]	; (8005094 <RI_GetPtrReg+0x154>)
  uint8_t retVal = MCP_CMD_OK;
 800502c:	2000      	movs	r0, #0
 800502e:	e78d      	b.n	8004f4c <RI_GetPtrReg+0xc>
 8005030:	4a19      	ldr	r2, [pc, #100]	; (8005098 <RI_GetPtrReg+0x158>)
 8005032:	2000      	movs	r0, #0
 8005034:	e78a      	b.n	8004f4c <RI_GetPtrReg+0xc>
 8005036:	4a19      	ldr	r2, [pc, #100]	; (800509c <RI_GetPtrReg+0x15c>)
 8005038:	2000      	movs	r0, #0
 800503a:	e787      	b.n	8004f4c <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 800503c:	4b11      	ldr	r3, [pc, #68]	; (8005084 <RI_GetPtrReg+0x144>)
 800503e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8005040:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8005042:	3204      	adds	r2, #4
            break;
 8005044:	e782      	b.n	8004f4c <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 8005046:	4b0f      	ldr	r3, [pc, #60]	; (8005084 <RI_GetPtrReg+0x144>)
 8005048:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800504a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 800504c:	320e      	adds	r2, #14
            break;
 800504e:	e77d      	b.n	8004f4c <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8005050:	4b0c      	ldr	r3, [pc, #48]	; (8005084 <RI_GetPtrReg+0x144>)
 8005052:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8005054:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8005056:	321a      	adds	r2, #26
            break;
 8005058:	e778      	b.n	8004f4c <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 800505a:	4b0a      	ldr	r3, [pc, #40]	; (8005084 <RI_GetPtrReg+0x144>)
  uint8_t retVal = MCP_CMD_OK;
 800505c:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 800505e:	685a      	ldr	r2, [r3, #4]
             break;
 8005060:	e774      	b.n	8004f4c <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8005062:	4b08      	ldr	r3, [pc, #32]	; (8005084 <RI_GetPtrReg+0x144>)
 8005064:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8005066:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 8005068:	3218      	adds	r2, #24
            break;
 800506a:	e76f      	b.n	8004f4c <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 800506c:	4b05      	ldr	r3, [pc, #20]	; (8005084 <RI_GetPtrReg+0x144>)
 800506e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8005070:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8005072:	320c      	adds	r2, #12
            break;
 8005074:	e76a      	b.n	8004f4c <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 8005076:	4b03      	ldr	r3, [pc, #12]	; (8005084 <RI_GetPtrReg+0x144>)
 8005078:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800507a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 800507c:	3212      	adds	r2, #18
            break;
 800507e:	e765      	b.n	8004f4c <RI_GetPtrReg+0xc>
 8005080:	20001e1c 	.word	0x20001e1c
 8005084:	20000070 	.word	0x20000070
 8005088:	200004ac 	.word	0x200004ac
 800508c:	200002fe 	.word	0x200002fe
 8005090:	200002c4 	.word	0x200002c4
 8005094:	200002fc 	.word	0x200002fc
 8005098:	200004a4 	.word	0x200004a4
 800509c:	200002bc 	.word	0x200002bc

080050a0 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80050a0:	4980      	ldr	r1, [pc, #512]	; (80052a4 <RCM_RegisterRegConv+0x204>)
 80050a2:	680b      	ldr	r3, [r1, #0]
{
 80050a4:	b570      	push	{r4, r5, r6, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	f000 8094 	beq.w	80051d4 <RCM_RegisterRegConv+0x134>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80050ac:	f890 c004 	ldrb.w	ip, [r0, #4]
 80050b0:	791a      	ldrb	r2, [r3, #4]
 80050b2:	4594      	cmp	ip, r2
 80050b4:	d027      	beq.n	8005106 <RCM_RegisterRegConv+0x66>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80050b6:	684a      	ldr	r2, [r1, #4]
 80050b8:	2a00      	cmp	r2, #0
 80050ba:	f000 80a6 	beq.w	800520a <RCM_RegisterRegConv+0x16a>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80050be:	7914      	ldrb	r4, [r2, #4]
 80050c0:	4564      	cmp	r4, ip
  uint8_t handle = 255U;
 80050c2:	f04f 03ff 	mov.w	r3, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80050c6:	f000 808e 	beq.w	80051e6 <RCM_RegisterRegConv+0x146>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80050ca:	688c      	ldr	r4, [r1, #8]
 80050cc:	2c00      	cmp	r4, #0
 80050ce:	f000 80c0 	beq.w	8005252 <RCM_RegisterRegConv+0x1b2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80050d2:	7922      	ldrb	r2, [r4, #4]
 80050d4:	4562      	cmp	r2, ip
 80050d6:	f000 808f 	beq.w	80051f8 <RCM_RegisterRegConv+0x158>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80050da:	68ca      	ldr	r2, [r1, #12]
 80050dc:	2a00      	cmp	r2, #0
 80050de:	f000 80c1 	beq.w	8005264 <RCM_RegisterRegConv+0x1c4>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80050e2:	7914      	ldrb	r4, [r2, #4]
 80050e4:	4564      	cmp	r4, ip
 80050e6:	f000 809c 	beq.w	8005222 <RCM_RegisterRegConv+0x182>
    while (i < RCM_MAX_CONV)
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f363 0207 	bfi	r2, r3, #0, #8
 80050f2:	f363 220f 	bfi	r2, r3, #8, #8
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 80050f6:	2b03      	cmp	r3, #3
 80050f8:	4614      	mov	r4, r2
 80050fa:	bf88      	it	hi
 80050fc:	23ff      	movhi	r3, #255	; 0xff
 80050fe:	f240 80ce 	bls.w	800529e <RCM_RegisterRegConv+0x1fe>
      /* Nothing to do handle is already set to error value : 255 */
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
 8005102:	7303      	strb	r3, [r0, #12]
}
 8005104:	bd70      	pop	{r4, r5, r6, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8005106:	6802      	ldr	r2, [r0, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	429a      	cmp	r2, r3
 800510c:	d1d3      	bne.n	80050b6 <RCM_RegisterRegConv+0x16>
    uint8_t i = 0;
 800510e:	2300      	movs	r3, #0
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8005110:	461c      	mov	r4, r3
      RCM_handle_array [handle] = regConv;
 8005112:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8005116:	4d64      	ldr	r5, [pc, #400]	; (80052a8 <RCM_RegisterRegConv+0x208>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005118:	6891      	ldr	r1, [r2, #8]
 800511a:	2600      	movs	r6, #0
 800511c:	f845 6033 	str.w	r6, [r5, r3, lsl #3]
 8005120:	07ce      	lsls	r6, r1, #31
 8005122:	d422      	bmi.n	800516a <RCM_RegisterRegConv+0xca>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8005124:	6851      	ldr	r1, [r2, #4]
 8005126:	f021 0104 	bic.w	r1, r1, #4
 800512a:	6051      	str	r1, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800512c:	2104      	movs	r1, #4
 800512e:	6011      	str	r1, [r2, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8005130:	6851      	ldr	r1, [r2, #4]
 8005132:	f021 0120 	bic.w	r1, r1, #32
 8005136:	6051      	str	r1, [r2, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8005138:	2120      	movs	r1, #32
 800513a:	6011      	str	r1, [r2, #0]
  MODIFY_REG(ADCx->CR,
 800513c:	6891      	ldr	r1, [r2, #8]
 800513e:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8005142:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8005146:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800514a:	6091      	str	r1, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800514c:	6891      	ldr	r1, [r2, #8]
 800514e:	2900      	cmp	r1, #0
 8005150:	dbfc      	blt.n	800514c <RCM_RegisterRegConv+0xac>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8005152:	6811      	ldr	r1, [r2, #0]
 8005154:	07cd      	lsls	r5, r1, #31
 8005156:	d408      	bmi.n	800516a <RCM_RegisterRegConv+0xca>
  MODIFY_REG(ADCx->CR,
 8005158:	4d54      	ldr	r5, [pc, #336]	; (80052ac <RCM_RegisterRegConv+0x20c>)
 800515a:	6891      	ldr	r1, [r2, #8]
 800515c:	4029      	ands	r1, r5
 800515e:	f041 0101 	orr.w	r1, r1, #1
 8005162:	6091      	str	r1, [r2, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8005164:	6811      	ldr	r1, [r2, #0]
 8005166:	07c9      	lsls	r1, r1, #31
 8005168:	d5f7      	bpl.n	800515a <RCM_RegisterRegConv+0xba>
      RCM_NoInj_array[handle].enable = false;
 800516a:	4d51      	ldr	r5, [pc, #324]	; (80052b0 <RCM_RegisterRegConv+0x210>)
 800516c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8005170:	0049      	lsls	r1, r1, #1
      RCM_NoInj_array[handle].prev = handle;
 8005172:	eb05 0c01 	add.w	ip, r5, r1
      RCM_NoInj_array[handle].enable = false;
 8005176:	f04f 0e00 	mov.w	lr, #0
 800517a:	f805 e001 	strb.w	lr, [r5, r1]
      RCM_NoInj_array[handle].prev = handle;
 800517e:	f8ac 4004 	strh.w	r4, [ip, #4]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8005182:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8005184:	f021 010f 	bic.w	r1, r1, #15
 8005188:	6311      	str	r1, [r2, #48]	; 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 800518a:	f890 c004 	ldrb.w	ip, [r0, #4]
 800518e:	f1bc 0f09 	cmp.w	ip, #9
 8005192:	d84f      	bhi.n	8005234 <RCM_RegisterRegConv+0x194>
 8005194:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8005198:	ea4f 618c 	mov.w	r1, ip, lsl #26
 800519c:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
 80051a0:	2401      	movs	r4, #1
 80051a2:	fa04 f40c 	lsl.w	r4, r4, ip
 80051a6:	4321      	orrs	r1, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80051a8:	0dcc      	lsrs	r4, r1, #23
 80051aa:	f004 0404 	and.w	r4, r4, #4
 80051ae:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 80051b2:	6886      	ldr	r6, [r0, #8]
 80051b4:	592a      	ldr	r2, [r5, r4]
 80051b6:	f3c1 5104 	ubfx	r1, r1, #20, #5
 80051ba:	f04f 0e07 	mov.w	lr, #7
 80051be:	fa06 fc01 	lsl.w	ip, r6, r1
 80051c2:	fa0e f101 	lsl.w	r1, lr, r1
 80051c6:	ea22 0101 	bic.w	r1, r2, r1
 80051ca:	ea41 010c 	orr.w	r1, r1, ip
 80051ce:	5129      	str	r1, [r5, r4]
  regConv->convHandle = handle;
 80051d0:	7303      	strb	r3, [r0, #12]
}
 80051d2:	bd70      	pop	{r4, r5, r6, pc}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80051d4:	684a      	ldr	r2, [r1, #4]
 80051d6:	2a00      	cmp	r2, #0
 80051d8:	d04b      	beq.n	8005272 <RCM_RegisterRegConv+0x1d2>
 80051da:	f890 c004 	ldrb.w	ip, [r0, #4]
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80051de:	7914      	ldrb	r4, [r2, #4]
 80051e0:	4564      	cmp	r4, ip
 80051e2:	f47f af72 	bne.w	80050ca <RCM_RegisterRegConv+0x2a>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80051e6:	6814      	ldr	r4, [r2, #0]
 80051e8:	6802      	ldr	r2, [r0, #0]
 80051ea:	4294      	cmp	r4, r2
 80051ec:	f47f af6d 	bne.w	80050ca <RCM_RegisterRegConv+0x2a>
      i++;
 80051f0:	2301      	movs	r3, #1
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80051f2:	f240 1401 	movw	r4, #257	; 0x101
 80051f6:	e78c      	b.n	8005112 <RCM_RegisterRegConv+0x72>
 80051f8:	6824      	ldr	r4, [r4, #0]
 80051fa:	6802      	ldr	r2, [r0, #0]
 80051fc:	4294      	cmp	r4, r2
 80051fe:	f47f af6c 	bne.w	80050da <RCM_RegisterRegConv+0x3a>
      i++;
 8005202:	2302      	movs	r3, #2
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8005204:	f240 2402 	movw	r4, #514	; 0x202
 8005208:	e783      	b.n	8005112 <RCM_RegisterRegConv+0x72>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800520a:	688c      	ldr	r4, [r1, #8]
      i++;
 800520c:	2301      	movs	r3, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800520e:	2c00      	cmp	r4, #0
 8005210:	f47f af5f 	bne.w	80050d2 <RCM_RegisterRegConv+0x32>
 8005214:	68ca      	ldr	r2, [r1, #12]
 8005216:	2a00      	cmp	r2, #0
 8005218:	d03b      	beq.n	8005292 <RCM_RegisterRegConv+0x1f2>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800521a:	7915      	ldrb	r5, [r2, #4]
 800521c:	7904      	ldrb	r4, [r0, #4]
 800521e:	42a5      	cmp	r5, r4
 8005220:	d137      	bne.n	8005292 <RCM_RegisterRegConv+0x1f2>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8005222:	6814      	ldr	r4, [r2, #0]
 8005224:	6802      	ldr	r2, [r0, #0]
 8005226:	4294      	cmp	r4, r2
 8005228:	f47f af5f 	bne.w	80050ea <RCM_RegisterRegConv+0x4a>
      i++;
 800522c:	2303      	movs	r3, #3
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800522e:	f240 3403 	movw	r4, #771	; 0x303
 8005232:	e76e      	b.n	8005112 <RCM_RegisterRegConv+0x72>
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8005234:	f06f 011d 	mvn.w	r1, #29
 8005238:	2403      	movs	r4, #3
 800523a:	fb14 140c 	smlabb	r4, r4, ip, r1
 800523e:	2101      	movs	r1, #1
 8005240:	fa01 f10c 	lsl.w	r1, r1, ip
 8005244:	ea41 5104 	orr.w	r1, r1, r4, lsl #20
 8005248:	ea41 618c 	orr.w	r1, r1, ip, lsl #26
 800524c:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8005250:	e7aa      	b.n	80051a8 <RCM_RegisterRegConv+0x108>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8005252:	2b04      	cmp	r3, #4
 8005254:	d913      	bls.n	800527e <RCM_RegisterRegConv+0x1de>
 8005256:	68cb      	ldr	r3, [r1, #12]
 8005258:	b113      	cbz	r3, 8005260 <RCM_RegisterRegConv+0x1c0>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800525a:	791a      	ldrb	r2, [r3, #4]
 800525c:	4562      	cmp	r2, ip
 800525e:	d010      	beq.n	8005282 <RCM_RegisterRegConv+0x1e2>
 8005260:	6802      	ldr	r2, [r0, #0]
 8005262:	e7ce      	b.n	8005202 <RCM_RegisterRegConv+0x162>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8005264:	2b04      	cmp	r3, #4
 8005266:	d914      	bls.n	8005292 <RCM_RegisterRegConv+0x1f2>
 8005268:	6802      	ldr	r2, [r0, #0]
      i++;
 800526a:	2303      	movs	r3, #3
 800526c:	f240 3403 	movw	r4, #771	; 0x303
 8005270:	e74f      	b.n	8005112 <RCM_RegisterRegConv+0x72>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8005272:	688c      	ldr	r4, [r1, #8]
 8005274:	b11c      	cbz	r4, 800527e <RCM_RegisterRegConv+0x1de>
 8005276:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 800527a:	4613      	mov	r3, r2
 800527c:	e729      	b.n	80050d2 <RCM_RegisterRegConv+0x32>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800527e:	4623      	mov	r3, r4
 8005280:	e7c8      	b.n	8005214 <RCM_RegisterRegConv+0x174>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6802      	ldr	r2, [r0, #0]
 8005286:	4293      	cmp	r3, r2
 8005288:	d0d0      	beq.n	800522c <RCM_RegisterRegConv+0x18c>
 800528a:	f240 2402 	movw	r4, #514	; 0x202
      i++;
 800528e:	2302      	movs	r3, #2
 8005290:	e73f      	b.n	8005112 <RCM_RegisterRegConv+0x72>
    while (i < RCM_MAX_CONV)
 8005292:	f04f 0400 	mov.w	r4, #0
 8005296:	f363 0407 	bfi	r4, r3, #0, #8
 800529a:	f363 240f 	bfi	r4, r3, #8, #8
 800529e:	6802      	ldr	r2, [r0, #0]
    if (handle < RCM_MAX_CONV)
 80052a0:	e737      	b.n	8005112 <RCM_RegisterRegConv+0x72>
 80052a2:	bf00      	nop
 80052a4:	20001e64 	.word	0x20001e64
 80052a8:	20001e20 	.word	0x20001e20
 80052ac:	7fffffc0 	.word	0x7fffffc0
 80052b0:	20001e40 	.word	0x20001e40

080052b4 <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 80052b4:	b510      	push	{r4, lr}
  uint16_t retVal;
  uint8_t handle = regConv->convHandle;
 80052b6:	7b03      	ldrb	r3, [r0, #12]
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 80052b8:	4a5f      	ldr	r2, [pc, #380]	; (8005438 <RCM_ExecRegularConv+0x184>)
 80052ba:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80052be:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80052c2:	f812 1011 	ldrb.w	r1, [r2, r1, lsl #1]
 80052c6:	2900      	cmp	r1, #0
 80052c8:	d13d      	bne.n	8005346 <RCM_ExecRegularConv+0x92>
  {
    /* Find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 80052ca:	7810      	ldrb	r0, [r2, #0]
 80052cc:	b9b0      	cbnz	r0, 80052fc <RCM_ExecRegularConv+0x48>
  uint8_t LastEnable = RCM_MAX_CONV;
 80052ce:	2104      	movs	r1, #4
      if (true == RCM_NoInj_array [i].enable)
 80052d0:	7990      	ldrb	r0, [r2, #6]
 80052d2:	2800      	cmp	r0, #0
 80052d4:	f000 8082 	beq.w	80053dc <RCM_ExecRegularConv+0x128>
      {
        if (RCM_NoInj_array[i].next > handle)
 80052d8:	7ad0      	ldrb	r0, [r2, #11]
 80052da:	4283      	cmp	r3, r0
 80052dc:	f0c0 809d 	bcc.w	800541a <RCM_ExecRegularConv+0x166>
      if (true == RCM_NoInj_array [i].enable)
 80052e0:	7b11      	ldrb	r1, [r2, #12]
 80052e2:	2900      	cmp	r1, #0
 80052e4:	f000 809c 	beq.w	8005420 <RCM_ExecRegularConv+0x16c>
        if (RCM_NoInj_array[i].next > handle)
 80052e8:	7c50      	ldrb	r0, [r2, #17]
 80052ea:	4283      	cmp	r3, r0
 80052ec:	f0c0 80a2 	bcc.w	8005434 <RCM_ExecRegularConv+0x180>
      if (true == RCM_NoInj_array [i].enable)
 80052f0:	7c91      	ldrb	r1, [r2, #18]
 80052f2:	2900      	cmp	r1, #0
 80052f4:	f040 8098 	bne.w	8005428 <RCM_ExecRegularConv+0x174>
      }
      else
      {
        /* Nothing to do */
      }
      i++;
 80052f8:	2102      	movs	r1, #2
 80052fa:	e076      	b.n	80053ea <RCM_ExecRegularConv+0x136>
        if (RCM_NoInj_array[i].next > handle)
 80052fc:	7950      	ldrb	r0, [r2, #5]
 80052fe:	4298      	cmp	r0, r3
 8005300:	d9e6      	bls.n	80052d0 <RCM_ExecRegularConv+0x1c>
      if (true == RCM_NoInj_array [i].enable)
 8005302:	468e      	mov	lr, r1
          RCM_NoInj_array[handle].next = formerNext;
 8005304:	eb0c 0403 	add.w	r4, ip, r3
 8005308:	eb02 0444 	add.w	r4, r2, r4, lsl #1
          RCM_NoInj_array[i].next = handle;
 800530c:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
          RCM_NoInj_array[handle].prev = i;
 8005310:	7121      	strb	r1, [r4, #4]
          RCM_NoInj_array[handle].next = formerNext;
 8005312:	7160      	strb	r0, [r4, #5]
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8005314:	4c49      	ldr	r4, [pc, #292]	; (800543c <RCM_ExecRegularConv+0x188>)
          RCM_NoInj_array[formerNext].prev = handle;
 8005316:	eb00 0040 	add.w	r0, r0, r0, lsl #1
          RCM_NoInj_array[i].next = handle;
 800531a:	eb02 0e4e 	add.w	lr, r2, lr, lsl #1
          RCM_NoInj_array[formerNext].prev = handle;
 800531e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8005322:	7821      	ldrb	r1, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 8005324:	f88e 3005 	strb.w	r3, [lr, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8005328:	7103      	strb	r3, [r0, #4]
    RCM_NoInj_array[handle].enable = true;
 800532a:	eb0c 0003 	add.w	r0, ip, r3
 800532e:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8005332:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    RCM_NoInj_array[handle].enable = true;
 8005336:	f822 e010 	strh.w	lr, [r2, r0, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800533a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800533e:	7849      	ldrb	r1, [r1, #1]
 8005340:	4571      	cmp	r1, lr
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 8005342:	bf18      	it	ne
 8005344:	7023      	strbne	r3, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8005346:	493e      	ldr	r1, [pc, #248]	; (8005440 <RCM_ExecRegularConv+0x18c>)
 8005348:	f891 10a0 	ldrb.w	r1, [r1, #160]	; 0xa0
 800534c:	2900      	cmp	r1, #0
 800534e:	d135      	bne.n	80053bc <RCM_ExecRegularConv+0x108>
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8005350:	493c      	ldr	r1, [pc, #240]	; (8005444 <RCM_ExecRegularConv+0x190>)
 8005352:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8005356:	790c      	ldrb	r4, [r1, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8005358:	6808      	ldr	r0, [r1, #0]
 800535a:	2c09      	cmp	r4, #9
 800535c:	d933      	bls.n	80053c6 <RCM_ExecRegularConv+0x112>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800535e:	f06f 011d 	mvn.w	r1, #29
 8005362:	f04f 0e03 	mov.w	lr, #3
 8005366:	fb1e 1e04 	smlabb	lr, lr, r4, r1
 800536a:	2101      	movs	r1, #1
 800536c:	40a1      	lsls	r1, r4
 800536e:	ea41 510e 	orr.w	r1, r1, lr, lsl #20
 8005372:	ea41 6184 	orr.w	r1, r1, r4, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8005376:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 800537a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800537c:	0d09      	lsrs	r1, r1, #20
 800537e:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
 8005382:	f424 64f8 	bic.w	r4, r4, #1984	; 0x7c0
 8005386:	4321      	orrs	r1, r4
 8005388:	6301      	str	r1, [r0, #48]	; 0x30
* param  ADCx ADC instance
* retval Value between Min_Data=0x0000 and Max_Data=0xFFF0
*/
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12L(const ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_REG(ADCx->DR) & 0x0000FFF0UL);
 800538a:	6c01      	ldr	r1, [r0, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 800538c:	6881      	ldr	r1, [r0, #8]
 800538e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005392:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8005396:	f041 0104 	orr.w	r1, r1, #4
 800539a:	6081      	str	r1, [r0, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800539c:	6801      	ldr	r1, [r0, #0]
 800539e:	0749      	lsls	r1, r1, #29
 80053a0:	d5fc      	bpl.n	800539c <RCM_ExecRegularConv+0xe8>
 80053a2:	6c00      	ldr	r0, [r0, #64]	; 0x40
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[handle]->regADC);
 80053a4:	eb0c 0103 	add.w	r1, ip, r3
 80053a8:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80053ac:	f020 000f 	bic.w	r0, r0, #15
 80053b0:	8048      	strh	r0, [r1, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 80053b2:	4822      	ldr	r0, [pc, #136]	; (800543c <RCM_ExecRegularConv+0x188>)
 80053b4:	794c      	ldrb	r4, [r1, #5]
 80053b6:	7004      	strb	r4, [r0, #0]
    RCM_NoInj_array[handle].status = valid;
 80053b8:	2002      	movs	r0, #2
 80053ba:	7048      	strb	r0, [r1, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 80053bc:	449c      	add	ip, r3
 80053be:	eb02 024c 	add.w	r2, r2, ip, lsl #1
  return (retVal);
}
 80053c2:	8850      	ldrh	r0, [r2, #2]
 80053c4:	bd10      	pop	{r4, pc}
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80053c6:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 80053ca:	06a1      	lsls	r1, r4, #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80053cc:	ea41 510e 	orr.w	r1, r1, lr, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80053d0:	f04f 0e01 	mov.w	lr, #1
 80053d4:	fa0e f404 	lsl.w	r4, lr, r4
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80053d8:	4321      	orrs	r1, r4
 80053da:	e7ce      	b.n	800537a <RCM_ExecRegularConv+0xc6>
      if (true == RCM_NoInj_array [i].enable)
 80053dc:	7b10      	ldrb	r0, [r2, #12]
 80053de:	2800      	cmp	r0, #0
 80053e0:	d182      	bne.n	80052e8 <RCM_ExecRegularConv+0x34>
 80053e2:	7c90      	ldrb	r0, [r2, #18]
 80053e4:	bb00      	cbnz	r0, 8005428 <RCM_ExecRegularConv+0x174>
       if (LastEnable != RCM_MAX_CONV )
 80053e6:	2904      	cmp	r1, #4
 80053e8:	d013      	beq.n	8005412 <RCM_ExecRegularConv+0x15e>
         formerNext = RCM_NoInj_array[LastEnable].next;
 80053ea:	eb01 0041 	add.w	r0, r1, r1, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 80053ee:	eb0c 0403 	add.w	r4, ip, r3
 80053f2:	eb02 0444 	add.w	r4, r2, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 80053f6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 80053fa:	7121      	strb	r1, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 80053fc:	7941      	ldrb	r1, [r0, #5]
         RCM_NoInj_array[handle].next = formerNext;
 80053fe:	7161      	strb	r1, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8005400:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8005404:	eb02 0141 	add.w	r1, r2, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8005408:	4c0c      	ldr	r4, [pc, #48]	; (800543c <RCM_ExecRegularConv+0x188>)
         RCM_NoInj_array[formerNext].prev = handle;
 800540a:	710b      	strb	r3, [r1, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 800540c:	7143      	strb	r3, [r0, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800540e:	7821      	ldrb	r1, [r4, #0]
 8005410:	e78b      	b.n	800532a <RCM_ExecRegularConv+0x76>
         RCM_currentHandle = handle;
 8005412:	4c0a      	ldr	r4, [pc, #40]	; (800543c <RCM_ExecRegularConv+0x188>)
 8005414:	4619      	mov	r1, r3
 8005416:	7023      	strb	r3, [r4, #0]
    while (i < RCM_MAX_CONV)
 8005418:	e787      	b.n	800532a <RCM_ExecRegularConv+0x76>
      i++;
 800541a:	2101      	movs	r1, #1
      if (true == RCM_NoInj_array [i].enable)
 800541c:	468e      	mov	lr, r1
 800541e:	e771      	b.n	8005304 <RCM_ExecRegularConv+0x50>
 8005420:	7c91      	ldrb	r1, [r2, #18]
 8005422:	b909      	cbnz	r1, 8005428 <RCM_ExecRegularConv+0x174>
      i++;
 8005424:	2101      	movs	r1, #1
 8005426:	e7e0      	b.n	80053ea <RCM_ExecRegularConv+0x136>
        if (RCM_NoInj_array[i].next > handle)
 8005428:	7dd0      	ldrb	r0, [r2, #23]
 800542a:	4298      	cmp	r0, r3
      i++;
 800542c:	f04f 0103 	mov.w	r1, #3
        if (RCM_NoInj_array[i].next > handle)
 8005430:	d9db      	bls.n	80053ea <RCM_ExecRegularConv+0x136>
 8005432:	e766      	b.n	8005302 <RCM_ExecRegularConv+0x4e>
      i++;
 8005434:	2102      	movs	r1, #2
 8005436:	e764      	b.n	8005302 <RCM_ExecRegularConv+0x4e>
 8005438:	20001e40 	.word	0x20001e40
 800543c:	20001e60 	.word	0x20001e60
 8005440:	2000018c 	.word	0x2000018c
 8005444:	20001e64 	.word	0x20001e64

08005448 <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 8005448:	4b14      	ldr	r3, [pc, #80]	; (800549c <RCM_ExecUserConv+0x54>)
{
 800544a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (RCM_UserConvHandle != NULL)
 800544e:	681c      	ldr	r4, [r3, #0]
 8005450:	b124      	cbz	r4, 800545c <RCM_ExecUserConv+0x14>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8005452:	4d13      	ldr	r5, [pc, #76]	; (80054a0 <RCM_ExecUserConv+0x58>)
    handle = RCM_UserConvHandle->convHandle;
 8005454:	7b26      	ldrb	r6, [r4, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8005456:	782b      	ldrb	r3, [r5, #0]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d001      	beq.n	8005460 <RCM_ExecUserConv+0x18>
  }
  else
  {
     /* Nothing to do */
  }
}
 800545c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8005460:	4620      	mov	r0, r4
 8005462:	f7ff ff27 	bl	80052b4 <RCM_ExecRegularConv>
 8005466:	4b0f      	ldr	r3, [pc, #60]	; (80054a4 <RCM_ExecUserConv+0x5c>)
 8005468:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 800546a:	4b0f      	ldr	r3, [pc, #60]	; (80054a8 <RCM_ExecUserConv+0x60>)
 800546c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 8005470:	eb03 0342 	add.w	r3, r3, r2, lsl #1
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8005474:	4601      	mov	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 8005476:	785b      	ldrb	r3, [r3, #1]
 8005478:	b10b      	cbz	r3, 800547e <RCM_ExecUserConv+0x36>
        RCM_UserConvState = RCM_USERCONV_EOC;
 800547a:	2302      	movs	r3, #2
 800547c:	702b      	strb	r3, [r5, #0]
      if (RCM_CB_array[handle].cb != NULL)
 800547e:	4b0b      	ldr	r3, [pc, #44]	; (80054ac <RCM_ExecUserConv+0x64>)
 8005480:	f853 7036 	ldr.w	r7, [r3, r6, lsl #3]
 8005484:	2f00      	cmp	r7, #0
 8005486:	d0e9      	beq.n	800545c <RCM_ExecUserConv+0x14>
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8005488:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800548c:	4620      	mov	r0, r4
 800548e:	685a      	ldr	r2, [r3, #4]
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8005490:	2300      	movs	r3, #0
 8005492:	702b      	strb	r3, [r5, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8005494:	463b      	mov	r3, r7
}
 8005496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 800549a:	4718      	bx	r3
 800549c:	20001e58 	.word	0x20001e58
 80054a0:	20001e5c 	.word	0x20001e5c
 80054a4:	20001e5e 	.word	0x20001e5e
 80054a8:	20001e40 	.word	0x20001e40
 80054ac:	20001e20 	.word	0x20001e20

080054b0 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80054b0:	4b24      	ldr	r3, [pc, #144]	; (8005544 <RCM_ExecNextConv+0x94>)
 80054b2:	4825      	ldr	r0, [pc, #148]	; (8005548 <RCM_ExecNextConv+0x98>)
 80054b4:	781a      	ldrb	r2, [r3, #0]
 80054b6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80054ba:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 80054be:	b3a3      	cbz	r3, 800552a <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80054c0:	4b22      	ldr	r3, [pc, #136]	; (800554c <RCM_ExecNextConv+0x9c>)
{
 80054c2:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 80054c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054c8:	6819      	ldr	r1, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80054ca:	2404      	movs	r4, #4
 80054cc:	600c      	str	r4, [r1, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 80054ce:	f893 c004 	ldrb.w	ip, [r3, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 80054d2:	f1bc 0f09 	cmp.w	ip, #9
 80054d6:	ea4f 0e42 	mov.w	lr, r2, lsl #1
 80054da:	d927      	bls.n	800552c <RCM_ExecNextConv+0x7c>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 80054dc:	f06f 031d 	mvn.w	r3, #29
 80054e0:	2403      	movs	r4, #3
 80054e2:	fb14 340c 	smlabb	r4, r4, ip, r3
 80054e6:	2301      	movs	r3, #1
 80054e8:	fa03 f30c 	lsl.w	r3, r3, ip
 80054ec:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 80054f0:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 80054f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000

    (void)LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 80054f8:	4496      	add	lr, r2
  MODIFY_REG(*preg,
 80054fa:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80054fc:	0d1b      	lsrs	r3, r3, #20
 80054fe:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005502:	f422 62f8 	bic.w	r2, r2, #1984	; 0x7c0
 8005506:	4313      	orrs	r3, r2
 8005508:	630b      	str	r3, [r1, #48]	; 0x30
 800550a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 800550c:	688b      	ldr	r3, [r1, #8]
 800550e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005512:	eb00 004e 	add.w	r0, r0, lr, lsl #1
 8005516:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800551a:	f04f 0c01 	mov.w	ip, #1
 800551e:	f043 0304 	orr.w	r3, r3, #4
 8005522:	608b      	str	r3, [r1, #8]
 8005524:	f880 c001 	strb.w	ip, [r0, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 8005528:	bd10      	pop	{r4, pc}
 800552a:	4770      	bx	lr
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 800552c:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8005530:	ea4f 638c 	mov.w	r3, ip, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8005534:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8005538:	2401      	movs	r4, #1
 800553a:	fa04 f40c 	lsl.w	r4, r4, ip
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 800553e:	4323      	orrs	r3, r4
 8005540:	e7da      	b.n	80054f8 <RCM_ExecNextConv+0x48>
 8005542:	bf00      	nop
 8005544:	20001e60 	.word	0x20001e60
 8005548:	20001e40 	.word	0x20001e40
 800554c:	20001e64 	.word	0x20001e64

08005550 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8005550:	b430      	push	{r4, r5}
  uint32_t result;
  RCM_status_t status;

  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8005552:	4812      	ldr	r0, [pc, #72]	; (800559c <RCM_ReadOngoingConv+0x4c>)
 8005554:	4a12      	ldr	r2, [pc, #72]	; (80055a0 <RCM_ReadOngoingConv+0x50>)
 8005556:	7803      	ldrb	r3, [r0, #0]
 8005558:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800555c:	f812 4011 	ldrb.w	r4, [r2, r1, lsl #1]
 8005560:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8005564:	b1bc      	cbz	r4, 8005596 <RCM_ReadOngoingConv+0x46>
  {
    status = RCM_NoInj_array[RCM_currentHandle].status;
    result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8005566:	4c0f      	ldr	r4, [pc, #60]	; (80055a4 <RCM_ReadOngoingConv+0x54>)
 8005568:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800556c:	6824      	ldr	r4, [r4, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800556e:	6825      	ldr	r5, [r4, #0]
 8005570:	076d      	lsls	r5, r5, #29
 8005572:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005576:	d509      	bpl.n	800558c <RCM_ReadOngoingConv+0x3c>
    if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8005578:	784d      	ldrb	r5, [r1, #1]
 800557a:	f015 0ffd 	tst.w	r5, #253	; 0xfd
 800557e:	d005      	beq.n	800558c <RCM_ReadOngoingConv+0x3c>
 8005580:	6c24      	ldr	r4, [r4, #64]	; 0x40
 8005582:	f024 040f 	bic.w	r4, r4, #15
    }
    else
    {
      /* Reading of ADC Converted Value */
      RCM_NoInj_array[RCM_currentHandle].value
                    = LL_ADC_REG_ReadConversionData12L(RCM_handle_array[RCM_currentHandle]->regADC);
 8005586:	804c      	strh	r4, [r1, #2]
      RCM_NoInj_array[RCM_currentHandle].status = valid;
 8005588:	2402      	movs	r4, #2
 800558a:	704c      	strb	r4, [r1, #1]
      /* Restore back DMA configuration */
    }

    /* Prepare next conversion */
    RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 800558c:	449c      	add	ip, r3
 800558e:	eb02 024c 	add.w	r2, r2, ip, lsl #1
 8005592:	7953      	ldrb	r3, [r2, #5]
 8005594:	7003      	strb	r3, [r0, #0]
    }
    else
    {
      /* Nothing to do */
    }
}
 8005596:	bc30      	pop	{r4, r5}
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	20001e60 	.word	0x20001e60
 80055a0:	20001e40 	.word	0x20001e40
 80055a4:	20001e64 	.word	0x20001e64

080055a8 <TIM4_IRQHandler>:
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

  /* Encoder Timer UPDATE IT is dynamicaly enabled/disabled, checking enable state is required */
  if (LL_TIM_IsEnabledIT_UPDATE(ENCODER_M1.TIMx) != 0U)
 80055a8:	4806      	ldr	r0, [pc, #24]	; (80055c4 <TIM4_IRQHandler+0x1c>)
 80055aa:	6a03      	ldr	r3, [r0, #32]
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 80055ac:	68da      	ldr	r2, [r3, #12]
 80055ae:	07d1      	lsls	r1, r2, #31
 80055b0:	d507      	bpl.n	80055c2 <TIM4_IRQHandler+0x1a>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80055b2:	691a      	ldr	r2, [r3, #16]
 80055b4:	07d2      	lsls	r2, r2, #31
 80055b6:	d504      	bpl.n	80055c2 <TIM4_IRQHandler+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80055b8:	f06f 0201 	mvn.w	r2, #1
 80055bc:	611a      	str	r2, [r3, #16]
  {
    if (LL_TIM_IsActiveFlag_UPDATE(ENCODER_M1.TIMx) != 0U)
    {
      LL_TIM_ClearFlag_UPDATE(ENCODER_M1.TIMx);
      (void)ENC_IRQHandler(&ENCODER_M1);
 80055be:	f004 bae3 	b.w	8009b88 <ENC_IRQHandler>
  }

  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 80055c2:	4770      	bx	lr
 80055c4:	200004a0 	.word	0x200004a0

080055c8 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80055c8:	4b43      	ldr	r3, [pc, #268]	; (80056d8 <USART2_IRQHandler+0x110>)
 80055ca:	69da      	ldr	r2, [r3, #28]
 80055cc:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  */
//cstat !MISRAC2012-Rule-8.4
void USART2_IRQHandler(void)
{
 80055ce:	b510      	push	{r4, lr}
 80055d0:	d509      	bpl.n	80055e6 <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80055d2:	4942      	ldr	r1, [pc, #264]	; (80056dc <USART2_IRQHandler+0x114>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel(DMA_TX_A, DMACH_TX_A);
    LL_USART_ClearFlag_TC(USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT(&aspepOverUartA);
 80055d4:	4842      	ldr	r0, [pc, #264]	; (80056e0 <USART2_IRQHandler+0x118>)
 80055d6:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80055d8:	2440      	movs	r4, #64	; 0x40
 80055da:	f022 0201 	bic.w	r2, r2, #1
 80055de:	61ca      	str	r2, [r1, #28]
 80055e0:	621c      	str	r4, [r3, #32]
 80055e2:	f7fb fd11 	bl	8001008 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80055e6:	4b3c      	ldr	r3, [pc, #240]	; (80056d8 <USART2_IRQHandler+0x110>)
 80055e8:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80055ea:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80055ec:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 80055ee:	689c      	ldr	r4, [r3, #8]
 80055f0:	07e4      	lsls	r4, r4, #31
 80055f2:	d526      	bpl.n	8005642 <USART2_IRQHandler+0x7a>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80055f4:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80055f8:	f000 0008 	and.w	r0, r0, #8
  feFlag = LL_USART_IsActiveFlag_FE(USARTA);
  neFlag = LL_USART_IsActiveFlag_NE(USARTA);
  errorMask = LL_USART_IsEnabledIT_ERROR(USARTA);

  flags = ((oreFlag | feFlag | neFlag) & errorMask);
  if (0U == flags)
 80055fc:	4302      	orrs	r2, r0
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80055fe:	f001 0104 	and.w	r1, r1, #4
 8005602:	430a      	orrs	r2, r1
 8005604:	d01d      	beq.n	8005642 <USART2_IRQHandler+0x7a>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF | USART_ICR_ORECF | USART_ICR_NECF);
 8005606:	220e      	movs	r2, #14
 8005608:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800560e:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 8005612:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 8005616:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561a:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 800561e:	e840 3100 	strex	r1, r3, [r0]
 8005622:	2900      	cmp	r1, #0
 8005624:	d1f3      	bne.n	800560e <USART2_IRQHandler+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005626:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800562a:	f502 6380 	add.w	r3, r2, #1024	; 0x400
 800562e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005632:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005636:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 800563a:	e840 3100 	strex	r1, r3, [r0]
 800563e:	2900      	cmp	r1, #0
 8005640:	d1f3      	bne.n	800562a <USART2_IRQHandler+0x62>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8005642:	4b25      	ldr	r3, [pc, #148]	; (80056d8 <USART2_IRQHandler+0x110>)
 8005644:	69da      	ldr	r2, [r3, #28]
 8005646:	06d2      	lsls	r2, r2, #27
 8005648:	d544      	bpl.n	80056d4 <USART2_IRQHandler+0x10c>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	06db      	lsls	r3, r3, #27
 800564e:	d542      	bpl.n	80056d6 <USART2_IRQHandler+0x10e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005650:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005654:	f502 6380 	add.w	r3, r2, #1024	; 0x400
 8005658:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800565c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005660:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8005664:	e840 3100 	strex	r1, r3, [r0]
 8005668:	2900      	cmp	r1, #0
 800566a:	d1f3      	bne.n	8005654 <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005670:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 8005674:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8005678:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 8005680:	e840 3100 	strex	r1, r3, [r0]
 8005684:	2900      	cmp	r1, #0
 8005686:	d1f3      	bne.n	8005670 <USART2_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800568c:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 8005690:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005694:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005698:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 800569c:	e840 3100 	strex	r1, r3, [r0]
 80056a0:	2900      	cmp	r1, #0
 80056a2:	d1f3      	bne.n	800568c <USART2_IRQHandler+0xc4>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80056a4:	4b0c      	ldr	r3, [pc, #48]	; (80056d8 <USART2_IRQHandler+0x110>)
 80056a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80056ac:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 80056b0:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80056b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b8:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 80056bc:	e840 3100 	strex	r1, r3, [r0]
 80056c0:	2900      	cmp	r1, #0
 80056c2:	d1f3      	bne.n	80056ac <USART2_IRQHandler+0xe4>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80056c4:	4b05      	ldr	r3, [pc, #20]	; (80056dc <USART2_IRQHandler+0x114>)
    LL_USART_DisableDMAReq_RX(USARTA);
    (void)LL_USART_ReceiveData8(USARTA);
    LL_USART_EnableDMAReq_RX(USARTA);
    /* Clear pending DMA TC to process only new received packet */
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWReset(&aspepOverUartA);
 80056c6:	4806      	ldr	r0, [pc, #24]	; (80056e0 <USART2_IRQHandler+0x118>)
 80056c8:	2202      	movs	r2, #2
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 80056ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056ce:	605a      	str	r2, [r3, #4]
    ASPEP_HWReset(&aspepOverUartA);
 80056d0:	f7fb be96 	b.w	8001400 <ASPEP_HWReset>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80056d4:	681b      	ldr	r3, [r3, #0]
}
 80056d6:	bd10      	pop	{r4, pc}
 80056d8:	40004400 	.word	0x40004400
 80056dc:	40020000 	.word	0x40020000
 80056e0:	20000654 	.word	0x20000654

080056e4 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 80056e4:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */

  TSK_HardwareFaultTask();
 80056e6:	f7fd fa43 	bl	8002b70 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 80056ea:	e7fe      	b.n	80056ea <HardFault_Handler+0x6>

080056ec <SysTick_Handler>:

 /* USER CODE END HardFault_IRQn 1 */
}

void SysTick_Handler(void)
{
 80056ec:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 80056ee:	4c0e      	ldr	r4, [pc, #56]	; (8005728 <SysTick_Handler+0x3c>)
 80056f0:	7823      	ldrb	r3, [r4, #0]
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d012      	beq.n	800571c <SysTick_Handler+0x30>
  else
  {
    /* Nothing to do */
  }

  SystickDividerCounter ++;
 80056f6:	3301      	adds	r3, #1
 80056f8:	b2db      	uxtb	r3, r3
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 80056fa:	4a0c      	ldr	r2, [pc, #48]	; (800572c <SysTick_Handler+0x40>)
 80056fc:	7023      	strb	r3, [r4, #0]
 80056fe:	6813      	ldr	r3, [r2, #0]
 8005700:	079b      	lsls	r3, r3, #30
 8005702:	d504      	bpl.n	800570e <SysTick_Handler+0x22>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8005704:	2302      	movs	r3, #2
  /* Buffer is ready by the HW layer to be processed */
  /* NO DMA interrupt */
  if (LL_DMA_IsActiveFlag_TC(DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC(DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 8005706:	480a      	ldr	r0, [pc, #40]	; (8005730 <SysTick_Handler+0x44>)
 8005708:	6053      	str	r3, [r2, #4]
 800570a:	f7fb fe2b 	bl	8001364 <ASPEP_HWDataReceivedIT>
  //MC_ProgramPositionCommandMotor1(curr_pos, 0);


  /* USER CODE END SysTick_IRQn 1 */

    MC_RunMotorControlTasks();
 800570e:	f7fd f9e7 	bl	8002ae0 <MC_RunMotorControlTasks>
    TC_IncTick(&PosCtrlM1);

  /* USER CODE BEGIN SysTick_IRQn 2 */

  /* USER CODE END SysTick_IRQn 2 */
}
 8005712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    TC_IncTick(&PosCtrlM1);
 8005716:	4807      	ldr	r0, [pc, #28]	; (8005734 <SysTick_Handler+0x48>)
 8005718:	f006 bbca 	b.w	800beb0 <TC_IncTick>
    HAL_IncTick();
 800571c:	f000 fbc8 	bl	8005eb0 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8005720:	f001 fbdc 	bl	8006edc <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 8005724:	2301      	movs	r3, #1
 8005726:	e7e8      	b.n	80056fa <SysTick_Handler+0xe>
 8005728:	200006c8 	.word	0x200006c8
 800572c:	40020000 	.word	0x40020000
 8005730:	20000654 	.word	0x20000654
 8005734:	20000230 	.word	0x20000230

08005738 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8005738:	4b04      	ldr	r3, [pc, #16]	; (800574c <EXTI15_10_IRQHandler+0x14>)
 800573a:	695a      	ldr	r2, [r3, #20]

  */
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN START_STOP_BTN */
  if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10))
 800573c:	0552      	lsls	r2, r2, #21
 800573e:	d400      	bmi.n	8005742 <EXTI15_10_IRQHandler+0xa>
  else
  {
    /* Nothing to do */
  }

}
 8005740:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005742:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005746:	615a      	str	r2, [r3, #20]
    (void)UI_HandleStartStopButton_cb();
 8005748:	f7fd ba20 	b.w	8002b8c <UI_HandleStartStopButton_cb>
 800574c:	40010400 	.word	0x40010400

08005750 <EXTI9_5_IRQHandler>:
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8005750:	4b05      	ldr	r3, [pc, #20]	; (8005768 <EXTI9_5_IRQHandler+0x18>)
 8005752:	695a      	ldr	r2, [r3, #20]
  */

void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN ENCODER Z INDEX M1 */
  if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_8))
 8005754:	05d2      	lsls	r2, r2, #23
 8005756:	d400      	bmi.n	800575a <EXTI9_5_IRQHandler+0xa>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005758:	4770      	bx	lr
  WRITE_REG(EXTI->PR1, ExtiLine);
 800575a:	f44f 7280 	mov.w	r2, #256	; 0x100
    TC_EncoderReset(&PosCtrlM1);
 800575e:	4803      	ldr	r0, [pc, #12]	; (800576c <EXTI9_5_IRQHandler+0x1c>)
 8005760:	615a      	str	r2, [r3, #20]
 8005762:	f006 bb67 	b.w	800be34 <TC_EncoderReset>
 8005766:	bf00      	nop
 8005768:	40010400 	.word	0x40010400
 800576c:	20000230 	.word	0x20000230

08005770 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005770:	4b0e      	ldr	r3, [pc, #56]	; (80057ac <HAL_MspInit+0x3c>)
{
 8005772:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005774:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005776:	f042 0201 	orr.w	r2, r2, #1
 800577a:	661a      	str	r2, [r3, #96]	; 0x60
 800577c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 800577e:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005780:	f002 0201 	and.w	r2, r2, #1
 8005784:	9200      	str	r2, [sp, #0]
 8005786:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005788:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800578a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800578e:	659a      	str	r2, [r3, #88]	; 0x58
 8005790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005796:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8005798:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 800579a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800579c:	f001 fb24 	bl	8006de8 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80057a0:	b003      	add	sp, #12
 80057a2:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 80057a6:	f002 bb17 	b.w	8007dd8 <HAL_PWREx_DisableUCPDDeadBattery>
 80057aa:	bf00      	nop
 80057ac:	40021000 	.word	0x40021000

080057b0 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */
	//FDCAN_Soft_FifoQ_Test(0x80, 1, 1);
  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80057b0:	4801      	ldr	r0, [pc, #4]	; (80057b8 <FDCAN1_IT0_IRQHandler+0x8>)
 80057b2:	f002 b82f 	b.w	8007814 <HAL_FDCAN_IRQHandler>
 80057b6:	bf00      	nop
 80057b8:	200008d8 	.word	0x200008d8

080057bc <FDCAN1_IT1_IRQHandler>:
 80057bc:	4801      	ldr	r0, [pc, #4]	; (80057c4 <FDCAN1_IT1_IRQHandler+0x8>)
 80057be:	f002 b829 	b.w	8007814 <HAL_FDCAN_IRQHandler>
 80057c2:	bf00      	nop
 80057c4:	200008d8 	.word	0x200008d8

080057c8 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 80057c8:	4b02      	ldr	r3, [pc, #8]	; (80057d4 <ADC1_2_IRQHandler+0xc>)
 80057ca:	2240      	movs	r2, #64	; 0x40
 80057cc:	601a      	str	r2, [r3, #0]

    /* Clear Flags M1 */
    LL_ADC_ClearFlag_JEOS(ADC2);

  /* Highfrequency task */
  (void)TSK_HighFrequencyTask();
 80057ce:	f7fd b8ff 	b.w	80029d0 <TSK_HighFrequencyTask>
 80057d2:	bf00      	nop
 80057d4:	50000100 	.word	0x50000100

080057d8 <TIM1_UP_TIM16_IRQHandler>:
 80057d8:	4b03      	ldr	r3, [pc, #12]	; (80057e8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

  LL_TIM_ClearFlag_UPDATE(TIM1);
  (void)R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 80057da:	4804      	ldr	r0, [pc, #16]	; (80057ec <TIM1_UP_TIM16_IRQHandler+0x14>)
 80057dc:	f06f 0201 	mvn.w	r2, #1
 80057e0:	611a      	str	r2, [r3, #16]
 80057e2:	f005 ba4d 	b.w	800ac80 <R3_2_TIMx_UP_IRQHandler>
 80057e6:	bf00      	nop
 80057e8:	40012c00 	.word	0x40012c00
 80057ec:	2000018c 	.word	0x2000018c

080057f0 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 80057f0:	b508      	push	{r3, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 80057f2:	4b0c      	ldr	r3, [pc, #48]	; (8005824 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 80057f4:	691a      	ldr	r2, [r3, #16]
 80057f6:	0612      	lsls	r2, r2, #24
 80057f8:	d505      	bpl.n	8005806 <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 80057fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OCP_Handler(&PWM_Handle_M1._Super);
 80057fe:	480a      	ldr	r0, [pc, #40]	; (8005828 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8005800:	611a      	str	r2, [r3, #16]
 8005802:	f7fe fa8f 	bl	8003d24 <PWMC_OCP_Handler>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8005806:	4907      	ldr	r1, [pc, #28]	; (8005824 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8005808:	690b      	ldr	r3, [r1, #16]
 800580a:	05db      	lsls	r3, r3, #23
 800580c:	d505      	bpl.n	800581a <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800580e:	f46f 7380 	mvn.w	r3, #256	; 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    PWMC_OVP_Handler(&PWM_Handle_M1._Super, TIM1);
 8005812:	4805      	ldr	r0, [pc, #20]	; (8005828 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8005814:	610b      	str	r3, [r1, #16]
 8005816:	f7fe faa5 	bl	8003d64 <PWMC_OVP_Handler>
  MC_RunMotorControlTasks();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 800581a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_RunMotorControlTasks();
 800581e:	f7fd b95f 	b.w	8002ae0 <MC_RunMotorControlTasks>
 8005822:	bf00      	nop
 8005824:	40012c00 	.word	0x40012c00
 8005828:	2000018c 	.word	0x2000018c

0800582c <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800582c:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800582e:	4818      	ldr	r0, [pc, #96]	; (8005890 <MX_TIM4_Init+0x64>)
 8005830:	4a18      	ldr	r2, [pc, #96]	; (8005894 <MX_TIM4_Init+0x68>)
 8005832:	6002      	str	r2, [r0, #0]
{
 8005834:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005836:	2300      	movs	r3, #0
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = M1_ENC_IC_FILTER;
 8005838:	220c      	movs	r2, #12
  htim4.Init.Period = M1_PULSE_NBR;
 800583a:	f647 71ff 	movw	r1, #32767	; 0x7fff
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800583e:	2401      	movs	r4, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005840:	e9cd 3300 	strd	r3, r3, [sp]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005844:	e9c0 3301 	strd	r3, r3, [r0, #4]
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005848:	9304      	str	r3, [sp, #16]
 800584a:	9306      	str	r3, [sp, #24]
 800584c:	9308      	str	r3, [sp, #32]
 800584e:	930a      	str	r3, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005850:	9302      	str	r3, [sp, #8]
  htim4.Init.Period = M1_PULSE_NBR;
 8005852:	60c1      	str	r1, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005854:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005856:	6183      	str	r3, [r0, #24]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = M1_ENC_IC_FILTER;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005858:	eb0d 0102 	add.w	r1, sp, r2
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800585c:	2303      	movs	r3, #3
 800585e:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005860:	9405      	str	r4, [sp, #20]
  sConfig.IC1Filter = M1_ENC_IC_FILTER;
 8005862:	9207      	str	r2, [sp, #28]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005864:	9409      	str	r4, [sp, #36]	; 0x24
  sConfig.IC2Filter = M1_ENC_IC_FILTER;
 8005866:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005868:	f003 f910 	bl	8008a8c <HAL_TIM_Encoder_Init>
 800586c:	b948      	cbnz	r0, 8005882 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800586e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005870:	4807      	ldr	r0, [pc, #28]	; (8005890 <MX_TIM4_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005872:	9300      	str	r3, [sp, #0]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005874:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005876:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005878:	f003 faee 	bl	8008e58 <HAL_TIMEx_MasterConfigSynchronization>
 800587c:	b920      	cbnz	r0, 8005888 <MX_TIM4_Init+0x5c>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800587e:	b00c      	add	sp, #48	; 0x30
 8005880:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005882:	f7fc fdc3 	bl	800240c <Error_Handler>
 8005886:	e7f2      	b.n	800586e <MX_TIM4_Init+0x42>
    Error_Handler();
 8005888:	f7fc fdc0 	bl	800240c <Error_Handler>
}
 800588c:	b00c      	add	sp, #48	; 0x30
 800588e:	bd10      	pop	{r4, pc}
 8005890:	20001ec0 	.word	0x20001ec0
 8005894:	40000800 	.word	0x40000800

08005898 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8005898:	4b09      	ldr	r3, [pc, #36]	; (80058c0 <HAL_TIM_PWM_MspInit+0x28>)
 800589a:	6802      	ldr	r2, [r0, #0]
 800589c:	429a      	cmp	r2, r3
 800589e:	d000      	beq.n	80058a2 <HAL_TIM_PWM_MspInit+0xa>
 80058a0:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80058a2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
{
 80058a6:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 80058a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80058aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058ae:	661a      	str	r2, [r3, #96]	; 0x60
 80058b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058b6:	9301      	str	r3, [sp, #4]
 80058b8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80058ba:	b002      	add	sp, #8
 80058bc:	4770      	bx	lr
 80058be:	bf00      	nop
 80058c0:	40012c00 	.word	0x40012c00
 80058c4:	00000000 	.word	0x00000000

080058c8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80058c8:	b500      	push	{lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(tim_encoderHandle->Instance==TIM4)
 80058ca:	4a1b      	ldr	r2, [pc, #108]	; (8005938 <HAL_TIM_Encoder_MspInit+0x70>)
 80058cc:	6801      	ldr	r1, [r0, #0]
{
 80058ce:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058d0:	2300      	movs	r3, #0
  if(tim_encoderHandle->Instance==TIM4)
 80058d2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058d4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80058d8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80058dc:	9306      	str	r3, [sp, #24]
  if(tim_encoderHandle->Instance==TIM4)
 80058de:	d002      	beq.n	80058e6 <HAL_TIM_Encoder_MspInit+0x1e>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80058e0:	b009      	add	sp, #36	; 0x24
 80058e2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 80058e6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80058ea:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 80058ee:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8005930 <HAL_TIM_Encoder_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80058f2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058f4:	4811      	ldr	r0, [pc, #68]	; (800593c <HAL_TIM_Encoder_MspInit+0x74>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 80058f6:	f042 0204 	orr.w	r2, r2, #4
 80058fa:	659a      	str	r2, [r3, #88]	; 0x58
 80058fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80058fe:	f002 0204 	and.w	r2, r2, #4
 8005902:	9200      	str	r2, [sp, #0]
 8005904:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005906:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005908:	f042 0202 	orr.w	r2, r2, #2
 800590c:	64da      	str	r2, [r3, #76]	; 0x4c
 800590e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005916:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005918:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 800591a:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800591e:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005920:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005922:	f002 f83b 	bl	800799c <HAL_GPIO_Init>
}
 8005926:	b009      	add	sp, #36	; 0x24
 8005928:	f85d fb04 	ldr.w	pc, [sp], #4
 800592c:	f3af 8000 	nop.w
 8005930:	000000c0 	.word	0x000000c0
 8005934:	00000002 	.word	0x00000002
 8005938:	40000800 	.word	0x40000800
 800593c:	48000400 	.word	0x48000400

08005940 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005940:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8005942:	4a2a      	ldr	r2, [pc, #168]	; (80059ec <HAL_TIM_MspPostInit+0xac>)
 8005944:	6801      	ldr	r1, [r0, #0]
{
 8005946:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005948:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 800594a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800594c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8005950:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8005954:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM1)
 8005956:	d001      	beq.n	800595c <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005958:	b00a      	add	sp, #40	; 0x28
 800595a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800595c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005960:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8005964:	2604      	movs	r6, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005966:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8005968:	4821      	ldr	r0, [pc, #132]	; (80059f0 <HAL_TIM_MspPostInit+0xb0>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800596a:	4332      	orrs	r2, r6
 800596c:	64da      	str	r2, [r3, #76]	; 0x4c
 800596e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005970:	4032      	ands	r2, r6
 8005972:	9201      	str	r2, [sp, #4]
 8005974:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005978:	f042 0202 	orr.w	r2, r2, #2
 800597c:	64da      	str	r2, [r3, #76]	; 0x4c
 800597e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005980:	f002 0202 	and.w	r2, r2, #2
 8005984:	9202      	str	r2, [sp, #8]
 8005986:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005988:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800598a:	f042 0201 	orr.w	r2, r2, #1
 800598e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8005992:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 800599a:	2402      	movs	r4, #2
 800599c:	2502      	movs	r5, #2
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 800599e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 80059a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059a4:	2302      	movs	r3, #2
 80059a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80059aa:	e9cd 4506 	strd	r4, r5, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059ae:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 80059b0:	f001 fff4 	bl	800799c <HAL_GPIO_Init>
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80059b4:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 80059b6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80059ba:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80059bc:	480d      	ldr	r0, [pc, #52]	; (80059f4 <HAL_TIM_MspPostInit+0xb4>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80059be:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 80059c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80059c4:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 80059c8:	f001 ffe8 	bl	800799c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 80059cc:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 80059d0:	2302      	movs	r3, #2
 80059d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059d6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80059d8:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 80059de:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80059e2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059e4:	f001 ffda 	bl	800799c <HAL_GPIO_Init>
}
 80059e8:	b00a      	add	sp, #40	; 0x28
 80059ea:	bd70      	pop	{r4, r5, r6, pc}
 80059ec:	40012c00 	.word	0x40012c00
 80059f0:	48000800 	.word	0x48000800
 80059f4:	48000400 	.word	0x48000400

080059f8 <MX_TIM1_Init>:
{
 80059f8:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80059fa:	2400      	movs	r4, #0
{
 80059fc:	b09c      	sub	sp, #112	; 0x70
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80059fe:	2234      	movs	r2, #52	; 0x34
 8005a00:	4621      	mov	r1, r4
 8005a02:	a80f      	add	r0, sp, #60	; 0x3c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a04:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8005a08:	e9cd 4405 	strd	r4, r4, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a0c:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8005a10:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8005a14:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a18:	9400      	str	r4, [sp, #0]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8005a1a:	9404      	str	r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a1c:	9408      	str	r4, [sp, #32]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005a1e:	f006 faa5 	bl	800bf6c <memset>
  htim1.Instance = TIM1;
 8005a22:	4859      	ldr	r0, [pc, #356]	; (8005b88 <MX_TIM1_Init+0x190>)
 8005a24:	4a59      	ldr	r2, [pc, #356]	; (8005b8c <MX_TIM1_Init+0x194>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8005a26:	2320      	movs	r3, #32
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8005a28:	e9c0 2400 	strd	r2, r4, [r0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8005a2c:	6083      	str	r3, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8005a2e:	f44f 52a6 	mov.w	r2, #5312	; 0x14c0
 8005a32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a36:	e9c0 2303 	strd	r2, r3, [r0, #12]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8005a3a:	2301      	movs	r3, #1
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a3c:	e9c0 3405 	strd	r3, r4, [r0, #20]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005a40:	f002 ff94 	bl	800896c <HAL_TIM_PWM_Init>
 8005a44:	2800      	cmp	r0, #0
 8005a46:	d17d      	bne.n	8005b44 <MX_TIM1_Init+0x14c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	2270      	movs	r2, #112	; 0x70
 8005a4c:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005a50:	484d      	ldr	r0, [pc, #308]	; (8005b88 <MX_TIM1_Init+0x190>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a52:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005a54:	4669      	mov	r1, sp
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a56:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005a58:	f003 f9fe 	bl	8008e58 <HAL_TIMEx_MasterConfigSynchronization>
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	f040 8090 	bne.w	8005b82 <MX_TIM1_Init+0x18a>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 8005a62:	2202      	movs	r2, #2
 8005a64:	2301      	movs	r3, #1
 8005a66:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8005a6a:	4847      	ldr	r0, [pc, #284]	; (8005b88 <MX_TIM1_Init+0x190>)
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8005a6c:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8005a6e:	aa04      	add	r2, sp, #16
 8005a70:	2101      	movs	r1, #1
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8005a72:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8005a74:	f003 fa88 	bl	8008f88 <HAL_TIMEx_ConfigBreakInput>
 8005a78:	2800      	cmp	r0, #0
 8005a7a:	d17f      	bne.n	8005b7c <MX_TIM1_Init+0x184>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8005a7c:	2304      	movs	r3, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8005a7e:	4842      	ldr	r0, [pc, #264]	; (8005b88 <MX_TIM1_Init+0x190>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8005a80:	9304      	str	r3, [sp, #16]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8005a82:	aa04      	add	r2, sp, #16
 8005a84:	2101      	movs	r1, #1
 8005a86:	f003 fa7f 	bl	8008f88 <HAL_TIMEx_ConfigBreakInput>
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	d173      	bne.n	8005b76 <MX_TIM1_Init+0x17e>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8005a8e:	2310      	movs	r3, #16
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8005a90:	483d      	ldr	r0, [pc, #244]	; (8005b88 <MX_TIM1_Init+0x190>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8005a92:	9304      	str	r3, [sp, #16]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8005a94:	eb0d 0203 	add.w	r2, sp, r3
 8005a98:	2101      	movs	r1, #1
 8005a9a:	f003 fa75 	bl	8008f88 <HAL_TIMEx_ConfigBreakInput>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	d166      	bne.n	8005b70 <MX_TIM1_Init+0x178>
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8005aa2:	2160      	movs	r1, #96	; 0x60
 8005aa4:	f44f 6326 	mov.w	r3, #2656	; 0xa60
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005aa8:	2000      	movs	r0, #0
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8005aaa:	e9cd 1308 	strd	r1, r3, [sp, #32]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005aae:	2100      	movs	r1, #0
 8005ab0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ab4:	2200      	movs	r2, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ab6:	4834      	ldr	r0, [pc, #208]	; (8005b88 <MX_TIM1_Init+0x190>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005ab8:	920e      	str	r2, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005aba:	a908      	add	r1, sp, #32
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005abc:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ac0:	f003 f8c8 	bl	8008c54 <HAL_TIM_PWM_ConfigChannel>
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	d150      	bne.n	8005b6a <MX_TIM1_Init+0x172>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ac8:	482f      	ldr	r0, [pc, #188]	; (8005b88 <MX_TIM1_Init+0x190>)
 8005aca:	2204      	movs	r2, #4
 8005acc:	a908      	add	r1, sp, #32
 8005ace:	f003 f8c1 	bl	8008c54 <HAL_TIM_PWM_ConfigChannel>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d146      	bne.n	8005b64 <MX_TIM1_Init+0x16c>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005ad6:	482c      	ldr	r0, [pc, #176]	; (8005b88 <MX_TIM1_Init+0x190>)
 8005ad8:	2208      	movs	r2, #8
 8005ada:	a908      	add	r1, sp, #32
 8005adc:	f003 f8ba 	bl	8008c54 <HAL_TIM_PWM_ConfigChannel>
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	d13c      	bne.n	8005b5e <MX_TIM1_Init+0x166>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8005ae4:	2270      	movs	r2, #112	; 0x70
 8005ae6:	f241 43bf 	movw	r3, #5311	; 0x14bf
 8005aea:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005aee:	4826      	ldr	r0, [pc, #152]	; (8005b88 <MX_TIM1_Init+0x190>)
 8005af0:	a908      	add	r1, sp, #32
 8005af2:	220c      	movs	r2, #12
 8005af4:	f003 f8ae 	bl	8008c54 <HAL_TIM_PWM_ConfigChannel>
 8005af8:	bb70      	cbnz	r0, 8005b58 <MX_TIM1_Init+0x160>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8005afa:	f44f 6400 	mov.w	r4, #2048	; 0x800
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8005afe:	f44f 6280 	mov.w	r2, #1024	; 0x400
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005b02:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8005b04:	e9cd 420f 	strd	r4, r2, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8005b08:	243f      	movs	r4, #63	; 0x3f
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8005b0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8005b0e:	e9cd 3411 	strd	r3, r4, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8005b12:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.BreakFilter = 4;
 8005b14:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 8005b18:	2204      	movs	r2, #4
 8005b1a:	e9cd 4214 	strd	r4, r2, [sp, #80]	; 0x50
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005b1e:	481a      	ldr	r0, [pc, #104]	; (8005b88 <MX_TIM1_Init+0x190>)
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005b20:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
  sBreakDeadTimeConfig.Break2Filter = 3;
 8005b24:	2203      	movs	r2, #3
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005b26:	a90f      	add	r1, sp, #60	; 0x3c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005b28:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.Break2Filter = 3;
 8005b2c:	e9cd 4218 	strd	r4, r2, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005b30:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005b34:	f003 f9da 	bl	8008eec <HAL_TIMEx_ConfigBreakDeadTime>
 8005b38:	b938      	cbnz	r0, 8005b4a <MX_TIM1_Init+0x152>
  HAL_TIM_MspPostInit(&htim1);
 8005b3a:	4813      	ldr	r0, [pc, #76]	; (8005b88 <MX_TIM1_Init+0x190>)
 8005b3c:	f7ff ff00 	bl	8005940 <HAL_TIM_MspPostInit>
}
 8005b40:	b01c      	add	sp, #112	; 0x70
 8005b42:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005b44:	f7fc fc62 	bl	800240c <Error_Handler>
 8005b48:	e77e      	b.n	8005a48 <MX_TIM1_Init+0x50>
    Error_Handler();
 8005b4a:	f7fc fc5f 	bl	800240c <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8005b4e:	480e      	ldr	r0, [pc, #56]	; (8005b88 <MX_TIM1_Init+0x190>)
 8005b50:	f7ff fef6 	bl	8005940 <HAL_TIM_MspPostInit>
}
 8005b54:	b01c      	add	sp, #112	; 0x70
 8005b56:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005b58:	f7fc fc58 	bl	800240c <Error_Handler>
 8005b5c:	e7cd      	b.n	8005afa <MX_TIM1_Init+0x102>
    Error_Handler();
 8005b5e:	f7fc fc55 	bl	800240c <Error_Handler>
 8005b62:	e7bf      	b.n	8005ae4 <MX_TIM1_Init+0xec>
    Error_Handler();
 8005b64:	f7fc fc52 	bl	800240c <Error_Handler>
 8005b68:	e7b5      	b.n	8005ad6 <MX_TIM1_Init+0xde>
    Error_Handler();
 8005b6a:	f7fc fc4f 	bl	800240c <Error_Handler>
 8005b6e:	e7ab      	b.n	8005ac8 <MX_TIM1_Init+0xd0>
    Error_Handler();
 8005b70:	f7fc fc4c 	bl	800240c <Error_Handler>
 8005b74:	e795      	b.n	8005aa2 <MX_TIM1_Init+0xaa>
    Error_Handler();
 8005b76:	f7fc fc49 	bl	800240c <Error_Handler>
 8005b7a:	e788      	b.n	8005a8e <MX_TIM1_Init+0x96>
    Error_Handler();
 8005b7c:	f7fc fc46 	bl	800240c <Error_Handler>
 8005b80:	e77c      	b.n	8005a7c <MX_TIM1_Init+0x84>
    Error_Handler();
 8005b82:	f7fc fc43 	bl	800240c <Error_Handler>
 8005b86:	e76c      	b.n	8005a62 <MX_TIM1_Init+0x6a>
 8005b88:	20001e74 	.word	0x20001e74
 8005b8c:	40012c00 	.word	0x40012c00

08005b90 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005b90:	b510      	push	{r4, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005b92:	481f      	ldr	r0, [pc, #124]	; (8005c10 <MX_USART2_UART_Init+0x80>)
 8005b94:	4c1f      	ldr	r4, [pc, #124]	; (8005c14 <MX_USART2_UART_Init+0x84>)
  huart2.Init.BaudRate = 1843200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005b96:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 1843200;
 8005b98:	f44f 11e1 	mov.w	r1, #1843200	; 0x1c2000
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005b9c:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 1843200;
 8005b9e:	e9c0 4100 	strd	r4, r1, [r0]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005ba2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005ba6:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005baa:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005bae:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005bb2:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005bb4:	f003 fd38 	bl	8009628 <HAL_UART_Init>
 8005bb8:	b970      	cbnz	r0, 8005bd8 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005bba:	4815      	ldr	r0, [pc, #84]	; (8005c10 <MX_USART2_UART_Init+0x80>)
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	f003 fd85 	bl	80096cc <HAL_UARTEx_SetTxFifoThreshold>
 8005bc2:	b988      	cbnz	r0, 8005be8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005bc4:	4812      	ldr	r0, [pc, #72]	; (8005c10 <MX_USART2_UART_Init+0x80>)
 8005bc6:	2100      	movs	r1, #0
 8005bc8:	f003 fdc2 	bl	8009750 <HAL_UARTEx_SetRxFifoThreshold>
 8005bcc:	b9a0      	cbnz	r0, 8005bf8 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005bce:	4810      	ldr	r0, [pc, #64]	; (8005c10 <MX_USART2_UART_Init+0x80>)
 8005bd0:	f003 fd5e 	bl	8009690 <HAL_UARTEx_DisableFifoMode>
 8005bd4:	b9b8      	cbnz	r0, 8005c06 <MX_USART2_UART_Init+0x76>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005bd6:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005bd8:	f7fc fc18 	bl	800240c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005bdc:	480c      	ldr	r0, [pc, #48]	; (8005c10 <MX_USART2_UART_Init+0x80>)
 8005bde:	2100      	movs	r1, #0
 8005be0:	f003 fd74 	bl	80096cc <HAL_UARTEx_SetTxFifoThreshold>
 8005be4:	2800      	cmp	r0, #0
 8005be6:	d0ed      	beq.n	8005bc4 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8005be8:	f7fc fc10 	bl	800240c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005bec:	4808      	ldr	r0, [pc, #32]	; (8005c10 <MX_USART2_UART_Init+0x80>)
 8005bee:	2100      	movs	r1, #0
 8005bf0:	f003 fdae 	bl	8009750 <HAL_UARTEx_SetRxFifoThreshold>
 8005bf4:	2800      	cmp	r0, #0
 8005bf6:	d0ea      	beq.n	8005bce <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8005bf8:	f7fc fc08 	bl	800240c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005bfc:	4804      	ldr	r0, [pc, #16]	; (8005c10 <MX_USART2_UART_Init+0x80>)
 8005bfe:	f003 fd47 	bl	8009690 <HAL_UARTEx_DisableFifoMode>
 8005c02:	2800      	cmp	r0, #0
 8005c04:	d0e7      	beq.n	8005bd6 <MX_USART2_UART_Init+0x46>
}
 8005c06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005c0a:	f7fc bbff 	b.w	800240c <Error_Handler>
 8005c0e:	bf00      	nop
 8005c10:	20001fcc 	.word	0x20001fcc
 8005c14:	40004400 	.word	0x40004400

08005c18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005c18:	b570      	push	{r4, r5, r6, lr}
 8005c1a:	4604      	mov	r4, r0
 8005c1c:	b098      	sub	sp, #96	; 0x60

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c1e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005c20:	2244      	movs	r2, #68	; 0x44
 8005c22:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c24:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8005c28:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8005c2c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005c2e:	f006 f99d 	bl	800bf6c <memset>
  if(uartHandle->Instance==USART2)
 8005c32:	4b31      	ldr	r3, [pc, #196]	; (8005cf8 <HAL_UART_MspInit+0xe0>)
 8005c34:	6822      	ldr	r2, [r4, #0]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d001      	beq.n	8005c3e <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005c3a:	b018      	add	sp, #96	; 0x60
 8005c3c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005c3e:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c40:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005c42:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005c44:	f002 fc8a 	bl	800855c <HAL_RCCEx_PeriphCLKConfig>
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	d14c      	bne.n	8005ce6 <HAL_UART_MspInit+0xce>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c4c:	4b2b      	ldr	r3, [pc, #172]	; (8005cfc <HAL_UART_MspInit+0xe4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c4e:	482c      	ldr	r0, [pc, #176]	; (8005d00 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8005c52:	4e2c      	ldr	r6, [pc, #176]	; (8005d04 <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005c54:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005c58:	659a      	str	r2, [r3, #88]	; 0x58
 8005c5a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c5c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005c60:	9200      	str	r2, [sp, #0]
 8005c62:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c66:	f042 0202 	orr.w	r2, r2, #2
 8005c6a:	64da      	str	r2, [r3, #76]	; 0x4c
 8005c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8005c74:	2218      	movs	r2, #24
 8005c76:	2302      	movs	r3, #2
 8005c78:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c7c:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c7e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8005c80:	2300      	movs	r3, #0
 8005c82:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c86:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c88:	2307      	movs	r3, #7
 8005c8a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005c8c:	f001 fe86 	bl	800799c <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005c90:	491d      	ldr	r1, [pc, #116]	; (8005d08 <HAL_UART_MspInit+0xf0>)
 8005c92:	221a      	movs	r2, #26
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005c94:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005c96:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005c9a:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005c9c:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c9e:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005ca2:	e9c6 2304 	strd	r2, r3, [r6, #16]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005ca6:	e9c6 3306 	strd	r3, r3, [r6, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005caa:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005cac:	f001 fa26 	bl	80070fc <HAL_DMA_Init>
 8005cb0:	b9f8      	cbnz	r0, 8005cf2 <HAL_UART_MspInit+0xda>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8005cb2:	4d16      	ldr	r5, [pc, #88]	; (8005d0c <HAL_UART_MspInit+0xf4>)
 8005cb4:	4916      	ldr	r1, [pc, #88]	; (8005d10 <HAL_UART_MspInit+0xf8>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005cb6:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005cba:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cbc:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005cbe:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005cc2:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005cc4:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005cc6:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cc8:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005ccc:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005cd0:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8005cd4:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005cd6:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005cd8:	f001 fa10 	bl	80070fc <HAL_DMA_Init>
 8005cdc:	b930      	cbnz	r0, 8005cec <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005cde:	67e5      	str	r5, [r4, #124]	; 0x7c
 8005ce0:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8005ce2:	b018      	add	sp, #96	; 0x60
 8005ce4:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8005ce6:	f7fc fb91 	bl	800240c <Error_Handler>
 8005cea:	e7af      	b.n	8005c4c <HAL_UART_MspInit+0x34>
      Error_Handler();
 8005cec:	f7fc fb8e 	bl	800240c <Error_Handler>
 8005cf0:	e7f5      	b.n	8005cde <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8005cf2:	f7fc fb8b 	bl	800240c <Error_Handler>
 8005cf6:	e7dc      	b.n	8005cb2 <HAL_UART_MspInit+0x9a>
 8005cf8:	40004400 	.word	0x40004400
 8005cfc:	40021000 	.word	0x40021000
 8005d00:	48000400 	.word	0x48000400
 8005d04:	20001f0c 	.word	0x20001f0c
 8005d08:	40020008 	.word	0x40020008
 8005d0c:	20001f6c 	.word	0x20001f6c
 8005d10:	4002001c 	.word	0x4002001c

08005d14 <UASPEP_INIT>:
  * @brief  Initialization of the Hardware used for data transmission and reception.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_INIT(void *pHWHandle)
{
 8005d14:	b430      	push	{r4, r5}
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8005d16:	6802      	ldr	r2, [r0, #0]
 8005d18:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1c:	e851 3f00 	ldrex	r3, [r1]
 8005d20:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d24:	e841 3400 	strex	r4, r3, [r1]
 8005d28:	2c00      	cmp	r4, #0
 8005d2a:	d1f7      	bne.n	8005d1c <UASPEP_INIT+0x8>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8005d2c:	68c1      	ldr	r1, [r0, #12]
 8005d2e:	4d19      	ldr	r5, [pc, #100]	; (8005d94 <UASPEP_INIT+0x80>)
 8005d30:	6843      	ldr	r3, [r0, #4]
 8005d32:	5c6c      	ldrb	r4, [r5, r1]
 8005d34:	4423      	add	r3, r4
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8005d36:	f102 0124 	add.w	r1, r2, #36	; 0x24
 8005d3a:	6099      	str	r1, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005d3c:	2340      	movs	r3, #64	; 0x40
 8005d3e:	6213      	str	r3, [r2, #32]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005d40:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d44:	e851 3f00 	ldrex	r3, [r1]
 8005d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4c:	e841 3400 	strex	r4, r3, [r1]
 8005d50:	2c00      	cmp	r4, #0
 8005d52:	d1f7      	bne.n	8005d44 <UASPEP_INIT+0x30>
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005d54:	2340      	movs	r3, #64	; 0x40
 8005d56:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d58:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8005d5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d60:	e842 3100 	strex	r1, r3, [r2]
 8005d64:	2900      	cmp	r1, #0
 8005d66:	d1f7      	bne.n	8005d58 <UASPEP_INIT+0x44>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8005d68:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6c:	e851 3f00 	ldrex	r3, [r1]
 8005d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d74:	e841 3400 	strex	r4, r3, [r1]
 8005d78:	2c00      	cmp	r4, #0
 8005d7a:	d1f7      	bne.n	8005d6c <UASPEP_INIT+0x58>
 8005d7c:	6901      	ldr	r1, [r0, #16]
 8005d7e:	6883      	ldr	r3, [r0, #8]
 8005d80:	5c69      	ldrb	r1, [r5, r1]
 8005d82:	440b      	add	r3, r1
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 8005d84:	f102 0028 	add.w	r0, r2, #40	; 0x28
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005d88:	2140      	movs	r1, #64	; 0x40
 8005d8a:	6098      	str	r0, [r3, #8]
}
 8005d8c:	bc30      	pop	{r4, r5}
 8005d8e:	6211      	str	r1, [r2, #32]
 8005d90:	4770      	bx	lr
 8005d92:	bf00      	nop
 8005d94:	0800c2c8 	.word	0x0800c2c8

08005d98 <UASPEP_CFG_TRANSMISSION>:
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8005d98:	6903      	ldr	r3, [r0, #16]
 8005d9a:	6880      	ldr	r0, [r0, #8]
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
void UASPEP_CFG_TRANSMISSION(void *pHWHandle, void *data, uint16_t length)
{
 8005d9c:	b410      	push	{r4}
 8005d9e:	4c0b      	ldr	r4, [pc, #44]	; (8005dcc <UASPEP_CFG_TRANSMISSION+0x34>)
 8005da0:	5ce3      	ldrb	r3, [r4, r3]
 8005da2:	58c4      	ldr	r4, [r0, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8005da4:	07e4      	lsls	r4, r4, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8005da6:	eb00 0c03 	add.w	ip, r0, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8005daa:	d40c      	bmi.n	8005dc6 <UASPEP_CFG_TRANSMISSION+0x2e>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8005dac:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8005db0:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8005db4:	0c09      	lsrs	r1, r1, #16
 8005db6:	0409      	lsls	r1, r1, #16
 8005db8:	430a      	orrs	r2, r1
 8005dba:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8005dbe:	58c2      	ldr	r2, [r0, r3]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	50c2      	str	r2, [r0, r3]
  }
  else
  {
    /* Nothing to do */
  }
}
 8005dc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dca:	4770      	bx	lr
 8005dcc:	0800c2c8 	.word	0x0800c2c8

08005dd0 <UASPEP_CFG_RECEPTION>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_CFG_RECEPTION(void *pHWHandle, void* buffer, uint16_t length)
{
 8005dd0:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8005dd2:	68c3      	ldr	r3, [r0, #12]
 8005dd4:	4d0b      	ldr	r5, [pc, #44]	; (8005e04 <UASPEP_CFG_RECEPTION+0x34>)
 8005dd6:	6844      	ldr	r4, [r0, #4]
 8005dd8:	5ce8      	ldrb	r0, [r5, r3]
 8005dda:	5823      	ldr	r3, [r4, r0]
 8005ddc:	eb04 0c00 	add.w	ip, r4, r0
 8005de0:	f023 0301 	bic.w	r3, r3, #1
 8005de4:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 8005de6:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8005dea:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005dee:	0c1b      	lsrs	r3, r3, #16
 8005df0:	041b      	lsls	r3, r3, #16
 8005df2:	431a      	orrs	r2, r3
 8005df4:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8005df8:	5823      	ldr	r3, [r4, r0]
 8005dfa:	f043 0301 	orr.w	r3, r3, #1
 8005dfe:	5023      	str	r3, [r4, r0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 8005e00:	bc30      	pop	{r4, r5}
 8005e02:	4770      	bx	lr
 8005e04:	0800c2c8 	.word	0x0800c2c8

08005e08 <UASPEP_IDLE_ENABLE>:
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8005e08:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8005e0a:	2310      	movs	r3, #16
 8005e0c:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e0e:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005e12:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e16:	e842 3100 	strex	r1, r3, [r2]
 8005e1a:	2900      	cmp	r1, #0
 8005e1c:	d1f7      	bne.n	8005e0e <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 8005e1e:	4770      	bx	lr

08005e20 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005e20:	4a03      	ldr	r2, [pc, #12]	; (8005e30 <SystemInit+0x10>)
 8005e22:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005e26:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e2a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005e2e:	4770      	bx	lr
 8005e30:	e000ed00 	.word	0xe000ed00

08005e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e34:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8005e36:	4b0f      	ldr	r3, [pc, #60]	; (8005e74 <HAL_InitTick+0x40>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	b90b      	cbnz	r3, 8005e40 <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8005e3c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8005e3e:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005e40:	490d      	ldr	r1, [pc, #52]	; (8005e78 <HAL_InitTick+0x44>)
 8005e42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005e46:	4605      	mov	r5, r0
 8005e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e4c:	6808      	ldr	r0, [r1, #0]
 8005e4e:	fbb0 f0f3 	udiv	r0, r0, r3
 8005e52:	f001 f827 	bl	8006ea4 <HAL_SYSTICK_Config>
 8005e56:	4604      	mov	r4, r0
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	d1ef      	bne.n	8005e3c <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005e5c:	2d0f      	cmp	r5, #15
 8005e5e:	d8ed      	bhi.n	8005e3c <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005e60:	4602      	mov	r2, r0
 8005e62:	4629      	mov	r1, r5
 8005e64:	f04f 30ff 	mov.w	r0, #4294967295
 8005e68:	f000 ffd0 	bl	8006e0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005e6c:	4b03      	ldr	r3, [pc, #12]	; (8005e7c <HAL_InitTick+0x48>)
 8005e6e:	4620      	mov	r0, r4
 8005e70:	601d      	str	r5, [r3, #0]
}
 8005e72:	bd38      	pop	{r3, r4, r5, pc}
 8005e74:	200006d0 	.word	0x200006d0
 8005e78:	200006cc 	.word	0x200006cc
 8005e7c:	200006d4 	.word	0x200006d4

08005e80 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005e80:	4a0a      	ldr	r2, [pc, #40]	; (8005eac <HAL_Init+0x2c>)
 8005e82:	6813      	ldr	r3, [r2, #0]
 8005e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8005e88:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e8a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005e8c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e8e:	f000 ffab 	bl	8006de8 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005e92:	2004      	movs	r0, #4
 8005e94:	f7ff ffce 	bl	8005e34 <HAL_InitTick>
 8005e98:	b110      	cbz	r0, 8005ea0 <HAL_Init+0x20>
    status = HAL_ERROR;
 8005e9a:	2401      	movs	r4, #1
}
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	bd10      	pop	{r4, pc}
 8005ea0:	4604      	mov	r4, r0
    HAL_MspInit();
 8005ea2:	f7ff fc65 	bl	8005770 <HAL_MspInit>
}
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	bd10      	pop	{r4, pc}
 8005eaa:	bf00      	nop
 8005eac:	40022000 	.word	0x40022000

08005eb0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8005eb0:	4a03      	ldr	r2, [pc, #12]	; (8005ec0 <HAL_IncTick+0x10>)
 8005eb2:	4904      	ldr	r1, [pc, #16]	; (8005ec4 <HAL_IncTick+0x14>)
 8005eb4:	6813      	ldr	r3, [r2, #0]
 8005eb6:	6809      	ldr	r1, [r1, #0]
 8005eb8:	440b      	add	r3, r1
 8005eba:	6013      	str	r3, [r2, #0]
}
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	20002060 	.word	0x20002060
 8005ec4:	200006d0 	.word	0x200006d0

08005ec8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005ec8:	4b01      	ldr	r3, [pc, #4]	; (8005ed0 <HAL_GetTick+0x8>)
 8005eca:	6818      	ldr	r0, [r3, #0]
}
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	20002060 	.word	0x20002060

08005ed4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005ed4:	b530      	push	{r4, r5, lr}
 8005ed6:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f000 80d0 	beq.w	8006082 <HAL_ADC_Init+0x1ae>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005ee2:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8005ee4:	4604      	mov	r4, r0
 8005ee6:	2d00      	cmp	r5, #0
 8005ee8:	f000 80b8 	beq.w	800605c <HAL_ADC_Init+0x188>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005eec:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005eee:	6893      	ldr	r3, [r2, #8]
 8005ef0:	009d      	lsls	r5, r3, #2
 8005ef2:	d505      	bpl.n	8005f00 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005ef4:	6893      	ldr	r3, [r2, #8]
 8005ef6:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005efa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005efe:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005f00:	6893      	ldr	r3, [r2, #8]
 8005f02:	00d8      	lsls	r0, r3, #3
 8005f04:	d419      	bmi.n	8005f3a <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005f06:	4b6f      	ldr	r3, [pc, #444]	; (80060c4 <HAL_ADC_Init+0x1f0>)
 8005f08:	486f      	ldr	r0, [pc, #444]	; (80060c8 <HAL_ADC_Init+0x1f4>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8005f0c:	6891      	ldr	r1, [r2, #8]
 8005f0e:	099b      	lsrs	r3, r3, #6
 8005f10:	fba0 0303 	umull	r0, r3, r0, r3
 8005f14:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8005f18:	099b      	lsrs	r3, r3, #6
 8005f1a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8005f1e:	3301      	adds	r3, #1
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8005f26:	6091      	str	r1, [r2, #8]
 8005f28:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005f2a:	9b01      	ldr	r3, [sp, #4]
 8005f2c:	b12b      	cbz	r3, 8005f3a <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 8005f2e:	9b01      	ldr	r3, [sp, #4]
 8005f30:	3b01      	subs	r3, #1
 8005f32:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005f34:	9b01      	ldr	r3, [sp, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1f9      	bne.n	8005f2e <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005f3a:	6893      	ldr	r3, [r2, #8]
 8005f3c:	00d9      	lsls	r1, r3, #3
 8005f3e:	d47f      	bmi.n	8006040 <HAL_ADC_Init+0x16c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f40:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005f42:	f043 0310 	orr.w	r3, r3, #16
 8005f46:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f48:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005f4a:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f4c:	4303      	orrs	r3, r0
 8005f4e:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005f50:	6893      	ldr	r3, [r2, #8]
 8005f52:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005f56:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005f58:	d179      	bne.n	800604e <HAL_ADC_Init+0x17a>
 8005f5a:	06db      	lsls	r3, r3, #27
 8005f5c:	d477      	bmi.n	800604e <HAL_ADC_Init+0x17a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f5e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005f60:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005f64:	f043 0302 	orr.w	r3, r3, #2
 8005f68:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005f6a:	6893      	ldr	r3, [r2, #8]
 8005f6c:	07dd      	lsls	r5, r3, #31
 8005f6e:	d410      	bmi.n	8005f92 <HAL_ADC_Init+0xbe>
 8005f70:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f013 0f01 	tst.w	r3, #1
 8005f7a:	4b54      	ldr	r3, [pc, #336]	; (80060cc <HAL_ADC_Init+0x1f8>)
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	d108      	bne.n	8005f92 <HAL_ADC_Init+0xbe>
 8005f80:	07d9      	lsls	r1, r3, #31
 8005f82:	d406      	bmi.n	8005f92 <HAL_ADC_Init+0xbe>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005f84:	4952      	ldr	r1, [pc, #328]	; (80060d0 <HAL_ADC_Init+0x1fc>)
 8005f86:	6865      	ldr	r5, [r4, #4]
 8005f88:	688b      	ldr	r3, [r1, #8]
 8005f8a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8005f8e:	432b      	orrs	r3, r5
 8005f90:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8005f92:	68e5      	ldr	r5, [r4, #12]
 8005f94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005f96:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                 hadc->Init.DataAlign                                                   |
 8005f9a:	432b      	orrs	r3, r5
 8005f9c:	68a5      	ldr	r5, [r4, #8]
 8005f9e:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005fa0:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005fa2:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8005fa4:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005fa8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005fac:	d064      	beq.n	8006078 <HAL_ADC_Init+0x1a4>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005fae:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005fb0:	b121      	cbz	r1, 8005fbc <HAL_ADC_Init+0xe8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8005fb2:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005fb4:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005fb8:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005fba:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005fbc:	68d5      	ldr	r5, [r2, #12]
 8005fbe:	4945      	ldr	r1, [pc, #276]	; (80060d4 <HAL_ADC_Init+0x200>)
 8005fc0:	4029      	ands	r1, r5
 8005fc2:	4319      	orrs	r1, r3
 8005fc4:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005fc6:	6913      	ldr	r3, [r2, #16]
 8005fc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fca:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8005fce:	430b      	orrs	r3, r1
 8005fd0:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005fd2:	6893      	ldr	r3, [r2, #8]
 8005fd4:	071b      	lsls	r3, r3, #28
 8005fd6:	d424      	bmi.n	8006022 <HAL_ADC_Init+0x14e>
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005fd8:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005fda:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005fde:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005fe0:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005fe4:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005fe6:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005fea:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005fee:	430b      	orrs	r3, r1

      if (hadc->Init.GainCompensation != 0UL)
 8005ff0:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005ff2:	60d3      	str	r3, [r2, #12]
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005ff4:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8005ff6:	2900      	cmp	r1, #0
 8005ff8:	d046      	beq.n	8006088 <HAL_ADC_Init+0x1b4>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005ffa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ffe:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006000:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006004:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006008:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800600c:	430b      	orrs	r3, r1
 800600e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006012:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8006016:	2b01      	cmp	r3, #1
 8006018:	d042      	beq.n	80060a0 <HAL_ADC_Init+0x1cc>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800601a:	6913      	ldr	r3, [r2, #16]
 800601c:	f023 0301 	bic.w	r3, r3, #1
 8006020:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006022:	6963      	ldr	r3, [r4, #20]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d01f      	beq.n	8006068 <HAL_ADC_Init+0x194>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006028:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800602a:	f023 030f 	bic.w	r3, r3, #15
 800602e:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006030:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8006032:	f023 0303 	bic.w	r3, r3, #3
 8006036:	f043 0301 	orr.w	r3, r3, #1
 800603a:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800603c:	b003      	add	sp, #12
 800603e:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006040:	6893      	ldr	r3, [r2, #8]
 8006042:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006046:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800604a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800604c:	d085      	beq.n	8005f5a <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800604e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8006050:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006052:	f043 0310 	orr.w	r3, r3, #16
 8006056:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8006058:	b003      	add	sp, #12
 800605a:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 800605c:	f7fa fdd0 	bl	8000c00 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8006060:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8006062:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8006066:	e741      	b.n	8005eec <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006068:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800606a:	6a23      	ldr	r3, [r4, #32]
 800606c:	f021 010f 	bic.w	r1, r1, #15
 8006070:	3b01      	subs	r3, #1
 8006072:	430b      	orrs	r3, r1
 8006074:	6313      	str	r3, [r2, #48]	; 0x30
 8006076:	e7db      	b.n	8006030 <HAL_ADC_Init+0x15c>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006078:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800607a:	3901      	subs	r1, #1
 800607c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8006080:	e795      	b.n	8005fae <HAL_ADC_Init+0xda>
    return HAL_ERROR;
 8006082:	2001      	movs	r0, #1
}
 8006084:	b003      	add	sp, #12
 8006086:	bd30      	pop	{r4, r5, pc}
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006088:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800608c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800608e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006092:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006096:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800609a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800609e:	e7b8      	b.n	8006012 <HAL_ADC_Init+0x13e>
        MODIFY_REG(hadc->Instance->CFGR2,
 80060a0:	6911      	ldr	r1, [r2, #16]
 80060a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80060a4:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80060a6:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80060aa:	f021 0104 	bic.w	r1, r1, #4
 80060ae:	432b      	orrs	r3, r5
 80060b0:	430b      	orrs	r3, r1
 80060b2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80060b4:	430b      	orrs	r3, r1
 80060b6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80060b8:	430b      	orrs	r3, r1
 80060ba:	f043 0301 	orr.w	r3, r3, #1
 80060be:	6113      	str	r3, [r2, #16]
 80060c0:	e7af      	b.n	8006022 <HAL_ADC_Init+0x14e>
 80060c2:	bf00      	nop
 80060c4:	200006cc 	.word	0x200006cc
 80060c8:	053e2d63 	.word	0x053e2d63
 80060cc:	50000100 	.word	0x50000100
 80060d0:	50000300 	.word	0x50000300
 80060d4:	fff04007 	.word	0xfff04007

080060d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80060d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80060da:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 80060de:	b083      	sub	sp, #12
 80060e0:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80060e2:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80060e4:	f04f 0000 	mov.w	r0, #0
 80060e8:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80060ea:	f000 813f 	beq.w	800636c <HAL_ADC_ConfigChannel+0x294>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80060ee:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 80060f0:	2001      	movs	r0, #1
 80060f2:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
 80060f6:	68a2      	ldr	r2, [r4, #8]
 80060f8:	0752      	lsls	r2, r2, #29
 80060fa:	d452      	bmi.n	80061a2 <HAL_ADC_ConfigChannel+0xca>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80060fc:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(*preg,
 80060fe:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006100:	ea4f 1c90 	mov.w	ip, r0, lsr #6
 8006104:	f00c 0c0c 	and.w	ip, ip, #12
 8006108:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  MODIFY_REG(*preg,
 800610c:	f000 001f 	and.w	r0, r0, #31
 8006110:	f85e 500c 	ldr.w	r5, [lr, ip]
 8006114:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8006118:	261f      	movs	r6, #31
 800611a:	4082      	lsls	r2, r0
 800611c:	fa06 f000 	lsl.w	r0, r6, r0
 8006120:	ea25 0000 	bic.w	r0, r5, r0
 8006124:	4302      	orrs	r2, r0
 8006126:	f84e 200c 	str.w	r2, [lr, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800612a:	68a2      	ldr	r2, [r4, #8]
 800612c:	0757      	lsls	r7, r2, #29
 800612e:	d549      	bpl.n	80061c4 <HAL_ADC_ConfigChannel+0xec>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006130:	68a2      	ldr	r2, [r4, #8]
 8006132:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006134:	68a2      	ldr	r2, [r4, #8]
 8006136:	07d6      	lsls	r6, r2, #31
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8006138:	4605      	mov	r5, r0
 800613a:	d413      	bmi.n	8006164 <HAL_ADC_ConfigChannel+0x8c>
 800613c:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 800613e:	4abe      	ldr	r2, [pc, #760]	; (8006438 <HAL_ADC_ConfigChannel+0x360>)
 8006140:	f8d4 60b0 	ldr.w	r6, [r4, #176]	; 0xb0
 8006144:	f007 0c18 	and.w	ip, r7, #24
 8006148:	fa22 f20c 	lsr.w	r2, r2, ip
 800614c:	f3c0 0c12 	ubfx	ip, r0, #0, #19
 8006150:	4002      	ands	r2, r0
 8006152:	ea26 060c 	bic.w	r6, r6, ip
 8006156:	4332      	orrs	r2, r6
 8006158:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800615c:	4ab7      	ldr	r2, [pc, #732]	; (800643c <HAL_ADC_ConfigChannel+0x364>)
 800615e:	4297      	cmp	r7, r2
 8006160:	f000 80b3 	beq.w	80062ca <HAL_ADC_ConfigChannel+0x1f2>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006164:	4ab6      	ldr	r2, [pc, #728]	; (8006440 <HAL_ADC_ConfigChannel+0x368>)
 8006166:	4215      	tst	r5, r2
 8006168:	d02a      	beq.n	80061c0 <HAL_ADC_ConfigChannel+0xe8>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800616a:	4ab6      	ldr	r2, [pc, #728]	; (8006444 <HAL_ADC_ConfigChannel+0x36c>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800616c:	49b6      	ldr	r1, [pc, #728]	; (8006448 <HAL_ADC_ConfigChannel+0x370>)
 800616e:	6890      	ldr	r0, [r2, #8]
 8006170:	428d      	cmp	r5, r1
 8006172:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8006176:	d01d      	beq.n	80061b4 <HAL_ADC_ConfigChannel+0xdc>
 8006178:	49b4      	ldr	r1, [pc, #720]	; (800644c <HAL_ADC_ConfigChannel+0x374>)
 800617a:	428d      	cmp	r5, r1
 800617c:	d01a      	beq.n	80061b4 <HAL_ADC_ConfigChannel+0xdc>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800617e:	49b4      	ldr	r1, [pc, #720]	; (8006450 <HAL_ADC_ConfigChannel+0x378>)
 8006180:	428d      	cmp	r5, r1
 8006182:	f040 8125 	bne.w	80063d0 <HAL_ADC_ConfigChannel+0x2f8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006186:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 800618a:	d119      	bne.n	80061c0 <HAL_ADC_ConfigChannel+0xe8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800618c:	49b1      	ldr	r1, [pc, #708]	; (8006454 <HAL_ADC_ConfigChannel+0x37c>)
 800618e:	428c      	cmp	r4, r1
 8006190:	d016      	beq.n	80061c0 <HAL_ADC_ConfigChannel+0xe8>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006192:	6891      	ldr	r1, [r2, #8]
 8006194:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8006198:	4331      	orrs	r1, r6
 800619a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800619e:	6091      	str	r1, [r2, #8]
}
 80061a0:	e003      	b.n	80061aa <HAL_ADC_ConfigChannel+0xd2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061a2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80061a4:	f042 0220 	orr.w	r2, r2, #32
 80061a8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80061b0:	b003      	add	sp, #12
 80061b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80061b4:	0202      	lsls	r2, r0, #8
 80061b6:	d403      	bmi.n	80061c0 <HAL_ADC_ConfigChannel+0xe8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80061b8:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 80061bc:	f000 80e9 	beq.w	8006392 <HAL_ADC_ConfigChannel+0x2ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061c0:	2000      	movs	r0, #0
 80061c2:	e7f2      	b.n	80061aa <HAL_ADC_ConfigChannel+0xd2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80061c4:	68a2      	ldr	r2, [r4, #8]
 80061c6:	0710      	lsls	r0, r2, #28
 80061c8:	d47d      	bmi.n	80062c6 <HAL_ADC_ConfigChannel+0x1ee>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80061ca:	688a      	ldr	r2, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80061cc:	680d      	ldr	r5, [r1, #0]
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80061ce:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80061d2:	f000 8111 	beq.w	80063f8 <HAL_ADC_ConfigChannel+0x320>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80061d6:	0dee      	lsrs	r6, r5, #23
 80061d8:	f104 0714 	add.w	r7, r4, #20
 80061dc:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 80061e0:	f3c5 5504 	ubfx	r5, r5, #20, #5
 80061e4:	59b8      	ldr	r0, [r7, r6]
 80061e6:	f04f 0c07 	mov.w	ip, #7
 80061ea:	40aa      	lsls	r2, r5
 80061ec:	fa0c f505 	lsl.w	r5, ip, r5
 80061f0:	ea20 0005 	bic.w	r0, r0, r5
 80061f4:	4302      	orrs	r2, r0
 80061f6:	51ba      	str	r2, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80061f8:	6962      	ldr	r2, [r4, #20]
 80061fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80061fe:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006200:	e9d1 5604 	ldrd	r5, r6, [r1, #16]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006204:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006206:	68e2      	ldr	r2, [r4, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006208:	d02d      	beq.n	8006266 <HAL_ADC_ConfigChannel+0x18e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800620a:	f104 0060 	add.w	r0, r4, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800620e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006212:	0052      	lsls	r2, r2, #1
  MODIFY_REG(*preg,
 8006214:	f850 c025 	ldr.w	ip, [r0, r5, lsl #2]
 8006218:	4f8f      	ldr	r7, [pc, #572]	; (8006458 <HAL_ADC_ConfigChannel+0x380>)
 800621a:	4096      	lsls	r6, r2
 800621c:	680a      	ldr	r2, [r1, #0]
 800621e:	ea0c 0707 	and.w	r7, ip, r7
 8006222:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8006226:	433a      	orrs	r2, r7
 8006228:	4332      	orrs	r2, r6
 800622a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800622e:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006232:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8006234:	698e      	ldr	r6, [r1, #24]
 8006236:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
 800623a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800623e:	4332      	orrs	r2, r6
 8006240:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006244:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8006246:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8006248:	f850 2026 	ldr.w	r2, [r0, r6, lsl #2]
 800624c:	f1a5 0501 	sub.w	r5, r5, #1
 8006250:	fab5 f585 	clz	r5, r5
 8006254:	096d      	lsrs	r5, r5, #5
 8006256:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800625a:	ea42 6245 	orr.w	r2, r2, r5, lsl #25
 800625e:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 8006262:	6808      	ldr	r0, [r1, #0]
}
 8006264:	e766      	b.n	8006134 <HAL_ADC_ConfigChannel+0x5c>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006266:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006268:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800626a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800626c:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006270:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006274:	2d00      	cmp	r5, #0
 8006276:	f040 80f7 	bne.w	8006468 <HAL_ADC_ConfigChannel+0x390>
 800627a:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800627e:	42aa      	cmp	r2, r5
 8006280:	f000 816b 	beq.w	800655a <HAL_ADC_ConfigChannel+0x482>
 8006284:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006286:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006288:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800628c:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006290:	f104 0764 	add.w	r7, r4, #100	; 0x64
 8006294:	42ae      	cmp	r6, r5
 8006296:	f000 814e 	beq.w	8006536 <HAL_ADC_ConfigChannel+0x45e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800629a:	6896      	ldr	r6, [r2, #8]
 800629c:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800629e:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80062a2:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80062a6:	42ae      	cmp	r6, r5
 80062a8:	f000 8133 	beq.w	8006512 <HAL_ADC_ConfigChannel+0x43a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80062ac:	68d6      	ldr	r6, [r2, #12]
 80062ae:	68d6      	ldr	r6, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80062b0:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80062b4:	f3c6 6284 	ubfx	r2, r6, #26, #5
 80062b8:	4295      	cmp	r5, r2
 80062ba:	f47f af3b 	bne.w	8006134 <HAL_ADC_ConfigChannel+0x5c>
  MODIFY_REG(*preg,
 80062be:	683a      	ldr	r2, [r7, #0]
 80062c0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80062c4:	603a      	str	r2, [r7, #0]
 80062c6:	6808      	ldr	r0, [r1, #0]
}
 80062c8:	e734      	b.n	8006134 <HAL_ADC_ConfigChannel+0x5c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80062ca:	f1bc 0f00 	cmp.w	ip, #0
 80062ce:	d050      	beq.n	8006372 <HAL_ADC_ConfigChannel+0x29a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062d0:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 80062d4:	2a00      	cmp	r2, #0
 80062d6:	f000 80f8 	beq.w	80064ca <HAL_ADC_ConfigChannel+0x3f2>
  return __builtin_clz(value);
 80062da:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062de:	3201      	adds	r2, #1
 80062e0:	f002 021f 	and.w	r2, r2, #31
 80062e4:	2a09      	cmp	r2, #9
 80062e6:	f240 80f0 	bls.w	80064ca <HAL_ADC_ConfigChannel+0x3f2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ea:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80062ee:	2d00      	cmp	r5, #0
 80062f0:	f000 814f 	beq.w	8006592 <HAL_ADC_ConfigChannel+0x4ba>
  return __builtin_clz(value);
 80062f4:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80062f8:	3501      	adds	r5, #1
 80062fa:	06ad      	lsls	r5, r5, #26
 80062fc:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006300:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8006304:	2a00      	cmp	r2, #0
 8006306:	f000 8149 	beq.w	800659c <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 800630a:	fab2 f282 	clz	r2, r2
 800630e:	3201      	adds	r2, #1
 8006310:	f002 021f 	and.w	r2, r2, #31
 8006314:	2601      	movs	r6, #1
 8006316:	fa06 f202 	lsl.w	r2, r6, r2
 800631a:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800631c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8006320:	2800      	cmp	r0, #0
 8006322:	f000 8139 	beq.w	8006598 <HAL_ADC_ConfigChannel+0x4c0>
  return __builtin_clz(value);
 8006326:	fab0 f080 	clz	r0, r0
 800632a:	3001      	adds	r0, #1
 800632c:	f000 001f 	and.w	r0, r0, #31
 8006330:	2203      	movs	r2, #3
 8006332:	f06f 061d 	mvn.w	r6, #29
 8006336:	fb12 6200 	smlabb	r2, r2, r0, r6
 800633a:	0512      	lsls	r2, r2, #20
 800633c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006340:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006342:	0dd5      	lsrs	r5, r2, #23
  MODIFY_REG(*preg,
 8006344:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006346:	f005 0504 	and.w	r5, r5, #4
 800634a:	f104 0614 	add.w	r6, r4, #20
  MODIFY_REG(*preg,
 800634e:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8006352:	fa00 f702 	lsl.w	r7, r0, r2
 8006356:	f04f 0c07 	mov.w	ip, #7
 800635a:	5970      	ldr	r0, [r6, r5]
 800635c:	fa0c f202 	lsl.w	r2, ip, r2
 8006360:	ea20 0202 	bic.w	r2, r0, r2
 8006364:	433a      	orrs	r2, r7
 8006366:	5172      	str	r2, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006368:	680d      	ldr	r5, [r1, #0]
}
 800636a:	e6fb      	b.n	8006164 <HAL_ADC_ConfigChannel+0x8c>
  __HAL_LOCK(hadc);
 800636c:	2002      	movs	r0, #2
}
 800636e:	b003      	add	sp, #12
 8006370:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006372:	0e82      	lsrs	r2, r0, #26
 8006374:	3201      	adds	r2, #1
 8006376:	f002 001f 	and.w	r0, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800637a:	2809      	cmp	r0, #9
 800637c:	d84e      	bhi.n	800641c <HAL_ADC_ConfigChannel+0x344>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800637e:	0695      	lsls	r5, r2, #26
 8006380:	2201      	movs	r2, #1
 8006382:	4082      	lsls	r2, r0
 8006384:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8006388:	4315      	orrs	r5, r2
 800638a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800638e:	0512      	lsls	r2, r2, #20
 8006390:	e7d6      	b.n	8006340 <HAL_ADC_ConfigChannel+0x268>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006392:	492c      	ldr	r1, [pc, #176]	; (8006444 <HAL_ADC_ConfigChannel+0x36c>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006394:	4831      	ldr	r0, [pc, #196]	; (800645c <HAL_ADC_ConfigChannel+0x384>)
 8006396:	688a      	ldr	r2, [r1, #8]
 8006398:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800639c:	4332      	orrs	r2, r6
 800639e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80063a2:	608a      	str	r2, [r1, #8]
 80063a4:	6802      	ldr	r2, [r0, #0]
 80063a6:	492e      	ldr	r1, [pc, #184]	; (8006460 <HAL_ADC_ConfigChannel+0x388>)
 80063a8:	0992      	lsrs	r2, r2, #6
 80063aa:	fba1 1202 	umull	r1, r2, r1, r2
 80063ae:	0992      	lsrs	r2, r2, #6
 80063b0:	3201      	adds	r2, #1
 80063b2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80063b6:	0092      	lsls	r2, r2, #2
 80063b8:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80063ba:	9a01      	ldr	r2, [sp, #4]
 80063bc:	2a00      	cmp	r2, #0
 80063be:	f43f aeff 	beq.w	80061c0 <HAL_ADC_ConfigChannel+0xe8>
            wait_loop_index--;
 80063c2:	9a01      	ldr	r2, [sp, #4]
 80063c4:	3a01      	subs	r2, #1
 80063c6:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80063c8:	9a01      	ldr	r2, [sp, #4]
 80063ca:	2a00      	cmp	r2, #0
 80063cc:	d1f9      	bne.n	80063c2 <HAL_ADC_ConfigChannel+0x2ea>
 80063ce:	e6f7      	b.n	80061c0 <HAL_ADC_ConfigChannel+0xe8>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80063d0:	4924      	ldr	r1, [pc, #144]	; (8006464 <HAL_ADC_ConfigChannel+0x38c>)
 80063d2:	428d      	cmp	r5, r1
 80063d4:	f47f aef4 	bne.w	80061c0 <HAL_ADC_ConfigChannel+0xe8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80063d8:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 80063dc:	f47f aef0 	bne.w	80061c0 <HAL_ADC_ConfigChannel+0xe8>
        if (ADC_VREFINT_INSTANCE(hadc))
 80063e0:	491c      	ldr	r1, [pc, #112]	; (8006454 <HAL_ADC_ConfigChannel+0x37c>)
 80063e2:	428c      	cmp	r4, r1
 80063e4:	f43f aeec 	beq.w	80061c0 <HAL_ADC_ConfigChannel+0xe8>
 80063e8:	6891      	ldr	r1, [r2, #8]
 80063ea:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80063ee:	4331      	orrs	r1, r6
 80063f0:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 80063f4:	6091      	str	r1, [r2, #8]
}
 80063f6:	e6d8      	b.n	80061aa <HAL_ADC_ConfigChannel+0xd2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80063f8:	0dea      	lsrs	r2, r5, #23
 80063fa:	f002 0204 	and.w	r2, r2, #4
 80063fe:	f104 0014 	add.w	r0, r4, #20
  MODIFY_REG(*preg,
 8006402:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8006406:	2607      	movs	r6, #7
 8006408:	40ae      	lsls	r6, r5
 800640a:	5885      	ldr	r5, [r0, r2]
 800640c:	ea25 0506 	bic.w	r5, r5, r6
 8006410:	5085      	str	r5, [r0, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006412:	6962      	ldr	r2, [r4, #20]
 8006414:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006418:	6162      	str	r2, [r4, #20]
}
 800641a:	e6f1      	b.n	8006200 <HAL_ADC_ConfigChannel+0x128>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800641c:	0695      	lsls	r5, r2, #26
 800641e:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8006422:	3a1e      	subs	r2, #30
 8006424:	2601      	movs	r6, #1
 8006426:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800642a:	0512      	lsls	r2, r2, #20
 800642c:	fa06 f000 	lsl.w	r0, r6, r0
 8006430:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8006434:	4305      	orrs	r5, r0
 8006436:	e783      	b.n	8006340 <HAL_ADC_ConfigChannel+0x268>
 8006438:	0007ffff 	.word	0x0007ffff
 800643c:	407f0000 	.word	0x407f0000
 8006440:	80080000 	.word	0x80080000
 8006444:	50000300 	.word	0x50000300
 8006448:	c3210000 	.word	0xc3210000
 800644c:	90c00010 	.word	0x90c00010
 8006450:	c7520000 	.word	0xc7520000
 8006454:	50000100 	.word	0x50000100
 8006458:	03fff000 	.word	0x03fff000
 800645c:	200006cc 	.word	0x200006cc
 8006460:	053e2d63 	.word	0x053e2d63
 8006464:	cb840000 	.word	0xcb840000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006468:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800646c:	b11d      	cbz	r5, 8006476 <HAL_ADC_ConfigChannel+0x39e>
  return __builtin_clz(value);
 800646e:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006472:	42aa      	cmp	r2, r5
 8006474:	d071      	beq.n	800655a <HAL_ADC_ConfigChannel+0x482>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006476:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006478:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800647a:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800647e:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8006482:	f104 0764 	add.w	r7, r4, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006486:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 800648a:	b11d      	cbz	r5, 8006494 <HAL_ADC_ConfigChannel+0x3bc>
  return __builtin_clz(value);
 800648c:	fab5 f585 	clz	r5, r5
 8006490:	42ae      	cmp	r6, r5
 8006492:	d050      	beq.n	8006536 <HAL_ADC_ConfigChannel+0x45e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006494:	6895      	ldr	r5, [r2, #8]
 8006496:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006498:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800649c:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064a0:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80064a4:	b11d      	cbz	r5, 80064ae <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80064a6:	fab5 f585 	clz	r5, r5
 80064aa:	42ae      	cmp	r6, r5
 80064ac:	d031      	beq.n	8006512 <HAL_ADC_ConfigChannel+0x43a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80064ae:	68d5      	ldr	r5, [r2, #12]
 80064b0:	68d5      	ldr	r5, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80064b2:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80064b6:	f3c5 6284 	ubfx	r2, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064ba:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80064be:	2d00      	cmp	r5, #0
 80064c0:	f43f ae38 	beq.w	8006134 <HAL_ADC_ConfigChannel+0x5c>
  return __builtin_clz(value);
 80064c4:	fab5 f585 	clz	r5, r5
 80064c8:	e6f6      	b.n	80062b8 <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064ca:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 80064ce:	2d00      	cmp	r5, #0
 80064d0:	d059      	beq.n	8006586 <HAL_ADC_ConfigChannel+0x4ae>
  return __builtin_clz(value);
 80064d2:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80064d6:	3501      	adds	r5, #1
 80064d8:	06ad      	lsls	r5, r5, #26
 80064da:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064de:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 80064e2:	2a00      	cmp	r2, #0
 80064e4:	d04d      	beq.n	8006582 <HAL_ADC_ConfigChannel+0x4aa>
  return __builtin_clz(value);
 80064e6:	fab2 f282 	clz	r2, r2
 80064ea:	3201      	adds	r2, #1
 80064ec:	f002 021f 	and.w	r2, r2, #31
 80064f0:	2601      	movs	r6, #1
 80064f2:	fa06 f202 	lsl.w	r2, r6, r2
 80064f6:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064f8:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 80064fc:	2800      	cmp	r0, #0
 80064fe:	d045      	beq.n	800658c <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8006500:	fab0 f280 	clz	r2, r0
 8006504:	3201      	adds	r2, #1
 8006506:	f002 021f 	and.w	r2, r2, #31
 800650a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800650e:	0512      	lsls	r2, r2, #20
 8006510:	e716      	b.n	8006340 <HAL_ADC_ConfigChannel+0x268>
  MODIFY_REG(*preg,
 8006512:	6838      	ldr	r0, [r7, #0]
 8006514:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006518:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800651a:	68d0      	ldr	r0, [r2, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800651c:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800651e:	f102 070c 	add.w	r7, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006522:	68d2      	ldr	r2, [r2, #12]
 8006524:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006528:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800652c:	2d00      	cmp	r5, #0
 800652e:	d1c4      	bne.n	80064ba <HAL_ADC_ConfigChannel+0x3e2>
 8006530:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006534:	e6c0      	b.n	80062b8 <HAL_ADC_ConfigChannel+0x1e0>
  MODIFY_REG(*preg,
 8006536:	6838      	ldr	r0, [r7, #0]
 8006538:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800653c:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800653e:	6890      	ldr	r0, [r2, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006540:	6808      	ldr	r0, [r1, #0]
 8006542:	6896      	ldr	r6, [r2, #8]
 8006544:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006548:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800654c:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006550:	2d00      	cmp	r5, #0
 8006552:	d1a5      	bne.n	80064a0 <HAL_ADC_ConfigChannel+0x3c8>
 8006554:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006558:	e6a5      	b.n	80062a6 <HAL_ADC_ConfigChannel+0x1ce>
  MODIFY_REG(*preg,
 800655a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800655c:	4622      	mov	r2, r4
 800655e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006562:	f842 0f60 	str.w	r0, [r2, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006566:	6e60      	ldr	r0, [r4, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006568:	6808      	ldr	r0, [r1, #0]
 800656a:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800656c:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006570:	f104 0764 	add.w	r7, r4, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006574:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006578:	2d00      	cmp	r5, #0
 800657a:	d184      	bne.n	8006486 <HAL_ADC_ConfigChannel+0x3ae>
 800657c:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8006580:	e688      	b.n	8006294 <HAL_ADC_ConfigChannel+0x1bc>
 8006582:	2202      	movs	r2, #2
 8006584:	e7b7      	b.n	80064f6 <HAL_ADC_ConfigChannel+0x41e>
 8006586:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 800658a:	e7a8      	b.n	80064de <HAL_ADC_ConfigChannel+0x406>
 800658c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8006590:	e6d6      	b.n	8006340 <HAL_ADC_ConfigChannel+0x268>
 8006592:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8006596:	e6b3      	b.n	8006300 <HAL_ADC_ConfigChannel+0x228>
 8006598:	4a01      	ldr	r2, [pc, #4]	; (80065a0 <HAL_ADC_ConfigChannel+0x4c8>)
 800659a:	e6d1      	b.n	8006340 <HAL_ADC_ConfigChannel+0x268>
 800659c:	2202      	movs	r2, #2
 800659e:	e6bc      	b.n	800631a <HAL_ADC_ConfigChannel+0x242>
 80065a0:	fe500000 	.word	0xfe500000

080065a4 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80065a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80065a6:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
{
 80065aa:	4602      	mov	r2, r0
 80065ac:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 80065ae:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 80065b0:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 80065b2:	9001      	str	r0, [sp, #4]
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80065b4:	6950      	ldr	r0, [r2, #20]
  __HAL_LOCK(hadc);
 80065b6:	f000 817c 	beq.w	80068b2 <HAL_ADCEx_InjectedConfigChannel+0x30e>
 80065ba:	2301      	movs	r3, #1
 80065bc:	f882 3058 	strb.w	r3, [r2, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80065c0:	b1e8      	cbz	r0, 80065fe <HAL_ADCEx_InjectedConfigChannel+0x5a>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80065c2:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d01a      	beq.n	80065fe <HAL_ADCEx_InjectedConfigChannel+0x5a>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80065c8:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80065ca:	2800      	cmp	r0, #0
 80065cc:	f040 811d 	bne.w	800680a <HAL_ADCEx_InjectedConfigChannel+0x266>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80065d0:	6a88      	ldr	r0, [r1, #40]	; 0x28
 80065d2:	2800      	cmp	r0, #0
 80065d4:	f000 8239 	beq.w	8006a4a <HAL_ADCEx_InjectedConfigChannel+0x4a6>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80065d8:	1e5e      	subs	r6, r3, #1
 80065da:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80065dc:	f000 007c 	and.w	r0, r0, #124	; 0x7c
 80065e0:	4330      	orrs	r0, r6
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80065e2:	ea40 0304 	orr.w	r3, r0, r4
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 80065e6:	e9d1 4500 	ldrd	r4, r5, [r1]
 80065ea:	f005 051f 	and.w	r5, r5, #31
 80065ee:	f3c4 6084 	ubfx	r0, r4, #26, #5
 80065f2:	40a8      	lsls	r0, r5
    hadc->InjectionConfig.ChannelCount--;

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80065f4:	4318      	orrs	r0, r3
    hadc->InjectionConfig.ChannelCount--;
 80065f6:	6696      	str	r6, [r2, #104]	; 0x68

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80065f8:	6813      	ldr	r3, [r2, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80065fa:	6650      	str	r0, [r2, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80065fc:	e005      	b.n	800660a <HAL_ADCEx_InjectedConfigChannel+0x66>
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80065fe:	684b      	ldr	r3, [r1, #4]
 8006600:	2b09      	cmp	r3, #9
 8006602:	f000 80ee 	beq.w	80067e2 <HAL_ADCEx_InjectedConfigChannel+0x23e>
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8006606:	680c      	ldr	r4, [r1, #0]
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8006608:	6813      	ldr	r3, [r2, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800660a:	6898      	ldr	r0, [r3, #8]
 800660c:	0707      	lsls	r7, r0, #28
 800660e:	d410      	bmi.n	8006632 <HAL_ADCEx_InjectedConfigChannel+0x8e>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8006610:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8006614:	2800      	cmp	r0, #0
 8006616:	f040 80db 	bne.w	80067d0 <HAL_ADCEx_InjectedConfigChannel+0x22c>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800661a:	f891 0024 	ldrb.w	r0, [r1, #36]	; 0x24
 800661e:	68dd      	ldr	r5, [r3, #12]
 8006620:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8006624:	0500      	lsls	r0, r0, #20
 8006626:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 800662a:	ea40 5046 	orr.w	r0, r0, r6, lsl #21
 800662e:	4328      	orrs	r0, r5
 8006630:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006632:	6898      	ldr	r0, [r3, #8]
 8006634:	f010 0004 	ands.w	r0, r0, #4
 8006638:	d05e      	beq.n	80066f8 <HAL_ADCEx_InjectedConfigChannel+0x154>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800663a:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800663c:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800663e:	689d      	ldr	r5, [r3, #8]
 8006640:	07ee      	lsls	r6, r5, #31
 8006642:	d414      	bmi.n	800666e <HAL_ADCEx_InjectedConfigChannel+0xca>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8006644:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8006646:	4db6      	ldr	r5, [pc, #728]	; (8006920 <HAL_ADCEx_InjectedConfigChannel+0x37c>)
 8006648:	f8d3 60b0 	ldr.w	r6, [r3, #176]	; 0xb0
 800664c:	f007 0c18 	and.w	ip, r7, #24
 8006650:	fa25 f50c 	lsr.w	r5, r5, ip
 8006654:	f3c4 0e12 	ubfx	lr, r4, #0, #19
 8006658:	4025      	ands	r5, r4
 800665a:	ea26 0c0e 	bic.w	ip, r6, lr
 800665e:	ea45 050c 	orr.w	r5, r5, ip
 8006662:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006666:	4daf      	ldr	r5, [pc, #700]	; (8006924 <HAL_ADCEx_InjectedConfigChannel+0x380>)
 8006668:	42af      	cmp	r7, r5
 800666a:	f000 80f3 	beq.w	8006854 <HAL_ADCEx_InjectedConfigChannel+0x2b0>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800666e:	49ae      	ldr	r1, [pc, #696]	; (8006928 <HAL_ADCEx_InjectedConfigChannel+0x384>)
 8006670:	420c      	tst	r4, r1
 8006672:	d019      	beq.n	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006674:	4ead      	ldr	r6, [pc, #692]	; (800692c <HAL_ADCEx_InjectedConfigChannel+0x388>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8006676:	4dae      	ldr	r5, [pc, #696]	; (8006930 <HAL_ADCEx_InjectedConfigChannel+0x38c>)
 8006678:	68b1      	ldr	r1, [r6, #8]
 800667a:	42ac      	cmp	r4, r5
 800667c:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 8006680:	d017      	beq.n	80066b2 <HAL_ADCEx_InjectedConfigChannel+0x10e>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006682:	4dac      	ldr	r5, [pc, #688]	; (8006934 <HAL_ADCEx_InjectedConfigChannel+0x390>)
 8006684:	42ac      	cmp	r4, r5
 8006686:	d014      	beq.n	80066b2 <HAL_ADCEx_InjectedConfigChannel+0x10e>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8006688:	4dab      	ldr	r5, [pc, #684]	; (8006938 <HAL_ADCEx_InjectedConfigChannel+0x394>)
 800668a:	42ac      	cmp	r4, r5
 800668c:	f040 8118 	bne.w	80068c0 <HAL_ADCEx_InjectedConfigChannel+0x31c>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006690:	01cd      	lsls	r5, r1, #7
 8006692:	d409      	bmi.n	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006694:	49a9      	ldr	r1, [pc, #676]	; (800693c <HAL_ADCEx_InjectedConfigChannel+0x398>)
 8006696:	428b      	cmp	r3, r1
 8006698:	d006      	beq.n	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800669a:	68b3      	ldr	r3, [r6, #8]
 800669c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80066a0:	433b      	orrs	r3, r7
 80066a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80066a6:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80066a8:	2300      	movs	r3, #0
 80066aa:	f882 3058 	strb.w	r3, [r2, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80066ae:	b003      	add	sp, #12
 80066b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80066b2:	0209      	lsls	r1, r1, #8
 80066b4:	d4f8      	bmi.n	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80066b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066ba:	d1f5      	bne.n	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
 80066bc:	499b      	ldr	r1, [pc, #620]	; (800692c <HAL_ADCEx_InjectedConfigChannel+0x388>)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80066be:	4ca0      	ldr	r4, [pc, #640]	; (8006940 <HAL_ADCEx_InjectedConfigChannel+0x39c>)
 80066c0:	688b      	ldr	r3, [r1, #8]
 80066c2:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80066c6:	433b      	orrs	r3, r7
 80066c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80066cc:	608b      	str	r3, [r1, #8]
 80066ce:	6823      	ldr	r3, [r4, #0]
 80066d0:	499c      	ldr	r1, [pc, #624]	; (8006944 <HAL_ADCEx_InjectedConfigChannel+0x3a0>)
 80066d2:	099b      	lsrs	r3, r3, #6
 80066d4:	fba1 1303 	umull	r1, r3, r1, r3
 80066d8:	099b      	lsrs	r3, r3, #6
 80066da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 80066e2:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 80066e4:	9b01      	ldr	r3, [sp, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d0de      	beq.n	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
          wait_loop_index--;
 80066ea:	9b01      	ldr	r3, [sp, #4]
 80066ec:	3b01      	subs	r3, #1
 80066ee:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 80066f0:	9b01      	ldr	r3, [sp, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1f9      	bne.n	80066ea <HAL_ADCEx_InjectedConfigChannel+0x146>
 80066f6:	e7d7      	b.n	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80066f8:	689d      	ldr	r5, [r3, #8]
 80066fa:	f015 0508 	ands.w	r5, r5, #8
 80066fe:	d19e      	bne.n	800663e <HAL_ADCEx_InjectedConfigChannel+0x9a>
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8006700:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8006702:	2800      	cmp	r0, #0
 8006704:	f040 8097 	bne.w	8006836 <HAL_ADCEx_InjectedConfigChannel+0x292>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006708:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 800670c:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800670e:	68d8      	ldr	r0, [r3, #12]
 8006710:	bf0c      	ite	eq
 8006712:	f040 7000 	orreq.w	r0, r0, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006716:	f020 7000 	bicne.w	r0, r0, #33554432	; 0x2000000
 800671a:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800671c:	2000      	movs	r0, #0
    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 800671e:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 8006722:	2d01      	cmp	r5, #1
 8006724:	f000 80f1 	beq.w	800690a <HAL_ADCEx_InjectedConfigChannel+0x366>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8006728:	691d      	ldr	r5, [r3, #16]
 800672a:	f025 0502 	bic.w	r5, r5, #2
 800672e:	611d      	str	r5, [r3, #16]
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006730:	688d      	ldr	r5, [r1, #8]
 8006732:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8006736:	f000 80d6 	beq.w	80068e6 <HAL_ADCEx_InjectedConfigChannel+0x342>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800673a:	0de6      	lsrs	r6, r4, #23
 800673c:	f006 0604 	and.w	r6, r6, #4
 8006740:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8006744:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8006748:	f04f 0c07 	mov.w	ip, #7
 800674c:	40a5      	lsls	r5, r4
 800674e:	fa0c fc04 	lsl.w	ip, ip, r4
 8006752:	59bc      	ldr	r4, [r7, r6]
 8006754:	ea24 040c 	bic.w	r4, r4, ip
 8006758:	432c      	orrs	r4, r5
 800675a:	51bc      	str	r4, [r7, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800675c:	695c      	ldr	r4, [r3, #20]
 800675e:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8006762:	615c      	str	r4, [r3, #20]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8006764:	e9d1 6704 	ldrd	r6, r7, [r1, #16]
 8006768:	2e04      	cmp	r6, #4
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 800676a:	68dc      	ldr	r4, [r3, #12]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800676c:	f000 80f2 	beq.w	8006954 <HAL_ADCEx_InjectedConfigChannel+0x3b0>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006770:	f103 0560 	add.w	r5, r3, #96	; 0x60
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8006774:	f3c4 04c1 	ubfx	r4, r4, #3, #2
 8006778:	0064      	lsls	r4, r4, #1
  MODIFY_REG(*preg,
 800677a:	f855 e026 	ldr.w	lr, [r5, r6, lsl #2]
 800677e:	f8df c1d0 	ldr.w	ip, [pc, #464]	; 8006950 <HAL_ADCEx_InjectedConfigChannel+0x3ac>
 8006782:	40a7      	lsls	r7, r4
 8006784:	680c      	ldr	r4, [r1, #0]
 8006786:	ea0e 0c0c 	and.w	ip, lr, ip
 800678a:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800678e:	ea44 040c 	orr.w	r4, r4, ip
 8006792:	433c      	orrs	r4, r7
 8006794:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8006798:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800679c:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 800679e:	698e      	ldr	r6, [r1, #24]
 80067a0:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 80067a4:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 80067a8:	4334      	orrs	r4, r6
 80067aa:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80067ae:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 80067b0:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 80067b2:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 80067b6:	f1a6 0601 	sub.w	r6, r6, #1
 80067ba:	fab6 f686 	clz	r6, r6
 80067be:	0976      	lsrs	r6, r6, #5
 80067c0:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 80067c4:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 80067c8:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80067cc:	680c      	ldr	r4, [r1, #0]
}
 80067ce:	e736      	b.n	800663e <HAL_ADCEx_InjectedConfigChannel+0x9a>
      MODIFY_REG(hadc->Instance->CFGR,
 80067d0:	68d8      	ldr	r0, [r3, #12]
 80067d2:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 80067d6:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 80067da:	ea40 5045 	orr.w	r0, r0, r5, lsl #21
 80067de:	60d8      	str	r0, [r3, #12]
 80067e0:	e727      	b.n	8006632 <HAL_ADCEx_InjectedConfigChannel+0x8e>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80067e2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80067e4:	680c      	ldr	r4, [r1, #0]
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d066      	beq.n	80068b8 <HAL_ADCEx_InjectedConfigChannel+0x314>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80067ea:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80067ec:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80067f0:	0c65      	lsrs	r5, r4, #17
 80067f2:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 80067f6:	4303      	orrs	r3, r0
 80067f8:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 80067fa:	6813      	ldr	r3, [r2, #0]
 80067fc:	4e52      	ldr	r6, [pc, #328]	; (8006948 <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
 80067fe:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006800:	4030      	ands	r0, r6
 8006802:	4328      	orrs	r0, r5
 8006804:	64d8      	str	r0, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8006806:	6655      	str	r5, [r2, #100]	; 0x64
 8006808:	e6ff      	b.n	800660a <HAL_ADCEx_InjectedConfigChannel+0x66>
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 800680a:	680c      	ldr	r4, [r1, #0]
 800680c:	684b      	ldr	r3, [r1, #4]
 800680e:	f3c4 6584 	ubfx	r5, r4, #26, #5
 8006812:	f003 031f 	and.w	r3, r3, #31
 8006816:	409d      	lsls	r5, r3
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8006818:	6e53      	ldr	r3, [r2, #100]	; 0x64
    hadc->InjectionConfig.ChannelCount--;
 800681a:	3801      	subs	r0, #1
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800681c:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 800681e:	6690      	str	r0, [r2, #104]	; 0x68
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8006820:	6813      	ldr	r3, [r2, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8006822:	6655      	str	r5, [r2, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8006824:	2800      	cmp	r0, #0
 8006826:	f47f aef0 	bne.w	800660a <HAL_ADCEx_InjectedConfigChannel+0x66>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800682a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800682c:	4e46      	ldr	r6, [pc, #280]	; (8006948 <HAL_ADCEx_InjectedConfigChannel+0x3a4>)
 800682e:	4030      	ands	r0, r6
 8006830:	4328      	orrs	r0, r5
 8006832:	64d8      	str	r0, [r3, #76]	; 0x4c
 8006834:	e6e9      	b.n	800660a <HAL_ADCEx_InjectedConfigChannel+0x66>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8006836:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 8006838:	2800      	cmp	r0, #0
 800683a:	f43f af65 	beq.w	8006708 <HAL_ADCEx_InjectedConfigChannel+0x164>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800683e:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8006842:	2801      	cmp	r0, #1
 8006844:	f000 814e 	beq.w	8006ae4 <HAL_ADCEx_InjectedConfigChannel+0x540>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006848:	4628      	mov	r0, r5
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800684a:	68dd      	ldr	r5, [r3, #12]
 800684c:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 8006850:	60dd      	str	r5, [r3, #12]
 8006852:	e764      	b.n	800671e <HAL_ADCEx_InjectedConfigChannel+0x17a>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006854:	f1be 0f00 	cmp.w	lr, #0
 8006858:	f040 80c0 	bne.w	80069dc <HAL_ADCEx_InjectedConfigChannel+0x438>
 800685c:	0ea4      	lsrs	r4, r4, #26
 800685e:	3401      	adds	r4, #1
 8006860:	f004 061f 	and.w	r6, r4, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006864:	2e09      	cmp	r6, #9
 8006866:	f240 80f3 	bls.w	8006a50 <HAL_ADCEx_InjectedConfigChannel+0x4ac>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800686a:	06a5      	lsls	r5, r4, #26
 800686c:	eb06 0446 	add.w	r4, r6, r6, lsl #1
 8006870:	3c1e      	subs	r4, #30
 8006872:	2701      	movs	r7, #1
 8006874:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8006878:	0524      	lsls	r4, r4, #20
 800687a:	fa07 f606 	lsl.w	r6, r7, r6
 800687e:	f044 7400 	orr.w	r4, r4, #33554432	; 0x2000000
 8006882:	4335      	orrs	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006884:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006886:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 8006888:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800688a:	f006 0604 	and.w	r6, r6, #4
 800688e:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8006892:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8006896:	fa05 fc04 	lsl.w	ip, r5, r4
 800689a:	f04f 0e07 	mov.w	lr, #7
 800689e:	59bd      	ldr	r5, [r7, r6]
 80068a0:	fa0e f404 	lsl.w	r4, lr, r4
 80068a4:	ea25 0404 	bic.w	r4, r5, r4
 80068a8:	ea44 040c 	orr.w	r4, r4, ip
 80068ac:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 80068ae:	680c      	ldr	r4, [r1, #0]
}
 80068b0:	e6dd      	b.n	800666e <HAL_ADCEx_InjectedConfigChannel+0xca>
  __HAL_LOCK(hadc);
 80068b2:	2002      	movs	r0, #2
}
 80068b4:	b003      	add	sp, #12
 80068b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80068b8:	0c65      	lsrs	r5, r4, #17
 80068ba:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 80068be:	e79c      	b.n	80067fa <HAL_ADCEx_InjectedConfigChannel+0x256>
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80068c0:	4d22      	ldr	r5, [pc, #136]	; (800694c <HAL_ADCEx_InjectedConfigChannel+0x3a8>)
 80068c2:	42ac      	cmp	r4, r5
 80068c4:	f47f aef0 	bne.w	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80068c8:	024c      	lsls	r4, r1, #9
 80068ca:	f53f aeed 	bmi.w	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
      if (ADC_VREFINT_INSTANCE(hadc))
 80068ce:	491b      	ldr	r1, [pc, #108]	; (800693c <HAL_ADCEx_InjectedConfigChannel+0x398>)
 80068d0:	428b      	cmp	r3, r1
 80068d2:	f43f aee9 	beq.w	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80068d6:	68b3      	ldr	r3, [r6, #8]
 80068d8:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80068dc:	433b      	orrs	r3, r7
 80068de:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80068e2:	60b3      	str	r3, [r6, #8]
}
 80068e4:	e6e0      	b.n	80066a8 <HAL_ADCEx_InjectedConfigChannel+0x104>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80068e6:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 80068e8:	f3c4 5604 	ubfx	r6, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80068ec:	f005 0504 	and.w	r5, r5, #4
 80068f0:	f103 0414 	add.w	r4, r3, #20
  MODIFY_REG(*preg,
 80068f4:	2707      	movs	r7, #7
 80068f6:	40b7      	lsls	r7, r6
 80068f8:	5966      	ldr	r6, [r4, r5]
 80068fa:	ea26 0607 	bic.w	r6, r6, r7
 80068fe:	5166      	str	r6, [r4, r5]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006900:	695c      	ldr	r4, [r3, #20]
 8006902:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8006906:	615c      	str	r4, [r3, #20]
}
 8006908:	e72c      	b.n	8006764 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
      MODIFY_REG(hadc->Instance->CFGR2,
 800690a:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	; 0x34
 800690e:	691e      	ldr	r6, [r3, #16]
 8006910:	433d      	orrs	r5, r7
 8006912:	f426 76ff 	bic.w	r6, r6, #510	; 0x1fe
 8006916:	4335      	orrs	r5, r6
 8006918:	f045 0502 	orr.w	r5, r5, #2
 800691c:	611d      	str	r5, [r3, #16]
 800691e:	e707      	b.n	8006730 <HAL_ADCEx_InjectedConfigChannel+0x18c>
 8006920:	0007ffff 	.word	0x0007ffff
 8006924:	407f0000 	.word	0x407f0000
 8006928:	80080000 	.word	0x80080000
 800692c:	50000300 	.word	0x50000300
 8006930:	c3210000 	.word	0xc3210000
 8006934:	90c00010 	.word	0x90c00010
 8006938:	c7520000 	.word	0xc7520000
 800693c:	50000100 	.word	0x50000100
 8006940:	200006cc 	.word	0x200006cc
 8006944:	053e2d63 	.word	0x053e2d63
 8006948:	04104000 	.word	0x04104000
 800694c:	cb840000 	.word	0xcb840000
 8006950:	03fff000 	.word	0x03fff000
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006954:	6e1c      	ldr	r4, [r3, #96]	; 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006956:	680c      	ldr	r4, [r1, #0]
 8006958:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 800695a:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800695e:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006962:	2e00      	cmp	r6, #0
 8006964:	d07e      	beq.n	8006a64 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006966:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 800696a:	b126      	cbz	r6, 8006976 <HAL_ADCEx_InjectedConfigChannel+0x3d2>
  return __builtin_clz(value);
 800696c:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006970:	42b5      	cmp	r5, r6
 8006972:	f000 80bc 	beq.w	8006aee <HAL_ADCEx_InjectedConfigChannel+0x54a>
 8006976:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8006978:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800697a:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800697e:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8006982:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006986:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 800698a:	b126      	cbz	r6, 8006996 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
  return __builtin_clz(value);
 800698c:	fab6 f686 	clz	r6, r6
 8006990:	42b7      	cmp	r7, r6
 8006992:	f000 80c1 	beq.w	8006b18 <HAL_ADCEx_InjectedConfigChannel+0x574>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006996:	68ae      	ldr	r6, [r5, #8]
 8006998:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800699a:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800699e:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069a2:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80069a6:	b126      	cbz	r6, 80069b2 <HAL_ADCEx_InjectedConfigChannel+0x40e>
  return __builtin_clz(value);
 80069a8:	fab6 f686 	clz	r6, r6
 80069ac:	42b7      	cmp	r7, r6
 80069ae:	f000 80c8 	beq.w	8006b42 <HAL_ADCEx_InjectedConfigChannel+0x59e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80069b2:	68ee      	ldr	r6, [r5, #12]
 80069b4:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80069b6:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80069b8:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069bc:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80069c0:	2e00      	cmp	r6, #0
 80069c2:	f43f ae3c 	beq.w	800663e <HAL_ADCEx_InjectedConfigChannel+0x9a>
  return __builtin_clz(value);
 80069c6:	fab6 f686 	clz	r6, r6
 80069ca:	42be      	cmp	r6, r7
 80069cc:	f47f ae37 	bne.w	800663e <HAL_ADCEx_InjectedConfigChannel+0x9a>
  MODIFY_REG(*preg,
 80069d0:	682c      	ldr	r4, [r5, #0]
 80069d2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80069d6:	602c      	str	r4, [r5, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80069d8:	680c      	ldr	r4, [r1, #0]
}
 80069da:	e630      	b.n	800663e <HAL_ADCEx_InjectedConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069dc:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80069e0:	2d00      	cmp	r5, #0
 80069e2:	d05b      	beq.n	8006a9c <HAL_ADCEx_InjectedConfigChannel+0x4f8>
  return __builtin_clz(value);
 80069e4:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80069e8:	3501      	adds	r5, #1
 80069ea:	f005 051f 	and.w	r5, r5, #31
 80069ee:	2d09      	cmp	r5, #9
 80069f0:	d954      	bls.n	8006a9c <HAL_ADCEx_InjectedConfigChannel+0x4f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069f2:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80069f6:	2d00      	cmp	r5, #0
 80069f8:	f000 80c3 	beq.w	8006b82 <HAL_ADCEx_InjectedConfigChannel+0x5de>
  return __builtin_clz(value);
 80069fc:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006a00:	3501      	adds	r5, #1
 8006a02:	06ad      	lsls	r5, r5, #26
 8006a04:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a08:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8006a0c:	2e00      	cmp	r6, #0
 8006a0e:	f000 80b6 	beq.w	8006b7e <HAL_ADCEx_InjectedConfigChannel+0x5da>
  return __builtin_clz(value);
 8006a12:	fab6 f686 	clz	r6, r6
 8006a16:	3601      	adds	r6, #1
 8006a18:	f006 061f 	and.w	r6, r6, #31
 8006a1c:	2701      	movs	r7, #1
 8006a1e:	fa07 f606 	lsl.w	r6, r7, r6
 8006a22:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a24:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8006a28:	2c00      	cmp	r4, #0
 8006a2a:	f000 80a6 	beq.w	8006b7a <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 8006a2e:	fab4 f484 	clz	r4, r4
 8006a32:	1c66      	adds	r6, r4, #1
 8006a34:	f006 061f 	and.w	r6, r6, #31
 8006a38:	2403      	movs	r4, #3
 8006a3a:	f06f 071d 	mvn.w	r7, #29
 8006a3e:	fb14 7406 	smlabb	r4, r4, r6, r7
 8006a42:	0524      	lsls	r4, r4, #20
 8006a44:	f044 7400 	orr.w	r4, r4, #33554432	; 0x2000000
 8006a48:	e71c      	b.n	8006884 <HAL_ADCEx_InjectedConfigChannel+0x2e0>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	461e      	mov	r6, r3
 8006a4e:	e5ca      	b.n	80065e6 <HAL_ADCEx_InjectedConfigChannel+0x42>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006a50:	06a5      	lsls	r5, r4, #26
 8006a52:	2401      	movs	r4, #1
 8006a54:	40b4      	lsls	r4, r6
 8006a56:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8006a5a:	4325      	orrs	r5, r4
 8006a5c:	eb06 0446 	add.w	r4, r6, r6, lsl #1
 8006a60:	0524      	lsls	r4, r4, #20
 8006a62:	e70f      	b.n	8006884 <HAL_ADCEx_InjectedConfigChannel+0x2e0>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006a64:	f3c4 6684 	ubfx	r6, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006a68:	42b5      	cmp	r5, r6
 8006a6a:	d040      	beq.n	8006aee <HAL_ADCEx_InjectedConfigChannel+0x54a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006a6c:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8006a6e:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a70:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006a74:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8006a78:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 8006a7c:	42b7      	cmp	r7, r6
 8006a7e:	d04b      	beq.n	8006b18 <HAL_ADCEx_InjectedConfigChannel+0x574>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006a80:	68af      	ldr	r7, [r5, #8]
 8006a82:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a84:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006a88:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8006a8c:	42b7      	cmp	r7, r6
 8006a8e:	d058      	beq.n	8006b42 <HAL_ADCEx_InjectedConfigChannel+0x59e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006a90:	68ef      	ldr	r7, [r5, #12]
 8006a92:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006a94:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006a96:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8006a9a:	e796      	b.n	80069ca <HAL_ADCEx_InjectedConfigChannel+0x426>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a9c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8006aa0:	2d00      	cmp	r5, #0
 8006aa2:	d064      	beq.n	8006b6e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8006aa4:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006aa8:	3501      	adds	r5, #1
 8006aaa:	06ad      	lsls	r5, r5, #26
 8006aac:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ab0:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8006ab4:	2e00      	cmp	r6, #0
 8006ab6:	d058      	beq.n	8006b6a <HAL_ADCEx_InjectedConfigChannel+0x5c6>
  return __builtin_clz(value);
 8006ab8:	fab6 f686 	clz	r6, r6
 8006abc:	3601      	adds	r6, #1
 8006abe:	f006 061f 	and.w	r6, r6, #31
 8006ac2:	2701      	movs	r7, #1
 8006ac4:	fa07 f606 	lsl.w	r6, r7, r6
 8006ac8:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aca:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8006ace:	2c00      	cmp	r4, #0
 8006ad0:	d050      	beq.n	8006b74 <HAL_ADCEx_InjectedConfigChannel+0x5d0>
  return __builtin_clz(value);
 8006ad2:	fab4 f484 	clz	r4, r4
 8006ad6:	3401      	adds	r4, #1
 8006ad8:	f004 041f 	and.w	r4, r4, #31
 8006adc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8006ae0:	0524      	lsls	r4, r4, #20
 8006ae2:	e6cf      	b.n	8006884 <HAL_ADCEx_InjectedConfigChannel+0x2e0>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ae4:	6dd5      	ldr	r5, [r2, #92]	; 0x5c
 8006ae6:	f045 0520 	orr.w	r5, r5, #32
 8006aea:	65d5      	str	r5, [r2, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8006aec:	e617      	b.n	800671e <HAL_ADCEx_InjectedConfigChannel+0x17a>
  MODIFY_REG(*preg,
 8006aee:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8006af0:	461d      	mov	r5, r3
 8006af2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8006af6:	f845 4f60 	str.w	r4, [r5, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006afa:	6e5c      	ldr	r4, [r3, #100]	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006afc:	680c      	ldr	r4, [r1, #0]
 8006afe:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8006b00:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006b04:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b08:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006b0c:	2e00      	cmp	r6, #0
 8006b0e:	f47f af3a 	bne.w	8006986 <HAL_ADCEx_InjectedConfigChannel+0x3e2>
 8006b12:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8006b16:	e7b1      	b.n	8006a7c <HAL_ADCEx_InjectedConfigChannel+0x4d8>
  MODIFY_REG(*preg,
 8006b18:	f8dc 4000 	ldr.w	r4, [ip]
 8006b1c:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8006b20:	f8cc 4000 	str.w	r4, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006b24:	68ac      	ldr	r4, [r5, #8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006b26:	680c      	ldr	r4, [r1, #0]
 8006b28:	68af      	ldr	r7, [r5, #8]
 8006b2a:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006b2e:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b32:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006b36:	2e00      	cmp	r6, #0
 8006b38:	f47f af33 	bne.w	80069a2 <HAL_ADCEx_InjectedConfigChannel+0x3fe>
 8006b3c:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8006b40:	e7a4      	b.n	8006a8c <HAL_ADCEx_InjectedConfigChannel+0x4e8>
  MODIFY_REG(*preg,
 8006b42:	f8dc 4000 	ldr.w	r4, [ip]
 8006b46:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8006b4a:	f8cc 4000 	str.w	r4, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006b4e:	68ec      	ldr	r4, [r5, #12]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006b50:	680c      	ldr	r4, [r1, #0]
 8006b52:	68ef      	ldr	r7, [r5, #12]
 8006b54:	f3c4 0612 	ubfx	r6, r4, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006b58:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006b5a:	f3c7 6784 	ubfx	r7, r7, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006b5e:	2e00      	cmp	r6, #0
 8006b60:	f47f af2c 	bne.w	80069bc <HAL_ADCEx_InjectedConfigChannel+0x418>
 8006b64:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8006b68:	e72f      	b.n	80069ca <HAL_ADCEx_InjectedConfigChannel+0x426>
 8006b6a:	2602      	movs	r6, #2
 8006b6c:	e7ac      	b.n	8006ac8 <HAL_ADCEx_InjectedConfigChannel+0x524>
 8006b6e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8006b72:	e79d      	b.n	8006ab0 <HAL_ADCEx_InjectedConfigChannel+0x50c>
 8006b74:	f44f 1440 	mov.w	r4, #3145728	; 0x300000
 8006b78:	e684      	b.n	8006884 <HAL_ADCEx_InjectedConfigChannel+0x2e0>
 8006b7a:	4c03      	ldr	r4, [pc, #12]	; (8006b88 <HAL_ADCEx_InjectedConfigChannel+0x5e4>)
 8006b7c:	e682      	b.n	8006884 <HAL_ADCEx_InjectedConfigChannel+0x2e0>
 8006b7e:	2602      	movs	r6, #2
 8006b80:	e74f      	b.n	8006a22 <HAL_ADCEx_InjectedConfigChannel+0x47e>
 8006b82:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8006b86:	e73f      	b.n	8006a08 <HAL_ADCEx_InjectedConfigChannel+0x464>
 8006b88:	fe500000 	.word	0xfe500000

08006b8c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b8e:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006b92:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8006b94:	2a01      	cmp	r2, #1
{
 8006b96:	b09d      	sub	sp, #116	; 0x74
  __HAL_LOCK(hadc);
 8006b98:	d047      	beq.n	8006c2a <HAL_ADCEx_MultiModeConfigChannel+0x9e>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006b9a:	6804      	ldr	r4, [r0, #0]
 8006b9c:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006b9e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8006ba0:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006ba2:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006ba6:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 8006ba8:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006bac:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006bae:	d007      	beq.n	8006bc0 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bb0:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006bb2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bb6:	f041 0120 	orr.w	r1, r1, #32
 8006bba:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8006bbc:	b01d      	add	sp, #116	; 0x74
 8006bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006bc0:	4d26      	ldr	r5, [pc, #152]	; (8006c5c <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
 8006bc2:	68aa      	ldr	r2, [r5, #8]
 8006bc4:	0752      	lsls	r2, r2, #29
 8006bc6:	d50a      	bpl.n	8006bde <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8006bc8:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006bcc:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8006bd0:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bd2:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8006bda:	b01d      	add	sp, #116	; 0x74
 8006bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bde:	68a0      	ldr	r0, [r4, #8]
 8006be0:	f010 0004 	ands.w	r0, r0, #4
 8006be4:	d1f1      	bne.n	8006bca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006be6:	b31e      	cbz	r6, 8006c30 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006be8:	f8df e074 	ldr.w	lr, [pc, #116]	; 8006c60 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8006bec:	684f      	ldr	r7, [r1, #4]
 8006bee:	f8de 2008 	ldr.w	r2, [lr, #8]
 8006bf2:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8006bf6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006bfa:	433a      	orrs	r2, r7
 8006bfc:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8006c00:	f8ce 2008 	str.w	r2, [lr, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006c04:	68a2      	ldr	r2, [r4, #8]
 8006c06:	07d4      	lsls	r4, r2, #31
 8006c08:	d426      	bmi.n	8006c58 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8006c0a:	68a8      	ldr	r0, [r5, #8]
 8006c0c:	f010 0001 	ands.w	r0, r0, #1
 8006c10:	d119      	bne.n	8006c46 <HAL_ADCEx_MultiModeConfigChannel+0xba>
        MODIFY_REG(tmpADC_Common->CCR,
 8006c12:	688a      	ldr	r2, [r1, #8]
 8006c14:	f8de 1008 	ldr.w	r1, [lr, #8]
 8006c18:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 8006c1c:	4332      	orrs	r2, r6
 8006c1e:	f021 010f 	bic.w	r1, r1, #15
 8006c22:	430a      	orrs	r2, r1
 8006c24:	f8ce 2008 	str.w	r2, [lr, #8]
 8006c28:	e7d4      	b.n	8006bd4 <HAL_ADCEx_MultiModeConfigChannel+0x48>
  __HAL_LOCK(hadc);
 8006c2a:	2002      	movs	r0, #2
}
 8006c2c:	b01d      	add	sp, #116	; 0x74
 8006c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006c30:	490b      	ldr	r1, [pc, #44]	; (8006c60 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 8006c32:	688a      	ldr	r2, [r1, #8]
 8006c34:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006c38:	608a      	str	r2, [r1, #8]
 8006c3a:	68a2      	ldr	r2, [r4, #8]
 8006c3c:	68a8      	ldr	r0, [r5, #8]
 8006c3e:	4310      	orrs	r0, r2
 8006c40:	f010 0001 	ands.w	r0, r0, #1
 8006c44:	d001      	beq.n	8006c4a <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c46:	2000      	movs	r0, #0
 8006c48:	e7c4      	b.n	8006bd4 <HAL_ADCEx_MultiModeConfigChannel+0x48>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006c4a:	688a      	ldr	r2, [r1, #8]
 8006c4c:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8006c50:	f022 020f 	bic.w	r2, r2, #15
 8006c54:	608a      	str	r2, [r1, #8]
 8006c56:	e7bd      	b.n	8006bd4 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 8006c58:	68aa      	ldr	r2, [r5, #8]
 8006c5a:	e7bb      	b.n	8006bd4 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 8006c5c:	50000100 	.word	0x50000100
 8006c60:	50000300 	.word	0x50000300

08006c64 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8006c64:	b530      	push	{r4, r5, lr}
 8006c66:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8006c6c:	2800      	cmp	r0, #0
 8006c6e:	d057      	beq.n	8006d20 <HAL_COMP_Init+0xbc>
  {
    status = HAL_ERROR;
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8006c70:	6802      	ldr	r2, [r0, #0]
 8006c72:	6813      	ldr	r3, [r2, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	4604      	mov	r4, r0
 8006c78:	db52      	blt.n	8006d20 <HAL_COMP_Init+0xbc>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006c7a:	7f43      	ldrb	r3, [r0, #29]
 8006c7c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d07b      	beq.n	8006d7c <HAL_COMP_Init+0x118>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 8006c84:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
               | hcomp->Init.BlankingSrce
 8006c88:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8006c8a:	6815      	ldr	r5, [r2, #0]
               | hcomp->Init.InputPlus
 8006c8c:	4303      	orrs	r3, r0
               | hcomp->Init.BlankingSrce
 8006c8e:	430b      	orrs	r3, r1
               | hcomp->Init.Hysteresis
 8006c90:	68e1      	ldr	r1, [r4, #12]
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8006c92:	6810      	ldr	r0, [r2, #0]
               | hcomp->Init.Hysteresis
 8006c94:	430b      	orrs	r3, r1
    tmp_csr = (hcomp->Init.InputMinus
 8006c96:	6921      	ldr	r1, [r4, #16]
 8006c98:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CSR,
 8006c9a:	4940      	ldr	r1, [pc, #256]	; (8006d9c <HAL_COMP_Init+0x138>)
 8006c9c:	4001      	ands	r1, r0
 8006c9e:	430b      	orrs	r3, r1
 8006ca0:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8006ca2:	6813      	ldr	r3, [r2, #0]
 8006ca4:	021b      	lsls	r3, r3, #8
 8006ca6:	d501      	bpl.n	8006cac <HAL_COMP_Init+0x48>
 8006ca8:	022d      	lsls	r5, r5, #8
 8006caa:	d551      	bpl.n	8006d50 <HAL_COMP_Init+0xec>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8006cac:	4b3c      	ldr	r3, [pc, #240]	; (8006da0 <HAL_COMP_Init+0x13c>)
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d06a      	beq.n	8006d88 <HAL_COMP_Init+0x124>
 8006cb2:	4b3c      	ldr	r3, [pc, #240]	; (8006da4 <HAL_COMP_Init+0x140>)
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d06c      	beq.n	8006d92 <HAL_COMP_Init+0x12e>
 8006cb8:	3304      	adds	r3, #4
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	bf0b      	itete	eq
 8006cbe:	f06f 5200 	mvneq.w	r2, #536870912	; 0x20000000
 8006cc2:	f06f 4280 	mvnne.w	r2, #1073741824	; 0x40000000
 8006cc6:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 8006cca:	f04f 4180 	movne.w	r1, #1073741824	; 0x40000000

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8006cce:	69a3      	ldr	r3, [r4, #24]
 8006cd0:	0798      	lsls	r0, r3, #30
 8006cd2:	d028      	beq.n	8006d26 <HAL_COMP_Init+0xc2>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8006cd4:	4d34      	ldr	r5, [pc, #208]	; (8006da8 <HAL_COMP_Init+0x144>)
 8006cd6:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8006cd8:	f013 0f10 	tst.w	r3, #16
 8006cdc:	bf14      	ite	ne
 8006cde:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8006ce0:	4010      	andeq	r0, r2
 8006ce2:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006ce4:	4d30      	ldr	r5, [pc, #192]	; (8006da8 <HAL_COMP_Init+0x144>)
 8006ce6:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8006ce8:	f013 0f20 	tst.w	r3, #32
 8006cec:	bf14      	ite	ne
 8006cee:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006cf0:	4010      	andeq	r0, r2
 8006cf2:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8006cf4:	482c      	ldr	r0, [pc, #176]	; (8006da8 <HAL_COMP_Init+0x144>)
 8006cf6:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8006cf8:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8006cfa:	f013 0f02 	tst.w	r3, #2
 8006cfe:	bf14      	ite	ne
 8006d00:	430d      	orrne	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8006d02:	4015      	andeq	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8006d04:	07db      	lsls	r3, r3, #31
 8006d06:	6045      	str	r5, [r0, #4]
 8006d08:	d51d      	bpl.n	8006d46 <HAL_COMP_Init+0xe2>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8006d0a:	4b27      	ldr	r3, [pc, #156]	; (8006da8 <HAL_COMP_Init+0x144>)
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	4311      	orrs	r1, r2
 8006d10:	6019      	str	r1, [r3, #0]
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006d12:	7f63      	ldrb	r3, [r4, #29]
 8006d14:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8006d18:	b18b      	cbz	r3, 8006d3e <HAL_COMP_Init+0xda>
  HAL_StatusTypeDef status = HAL_OK;
 8006d1a:	2000      	movs	r0, #0
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 8006d1c:	b003      	add	sp, #12
 8006d1e:	bd30      	pop	{r4, r5, pc}
    status = HAL_ERROR;
 8006d20:	2001      	movs	r0, #1
}
 8006d22:	b003      	add	sp, #12
 8006d24:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8006d26:	4b20      	ldr	r3, [pc, #128]	; (8006da8 <HAL_COMP_Init+0x144>)
 8006d28:	6859      	ldr	r1, [r3, #4]
 8006d2a:	4011      	ands	r1, r2
 8006d2c:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8006d2e:	6819      	ldr	r1, [r3, #0]
 8006d30:	400a      	ands	r2, r1
 8006d32:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006d34:	7f63      	ldrb	r3, [r4, #29]
 8006d36:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1ed      	bne.n	8006d1a <HAL_COMP_Init+0xb6>
      hcomp->State = HAL_COMP_STATE_READY;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	7763      	strb	r3, [r4, #29]
}
 8006d42:	b003      	add	sp, #12
 8006d44:	bd30      	pop	{r4, r5, pc}
 8006d46:	4918      	ldr	r1, [pc, #96]	; (8006da8 <HAL_COMP_Init+0x144>)
 8006d48:	680b      	ldr	r3, [r1, #0]
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	600b      	str	r3, [r1, #0]
}
 8006d4e:	e7f1      	b.n	8006d34 <HAL_COMP_Init+0xd0>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006d50:	4b16      	ldr	r3, [pc, #88]	; (8006dac <HAL_COMP_Init+0x148>)
 8006d52:	4917      	ldr	r1, [pc, #92]	; (8006db0 <HAL_COMP_Init+0x14c>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	099b      	lsrs	r3, r3, #6
 8006d58:	fba1 1303 	umull	r1, r3, r1, r3
 8006d5c:	099b      	lsrs	r3, r3, #6
 8006d5e:	3301      	adds	r3, #1
 8006d60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8006d68:	9b01      	ldr	r3, [sp, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d09e      	beq.n	8006cac <HAL_COMP_Init+0x48>
        wait_loop_index--;
 8006d6e:	9b01      	ldr	r3, [sp, #4]
 8006d70:	3b01      	subs	r3, #1
 8006d72:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8006d74:	9b01      	ldr	r3, [sp, #4]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1f9      	bne.n	8006d6e <HAL_COMP_Init+0x10a>
 8006d7a:	e797      	b.n	8006cac <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 8006d7c:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 8006d7e:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 8006d80:	f7fa fb92 	bl	80014a8 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8006d84:	6822      	ldr	r2, [r4, #0]
 8006d86:	e77d      	b.n	8006c84 <HAL_COMP_Init+0x20>
 8006d88:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8006d8c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006d90:	e79d      	b.n	8006cce <HAL_COMP_Init+0x6a>
 8006d92:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8006d96:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006d9a:	e798      	b.n	8006cce <HAL_COMP_Init+0x6a>
 8006d9c:	ff007e0f 	.word	0xff007e0f
 8006da0:	40010200 	.word	0x40010200
 8006da4:	40010204 	.word	0x40010204
 8006da8:	40010400 	.word	0x40010400
 8006dac:	200006cc 	.word	0x200006cc
 8006db0:	053e2d63 	.word	0x053e2d63

08006db4 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8006db4:	b1b0      	cbz	r0, 8006de4 <HAL_CORDIC_Init+0x30>
{
 8006db6:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8006db8:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006dc2:	b153      	cbz	r3, 8006dda <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006dc4:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006dc6:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006dc8:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8006dca:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 8006dce:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 8006dd2:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8006dd6:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8006dd8:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8006dda:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8006dde:	f7fa fbe7 	bl	80015b0 <HAL_CORDIC_MspInit>
 8006de2:	e7ef      	b.n	8006dc4 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8006de4:	2001      	movs	r0, #1
}
 8006de6:	4770      	bx	lr

08006de8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006de8:	4907      	ldr	r1, [pc, #28]	; (8006e08 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8006dea:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006dec:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006dee:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006df2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006df6:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006df8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006dfa:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006dfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8006e02:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	e000ed00 	.word	0xe000ed00

08006e0c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e0c:	4b1c      	ldr	r3, [pc, #112]	; (8006e80 <HAL_NVIC_SetPriority+0x74>)
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e14:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e16:	f1c3 0e07 	rsb	lr, r3, #7
 8006e1a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e1e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e22:	bf28      	it	cs
 8006e24:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e28:	f1bc 0f06 	cmp.w	ip, #6
 8006e2c:	d91b      	bls.n	8006e66 <HAL_NVIC_SetPriority+0x5a>
 8006e2e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e30:	f04f 3cff 	mov.w	ip, #4294967295
 8006e34:	fa0c fc03 	lsl.w	ip, ip, r3
 8006e38:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e3c:	f04f 3cff 	mov.w	ip, #4294967295
 8006e40:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006e44:	ea21 010c 	bic.w	r1, r1, ip
 8006e48:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8006e4a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e4c:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8006e50:	db0c      	blt.n	8006e6c <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e52:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8006e56:	0109      	lsls	r1, r1, #4
 8006e58:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8006e5c:	b2c9      	uxtb	r1, r1
 8006e5e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006e62:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e66:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e68:	4613      	mov	r3, r2
 8006e6a:	e7e7      	b.n	8006e3c <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e6c:	4b05      	ldr	r3, [pc, #20]	; (8006e84 <HAL_NVIC_SetPriority+0x78>)
 8006e6e:	f000 000f 	and.w	r0, r0, #15
 8006e72:	0109      	lsls	r1, r1, #4
 8006e74:	4403      	add	r3, r0
 8006e76:	b2c9      	uxtb	r1, r1
 8006e78:	7619      	strb	r1, [r3, #24]
 8006e7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006e7e:	bf00      	nop
 8006e80:	e000ed00 	.word	0xe000ed00
 8006e84:	e000ecfc 	.word	0xe000ecfc

08006e88 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	db07      	blt.n	8006e9c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e8c:	4a04      	ldr	r2, [pc, #16]	; (8006ea0 <HAL_NVIC_EnableIRQ+0x18>)
 8006e8e:	0941      	lsrs	r1, r0, #5
 8006e90:	2301      	movs	r3, #1
 8006e92:	f000 001f 	and.w	r0, r0, #31
 8006e96:	4083      	lsls	r3, r0
 8006e98:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	e000e100 	.word	0xe000e100

08006ea4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ea4:	3801      	subs	r0, #1
 8006ea6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006eaa:	d210      	bcs.n	8006ece <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006eac:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006eae:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eb2:	4c08      	ldr	r4, [pc, #32]	; (8006ed4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006eb4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006eb6:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8006eba:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ebe:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ec0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ec2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ec4:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8006ec6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006eca:	6119      	str	r1, [r3, #16]
 8006ecc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8006ece:	2001      	movs	r0, #1
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	e000ed00 	.word	0xe000ed00

08006ed8 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop

08006edc <HAL_SYSTICK_IRQHandler>:
{
 8006edc:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8006ede:	f7ff fffb 	bl	8006ed8 <HAL_SYSTICK_Callback>
}
 8006ee2:	bd08      	pop	{r3, pc}

08006ee4 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006ee4:	b188      	cbz	r0, 8006f0a <HAL_DAC_Init+0x26>
{
 8006ee6:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006ee8:	7903      	ldrb	r3, [r0, #4]
 8006eea:	4604      	mov	r4, r0
 8006eec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006ef0:	b13b      	cbz	r3, 8006f02 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006ef2:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8006ef4:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006ef6:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8006ef8:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006efa:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006efc:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8006efe:	4618      	mov	r0, r3
}
 8006f00:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8006f02:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8006f04:	f7fa fba2 	bl	800164c <HAL_DAC_MspInit>
 8006f08:	e7f3      	b.n	8006ef2 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8006f0a:	2001      	movs	r0, #1
}
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop

08006f10 <HAL_DAC_ConfigChannel>:
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006f10:	2800      	cmp	r0, #0
 8006f12:	f000 80cf 	beq.w	80070b4 <HAL_DAC_ConfigChannel+0x1a4>
{
 8006f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f1a:	460f      	mov	r7, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8006f1c:	2900      	cmp	r1, #0
 8006f1e:	f000 80cb 	beq.w	80070b8 <HAL_DAC_ConfigChannel+0x1a8>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006f22:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006f24:	6889      	ldr	r1, [r1, #8]
  __HAL_LOCK(hdac);
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	4606      	mov	r6, r0
 8006f2a:	f000 80d1 	beq.w	80070d0 <HAL_DAC_ConfigChannel+0x1c0>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006f32:	2904      	cmp	r1, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 8006f34:	f04f 0302 	mov.w	r3, #2
 8006f38:	4614      	mov	r4, r2
 8006f3a:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006f3c:	d07c      	beq.n	8007038 <HAL_DAC_ConfigChannel+0x128>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8006f3e:	6803      	ldr	r3, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8006f40:	f002 0410 	and.w	r4, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006f44:	69fa      	ldr	r2, [r7, #28]
 8006f46:	2a01      	cmp	r2, #1
 8006f48:	d108      	bne.n	8006f5c <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 = hdac->Instance->CCR;
 8006f4a:	6b98      	ldr	r0, [r3, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006f4c:	6a3a      	ldr	r2, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006f4e:	251f      	movs	r5, #31
 8006f50:	40a5      	lsls	r5, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006f52:	40a2      	lsls	r2, r4
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006f54:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006f58:	4302      	orrs	r2, r0
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006f5a:	639a      	str	r2, [r3, #56]	; 0x38
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006f5c:	69bd      	ldr	r5, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 8006f5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006f60:	f8d7 c014 	ldr.w	ip, [r7, #20]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006f64:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006f66:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006f68:	fa00 f004 	lsl.w	r0, r0, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006f6c:	f000 809f 	beq.w	80070ae <HAL_DAC_ConfigChannel+0x19e>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006f70:	2d02      	cmp	r5, #2
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006f72:	bf16      	itet	ne
 8006f74:	fabc fe8c 	clzne	lr, ip
    connectOnChip = DAC_MCR_MODE1_0;
 8006f78:	f04f 0e01 	moveq.w	lr, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006f7c:	ea4f 1e5e 	movne.w	lr, lr, lsr #5
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006f80:	793d      	ldrb	r5, [r7, #4]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006f82:	f897 8005 	ldrb.w	r8, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006f86:	f1a5 0501 	sub.w	r5, r5, #1
 8006f8a:	fab5 f585 	clz	r5, r5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006f8e:	f1a8 0801 	sub.w	r8, r8, #1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006f92:	096d      	lsrs	r5, r5, #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006f94:	fab8 f888 	clz	r8, r8
 8006f98:	ea4f 1858 	mov.w	r8, r8, lsr #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006f9c:	022d      	lsls	r5, r5, #8
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006f9e:	ea45 2548 	orr.w	r5, r5, r8, lsl #9
 8006fa2:	430d      	orrs	r5, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8006fa4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006fa8:	40a1      	lsls	r1, r4
 8006faa:	4301      	orrs	r1, r0
 8006fac:	ea22 0801 	bic.w	r8, r2, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006fb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fb4:	40a2      	lsls	r2, r4
 8006fb6:	ea28 0802 	bic.w	r8, r8, r2
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006fba:	683a      	ldr	r2, [r7, #0]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006fbc:	ea45 050e 	orr.w	r5, r5, lr
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006fc0:	2a02      	cmp	r2, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006fc2:	ea45 050c 	orr.w	r5, r5, ip
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006fc6:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006fca:	d078      	beq.n	80070be <HAL_DAC_ConfigChannel+0x1ae>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006fcc:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006fd0:	40a5      	lsls	r5, r4
 8006fd2:	ea45 0508 	orr.w	r5, r5, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006fd6:	63dd      	str	r5, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006fde:	40a1      	lsls	r1, r4
 8006fe0:	ea22 0201 	bic.w	r2, r2, r1
 8006fe4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006fe6:	e9d7 1203 	ldrd	r1, r2, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 8006fea:	681d      	ldr	r5, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006fec:	f640 70fe 	movw	r0, #4094	; 0xffe
 8006ff0:	40a0      	lsls	r0, r4
 8006ff2:	ea25 0500 	bic.w	r5, r5, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006ff6:	fa01 f004 	lsl.w	r0, r1, r4
 8006ffa:	4328      	orrs	r0, r5
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006ffc:	0192      	lsls	r2, r2, #6
  hdac->Instance->CR = tmpreg1;
 8006ffe:	6018      	str	r0, [r3, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8007000:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8007004:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8007008:	430a      	orrs	r2, r1
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800700a:	f640 700f 	movw	r0, #3855	; 0xf0f
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800700e:	6819      	ldr	r1, [r3, #0]
 8007010:	25c0      	movs	r5, #192	; 0xc0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8007012:	40a0      	lsls	r0, r4
 8007014:	40a2      	lsls	r2, r4
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007016:	fa05 f404 	lsl.w	r4, r5, r4
 800701a:	ea21 0104 	bic.w	r1, r1, r4
 800701e:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8007020:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8007022:	ea21 0100 	bic.w	r1, r1, r0
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007026:	2400      	movs	r4, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8007028:	430a      	orrs	r2, r1
  hdac->State = HAL_DAC_STATE_READY;
 800702a:	2101      	movs	r1, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800702c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Return function status */
  return status;
 800702e:	4620      	mov	r0, r4
  hdac->State = HAL_DAC_STATE_READY;
 8007030:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 8007032:	7174      	strb	r4, [r6, #5]
}
 8007034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8007038:	f7fe ff46 	bl	8005ec8 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800703c:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800703e:	4605      	mov	r5, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007040:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    if (Channel == DAC_CHANNEL_1)
 8007042:	b154      	cbz	r4, 800705a <HAL_DAC_ConfigChannel+0x14a>
 8007044:	e018      	b.n	8007078 <HAL_DAC_ConfigChannel+0x168>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007046:	f7fe ff3f 	bl	8005ec8 <HAL_GetTick>
 800704a:	1b43      	subs	r3, r0, r5
 800704c:	2b01      	cmp	r3, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800704e:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007050:	d902      	bls.n	8007058 <HAL_DAC_ConfigChannel+0x148>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007052:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007054:	0411      	lsls	r1, r2, #16
 8007056:	d444      	bmi.n	80070e2 <HAL_DAC_ConfigChannel+0x1d2>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007058:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800705a:	0412      	lsls	r2, r2, #16
 800705c:	d4f3      	bmi.n	8007046 <HAL_DAC_ConfigChannel+0x136>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800705e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007060:	641a      	str	r2, [r3, #64]	; 0x40
 8007062:	e00d      	b.n	8007080 <HAL_DAC_ConfigChannel+0x170>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007064:	f7fe ff30 	bl	8005ec8 <HAL_GetTick>
 8007068:	1b43      	subs	r3, r0, r5
 800706a:	2b01      	cmp	r3, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800706c:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800706e:	d902      	bls.n	8007076 <HAL_DAC_ConfigChannel+0x166>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007070:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007072:	2a00      	cmp	r2, #0
 8007074:	db35      	blt.n	80070e2 <HAL_DAC_ConfigChannel+0x1d2>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007078:	2a00      	cmp	r2, #0
 800707a:	dbf3      	blt.n	8007064 <HAL_DAC_ConfigChannel+0x154>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800707c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800707e:	645a      	str	r2, [r3, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007080:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007082:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007084:	f004 0410 	and.w	r4, r4, #16
 8007088:	f240 30ff 	movw	r0, #1023	; 0x3ff
 800708c:	40a0      	lsls	r0, r4
 800708e:	40a1      	lsls	r1, r4
 8007090:	ea22 0200 	bic.w	r2, r2, r0
 8007094:	430a      	orrs	r2, r1
 8007096:	649a      	str	r2, [r3, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007098:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800709a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800709c:	20ff      	movs	r0, #255	; 0xff
 800709e:	40a0      	lsls	r0, r4
 80070a0:	40a1      	lsls	r1, r4
 80070a2:	ea22 0200 	bic.w	r2, r2, r0
 80070a6:	430a      	orrs	r2, r1
 80070a8:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80070aa:	68b9      	ldr	r1, [r7, #8]
 80070ac:	e74a      	b.n	8006f44 <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 80070ae:	f04f 0e00 	mov.w	lr, #0
 80070b2:	e765      	b.n	8006f80 <HAL_DAC_ConfigChannel+0x70>
    return HAL_ERROR;
 80070b4:	2001      	movs	r0, #1
}
 80070b6:	4770      	bx	lr
    return HAL_ERROR;
 80070b8:	2001      	movs	r0, #1
}
 80070ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80070be:	f001 fa1b 	bl	80084f8 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80070c2:	4b0c      	ldr	r3, [pc, #48]	; (80070f4 <HAL_DAC_ConfigChannel+0x1e4>)
 80070c4:	4298      	cmp	r0, r3
 80070c6:	d905      	bls.n	80070d4 <HAL_DAC_ConfigChannel+0x1c4>
  hdac->Instance->MCR = tmpreg1;
 80070c8:	6833      	ldr	r3, [r6, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80070ca:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 80070ce:	e77f      	b.n	8006fd0 <HAL_DAC_ConfigChannel+0xc0>
  __HAL_LOCK(hdac);
 80070d0:	2002      	movs	r0, #2
 80070d2:	e7af      	b.n	8007034 <HAL_DAC_ConfigChannel+0x124>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80070d4:	4b08      	ldr	r3, [pc, #32]	; (80070f8 <HAL_DAC_ConfigChannel+0x1e8>)
 80070d6:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80070d8:	bf88      	it	hi
 80070da:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 80070de:	6833      	ldr	r3, [r6, #0]
 80070e0:	e776      	b.n	8006fd0 <HAL_DAC_ConfigChannel+0xc0>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80070e2:	6933      	ldr	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80070e4:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80070e6:	f043 0308 	orr.w	r3, r3, #8
 80070ea:	6133      	str	r3, [r6, #16]
            return HAL_TIMEOUT;
 80070ec:	4610      	mov	r0, r2
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80070ee:	7132      	strb	r2, [r6, #4]
            return HAL_TIMEOUT;
 80070f0:	e7a0      	b.n	8007034 <HAL_DAC_ConfigChannel+0x124>
 80070f2:	bf00      	nop
 80070f4:	09896800 	.word	0x09896800
 80070f8:	04c4b400 	.word	0x04c4b400

080070fc <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80070fc:	2800      	cmp	r0, #0
 80070fe:	d078      	beq.n	80071f2 <HAL_DMA_Init+0xf6>
{
 8007100:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007102:	4b3d      	ldr	r3, [pc, #244]	; (80071f8 <HAL_DMA_Init+0xfc>)
 8007104:	6804      	ldr	r4, [r0, #0]
 8007106:	429c      	cmp	r4, r3
 8007108:	d95f      	bls.n	80071ca <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800710a:	4a3c      	ldr	r2, [pc, #240]	; (80071fc <HAL_DMA_Init+0x100>)
 800710c:	4b3c      	ldr	r3, [pc, #240]	; (8007200 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 800710e:	493d      	ldr	r1, [pc, #244]	; (8007204 <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007110:	4422      	add	r2, r4
 8007112:	fba3 3202 	umull	r3, r2, r3, r2
 8007116:	0912      	lsrs	r2, r2, #4
 8007118:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800711a:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800711c:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 800711e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8007122:	68c3      	ldr	r3, [r0, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007124:	4e36      	ldr	r6, [pc, #216]	; (8007200 <HAL_DMA_Init+0x104>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007126:	4f34      	ldr	r7, [pc, #208]	; (80071f8 <HAL_DMA_Init+0xfc>)
 8007128:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800712c:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 800712e:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007130:	430b      	orrs	r3, r1
 8007132:	6941      	ldr	r1, [r0, #20]
 8007134:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007136:	6981      	ldr	r1, [r0, #24]
 8007138:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 800713a:	6821      	ldr	r1, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800713c:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007140:	69c1      	ldr	r1, [r0, #28]
 8007142:	430b      	orrs	r3, r1
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007144:	b2e1      	uxtb	r1, r4
 8007146:	3908      	subs	r1, #8
 8007148:	fba6 6101 	umull	r6, r1, r6, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800714c:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800714e:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8007152:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8007154:	ea43 030c 	orr.w	r3, r3, ip
  hdma->Instance->CCR = tmp;
 8007158:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800715a:	4e2b      	ldr	r6, [pc, #172]	; (8007208 <HAL_DMA_Init+0x10c>)
 800715c:	4b2b      	ldr	r3, [pc, #172]	; (800720c <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800715e:	f3c1 1104 	ubfx	r1, r1, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007162:	42bc      	cmp	r4, r7
 8007164:	bf98      	it	ls
 8007166:	4633      	movls	r3, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007168:	f04f 0c01 	mov.w	ip, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800716c:	4c28      	ldr	r4, [pc, #160]	; (8007210 <HAL_DMA_Init+0x114>)
 800716e:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007170:	fa0c f101 	lsl.w	r1, ip, r1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007174:	18d4      	adds	r4, r2, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007176:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800717a:	6501      	str	r1, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800717c:	6484      	str	r4, [r0, #72]	; 0x48
 800717e:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007182:	d02b      	beq.n	80071dc <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007184:	6845      	ldr	r5, [r0, #4]
 8007186:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007188:	3d01      	subs	r5, #1
 800718a:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800718c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007190:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007194:	d828      	bhi.n	80071e8 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007196:	4b1f      	ldr	r3, [pc, #124]	; (8007214 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007198:	4d1f      	ldr	r5, [pc, #124]	; (8007218 <HAL_DMA_Init+0x11c>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800719a:	4a20      	ldr	r2, [pc, #128]	; (800721c <HAL_DMA_Init+0x120>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800719c:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800719e:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80071a0:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80071a2:	f004 041f 	and.w	r4, r4, #31
 80071a6:	fa0c f404 	lsl.w	r4, ip, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80071aa:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80071ac:	e9c0 3515 	strd	r3, r5, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80071b0:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80071b2:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071b4:	6454      	str	r4, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80071b6:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80071b8:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80071ba:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80071bc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80071c0:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 80071c4:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80071c6:	4618      	mov	r0, r3
}
 80071c8:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80071ca:	4a15      	ldr	r2, [pc, #84]	; (8007220 <HAL_DMA_Init+0x124>)
 80071cc:	4b0c      	ldr	r3, [pc, #48]	; (8007200 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 80071ce:	4915      	ldr	r1, [pc, #84]	; (8007224 <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80071d0:	4422      	add	r2, r4
 80071d2:	fba3 3202 	umull	r3, r2, r3, r2
 80071d6:	0912      	lsrs	r2, r2, #4
 80071d8:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 80071da:	e79e      	b.n	800711a <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80071dc:	2400      	movs	r4, #0
 80071de:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80071e0:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071e4:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 80071e8:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 80071ea:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80071ee:	65c3      	str	r3, [r0, #92]	; 0x5c
 80071f0:	e7e1      	b.n	80071b6 <HAL_DMA_Init+0xba>
    return HAL_ERROR;
 80071f2:	2001      	movs	r0, #1
}
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	40020407 	.word	0x40020407
 80071fc:	bffdfbf8 	.word	0xbffdfbf8
 8007200:	cccccccd 	.word	0xcccccccd
 8007204:	40020400 	.word	0x40020400
 8007208:	40020800 	.word	0x40020800
 800720c:	40020820 	.word	0x40020820
 8007210:	40020880 	.word	0x40020880
 8007214:	1000823f 	.word	0x1000823f
 8007218:	40020940 	.word	0x40020940
 800721c:	40020900 	.word	0x40020900
 8007220:	bffdfff8 	.word	0xbffdfff8
 8007224:	40020000 	.word	0x40020000

08007228 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8007228:	2800      	cmp	r0, #0
 800722a:	f000 80d9 	beq.w	80073e0 <HAL_FDCAN_Init+0x1b8>
{
 800722e:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8007230:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8007234:	4604      	mov	r4, r0
 8007236:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800723a:	2b00      	cmp	r3, #0
 800723c:	d071      	beq.n	8007322 <HAL_FDCAN_Init+0xfa>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800723e:	6822      	ldr	r2, [r4, #0]
 8007240:	6993      	ldr	r3, [r2, #24]
 8007242:	f023 0310 	bic.w	r3, r3, #16
 8007246:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007248:	f7fe fe3e 	bl	8005ec8 <HAL_GetTick>
 800724c:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800724e:	e004      	b.n	800725a <HAL_FDCAN_Init+0x32>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007250:	f7fe fe3a 	bl	8005ec8 <HAL_GetTick>
 8007254:	1b43      	subs	r3, r0, r5
 8007256:	2b0a      	cmp	r3, #10
 8007258:	d85a      	bhi.n	8007310 <HAL_FDCAN_Init+0xe8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800725a:	6823      	ldr	r3, [r4, #0]
 800725c:	699a      	ldr	r2, [r3, #24]
 800725e:	0711      	lsls	r1, r2, #28
 8007260:	d4f6      	bmi.n	8007250 <HAL_FDCAN_Init+0x28>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007262:	699a      	ldr	r2, [r3, #24]
 8007264:	f042 0201 	orr.w	r2, r2, #1
 8007268:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800726a:	f7fe fe2d 	bl	8005ec8 <HAL_GetTick>
 800726e:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007270:	e004      	b.n	800727c <HAL_FDCAN_Init+0x54>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007272:	f7fe fe29 	bl	8005ec8 <HAL_GetTick>
 8007276:	1b40      	subs	r0, r0, r5
 8007278:	280a      	cmp	r0, #10
 800727a:	d849      	bhi.n	8007310 <HAL_FDCAN_Init+0xe8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800727c:	6823      	ldr	r3, [r4, #0]
 800727e:	699a      	ldr	r2, [r3, #24]
 8007280:	07d2      	lsls	r2, r2, #31
 8007282:	d5f6      	bpl.n	8007272 <HAL_FDCAN_Init+0x4a>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007284:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007286:	4959      	ldr	r1, [pc, #356]	; (80073ec <HAL_FDCAN_Init+0x1c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007288:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 800728c:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800728e:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8007290:	f000 80a1 	beq.w	80073d6 <HAL_FDCAN_Init+0x1ae>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007294:	7c22      	ldrb	r2, [r4, #16]
 8007296:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007298:	699a      	ldr	r2, [r3, #24]
 800729a:	bf0c      	ite	eq
 800729c:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80072a0:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 80072a4:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80072a6:	7c62      	ldrb	r2, [r4, #17]
 80072a8:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80072aa:	699a      	ldr	r2, [r3, #24]
 80072ac:	bf0c      	ite	eq
 80072ae:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80072b2:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 80072b6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80072b8:	7ca2      	ldrb	r2, [r4, #18]
 80072ba:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80072bc:	699a      	ldr	r2, [r3, #24]
 80072be:	bf0c      	ite	eq
 80072c0:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80072c4:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 80072c8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80072ca:	699a      	ldr	r2, [r3, #24]
 80072cc:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80072ce:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80072d0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80072d4:	4302      	orrs	r2, r0
 80072d6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80072d8:	699a      	ldr	r2, [r3, #24]
 80072da:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80072de:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80072e0:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80072e2:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80072e4:	f022 0210 	bic.w	r2, r2, #16
 80072e8:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80072ea:	d01f      	beq.n	800732c <HAL_FDCAN_Init+0x104>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80072ec:	b311      	cbz	r1, 8007334 <HAL_FDCAN_Init+0x10c>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80072ee:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80072f0:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80072f2:	d077      	beq.n	80073e4 <HAL_FDCAN_Init+0x1bc>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80072f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80072f8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80072fa:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80072fc:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80072fe:	f042 0210 	orr.w	r2, r2, #16
 8007302:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007304:	d116      	bne.n	8007334 <HAL_FDCAN_Init+0x10c>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007306:	699a      	ldr	r2, [r3, #24]
 8007308:	f042 0220 	orr.w	r2, r2, #32
 800730c:	619a      	str	r2, [r3, #24]
 800730e:	e011      	b.n	8007334 <HAL_FDCAN_Init+0x10c>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007310:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007312:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007314:	f043 0301 	orr.w	r3, r3, #1
 8007318:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800731a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 800731e:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8007320:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8007322:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8007326:	f7fa fa29 	bl	800177c <HAL_FDCAN_MspInit>
 800732a:	e788      	b.n	800723e <HAL_FDCAN_Init+0x16>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800732c:	699a      	ldr	r2, [r3, #24]
 800732e:	f042 0204 	orr.w	r2, r2, #4
 8007332:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007334:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007338:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800733a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800733c:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800733e:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007342:	6a21      	ldr	r1, [r4, #32]
 8007344:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007346:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007348:	6961      	ldr	r1, [r4, #20]
 800734a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800734c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007350:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007354:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007356:	d10e      	bne.n	8007376 <HAL_FDCAN_Init+0x14e>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007358:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800735c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800735e:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007360:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007362:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007364:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007366:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800736a:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800736c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800736e:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007370:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007374:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007376:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800737a:	6be0      	ldr	r0, [r4, #60]	; 0x3c

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800737c:	6b61      	ldr	r1, [r4, #52]	; 0x34
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800737e:	4302      	orrs	r2, r0
 8007380:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8007384:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8007388:	4819      	ldr	r0, [pc, #100]	; (80073f0 <HAL_FDCAN_Init+0x1c8>)
 800738a:	6420      	str	r0, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800738c:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8007390:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8007394:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8007398:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800739c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800739e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80073a2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80073a6:	4913      	ldr	r1, [pc, #76]	; (80073f4 <HAL_FDCAN_Init+0x1cc>)
 80073a8:	6461      	str	r1, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80073aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80073ae:	4b12      	ldr	r3, [pc, #72]	; (80073f8 <HAL_FDCAN_Init+0x1d0>)

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80073b0:	4a12      	ldr	r2, [pc, #72]	; (80073fc <HAL_FDCAN_Init+0x1d4>)
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80073b2:	3140      	adds	r1, #64	; 0x40
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80073b4:	e9c4 1312 	strd	r1, r3, [r4, #72]	; 0x48

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80073b8:	33f0      	adds	r3, #240	; 0xf0
 80073ba:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80073be:	2100      	movs	r1, #0
 80073c0:	f44f 7254 	mov.w	r2, #848	; 0x350
 80073c4:	f004 fdd2 	bl	800bf6c <memset>
  hfdcan->LatestTxFifoQRequest = 0U;
 80073c8:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80073ca:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80073cc:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80073ce:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 80073d2:	65a0      	str	r0, [r4, #88]	; 0x58
}
 80073d4:	bd38      	pop	{r3, r4, r5, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80073d6:	4a0a      	ldr	r2, [pc, #40]	; (8007400 <HAL_FDCAN_Init+0x1d8>)
 80073d8:	6861      	ldr	r1, [r4, #4]
 80073da:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 80073de:	e759      	b.n	8007294 <HAL_FDCAN_Init+0x6c>
    return HAL_ERROR;
 80073e0:	2001      	movs	r0, #1
}
 80073e2:	4770      	bx	lr
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80073e4:	f042 0220 	orr.w	r2, r2, #32
 80073e8:	619a      	str	r2, [r3, #24]
 80073ea:	e7a3      	b.n	8007334 <HAL_FDCAN_Init+0x10c>
 80073ec:	40006400 	.word	0x40006400
 80073f0:	4000a400 	.word	0x4000a400
 80073f4:	4000a470 	.word	0x4000a470
 80073f8:	4000a588 	.word	0x4000a588
 80073fc:	4000a660 	.word	0x4000a660
 8007400:	40006000 	.word	0x40006000

08007404 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007404:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007408:	3a01      	subs	r2, #1
 800740a:	2a01      	cmp	r2, #1
{
 800740c:	4603      	mov	r3, r0
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800740e:	d905      	bls.n	800741c <HAL_FDCAN_ConfigFilter+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007410:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8007412:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8007416:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007418:	661a      	str	r2, [r3, #96]	; 0x60
}
 800741a:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800741c:	6808      	ldr	r0, [r1, #0]
{
 800741e:	b430      	push	{r4, r5}
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007420:	b978      	cbnz	r0, 8007442 <HAL_FDCAN_ConfigFilter+0x3e>
                         (sFilterConfig->FilterConfig << 27U) |
 8007422:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 8007426:	06d2      	lsls	r2, r2, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007428:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
      *FilterAddress = FilterElementW1;
 800742c:	6c1c      	ldr	r4, [r3, #64]	; 0x40
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800742e:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007430:	684d      	ldr	r5, [r1, #4]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007432:	4313      	orrs	r3, r2
                         (sFilterConfig->FilterID1 << 16U)    |
 8007434:	690a      	ldr	r2, [r1, #16]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007436:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
      *FilterAddress = FilterElementW1;
 800743a:	f844 3025 	str.w	r3, [r4, r5, lsl #2]
}
 800743e:	bc30      	pop	{r4, r5}
 8007440:	4770      	bx	lr
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007442:	6c58      	ldr	r0, [r3, #68]	; 0x44
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007444:	688a      	ldr	r2, [r1, #8]
 8007446:	694b      	ldr	r3, [r1, #20]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007448:	684c      	ldr	r4, [r1, #4]
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800744a:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800744e:	e9d1 5203 	ldrd	r5, r2, [r1, #12]
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007452:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007456:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
      *FilterAddress = FilterElementW1;
 800745a:	f840 2034 	str.w	r2, [r0, r4, lsl #3]
    return HAL_OK;
 800745e:	2000      	movs	r0, #0
}
 8007460:	bc30      	pop	{r4, r5}
      *FilterAddress = FilterElementW2;
 8007462:	f8cc 3004 	str.w	r3, [ip, #4]
}
 8007466:	4770      	bx	lr

08007468 <HAL_FDCAN_ConfigGlobalFilter>:
{
 8007468:	4684      	mov	ip, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800746a:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 800746e:	2801      	cmp	r0, #1
 8007470:	d007      	beq.n	8007482 <HAL_FDCAN_ConfigGlobalFilter+0x1a>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007472:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 8007476:	f043 0304 	orr.w	r3, r3, #4
    return HAL_ERROR;
 800747a:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800747c:	f8cc 3060 	str.w	r3, [ip, #96]	; 0x60
}
 8007480:	4770      	bx	lr
{
 8007482:	b410      	push	{r4}
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8007484:	9801      	ldr	r0, [sp, #4]
 8007486:	f8dc 4000 	ldr.w	r4, [ip]
 800748a:	ea40 0343 	orr.w	r3, r0, r3, lsl #1
 800748e:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8007492:	ea43 0282 	orr.w	r2, r3, r2, lsl #2
 8007496:	ea42 1101 	orr.w	r1, r2, r1, lsl #4
 800749a:	f020 033f 	bic.w	r3, r0, #63	; 0x3f
 800749e:	430b      	orrs	r3, r1
 80074a0:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    return HAL_OK;
 80074a4:	2000      	movs	r0, #0
}
 80074a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80074ac:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 80074b0:	2a01      	cmp	r2, #1
{
 80074b2:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80074b4:	d005      	beq.n	80074c2 <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80074b6:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80074b8:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 80074bc:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80074be:	661a      	str	r2, [r3, #96]	; 0x60
}
 80074c0:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80074c2:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80074c4:	2202      	movs	r2, #2
 80074c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80074ca:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80074cc:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80074ce:	f022 0201 	bic.w	r2, r2, #1
 80074d2:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 80074d4:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80074d6:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 80074d8:	4770      	bx	lr
 80074da:	bf00      	nop

080074dc <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 80074dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80074de:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 80074e2:	2b02      	cmp	r3, #2
{
 80074e4:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80074e6:	d10c      	bne.n	8007502 <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80074e8:	6805      	ldr	r5, [r0, #0]
 80074ea:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 80074ee:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 80074f2:	d00d      	beq.n	8007510 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80074f4:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80074f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 80074fa:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80074fc:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8007500:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007502:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8007504:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8007508:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800750a:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 800750e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007510:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007514:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007516:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800751a:	2b00      	cmp	r3, #0
 800751c:	d13a      	bne.n	8007594 <HAL_FDCAN_AddMessageToTxFifoQ+0xb8>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 800751e:	688b      	ldr	r3, [r1, #8]
 8007520:	690f      	ldr	r7, [r1, #16]
 8007522:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 8007524:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007526:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
                 pTxHeader->TxEventFifoControl |
                 pTxHeader->FDFormat |
 800752a:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 800752e:	4303      	orrs	r3, r0
 8007530:	6948      	ldr	r0, [r1, #20]
                 pTxHeader->BitRateSwitch |
                 (pTxHeader->DataLength << 16U));
 8007532:	68cc      	ldr	r4, [r1, #12]
                 pTxHeader->FDFormat |
 8007534:	4303      	orrs	r3, r0
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007536:	6a08      	ldr	r0, [r1, #32]
                 pTxHeader->FDFormat |
 8007538:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800753c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8007540:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 8007544:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007548:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800754c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007550:	4c15      	ldr	r4, [pc, #84]	; (80075a8 <HAL_FDCAN_AddMessageToTxFifoQ+0xcc>)
  *TxAddress = TxElementW2;
 8007552:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007554:	68cb      	ldr	r3, [r1, #12]
 8007556:	5ce3      	ldrb	r3, [r4, r3]
 8007558:	b1a3      	cbz	r3, 8007584 <HAL_FDCAN_AddMessageToTxFifoQ+0xa8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800755a:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800755c:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800755e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007560:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 8007564:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007566:	433b      	orrs	r3, r7
 8007568:	7857      	ldrb	r7, [r2, #1]
 800756a:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800756e:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007572:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007576:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007578:	68cb      	ldr	r3, [r1, #12]
 800757a:	5ce3      	ldrb	r3, [r4, r3]
 800757c:	459c      	cmp	ip, r3
 800757e:	f102 0204 	add.w	r2, r2, #4
 8007582:	d3ea      	bcc.n	800755a <HAL_FDCAN_AddMessageToTxFifoQ+0x7e>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007584:	2301      	movs	r3, #1
 8007586:	40b3      	lsls	r3, r6
 8007588:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 800758c:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800758e:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 8007592:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 8007594:	690b      	ldr	r3, [r1, #16]
 8007596:	6808      	ldr	r0, [r1, #0]
 8007598:	ea43 0700 	orr.w	r7, r3, r0
 800759c:	688b      	ldr	r3, [r1, #8]
 800759e:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80075a0:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 80075a4:	e7c1      	b.n	800752a <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 80075a6:	bf00      	nop
 80075a8:	0800c2e8 	.word	0x0800c2e8

080075ac <HAL_FDCAN_GetRxMessage>:
{
 80075ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b0:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80075b2:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 80075b6:	2802      	cmp	r0, #2
 80075b8:	d10d      	bne.n	80075d6 <HAL_FDCAN_GetRxMessage+0x2a>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80075ba:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80075bc:	6825      	ldr	r5, [r4, #0]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80075be:	d011      	beq.n	80075e4 <HAL_FDCAN_GetRxMessage+0x38>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80075c0:	f8d5 0098 	ldr.w	r0, [r5, #152]	; 0x98
 80075c4:	0707      	lsls	r7, r0, #28
 80075c6:	d172      	bne.n	80076ae <HAL_FDCAN_GetRxMessage+0x102>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80075c8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80075ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 80075ce:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80075d0:	6623      	str	r3, [r4, #96]	; 0x60
}
 80075d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80075d6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80075d8:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 80075dc:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80075de:	6623      	str	r3, [r4, #96]	; 0x60
}
 80075e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80075e4:	f8d5 0090 	ldr.w	r0, [r5, #144]	; 0x90
 80075e8:	0707      	lsls	r7, r0, #28
 80075ea:	d0ed      	beq.n	80075c8 <HAL_FDCAN_GetRxMessage+0x1c>
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80075ec:	f8d5 6090 	ldr.w	r6, [r5, #144]	; 0x90
 80075f0:	f3c6 6000 	ubfx	r0, r6, #24, #1
 80075f4:	01f6      	lsls	r6, r6, #7
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80075f6:	bf48      	it	mi
 80075f8:	f8d5 0080 	ldrmi.w	r0, [r5, #128]	; 0x80
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80075fc:	f8d5 7090 	ldr.w	r7, [r5, #144]	; 0x90
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007600:	bf48      	it	mi
 8007602:	f3c0 2040 	ubfxmi	r0, r0, #9, #1
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007606:	f3c7 2701 	ubfx	r7, r7, #8, #2
 800760a:	eb07 0800 	add.w	r8, r7, r0
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800760e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007610:	eb08 06c8 	add.w	r6, r8, r8, lsl #3
 8007614:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007618:	6806      	ldr	r6, [r0, #0]
 800761a:	f006 4680 	and.w	r6, r6, #1073741824	; 0x40000000
 800761e:	6056      	str	r6, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007620:	2e00      	cmp	r6, #0
 8007622:	d160      	bne.n	80076e6 <HAL_FDCAN_GetRxMessage+0x13a>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007624:	6806      	ldr	r6, [r0, #0]
 8007626:	f3c6 468a 	ubfx	r6, r6, #18, #11
 800762a:	6016      	str	r6, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800762c:	6806      	ldr	r6, [r0, #0]
 800762e:	f006 5600 	and.w	r6, r6, #536870912	; 0x20000000
 8007632:	6096      	str	r6, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007634:	6806      	ldr	r6, [r0, #0]
 8007636:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800763a:	6116      	str	r6, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800763c:	8886      	ldrh	r6, [r0, #4]
 800763e:	61d6      	str	r6, [r2, #28]
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8007640:	f8b0 c006 	ldrh.w	ip, [r0, #6]
 8007644:	f00c 0c0f 	and.w	ip, ip, #15
 8007648:	f8c2 c00c 	str.w	ip, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800764c:	6846      	ldr	r6, [r0, #4]
 800764e:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 8007652:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007654:	6846      	ldr	r6, [r0, #4]
 8007656:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 800765a:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800765c:	79c6      	ldrb	r6, [r0, #7]
 800765e:	f006 067f 	and.w	r6, r6, #127	; 0x7f
 8007662:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007664:	4e22      	ldr	r6, [pc, #136]	; (80076f0 <HAL_FDCAN_GetRxMessage+0x144>)
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007666:	6847      	ldr	r7, [r0, #4]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007668:	f816 e00c 	ldrb.w	lr, [r6, ip]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800766c:	ea4f 7cd7 	mov.w	ip, r7, lsr #31
 8007670:	f8c2 c024 	str.w	ip, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007674:	f1be 0f00 	cmp.w	lr, #0
 8007678:	d010      	beq.n	800769c <HAL_FDCAN_GetRxMessage+0xf0>
 800767a:	3b01      	subs	r3, #1
 800767c:	f100 0e07 	add.w	lr, r0, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 8007680:	46f4      	mov	ip, lr
 8007682:	f81e 5f01 	ldrb.w	r5, [lr, #1]!
 8007686:	f803 5f01 	strb.w	r5, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800768a:	68d5      	ldr	r5, [r2, #12]
 800768c:	f1ac 0c06 	sub.w	ip, ip, #6
 8007690:	5d75      	ldrb	r5, [r6, r5]
 8007692:	ebac 0c00 	sub.w	ip, ip, r0
 8007696:	4565      	cmp	r5, ip
 8007698:	d8f2      	bhi.n	8007680 <HAL_FDCAN_GetRxMessage+0xd4>
 800769a:	6825      	ldr	r5, [r4, #0]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800769c:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 800769e:	bf0c      	ite	eq
 80076a0:	f8c5 8094 	streq.w	r8, [r5, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 80076a4:	f8c5 809c 	strne.w	r8, [r5, #156]	; 0x9c
    return HAL_OK;
 80076a8:	2000      	movs	r0, #0
}
 80076aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80076ae:	f8d5 6098 	ldr.w	r6, [r5, #152]	; 0x98
 80076b2:	f3c6 6000 	ubfx	r0, r6, #24, #1
 80076b6:	01f6      	lsls	r6, r6, #7
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80076b8:	bf48      	it	mi
 80076ba:	f8d5 0080 	ldrmi.w	r0, [r5, #128]	; 0x80
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80076be:	f8d5 7098 	ldr.w	r7, [r5, #152]	; 0x98
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80076c2:	bf48      	it	mi
 80076c4:	f3c0 2000 	ubfxmi	r0, r0, #8, #1
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80076c8:	f3c7 2701 	ubfx	r7, r7, #8, #2
 80076cc:	eb07 0800 	add.w	r8, r7, r0
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80076d0:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80076d2:	eb08 06c8 	add.w	r6, r8, r8, lsl #3
 80076d6:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80076da:	6806      	ldr	r6, [r0, #0]
 80076dc:	f006 4680 	and.w	r6, r6, #1073741824	; 0x40000000
 80076e0:	6056      	str	r6, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80076e2:	2e00      	cmp	r6, #0
 80076e4:	d09e      	beq.n	8007624 <HAL_FDCAN_GetRxMessage+0x78>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80076e6:	6806      	ldr	r6, [r0, #0]
 80076e8:	f026 4660 	bic.w	r6, r6, #3758096384	; 0xe0000000
 80076ec:	e79d      	b.n	800762a <HAL_FDCAN_GetRxMessage+0x7e>
 80076ee:	bf00      	nop
 80076f0:	0800c2e8 	.word	0x0800c2e8

080076f4 <HAL_FDCAN_GetTxFifoFreeLevel>:
  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 80076f4:	6803      	ldr	r3, [r0, #0]
 80076f6:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
}
 80076fa:	f000 0007 	and.w	r0, r0, #7
 80076fe:	4770      	bx	lr

08007700 <HAL_FDCAN_ActivateNotification>:
{
 8007700:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007702:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007706:	3801      	subs	r0, #1
 8007708:	2801      	cmp	r0, #1
 800770a:	d905      	bls.n	8007718 <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800770c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800770e:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8007712:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007714:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007716:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007718:	681b      	ldr	r3, [r3, #0]
{
 800771a:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800771c:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007720:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007722:	d03d      	beq.n	80077a0 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007724:	07c4      	lsls	r4, r0, #31
 8007726:	d43b      	bmi.n	80077a0 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007728:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 800772a:	f044 0401 	orr.w	r4, r4, #1
 800772e:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8007730:	b1cd      	cbz	r5, 8007766 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007732:	07c5      	lsls	r5, r0, #31
 8007734:	d517      	bpl.n	8007766 <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007736:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8007738:	f040 0002 	orr.w	r0, r0, #2
 800773c:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800773e:	060c      	lsls	r4, r1, #24
 8007740:	d504      	bpl.n	800774c <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007742:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8007746:	4310      	orrs	r0, r2
 8007748:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800774c:	05c8      	lsls	r0, r1, #23
 800774e:	d504      	bpl.n	800775a <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007750:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8007754:	4302      	orrs	r2, r0
 8007756:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800775a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800775c:	430a      	orrs	r2, r1
    return HAL_OK;
 800775e:	2000      	movs	r0, #0
}
 8007760:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007762:	655a      	str	r2, [r3, #84]	; 0x54
}
 8007764:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007766:	f011 0f38 	tst.w	r1, #56	; 0x38
 800776a:	d001      	beq.n	8007770 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800776c:	0784      	lsls	r4, r0, #30
 800776e:	d4e2      	bmi.n	8007736 <HAL_FDCAN_ActivateNotification+0x36>
 8007770:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8007774:	d131      	bne.n	80077da <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007776:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 800777a:	d001      	beq.n	8007780 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800777c:	0704      	lsls	r4, r0, #28
 800777e:	d4da      	bmi.n	8007736 <HAL_FDCAN_ActivateNotification+0x36>
 8007780:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8007784:	d001      	beq.n	800778a <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007786:	06c5      	lsls	r5, r0, #27
 8007788:	d4d5      	bmi.n	8007736 <HAL_FDCAN_ActivateNotification+0x36>
 800778a:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 800778e:	d001      	beq.n	8007794 <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007790:	0684      	lsls	r4, r0, #26
 8007792:	d4d0      	bmi.n	8007736 <HAL_FDCAN_ActivateNotification+0x36>
 8007794:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8007798:	d0d1      	beq.n	800773e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800779a:	0645      	lsls	r5, r0, #25
 800779c:	d5cf      	bpl.n	800773e <HAL_FDCAN_ActivateNotification+0x3e>
 800779e:	e7ca      	b.n	8007736 <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80077a0:	f011 0f38 	tst.w	r1, #56	; 0x38
 80077a4:	d001      	beq.n	80077aa <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80077a6:	0784      	lsls	r4, r0, #30
 80077a8:	d5be      	bpl.n	8007728 <HAL_FDCAN_ActivateNotification+0x28>
 80077aa:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 80077ae:	d117      	bne.n	80077e0 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80077b0:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 80077b4:	d001      	beq.n	80077ba <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80077b6:	0704      	lsls	r4, r0, #28
 80077b8:	d5b6      	bpl.n	8007728 <HAL_FDCAN_ActivateNotification+0x28>
 80077ba:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 80077be:	d001      	beq.n	80077c4 <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80077c0:	06c4      	lsls	r4, r0, #27
 80077c2:	d5b1      	bpl.n	8007728 <HAL_FDCAN_ActivateNotification+0x28>
 80077c4:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 80077c8:	d001      	beq.n	80077ce <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80077ca:	0684      	lsls	r4, r0, #26
 80077cc:	d5ac      	bpl.n	8007728 <HAL_FDCAN_ActivateNotification+0x28>
 80077ce:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 80077d2:	d0ad      	beq.n	8007730 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80077d4:	0644      	lsls	r4, r0, #25
 80077d6:	d4ab      	bmi.n	8007730 <HAL_FDCAN_ActivateNotification+0x30>
 80077d8:	e7a6      	b.n	8007728 <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80077da:	0745      	lsls	r5, r0, #29
 80077dc:	d4ab      	bmi.n	8007736 <HAL_FDCAN_ActivateNotification+0x36>
 80077de:	e7ca      	b.n	8007776 <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80077e0:	0744      	lsls	r4, r0, #29
 80077e2:	d5a1      	bpl.n	8007728 <HAL_FDCAN_ActivateNotification+0x28>
 80077e4:	e7e4      	b.n	80077b0 <HAL_FDCAN_ActivateNotification+0xb0>
 80077e6:	bf00      	nop

080077e8 <HAL_FDCAN_TxEventFifoCallback>:
}
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop

080077ec <HAL_FDCAN_RxFifo0Callback>:
 80077ec:	4770      	bx	lr
 80077ee:	bf00      	nop

080077f0 <HAL_FDCAN_RxFifo1Callback>:
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop

080077f4 <HAL_FDCAN_TxFifoEmptyCallback>:
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop

080077f8 <HAL_FDCAN_TxBufferCompleteCallback>:
 80077f8:	4770      	bx	lr
 80077fa:	bf00      	nop

080077fc <HAL_FDCAN_TxBufferAbortCallback>:
 80077fc:	4770      	bx	lr
 80077fe:	bf00      	nop

08007800 <HAL_FDCAN_TimestampWraparoundCallback>:
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop

08007804 <HAL_FDCAN_TimeoutOccurredCallback>:
 8007804:	4770      	bx	lr
 8007806:	bf00      	nop

08007808 <HAL_FDCAN_HighPriorityMessageCallback>:
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop

0800780c <HAL_FDCAN_ErrorCallback>:
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop

08007810 <HAL_FDCAN_ErrorStatusCallback>:
 8007810:	4770      	bx	lr
 8007812:	bf00      	nop

08007814 <HAL_FDCAN_IRQHandler>:
{
 8007814:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007818:	6803      	ldr	r3, [r0, #0]
 800781a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800781c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800781e:	ea02 0a01 	and.w	sl, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007822:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007824:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007826:	ea02 0901 	and.w	r9, r2, r1
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800782a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 800782c:	6d59      	ldr	r1, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800782e:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007830:	ea02 0801 	and.w	r8, r2, r1
  Errors &= hfdcan->Instance->IE;
 8007834:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007836:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 8007838:	4016      	ands	r6, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 800783a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  itsource = hfdcan->Instance->IE;
 800783c:	f8d3 b054 	ldr.w	fp, [r3, #84]	; 0x54
  itflag = hfdcan->Instance->IR;
 8007840:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007842:	4017      	ands	r7, r2
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8007844:	0669      	lsls	r1, r5, #25
{
 8007846:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007848:	f40a 5ae0 	and.w	sl, sl, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 800784c:	f009 0907 	and.w	r9, r9, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007850:	f008 0838 	and.w	r8, r8, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 8007854:	f406 0671 	and.w	r6, r6, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007858:	f407 2760 	and.w	r7, r7, #917504	; 0xe0000
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800785c:	d502      	bpl.n	8007864 <HAL_FDCAN_IRQHandler+0x50>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800785e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8007862:	d172      	bne.n	800794a <HAL_FDCAN_IRQHandler+0x136>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8007864:	05ea      	lsls	r2, r5, #23
 8007866:	d502      	bpl.n	800786e <HAL_FDCAN_IRQHandler+0x5a>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8007868:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800786c:	d15d      	bne.n	800792a <HAL_FDCAN_IRQHandler+0x116>
  if (TxEventFifoITs != 0U)
 800786e:	f1ba 0f00 	cmp.w	sl, #0
 8007872:	d14a      	bne.n	800790a <HAL_FDCAN_IRQHandler+0xf6>
  if (RxFifo0ITs != 0U)
 8007874:	f1b9 0f00 	cmp.w	r9, #0
 8007878:	d135      	bne.n	80078e6 <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 800787a:	f1b8 0f00 	cmp.w	r8, #0
 800787e:	d13c      	bne.n	80078fa <HAL_FDCAN_IRQHandler+0xe6>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8007880:	05ab      	lsls	r3, r5, #22
 8007882:	d502      	bpl.n	800788a <HAL_FDCAN_IRQHandler+0x76>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8007884:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8007888:	d174      	bne.n	8007974 <HAL_FDCAN_IRQHandler+0x160>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800788a:	0628      	lsls	r0, r5, #24
 800788c:	d502      	bpl.n	8007894 <HAL_FDCAN_IRQHandler+0x80>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800788e:	f01b 0f80 	tst.w	fp, #128	; 0x80
 8007892:	d177      	bne.n	8007984 <HAL_FDCAN_IRQHandler+0x170>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8007894:	04a9      	lsls	r1, r5, #18
 8007896:	d502      	bpl.n	800789e <HAL_FDCAN_IRQHandler+0x8a>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8007898:	f41b 5f00 	tst.w	fp, #8192	; 0x2000
 800789c:	d15a      	bne.n	8007954 <HAL_FDCAN_IRQHandler+0x140>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800789e:	042a      	lsls	r2, r5, #16
 80078a0:	d502      	bpl.n	80078a8 <HAL_FDCAN_IRQHandler+0x94>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80078a2:	f41b 4f00 	tst.w	fp, #32768	; 0x8000
 80078a6:	d15d      	bne.n	8007964 <HAL_FDCAN_IRQHandler+0x150>
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80078a8:	046b      	lsls	r3, r5, #17
 80078aa:	d50a      	bpl.n	80078c2 <HAL_FDCAN_IRQHandler+0xae>
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80078ac:	f41b 4f80 	tst.w	fp, #16384	; 0x4000
 80078b0:	d007      	beq.n	80078c2 <HAL_FDCAN_IRQHandler+0xae>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80078b2:	6823      	ldr	r3, [r4, #0]
 80078b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80078b8:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80078ba:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80078bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078c0:	6623      	str	r3, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 80078c2:	b94f      	cbnz	r7, 80078d8 <HAL_FDCAN_IRQHandler+0xc4>
  if (Errors != 0U)
 80078c4:	b126      	cbz	r6, 80078d0 <HAL_FDCAN_IRQHandler+0xbc>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80078c6:	6823      	ldr	r3, [r4, #0]
 80078c8:	651e      	str	r6, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 80078ca:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80078cc:	4333      	orrs	r3, r6
 80078ce:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80078d0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80078d2:	bb2b      	cbnz	r3, 8007920 <HAL_FDCAN_IRQHandler+0x10c>
}
 80078d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80078d8:	6823      	ldr	r3, [r4, #0]
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80078da:	4639      	mov	r1, r7
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80078dc:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80078de:	4620      	mov	r0, r4
 80078e0:	f7ff ff96 	bl	8007810 <HAL_FDCAN_ErrorStatusCallback>
 80078e4:	e7ee      	b.n	80078c4 <HAL_FDCAN_IRQHandler+0xb0>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80078e6:	6823      	ldr	r3, [r4, #0]
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80078e8:	4649      	mov	r1, r9
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80078ea:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80078ee:	4620      	mov	r0, r4
 80078f0:	f7ff ff7c 	bl	80077ec <HAL_FDCAN_RxFifo0Callback>
  if (RxFifo1ITs != 0U)
 80078f4:	f1b8 0f00 	cmp.w	r8, #0
 80078f8:	d0c2      	beq.n	8007880 <HAL_FDCAN_IRQHandler+0x6c>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80078fa:	6823      	ldr	r3, [r4, #0]
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80078fc:	4641      	mov	r1, r8
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80078fe:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007902:	4620      	mov	r0, r4
 8007904:	f7ff ff74 	bl	80077f0 <HAL_FDCAN_RxFifo1Callback>
 8007908:	e7ba      	b.n	8007880 <HAL_FDCAN_IRQHandler+0x6c>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800790a:	6823      	ldr	r3, [r4, #0]
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800790c:	4651      	mov	r1, sl
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800790e:	f8c3 a050 	str.w	sl, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007912:	4620      	mov	r0, r4
 8007914:	f7ff ff68 	bl	80077e8 <HAL_FDCAN_TxEventFifoCallback>
  if (RxFifo0ITs != 0U)
 8007918:	f1b9 0f00 	cmp.w	r9, #0
 800791c:	d0ad      	beq.n	800787a <HAL_FDCAN_IRQHandler+0x66>
 800791e:	e7e2      	b.n	80078e6 <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007920:	4620      	mov	r0, r4
 8007922:	f7ff ff73 	bl	800780c <HAL_FDCAN_ErrorCallback>
}
 8007926:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800792a:	6823      	ldr	r3, [r4, #0]
 800792c:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007930:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007934:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007938:	6518      	str	r0, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800793a:	4011      	ands	r1, r2
 800793c:	4620      	mov	r0, r4
 800793e:	f7ff ff5d 	bl	80077fc <HAL_FDCAN_TxBufferAbortCallback>
  if (TxEventFifoITs != 0U)
 8007942:	f1ba 0f00 	cmp.w	sl, #0
 8007946:	d095      	beq.n	8007874 <HAL_FDCAN_IRQHandler+0x60>
 8007948:	e7df      	b.n	800790a <HAL_FDCAN_IRQHandler+0xf6>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800794a:	2240      	movs	r2, #64	; 0x40
 800794c:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800794e:	f7ff ff5b 	bl	8007808 <HAL_FDCAN_HighPriorityMessageCallback>
 8007952:	e787      	b.n	8007864 <HAL_FDCAN_IRQHandler+0x50>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007954:	6823      	ldr	r3, [r4, #0]
 8007956:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800795a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800795c:	4620      	mov	r0, r4
 800795e:	f7ff ff4f 	bl	8007800 <HAL_FDCAN_TimestampWraparoundCallback>
 8007962:	e79c      	b.n	800789e <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007964:	6823      	ldr	r3, [r4, #0]
 8007966:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800796a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800796c:	4620      	mov	r0, r4
 800796e:	f7ff ff49 	bl	8007804 <HAL_FDCAN_TimeoutOccurredCallback>
 8007972:	e799      	b.n	80078a8 <HAL_FDCAN_IRQHandler+0x94>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007974:	6823      	ldr	r3, [r4, #0]
 8007976:	f44f 7200 	mov.w	r2, #512	; 0x200
 800797a:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800797c:	4620      	mov	r0, r4
 800797e:	f7ff ff39 	bl	80077f4 <HAL_FDCAN_TxFifoEmptyCallback>
 8007982:	e782      	b.n	800788a <HAL_FDCAN_IRQHandler+0x76>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800798a:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800798e:	2080      	movs	r0, #128	; 0x80
 8007990:	6518      	str	r0, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007992:	4011      	ands	r1, r2
 8007994:	4620      	mov	r0, r4
 8007996:	f7ff ff2f 	bl	80077f8 <HAL_FDCAN_TxBufferCompleteCallback>
 800799a:	e77b      	b.n	8007894 <HAL_FDCAN_IRQHandler+0x80>

0800799c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800799c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80079a0:	680c      	ldr	r4, [r1, #0]
{
 80079a2:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 80079a4:	2c00      	cmp	r4, #0
 80079a6:	d07d      	beq.n	8007aa4 <HAL_GPIO_Init+0x108>
 80079a8:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80079ac:	4e71      	ldr	r6, [pc, #452]	; (8007b74 <HAL_GPIO_Init+0x1d8>)
  uint32_t position = 0x00U;
 80079ae:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80079b0:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80079b4:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80079b6:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 80079ba:	ea17 0a04 	ands.w	sl, r7, r4
 80079be:	d06b      	beq.n	8007a98 <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80079c0:	f8de 1004 	ldr.w	r1, [lr, #4]
 80079c4:	f001 0203 	and.w	r2, r1, #3
 80079c8:	1e55      	subs	r5, r2, #1
 80079ca:	2d01      	cmp	r5, #1
 80079cc:	d96d      	bls.n	8007aaa <HAL_GPIO_Init+0x10e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80079ce:	2a03      	cmp	r2, #3
 80079d0:	f040 80b1 	bne.w	8007b36 <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80079d4:	fa02 f20c 	lsl.w	r2, r2, ip
 80079d8:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 80079da:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80079dc:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80079de:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80079e0:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 80079e4:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80079e6:	d057      	beq.n	8007a98 <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079e8:	4d63      	ldr	r5, [pc, #396]	; (8007b78 <HAL_GPIO_Init+0x1dc>)
 80079ea:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80079ec:	f042 0201 	orr.w	r2, r2, #1
 80079f0:	662a      	str	r2, [r5, #96]	; 0x60
 80079f2:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80079f4:	f002 0201 	and.w	r2, r2, #1
 80079f8:	9203      	str	r2, [sp, #12]
 80079fa:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80079fc:	f023 0203 	bic.w	r2, r3, #3
 8007a00:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8007a04:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a08:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8007a0c:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a0e:	00bf      	lsls	r7, r7, #2
 8007a10:	f04f 080f 	mov.w	r8, #15
 8007a14:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007a18:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a1c:	ea25 0908 	bic.w	r9, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007a20:	d01a      	beq.n	8007a58 <HAL_GPIO_Init+0xbc>
 8007a22:	4d56      	ldr	r5, [pc, #344]	; (8007b7c <HAL_GPIO_Init+0x1e0>)
 8007a24:	42a8      	cmp	r0, r5
 8007a26:	f000 8092 	beq.w	8007b4e <HAL_GPIO_Init+0x1b2>
 8007a2a:	4d55      	ldr	r5, [pc, #340]	; (8007b80 <HAL_GPIO_Init+0x1e4>)
 8007a2c:	42a8      	cmp	r0, r5
 8007a2e:	f000 8093 	beq.w	8007b58 <HAL_GPIO_Init+0x1bc>
 8007a32:	4d54      	ldr	r5, [pc, #336]	; (8007b84 <HAL_GPIO_Init+0x1e8>)
 8007a34:	42a8      	cmp	r0, r5
 8007a36:	f000 8083 	beq.w	8007b40 <HAL_GPIO_Init+0x1a4>
 8007a3a:	4d53      	ldr	r5, [pc, #332]	; (8007b88 <HAL_GPIO_Init+0x1ec>)
 8007a3c:	42a8      	cmp	r0, r5
 8007a3e:	f000 8092 	beq.w	8007b66 <HAL_GPIO_Init+0x1ca>
 8007a42:	4d52      	ldr	r5, [pc, #328]	; (8007b8c <HAL_GPIO_Init+0x1f0>)
 8007a44:	42a8      	cmp	r0, r5
 8007a46:	bf0c      	ite	eq
 8007a48:	f04f 0805 	moveq.w	r8, #5
 8007a4c:	f04f 0806 	movne.w	r8, #6
 8007a50:	fa08 f707 	lsl.w	r7, r8, r7
 8007a54:	ea49 0907 	orr.w	r9, r9, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007a58:	f8c2 9008 	str.w	r9, [r2, #8]
        temp = EXTI->RTSR1;
 8007a5c:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 8007a5e:	ea6f 050a 	mvn.w	r5, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007a62:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8007a64:	bf54      	ite	pl
 8007a66:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007a68:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 8007a6c:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8007a6e:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007a70:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8007a72:	bf54      	ite	pl
 8007a74:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007a76:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 8007a7a:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8007a7c:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007a7e:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 8007a80:	bf54      	ite	pl
 8007a82:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007a84:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 8007a88:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007a8a:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007a8c:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8007a8e:	bf54      	ite	pl
 8007a90:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8007a92:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 8007a96:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 8007a98:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007a9a:	fa34 f203 	lsrs.w	r2, r4, r3
 8007a9e:	f10c 0c02 	add.w	ip, ip, #2
 8007aa2:	d188      	bne.n	80079b6 <HAL_GPIO_Init+0x1a>
  }
}
 8007aa4:	b005      	add	sp, #20
 8007aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8007aaa:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007aae:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007ab2:	f04f 0803 	mov.w	r8, #3
 8007ab6:	fa08 f80c 	lsl.w	r8, r8, ip
 8007aba:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007abe:	fa05 f50c 	lsl.w	r5, r5, ip
 8007ac2:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 8007ac6:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007ac8:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8007acc:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007ad0:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ad4:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8007ad8:	409f      	lsls	r7, r3
 8007ada:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8007ade:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8007ae0:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ae2:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ae6:	f8de 7008 	ldr.w	r7, [lr, #8]
 8007aea:	fa07 f70c 	lsl.w	r7, r7, ip
 8007aee:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007af2:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8007af4:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007af6:	fa02 f20c 	lsl.w	r2, r2, ip
 8007afa:	f47f af6e 	bne.w	80079da <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3U];
 8007afe:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8007b02:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007b06:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8007b0a:	f8d9 7020 	ldr.w	r7, [r9, #32]
 8007b0e:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007b10:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007b14:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007b18:	fa07 f708 	lsl.w	r7, r7, r8
 8007b1c:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007b1e:	270f      	movs	r7, #15
 8007b20:	fa07 f808 	lsl.w	r8, r7, r8
 8007b24:	9f00      	ldr	r7, [sp, #0]
 8007b26:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007b2a:	9f01      	ldr	r7, [sp, #4]
 8007b2c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8007b30:	f8c9 7020 	str.w	r7, [r9, #32]
 8007b34:	e751      	b.n	80079da <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007b36:	2503      	movs	r5, #3
 8007b38:	fa05 f50c 	lsl.w	r5, r5, ip
 8007b3c:	43ed      	mvns	r5, r5
 8007b3e:	e7cf      	b.n	8007ae0 <HAL_GPIO_Init+0x144>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007b40:	f04f 0803 	mov.w	r8, #3
 8007b44:	fa08 f707 	lsl.w	r7, r8, r7
 8007b48:	ea49 0907 	orr.w	r9, r9, r7
 8007b4c:	e784      	b.n	8007a58 <HAL_GPIO_Init+0xbc>
 8007b4e:	fa0b f707 	lsl.w	r7, fp, r7
 8007b52:	ea49 0907 	orr.w	r9, r9, r7
 8007b56:	e77f      	b.n	8007a58 <HAL_GPIO_Init+0xbc>
 8007b58:	f04f 0802 	mov.w	r8, #2
 8007b5c:	fa08 f707 	lsl.w	r7, r8, r7
 8007b60:	ea49 0907 	orr.w	r9, r9, r7
 8007b64:	e778      	b.n	8007a58 <HAL_GPIO_Init+0xbc>
 8007b66:	f04f 0804 	mov.w	r8, #4
 8007b6a:	fa08 f707 	lsl.w	r7, r8, r7
 8007b6e:	ea49 0907 	orr.w	r9, r9, r7
 8007b72:	e771      	b.n	8007a58 <HAL_GPIO_Init+0xbc>
 8007b74:	40010400 	.word	0x40010400
 8007b78:	40021000 	.word	0x40021000
 8007b7c:	48000400 	.word	0x48000400
 8007b80:	48000800 	.word	0x48000800
 8007b84:	48000c00 	.word	0x48000c00
 8007b88:	48001000 	.word	0x48001000
 8007b8c:	48001400 	.word	0x48001400

08007b90 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8007b90:	b340      	cbz	r0, 8007be4 <HAL_IWDG_Init+0x54>
{
 8007b92:	b538      	push	{r3, r4, r5, lr}
  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8007b94:	e9d0 3100 	ldrd	r3, r1, [r0]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8007b98:	6882      	ldr	r2, [r0, #8]
 8007b9a:	4604      	mov	r4, r0
  __HAL_IWDG_START(hiwdg);
 8007b9c:	f64c 40cc 	movw	r0, #52428	; 0xcccc
 8007ba0:	6018      	str	r0, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8007ba2:	f245 5055 	movw	r0, #21845	; 0x5555
 8007ba6:	6018      	str	r0, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8007ba8:	6059      	str	r1, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8007baa:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8007bac:	f7fe f98c 	bl	8005ec8 <HAL_GetTick>

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007bb0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8007bb2:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007bb4:	68da      	ldr	r2, [r3, #12]
 8007bb6:	0751      	lsls	r1, r2, #29
 8007bb8:	d00a      	beq.n	8007bd0 <HAL_IWDG_Init+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8007bba:	f7fe f985 	bl	8005ec8 <HAL_GetTick>
 8007bbe:	1b43      	subs	r3, r0, r5
 8007bc0:	2b31      	cmp	r3, #49	; 0x31
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007bc2:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8007bc4:	d9f6      	bls.n	8007bb4 <HAL_IWDG_Init+0x24>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007bc6:	68da      	ldr	r2, [r3, #12]
 8007bc8:	0752      	lsls	r2, r2, #29
 8007bca:	d0f3      	beq.n	8007bb4 <HAL_IWDG_Init+0x24>
      {
        return HAL_TIMEOUT;
 8007bcc:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 8007bce:	bd38      	pop	{r3, r4, r5, pc}
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8007bd0:	68e2      	ldr	r2, [r4, #12]
 8007bd2:	6919      	ldr	r1, [r3, #16]
 8007bd4:	4291      	cmp	r1, r2
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007bd6:	bf0a      	itet	eq
 8007bd8:	f64a 22aa 	movweq	r2, #43690	; 0xaaaa
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8007bdc:	611a      	strne	r2, [r3, #16]
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007bde:	601a      	streq	r2, [r3, #0]
  return HAL_OK;
 8007be0:	2000      	movs	r0, #0
}
 8007be2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8007be4:	2001      	movs	r0, #1
}
 8007be6:	4770      	bx	lr

08007be8 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007be8:	6803      	ldr	r3, [r0, #0]
 8007bea:	f64a 22aa 	movw	r2, #43690	; 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 8007bee:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007bf0:	601a      	str	r2, [r3, #0]
}
 8007bf2:	4770      	bx	lr

08007bf4 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	d073      	beq.n	8007ce0 <HAL_OPAMP_Init+0xec>
{
 8007bf8:	b530      	push	{r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8007bfa:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8007bfe:	2b05      	cmp	r3, #5
{
 8007c00:	b083      	sub	sp, #12
 8007c02:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8007c04:	d057      	beq.n	8007cb6 <HAL_OPAMP_Init+0xc2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8007c06:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8007c0a:	2b02      	cmp	r3, #2
 8007c0c:	d053      	beq.n	8007cb6 <HAL_OPAMP_Init+0xc2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007c0e:	4b35      	ldr	r3, [pc, #212]	; (8007ce4 <HAL_OPAMP_Init+0xf0>)
 8007c10:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007c12:	f042 0201 	orr.w	r2, r2, #1
 8007c16:	661a      	str	r2, [r3, #96]	; 0x60
 8007c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c1a:	f003 0301 	and.w	r3, r3, #1
 8007c1e:	9301      	str	r3, [sp, #4]
 8007c20:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8007c22:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8007c26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007c2a:	b90b      	cbnz	r3, 8007c30 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8007c2c:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8007c30:	4620      	mov	r0, r4
 8007c32:	f7fb fe0d 	bl	8003850 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007c36:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8007c38:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007c3a:	f023 0220 	bic.w	r2, r3, #32
 8007c3e:	2a40      	cmp	r2, #64	; 0x40
      MODIFY_REG(hopamp->Instance->CSR,
 8007c40:	6822      	ldr	r2, [r4, #0]
 8007c42:	6811      	ldr	r1, [r2, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007c44:	d03a      	beq.n	8007cbc <HAL_OPAMP_Init+0xc8>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8007c46:	6865      	ldr	r5, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8007c48:	f021 0110 	bic.w	r1, r1, #16
 8007c4c:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8007c4e:	68e0      	ldr	r0, [r4, #12]
      MODIFY_REG(hopamp->Instance->CSR,
 8007c50:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8007c52:	432b      	orrs	r3, r5
 8007c54:	4303      	orrs	r3, r0
 8007c56:	6920      	ldr	r0, [r4, #16]
 8007c58:	6811      	ldr	r1, [r2, #0]
 8007c5a:	4303      	orrs	r3, r0
 8007c5c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007c5e:	4303      	orrs	r3, r0
 8007c60:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8007c62:	4303      	orrs	r3, r0
 8007c64:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007c66:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8007c6a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8007c6c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8007c70:	481d      	ldr	r0, [pc, #116]	; (8007ce8 <HAL_OPAMP_Init+0xf4>)
 8007c72:	4008      	ands	r0, r1
 8007c74:	7d21      	ldrb	r1, [r4, #20]
 8007c76:	f1a1 0101 	sub.w	r1, r1, #1
 8007c7a:	fab1 f181 	clz	r1, r1
 8007c7e:	4303      	orrs	r3, r0
 8007c80:	0949      	lsrs	r1, r1, #5
 8007c82:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007c86:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8007c88:	6993      	ldr	r3, [r2, #24]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	db09      	blt.n	8007ca2 <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8007c8e:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 8007c92:	6991      	ldr	r1, [r2, #24]
 8007c94:	4303      	orrs	r3, r0
 8007c96:	6a20      	ldr	r0, [r4, #32]
 8007c98:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8007c9c:	4303      	orrs	r3, r0
 8007c9e:	430b      	orrs	r3, r1
 8007ca0:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8007ca2:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 8007ca6:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8007caa:	b9b3      	cbnz	r3, 8007cda <HAL_OPAMP_Init+0xe6>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8007cac:	2301      	movs	r3, #1
 8007cae:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 8007cb2:	b003      	add	sp, #12
 8007cb4:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8007cb6:	2001      	movs	r0, #1
}
 8007cb8:	b003      	add	sp, #12
 8007cba:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8007cbc:	f021 0110 	bic.w	r1, r1, #16
 8007cc0:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8007cc2:	6860      	ldr	r0, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8007cc4:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8007cc6:	4303      	orrs	r3, r0
 8007cc8:	6920      	ldr	r0, [r4, #16]
 8007cca:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007ccc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007cce:	4303      	orrs	r3, r0
 8007cd0:	430b      	orrs	r3, r1
 8007cd2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007cd4:	6811      	ldr	r1, [r2, #0]
 8007cd6:	432b      	orrs	r3, r5
 8007cd8:	e7c5      	b.n	8007c66 <HAL_OPAMP_Init+0x72>
    return status;
 8007cda:	2000      	movs	r0, #0
}
 8007cdc:	b003      	add	sp, #12
 8007cde:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8007ce0:	2001      	movs	r0, #1
}
 8007ce2:	4770      	bx	lr
 8007ce4:	40021000 	.word	0x40021000
 8007ce8:	e0003e11 	.word	0xe0003e11

08007cec <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007cec:	4a37      	ldr	r2, [pc, #220]	; (8007dcc <HAL_PWREx_ControlVoltageScaling+0xe0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007cee:	b960      	cbnz	r0, 8007d0a <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007cf0:	6813      	ldr	r3, [r2, #0]
 8007cf2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007cf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007cfa:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007cfe:	d01d      	beq.n	8007d3c <HAL_PWREx_ControlVoltageScaling+0x50>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007d08:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d0a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007d0e:	d007      	beq.n	8007d20 <HAL_PWREx_ControlVoltageScaling+0x34>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007d10:	6813      	ldr	r3, [r2, #0]
 8007d12:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007d16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007d1a:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007d1c:	6013      	str	r3, [r2, #0]
}
 8007d1e:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007d20:	6813      	ldr	r3, [r2, #0]
 8007d22:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007d26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d2a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007d2e:	d02b      	beq.n	8007d88 <HAL_PWREx_ControlVoltageScaling+0x9c>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8007d34:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d36:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007d3a:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d40:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d44:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d46:	4822      	ldr	r0, [pc, #136]	; (8007dd0 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007d48:	4922      	ldr	r1, [pc, #136]	; (8007dd4 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d4a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007d4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d52:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d54:	6803      	ldr	r3, [r0, #0]
 8007d56:	2032      	movs	r0, #50	; 0x32
 8007d58:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d5c:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d5e:	fba1 1303 	umull	r1, r3, r1, r3
 8007d62:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d64:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d66:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d6a:	d506      	bpl.n	8007d7a <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007d6c:	e000      	b.n	8007d70 <HAL_PWREx_ControlVoltageScaling+0x84>
 8007d6e:	b123      	cbz	r3, 8007d7a <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007d70:	6951      	ldr	r1, [r2, #20]
 8007d72:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007d74:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007d78:	d4f9      	bmi.n	8007d6e <HAL_PWREx_ControlVoltageScaling+0x82>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007d7a:	4b14      	ldr	r3, [pc, #80]	; (8007dcc <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 8007d80:	bf54      	ite	pl
 8007d82:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8007d84:	2003      	movmi	r0, #3
 8007d86:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d8c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d90:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007d92:	480f      	ldr	r0, [pc, #60]	; (8007dd0 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007d94:	490f      	ldr	r1, [pc, #60]	; (8007dd4 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d96:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007d9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d9e:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007da0:	6803      	ldr	r3, [r0, #0]
 8007da2:	2032      	movs	r0, #50	; 0x32
 8007da4:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007da8:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007daa:	fba1 1303 	umull	r1, r3, r1, r3
 8007dae:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007db0:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007db2:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007db6:	d5e0      	bpl.n	8007d7a <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007db8:	e001      	b.n	8007dbe <HAL_PWREx_ControlVoltageScaling+0xd2>
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d0dd      	beq.n	8007d7a <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007dbe:	6951      	ldr	r1, [r2, #20]
 8007dc0:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007dc2:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007dc6:	d5d8      	bpl.n	8007d7a <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007dc8:	e7f7      	b.n	8007dba <HAL_PWREx_ControlVoltageScaling+0xce>
 8007dca:	bf00      	nop
 8007dcc:	40007000 	.word	0x40007000
 8007dd0:	200006cc 	.word	0x200006cc
 8007dd4:	431bde83 	.word	0x431bde83

08007dd8 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007dd8:	4a02      	ldr	r2, [pc, #8]	; (8007de4 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8007dda:	6893      	ldr	r3, [r2, #8]
 8007ddc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007de0:	6093      	str	r3, [r2, #8]
}
 8007de2:	4770      	bx	lr
 8007de4:	40007000 	.word	0x40007000

08007de8 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007de8:	2800      	cmp	r0, #0
 8007dea:	f000 8200 	beq.w	80081ee <HAL_RCC_OscConfig+0x406>
{
 8007dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007df2:	6803      	ldr	r3, [r0, #0]
 8007df4:	07d9      	lsls	r1, r3, #31
{
 8007df6:	b082      	sub	sp, #8
 8007df8:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007dfa:	d52d      	bpl.n	8007e58 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007dfc:	49af      	ldr	r1, [pc, #700]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
 8007dfe:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e00:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e02:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007e06:	2a0c      	cmp	r2, #12
 8007e08:	f000 8106 	beq.w	8008018 <HAL_RCC_OscConfig+0x230>
 8007e0c:	2a08      	cmp	r2, #8
 8007e0e:	f000 8108 	beq.w	8008022 <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e12:	6863      	ldr	r3, [r4, #4]
 8007e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e18:	f000 8177 	beq.w	800810a <HAL_RCC_OscConfig+0x322>
 8007e1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007e20:	f000 81d8 	beq.w	80081d4 <HAL_RCC_OscConfig+0x3ec>
 8007e24:	4da5      	ldr	r5, [pc, #660]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
 8007e26:	682a      	ldr	r2, [r5, #0]
 8007e28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007e2c:	602a      	str	r2, [r5, #0]
 8007e2e:	682a      	ldr	r2, [r5, #0]
 8007e30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e34:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	f040 816c 	bne.w	8008114 <HAL_RCC_OscConfig+0x32c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e3c:	f7fe f844 	bl	8005ec8 <HAL_GetTick>
 8007e40:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e42:	e005      	b.n	8007e50 <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e44:	f7fe f840 	bl	8005ec8 <HAL_GetTick>
 8007e48:	1b80      	subs	r0, r0, r6
 8007e4a:	2864      	cmp	r0, #100	; 0x64
 8007e4c:	f200 817f 	bhi.w	800814e <HAL_RCC_OscConfig+0x366>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007e50:	682b      	ldr	r3, [r5, #0]
 8007e52:	039f      	lsls	r7, r3, #14
 8007e54:	d4f6      	bmi.n	8007e44 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e56:	6823      	ldr	r3, [r4, #0]
 8007e58:	079e      	lsls	r6, r3, #30
 8007e5a:	d528      	bpl.n	8007eae <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e5c:	4a97      	ldr	r2, [pc, #604]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
 8007e5e:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e60:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e62:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007e66:	2b0c      	cmp	r3, #12
 8007e68:	f000 8130 	beq.w	80080cc <HAL_RCC_OscConfig+0x2e4>
 8007e6c:	2b04      	cmp	r3, #4
 8007e6e:	f000 8132 	beq.w	80080d6 <HAL_RCC_OscConfig+0x2ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e72:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e74:	4d91      	ldr	r5, [pc, #580]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f000 815a 	beq.w	8008130 <HAL_RCC_OscConfig+0x348>
        __HAL_RCC_HSI_ENABLE();
 8007e7c:	682b      	ldr	r3, [r5, #0]
 8007e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e82:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e84:	f7fe f820 	bl	8005ec8 <HAL_GetTick>
 8007e88:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e8a:	e005      	b.n	8007e98 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e8c:	f7fe f81c 	bl	8005ec8 <HAL_GetTick>
 8007e90:	1b80      	subs	r0, r0, r6
 8007e92:	2802      	cmp	r0, #2
 8007e94:	f200 815b 	bhi.w	800814e <HAL_RCC_OscConfig+0x366>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007e98:	682b      	ldr	r3, [r5, #0]
 8007e9a:	0558      	lsls	r0, r3, #21
 8007e9c:	d5f6      	bpl.n	8007e8c <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e9e:	686b      	ldr	r3, [r5, #4]
 8007ea0:	6922      	ldr	r2, [r4, #16]
 8007ea2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007ea6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007eaa:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007eac:	6823      	ldr	r3, [r4, #0]
 8007eae:	071a      	lsls	r2, r3, #28
 8007eb0:	d519      	bpl.n	8007ee6 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007eb2:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007eb4:	4d81      	ldr	r5, [pc, #516]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	f000 8099 	beq.w	8007fee <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_LSI_ENABLE();
 8007ebc:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007ec0:	f043 0301 	orr.w	r3, r3, #1
 8007ec4:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ec8:	f7fd fffe 	bl	8005ec8 <HAL_GetTick>
 8007ecc:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007ece:	e005      	b.n	8007edc <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ed0:	f7fd fffa 	bl	8005ec8 <HAL_GetTick>
 8007ed4:	1b80      	subs	r0, r0, r6
 8007ed6:	2802      	cmp	r0, #2
 8007ed8:	f200 8139 	bhi.w	800814e <HAL_RCC_OscConfig+0x366>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007edc:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007ee0:	079b      	lsls	r3, r3, #30
 8007ee2:	d5f5      	bpl.n	8007ed0 <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ee4:	6823      	ldr	r3, [r4, #0]
 8007ee6:	075e      	lsls	r6, r3, #29
 8007ee8:	d541      	bpl.n	8007f6e <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007eea:	4b74      	ldr	r3, [pc, #464]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
 8007eec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007eee:	00d5      	lsls	r5, r2, #3
 8007ef0:	f100 8131 	bmi.w	8008156 <HAL_RCC_OscConfig+0x36e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ef4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007ef6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007efa:	659a      	str	r2, [r3, #88]	; 0x58
 8007efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f02:	9301      	str	r3, [sp, #4]
 8007f04:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007f06:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f08:	4e6d      	ldr	r6, [pc, #436]	; (80080c0 <HAL_RCC_OscConfig+0x2d8>)
 8007f0a:	6833      	ldr	r3, [r6, #0]
 8007f0c:	05d8      	lsls	r0, r3, #23
 8007f0e:	f140 8150 	bpl.w	80081b2 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f12:	68a3      	ldr	r3, [r4, #8]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	f000 8120 	beq.w	800815a <HAL_RCC_OscConfig+0x372>
 8007f1a:	2b05      	cmp	r3, #5
 8007f1c:	f000 8169 	beq.w	80081f2 <HAL_RCC_OscConfig+0x40a>
 8007f20:	4e66      	ldr	r6, [pc, #408]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
 8007f22:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8007f26:	f022 0201 	bic.w	r2, r2, #1
 8007f2a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 8007f2e:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8007f32:	f022 0204 	bic.w	r2, r2, #4
 8007f36:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f040 8114 	bne.w	8008168 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f40:	f7fd ffc2 	bl	8005ec8 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f44:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007f48:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007f4a:	e005      	b.n	8007f58 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f4c:	f7fd ffbc 	bl	8005ec8 <HAL_GetTick>
 8007f50:	1bc0      	subs	r0, r0, r7
 8007f52:	4540      	cmp	r0, r8
 8007f54:	f200 80fb 	bhi.w	800814e <HAL_RCC_OscConfig+0x366>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007f58:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8007f5c:	079b      	lsls	r3, r3, #30
 8007f5e:	d4f5      	bmi.n	8007f4c <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007f60:	b125      	cbz	r5, 8007f6c <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f62:	4a56      	ldr	r2, [pc, #344]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
 8007f64:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007f66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f6a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007f6c:	6823      	ldr	r3, [r4, #0]
 8007f6e:	069d      	lsls	r5, r3, #26
 8007f70:	d518      	bpl.n	8007fa4 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007f72:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007f74:	4d51      	ldr	r5, [pc, #324]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	f000 8107 	beq.w	800818a <HAL_RCC_OscConfig+0x3a2>
      __HAL_RCC_HSI48_ENABLE();
 8007f7c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007f80:	f043 0301 	orr.w	r3, r3, #1
 8007f84:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f88:	f7fd ff9e 	bl	8005ec8 <HAL_GetTick>
 8007f8c:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007f8e:	e005      	b.n	8007f9c <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007f90:	f7fd ff9a 	bl	8005ec8 <HAL_GetTick>
 8007f94:	1b80      	subs	r0, r0, r6
 8007f96:	2802      	cmp	r0, #2
 8007f98:	f200 80d9 	bhi.w	800814e <HAL_RCC_OscConfig+0x366>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007f9c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007fa0:	0798      	lsls	r0, r3, #30
 8007fa2:	d5f5      	bpl.n	8007f90 <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007fa4:	69e0      	ldr	r0, [r4, #28]
 8007fa6:	2800      	cmp	r0, #0
 8007fa8:	f000 8083 	beq.w	80080b2 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007fac:	4d43      	ldr	r5, [pc, #268]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
 8007fae:	68ab      	ldr	r3, [r5, #8]
 8007fb0:	f003 030c 	and.w	r3, r3, #12
 8007fb4:	2b0c      	cmp	r3, #12
 8007fb6:	f000 812a 	beq.w	800820e <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007fba:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007fbc:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8007fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fc2:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007fc4:	d03a      	beq.n	800803c <HAL_RCC_OscConfig+0x254>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fc6:	f7fd ff7f 	bl	8005ec8 <HAL_GetTick>
 8007fca:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007fcc:	e005      	b.n	8007fda <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fce:	f7fd ff7b 	bl	8005ec8 <HAL_GetTick>
 8007fd2:	1b00      	subs	r0, r0, r4
 8007fd4:	2802      	cmp	r0, #2
 8007fd6:	f200 80ba 	bhi.w	800814e <HAL_RCC_OscConfig+0x366>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007fda:	682b      	ldr	r3, [r5, #0]
 8007fdc:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8007fe0:	d1f5      	bne.n	8007fce <HAL_RCC_OscConfig+0x1e6>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007fe2:	68e9      	ldr	r1, [r5, #12]
 8007fe4:	4a37      	ldr	r2, [pc, #220]	; (80080c4 <HAL_RCC_OscConfig+0x2dc>)
 8007fe6:	400a      	ands	r2, r1
      }
    }
  }
  }

  return HAL_OK;
 8007fe8:	4618      	mov	r0, r3
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007fea:	60ea      	str	r2, [r5, #12]
 8007fec:	e062      	b.n	80080b4 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_LSI_DISABLE();
 8007fee:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007ff2:	f023 0301 	bic.w	r3, r3, #1
 8007ff6:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8007ffa:	f7fd ff65 	bl	8005ec8 <HAL_GetTick>
 8007ffe:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008000:	e005      	b.n	800800e <HAL_RCC_OscConfig+0x226>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008002:	f7fd ff61 	bl	8005ec8 <HAL_GetTick>
 8008006:	1b80      	subs	r0, r0, r6
 8008008:	2802      	cmp	r0, #2
 800800a:	f200 80a0 	bhi.w	800814e <HAL_RCC_OscConfig+0x366>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800800e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8008012:	079f      	lsls	r7, r3, #30
 8008014:	d4f5      	bmi.n	8008002 <HAL_RCC_OscConfig+0x21a>
 8008016:	e765      	b.n	8007ee4 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008018:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800801c:	2903      	cmp	r1, #3
 800801e:	f47f aef8 	bne.w	8007e12 <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008022:	4a26      	ldr	r2, [pc, #152]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
 8008024:	6812      	ldr	r2, [r2, #0]
 8008026:	0392      	lsls	r2, r2, #14
 8008028:	f57f af16 	bpl.w	8007e58 <HAL_RCC_OscConfig+0x70>
 800802c:	6862      	ldr	r2, [r4, #4]
 800802e:	2a00      	cmp	r2, #0
 8008030:	f47f af12 	bne.w	8007e58 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8008034:	2001      	movs	r0, #1
}
 8008036:	b002      	add	sp, #8
 8008038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        tickstart = HAL_GetTick();
 800803c:	f7fd ff44 	bl	8005ec8 <HAL_GetTick>
 8008040:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008042:	e004      	b.n	800804e <HAL_RCC_OscConfig+0x266>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008044:	f7fd ff40 	bl	8005ec8 <HAL_GetTick>
 8008048:	1b80      	subs	r0, r0, r6
 800804a:	2802      	cmp	r0, #2
 800804c:	d87f      	bhi.n	800814e <HAL_RCC_OscConfig+0x366>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800804e:	682b      	ldr	r3, [r5, #0]
 8008050:	019a      	lsls	r2, r3, #6
 8008052:	d4f7      	bmi.n	8008044 <HAL_RCC_OscConfig+0x25c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008054:	68e9      	ldr	r1, [r5, #12]
 8008056:	4b1c      	ldr	r3, [pc, #112]	; (80080c8 <HAL_RCC_OscConfig+0x2e0>)
 8008058:	6a22      	ldr	r2, [r4, #32]
 800805a:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800805c:	4e17      	ldr	r6, [pc, #92]	; (80080bc <HAL_RCC_OscConfig+0x2d4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800805e:	400b      	ands	r3, r1
 8008060:	4313      	orrs	r3, r2
 8008062:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 8008066:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800806a:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 800806e:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 8008072:	3801      	subs	r0, #1
 8008074:	0849      	lsrs	r1, r1, #1
 8008076:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800807a:	3901      	subs	r1, #1
 800807c:	0852      	lsrs	r2, r2, #1
 800807e:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8008082:	3a01      	subs	r2, #1
 8008084:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8008088:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800808a:	682b      	ldr	r3, [r5, #0]
 800808c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008090:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008092:	68eb      	ldr	r3, [r5, #12]
 8008094:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008098:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800809a:	f7fd ff15 	bl	8005ec8 <HAL_GetTick>
 800809e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080a0:	e004      	b.n	80080ac <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080a2:	f7fd ff11 	bl	8005ec8 <HAL_GetTick>
 80080a6:	1b00      	subs	r0, r0, r4
 80080a8:	2802      	cmp	r0, #2
 80080aa:	d850      	bhi.n	800814e <HAL_RCC_OscConfig+0x366>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080ac:	6833      	ldr	r3, [r6, #0]
 80080ae:	019b      	lsls	r3, r3, #6
 80080b0:	d5f7      	bpl.n	80080a2 <HAL_RCC_OscConfig+0x2ba>
  return HAL_OK;
 80080b2:	2000      	movs	r0, #0
}
 80080b4:	b002      	add	sp, #8
 80080b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080ba:	bf00      	nop
 80080bc:	40021000 	.word	0x40021000
 80080c0:	40007000 	.word	0x40007000
 80080c4:	feeefffc 	.word	0xfeeefffc
 80080c8:	019f800c 	.word	0x019f800c
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80080cc:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80080d0:	2a02      	cmp	r2, #2
 80080d2:	f47f aece 	bne.w	8007e72 <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80080d6:	4b68      	ldr	r3, [pc, #416]	; (8008278 <HAL_RCC_OscConfig+0x490>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	055d      	lsls	r5, r3, #21
 80080dc:	d502      	bpl.n	80080e4 <HAL_RCC_OscConfig+0x2fc>
 80080de:	68e3      	ldr	r3, [r4, #12]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d0a7      	beq.n	8008034 <HAL_RCC_OscConfig+0x24c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080e4:	4a64      	ldr	r2, [pc, #400]	; (8008278 <HAL_RCC_OscConfig+0x490>)
 80080e6:	6920      	ldr	r0, [r4, #16]
 80080e8:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80080ea:	4964      	ldr	r1, [pc, #400]	; (800827c <HAL_RCC_OscConfig+0x494>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080ec:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80080f0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80080f4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80080f6:	6808      	ldr	r0, [r1, #0]
 80080f8:	f7fd fe9c 	bl	8005e34 <HAL_InitTick>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d199      	bne.n	8008034 <HAL_RCC_OscConfig+0x24c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008100:	6823      	ldr	r3, [r4, #0]
 8008102:	071a      	lsls	r2, r3, #28
 8008104:	f57f aeef 	bpl.w	8007ee6 <HAL_RCC_OscConfig+0xfe>
 8008108:	e6d3      	b.n	8007eb2 <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800810a:	4a5b      	ldr	r2, [pc, #364]	; (8008278 <HAL_RCC_OscConfig+0x490>)
 800810c:	6813      	ldr	r3, [r2, #0]
 800810e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008112:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8008114:	f7fd fed8 	bl	8005ec8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008118:	4e57      	ldr	r6, [pc, #348]	; (8008278 <HAL_RCC_OscConfig+0x490>)
        tickstart = HAL_GetTick();
 800811a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800811c:	e004      	b.n	8008128 <HAL_RCC_OscConfig+0x340>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800811e:	f7fd fed3 	bl	8005ec8 <HAL_GetTick>
 8008122:	1b40      	subs	r0, r0, r5
 8008124:	2864      	cmp	r0, #100	; 0x64
 8008126:	d812      	bhi.n	800814e <HAL_RCC_OscConfig+0x366>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008128:	6833      	ldr	r3, [r6, #0]
 800812a:	039b      	lsls	r3, r3, #14
 800812c:	d5f7      	bpl.n	800811e <HAL_RCC_OscConfig+0x336>
 800812e:	e692      	b.n	8007e56 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8008130:	682b      	ldr	r3, [r5, #0]
 8008132:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008136:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8008138:	f7fd fec6 	bl	8005ec8 <HAL_GetTick>
 800813c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800813e:	682b      	ldr	r3, [r5, #0]
 8008140:	0559      	lsls	r1, r3, #21
 8008142:	d5dd      	bpl.n	8008100 <HAL_RCC_OscConfig+0x318>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008144:	f7fd fec0 	bl	8005ec8 <HAL_GetTick>
 8008148:	1b80      	subs	r0, r0, r6
 800814a:	2802      	cmp	r0, #2
 800814c:	d9f7      	bls.n	800813e <HAL_RCC_OscConfig+0x356>
            return HAL_TIMEOUT;
 800814e:	2003      	movs	r0, #3
}
 8008150:	b002      	add	sp, #8
 8008152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8008156:	2500      	movs	r5, #0
 8008158:	e6d6      	b.n	8007f08 <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800815a:	4a47      	ldr	r2, [pc, #284]	; (8008278 <HAL_RCC_OscConfig+0x490>)
 800815c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8008160:	f043 0301 	orr.w	r3, r3, #1
 8008164:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8008168:	f7fd feae 	bl	8005ec8 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800816c:	4f42      	ldr	r7, [pc, #264]	; (8008278 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 800816e:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008170:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008174:	e004      	b.n	8008180 <HAL_RCC_OscConfig+0x398>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008176:	f7fd fea7 	bl	8005ec8 <HAL_GetTick>
 800817a:	1b80      	subs	r0, r0, r6
 800817c:	4540      	cmp	r0, r8
 800817e:	d8e6      	bhi.n	800814e <HAL_RCC_OscConfig+0x366>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008180:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008184:	079a      	lsls	r2, r3, #30
 8008186:	d5f6      	bpl.n	8008176 <HAL_RCC_OscConfig+0x38e>
 8008188:	e6ea      	b.n	8007f60 <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 800818a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800818e:	f023 0301 	bic.w	r3, r3, #1
 8008192:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8008196:	f7fd fe97 	bl	8005ec8 <HAL_GetTick>
 800819a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800819c:	e004      	b.n	80081a8 <HAL_RCC_OscConfig+0x3c0>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800819e:	f7fd fe93 	bl	8005ec8 <HAL_GetTick>
 80081a2:	1b80      	subs	r0, r0, r6
 80081a4:	2802      	cmp	r0, #2
 80081a6:	d8d2      	bhi.n	800814e <HAL_RCC_OscConfig+0x366>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80081a8:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80081ac:	0799      	lsls	r1, r3, #30
 80081ae:	d4f6      	bmi.n	800819e <HAL_RCC_OscConfig+0x3b6>
 80081b0:	e6f8      	b.n	8007fa4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081b2:	6833      	ldr	r3, [r6, #0]
 80081b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081b8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80081ba:	f7fd fe85 	bl	8005ec8 <HAL_GetTick>
 80081be:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80081c0:	6833      	ldr	r3, [r6, #0]
 80081c2:	05d9      	lsls	r1, r3, #23
 80081c4:	f53f aea5 	bmi.w	8007f12 <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081c8:	f7fd fe7e 	bl	8005ec8 <HAL_GetTick>
 80081cc:	1bc0      	subs	r0, r0, r7
 80081ce:	2802      	cmp	r0, #2
 80081d0:	d9f6      	bls.n	80081c0 <HAL_RCC_OscConfig+0x3d8>
 80081d2:	e7bc      	b.n	800814e <HAL_RCC_OscConfig+0x366>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80081d8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80081dc:	681a      	ldr	r2, [r3, #0]
 80081de:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80081e2:	601a      	str	r2, [r3, #0]
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80081ea:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80081ec:	e792      	b.n	8008114 <HAL_RCC_OscConfig+0x32c>
    return HAL_ERROR;
 80081ee:	2001      	movs	r0, #1
}
 80081f0:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80081f2:	4b21      	ldr	r3, [pc, #132]	; (8008278 <HAL_RCC_OscConfig+0x490>)
 80081f4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80081f8:	f042 0204 	orr.w	r2, r2, #4
 80081fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8008200:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008204:	f042 0201 	orr.w	r2, r2, #1
 8008208:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800820c:	e7ac      	b.n	8008168 <HAL_RCC_OscConfig+0x380>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800820e:	2801      	cmp	r0, #1
 8008210:	f43f af50 	beq.w	80080b4 <HAL_RCC_OscConfig+0x2cc>
      temp_pllckcfg = RCC->PLLCFGR;
 8008214:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008216:	6a22      	ldr	r2, [r4, #32]
 8008218:	f003 0103 	and.w	r1, r3, #3
 800821c:	4291      	cmp	r1, r2
 800821e:	f47f af09 	bne.w	8008034 <HAL_RCC_OscConfig+0x24c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008222:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008224:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008228:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800822a:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800822e:	f47f af01 	bne.w	8008034 <HAL_RCC_OscConfig+0x24c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008232:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8008234:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008238:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800823c:	f47f aefa 	bne.w	8008034 <HAL_RCC_OscConfig+0x24c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008240:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008242:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008246:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800824a:	f47f aef3 	bne.w	8008034 <HAL_RCC_OscConfig+0x24c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800824e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008250:	0852      	lsrs	r2, r2, #1
 8008252:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8008256:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008258:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800825c:	f47f aeea 	bne.w	8008034 <HAL_RCC_OscConfig+0x24c>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008260:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008262:	0852      	lsrs	r2, r2, #1
 8008264:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8008268:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800826a:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 800826e:	bf14      	ite	ne
 8008270:	2001      	movne	r0, #1
 8008272:	2000      	moveq	r0, #0
 8008274:	e71e      	b.n	80080b4 <HAL_RCC_OscConfig+0x2cc>
 8008276:	bf00      	nop
 8008278:	40021000 	.word	0x40021000
 800827c:	200006d4 	.word	0x200006d4

08008280 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008280:	4b18      	ldr	r3, [pc, #96]	; (80082e4 <HAL_RCC_GetSysClockFreq+0x64>)
 8008282:	689a      	ldr	r2, [r3, #8]
 8008284:	f002 020c 	and.w	r2, r2, #12
 8008288:	2a04      	cmp	r2, #4
 800828a:	d026      	beq.n	80082da <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800828c:	689a      	ldr	r2, [r3, #8]
 800828e:	f002 020c 	and.w	r2, r2, #12
 8008292:	2a08      	cmp	r2, #8
 8008294:	d023      	beq.n	80082de <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008296:	689a      	ldr	r2, [r3, #8]
 8008298:	f002 020c 	and.w	r2, r2, #12
 800829c:	2a0c      	cmp	r2, #12
 800829e:	d001      	beq.n	80082a4 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 80082a0:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 80082a2:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80082a4:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80082a6:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082a8:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80082aa:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 80082ae:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80082b0:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082b4:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082b8:	bf0c      	ite	eq
 80082ba:	4b0b      	ldreq	r3, [pc, #44]	; (80082e8 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082bc:	4b0b      	ldrne	r3, [pc, #44]	; (80082ec <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80082be:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80082c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80082c4:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80082c8:	4b06      	ldr	r3, [pc, #24]	; (80082e4 <HAL_RCC_GetSysClockFreq+0x64>)
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80082d0:	3301      	adds	r3, #1
 80082d2:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80082d4:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 80082d8:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80082da:	4804      	ldr	r0, [pc, #16]	; (80082ec <HAL_RCC_GetSysClockFreq+0x6c>)
 80082dc:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80082de:	4802      	ldr	r0, [pc, #8]	; (80082e8 <HAL_RCC_GetSysClockFreq+0x68>)
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	40021000 	.word	0x40021000
 80082e8:	007a1200 	.word	0x007a1200
 80082ec:	00f42400 	.word	0x00f42400

080082f0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80082f0:	2800      	cmp	r0, #0
 80082f2:	f000 80ee 	beq.w	80084d2 <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082f6:	4a78      	ldr	r2, [pc, #480]	; (80084d8 <HAL_RCC_ClockConfig+0x1e8>)
{
 80082f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80082fc:	6813      	ldr	r3, [r2, #0]
 80082fe:	f003 030f 	and.w	r3, r3, #15
 8008302:	428b      	cmp	r3, r1
 8008304:	460d      	mov	r5, r1
 8008306:	4604      	mov	r4, r0
 8008308:	d20c      	bcs.n	8008324 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800830a:	6813      	ldr	r3, [r2, #0]
 800830c:	f023 030f 	bic.w	r3, r3, #15
 8008310:	430b      	orrs	r3, r1
 8008312:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008314:	6813      	ldr	r3, [r2, #0]
 8008316:	f003 030f 	and.w	r3, r3, #15
 800831a:	428b      	cmp	r3, r1
 800831c:	d002      	beq.n	8008324 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800831e:	2001      	movs	r0, #1
}
 8008320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008324:	6823      	ldr	r3, [r4, #0]
 8008326:	07df      	lsls	r7, r3, #31
 8008328:	d569      	bpl.n	80083fe <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800832a:	6867      	ldr	r7, [r4, #4]
 800832c:	2f03      	cmp	r7, #3
 800832e:	f000 80a0 	beq.w	8008472 <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008332:	4b6a      	ldr	r3, [pc, #424]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008334:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008336:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008338:	f000 8097 	beq.w	800846a <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800833c:	055b      	lsls	r3, r3, #21
 800833e:	d5ee      	bpl.n	800831e <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008340:	f7ff ff9e 	bl	8008280 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8008344:	4b66      	ldr	r3, [pc, #408]	; (80084e0 <HAL_RCC_ClockConfig+0x1f0>)
 8008346:	4298      	cmp	r0, r3
 8008348:	f240 80c0 	bls.w	80084cc <HAL_RCC_ClockConfig+0x1dc>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800834c:	4a63      	ldr	r2, [pc, #396]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 800834e:	6893      	ldr	r3, [r2, #8]
 8008350:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008358:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800835a:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800835e:	4e5f      	ldr	r6, [pc, #380]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 8008360:	68b3      	ldr	r3, [r6, #8]
 8008362:	f023 0303 	bic.w	r3, r3, #3
 8008366:	433b      	orrs	r3, r7
 8008368:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800836a:	f7fd fdad 	bl	8005ec8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800836e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8008372:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008374:	e004      	b.n	8008380 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008376:	f7fd fda7 	bl	8005ec8 <HAL_GetTick>
 800837a:	1bc0      	subs	r0, r0, r7
 800837c:	4540      	cmp	r0, r8
 800837e:	d871      	bhi.n	8008464 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008380:	68b3      	ldr	r3, [r6, #8]
 8008382:	6862      	ldr	r2, [r4, #4]
 8008384:	f003 030c 	and.w	r3, r3, #12
 8008388:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800838c:	d1f3      	bne.n	8008376 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800838e:	6823      	ldr	r3, [r4, #0]
 8008390:	079f      	lsls	r7, r3, #30
 8008392:	d436      	bmi.n	8008402 <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8008394:	f1b9 0f00 	cmp.w	r9, #0
 8008398:	d003      	beq.n	80083a2 <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800839a:	68b3      	ldr	r3, [r6, #8]
 800839c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80083a0:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80083a2:	4e4d      	ldr	r6, [pc, #308]	; (80084d8 <HAL_RCC_ClockConfig+0x1e8>)
 80083a4:	6833      	ldr	r3, [r6, #0]
 80083a6:	f003 030f 	and.w	r3, r3, #15
 80083aa:	42ab      	cmp	r3, r5
 80083ac:	d846      	bhi.n	800843c <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80083ae:	6823      	ldr	r3, [r4, #0]
 80083b0:	075a      	lsls	r2, r3, #29
 80083b2:	d506      	bpl.n	80083c2 <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80083b4:	4949      	ldr	r1, [pc, #292]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 80083b6:	68e0      	ldr	r0, [r4, #12]
 80083b8:	688a      	ldr	r2, [r1, #8]
 80083ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80083be:	4302      	orrs	r2, r0
 80083c0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80083c2:	071b      	lsls	r3, r3, #28
 80083c4:	d507      	bpl.n	80083d6 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80083c6:	4a45      	ldr	r2, [pc, #276]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 80083c8:	6921      	ldr	r1, [r4, #16]
 80083ca:	6893      	ldr	r3, [r2, #8]
 80083cc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80083d0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80083d4:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80083d6:	f7ff ff53 	bl	8008280 <HAL_RCC_GetSysClockFreq>
 80083da:	4a40      	ldr	r2, [pc, #256]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 80083dc:	4c41      	ldr	r4, [pc, #260]	; (80084e4 <HAL_RCC_ClockConfig+0x1f4>)
 80083de:	6892      	ldr	r2, [r2, #8]
 80083e0:	4941      	ldr	r1, [pc, #260]	; (80084e8 <HAL_RCC_ClockConfig+0x1f8>)
 80083e2:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80083e6:	4603      	mov	r3, r0
 80083e8:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 80083ea:	4840      	ldr	r0, [pc, #256]	; (80084ec <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80083ec:	f002 021f 	and.w	r2, r2, #31
 80083f0:	40d3      	lsrs	r3, r2
 80083f2:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 80083f4:	6800      	ldr	r0, [r0, #0]
}
 80083f6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 80083fa:	f7fd bd1b 	b.w	8005e34 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80083fe:	079e      	lsls	r6, r3, #30
 8008400:	d5cf      	bpl.n	80083a2 <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008402:	0758      	lsls	r0, r3, #29
 8008404:	d504      	bpl.n	8008410 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008406:	4935      	ldr	r1, [pc, #212]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 8008408:	688a      	ldr	r2, [r1, #8]
 800840a:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800840e:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008410:	0719      	lsls	r1, r3, #28
 8008412:	d506      	bpl.n	8008422 <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008414:	4a31      	ldr	r2, [pc, #196]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 8008416:	6893      	ldr	r3, [r2, #8]
 8008418:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800841c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008420:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008422:	4a2e      	ldr	r2, [pc, #184]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 8008424:	68a1      	ldr	r1, [r4, #8]
 8008426:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008428:	4e2b      	ldr	r6, [pc, #172]	; (80084d8 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800842a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800842e:	430b      	orrs	r3, r1
 8008430:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008432:	6833      	ldr	r3, [r6, #0]
 8008434:	f003 030f 	and.w	r3, r3, #15
 8008438:	42ab      	cmp	r3, r5
 800843a:	d9b8      	bls.n	80083ae <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800843c:	6833      	ldr	r3, [r6, #0]
 800843e:	f023 030f 	bic.w	r3, r3, #15
 8008442:	432b      	orrs	r3, r5
 8008444:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8008446:	f7fd fd3f 	bl	8005ec8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800844a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800844e:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008450:	6833      	ldr	r3, [r6, #0]
 8008452:	f003 030f 	and.w	r3, r3, #15
 8008456:	42ab      	cmp	r3, r5
 8008458:	d0a9      	beq.n	80083ae <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800845a:	f7fd fd35 	bl	8005ec8 <HAL_GetTick>
 800845e:	1bc0      	subs	r0, r0, r7
 8008460:	4540      	cmp	r0, r8
 8008462:	d9f5      	bls.n	8008450 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8008464:	2003      	movs	r0, #3
}
 8008466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800846a:	039a      	lsls	r2, r3, #14
 800846c:	f53f af68 	bmi.w	8008340 <HAL_RCC_ClockConfig+0x50>
 8008470:	e755      	b.n	800831e <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008472:	4a1a      	ldr	r2, [pc, #104]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
 8008474:	6811      	ldr	r1, [r2, #0]
 8008476:	0188      	lsls	r0, r1, #6
 8008478:	f57f af51 	bpl.w	800831e <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800847c:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800847e:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008480:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 8008482:	4e17      	ldr	r6, [pc, #92]	; (80084e0 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008484:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8008488:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800848a:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800848e:	bf0c      	ite	eq
 8008490:	4817      	ldreq	r0, [pc, #92]	; (80084f0 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008492:	4818      	ldrne	r0, [pc, #96]	; (80084f4 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008494:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008496:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800849a:	4810      	ldr	r0, [pc, #64]	; (80084dc <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800849c:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80084a0:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80084a4:	68c1      	ldr	r1, [r0, #12]
 80084a6:	f3c1 6141 	ubfx	r1, r1, #25, #2
 80084aa:	3101      	adds	r1, #1
 80084ac:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 80084ae:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 80084b2:	42b2      	cmp	r2, r6
 80084b4:	d90a      	bls.n	80084cc <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80084b6:	6882      	ldr	r2, [r0, #8]
 80084b8:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 80084bc:	f43f af46 	beq.w	800834c <HAL_RCC_ClockConfig+0x5c>
 80084c0:	0799      	lsls	r1, r3, #30
 80084c2:	d503      	bpl.n	80084cc <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80084c4:	68a3      	ldr	r3, [r4, #8]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f43f af40 	beq.w	800834c <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80084cc:	f04f 0900 	mov.w	r9, #0
 80084d0:	e745      	b.n	800835e <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 80084d2:	2001      	movs	r0, #1
}
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	40022000 	.word	0x40022000
 80084dc:	40021000 	.word	0x40021000
 80084e0:	04c4b400 	.word	0x04c4b400
 80084e4:	0800c2d0 	.word	0x0800c2d0
 80084e8:	200006cc 	.word	0x200006cc
 80084ec:	200006d4 	.word	0x200006d4
 80084f0:	007a1200 	.word	0x007a1200
 80084f4:	00f42400 	.word	0x00f42400

080084f8 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 80084f8:	4b01      	ldr	r3, [pc, #4]	; (8008500 <HAL_RCC_GetHCLKFreq+0x8>)
}
 80084fa:	6818      	ldr	r0, [r3, #0]
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop
 8008500:	200006cc 	.word	0x200006cc

08008504 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008504:	4b05      	ldr	r3, [pc, #20]	; (800851c <HAL_RCC_GetPCLK1Freq+0x18>)
 8008506:	4a06      	ldr	r2, [pc, #24]	; (8008520 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008508:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800850a:	4906      	ldr	r1, [pc, #24]	; (8008524 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800850c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008510:	6808      	ldr	r0, [r1, #0]
 8008512:	5cd3      	ldrb	r3, [r2, r3]
 8008514:	f003 031f 	and.w	r3, r3, #31
}
 8008518:	40d8      	lsrs	r0, r3
 800851a:	4770      	bx	lr
 800851c:	40021000 	.word	0x40021000
 8008520:	0800c2e0 	.word	0x0800c2e0
 8008524:	200006cc 	.word	0x200006cc

08008528 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008528:	4b05      	ldr	r3, [pc, #20]	; (8008540 <HAL_RCC_GetPCLK2Freq+0x18>)
 800852a:	4a06      	ldr	r2, [pc, #24]	; (8008544 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800852c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800852e:	4906      	ldr	r1, [pc, #24]	; (8008548 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008530:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8008534:	6808      	ldr	r0, [r1, #0]
 8008536:	5cd3      	ldrb	r3, [r2, r3]
 8008538:	f003 031f 	and.w	r3, r3, #31
}
 800853c:	40d8      	lsrs	r0, r3
 800853e:	4770      	bx	lr
 8008540:	40021000 	.word	0x40021000
 8008544:	0800c2e0 	.word	0x0800c2e0
 8008548:	200006cc 	.word	0x200006cc

0800854c <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 800854c:	4a02      	ldr	r2, [pc, #8]	; (8008558 <HAL_RCC_EnableCSS+0xc>)
 800854e:	6813      	ldr	r3, [r2, #0]
 8008550:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008554:	6013      	str	r3, [r2, #0]
}
 8008556:	4770      	bx	lr
 8008558:	40021000 	.word	0x40021000

0800855c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800855c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008560:	6803      	ldr	r3, [r0, #0]
{
 8008562:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008564:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8008568:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800856a:	d056      	beq.n	800861a <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800856c:	4b9f      	ldr	r3, [pc, #636]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800856e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008570:	00d5      	lsls	r5, r2, #3
 8008572:	f140 810c 	bpl.w	800878e <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8008576:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008578:	4d9d      	ldr	r5, [pc, #628]	; (80087f0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800857a:	682b      	ldr	r3, [r5, #0]
 800857c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008580:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008582:	f7fd fca1 	bl	8005ec8 <HAL_GetTick>
 8008586:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008588:	e005      	b.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800858a:	f7fd fc9d 	bl	8005ec8 <HAL_GetTick>
 800858e:	1b83      	subs	r3, r0, r6
 8008590:	2b02      	cmp	r3, #2
 8008592:	f200 8107 	bhi.w	80087a4 <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008596:	682b      	ldr	r3, [r5, #0]
 8008598:	05d8      	lsls	r0, r3, #23
 800859a:	d5f6      	bpl.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800859c:	4d93      	ldr	r5, [pc, #588]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800859e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80085a2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80085a6:	d027      	beq.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80085a8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d025      	beq.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80085ae:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80085b2:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80085b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085ba:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80085be:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80085c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80085c6:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80085ca:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80085ce:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 80085d0:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80085d4:	f140 8108 	bpl.w	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085d8:	f7fd fc76 	bl	8005ec8 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085dc:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80085e0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80085e2:	e005      	b.n	80085f0 <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085e4:	f7fd fc70 	bl	8005ec8 <HAL_GetTick>
 80085e8:	1b80      	subs	r0, r0, r6
 80085ea:	4540      	cmp	r0, r8
 80085ec:	f200 80da 	bhi.w	80087a4 <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80085f0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80085f4:	079b      	lsls	r3, r3, #30
 80085f6:	d5f5      	bpl.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80085f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80085fa:	497c      	ldr	r1, [pc, #496]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80085fc:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8008600:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008604:	4313      	orrs	r3, r2
 8008606:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800860a:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800860c:	b127      	cbz	r7, 8008618 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800860e:	4a77      	ldr	r2, [pc, #476]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008610:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8008612:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008616:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008618:	6823      	ldr	r3, [r4, #0]
 800861a:	07de      	lsls	r6, r3, #31
 800861c:	d508      	bpl.n	8008630 <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800861e:	4973      	ldr	r1, [pc, #460]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008620:	6865      	ldr	r5, [r4, #4]
 8008622:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008626:	f022 0203 	bic.w	r2, r2, #3
 800862a:	432a      	orrs	r2, r5
 800862c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008630:	079d      	lsls	r5, r3, #30
 8008632:	d508      	bpl.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008634:	496d      	ldr	r1, [pc, #436]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008636:	68a5      	ldr	r5, [r4, #8]
 8008638:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800863c:	f022 020c 	bic.w	r2, r2, #12
 8008640:	432a      	orrs	r2, r5
 8008642:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008646:	0759      	lsls	r1, r3, #29
 8008648:	d508      	bpl.n	800865c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800864a:	4968      	ldr	r1, [pc, #416]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800864c:	68e5      	ldr	r5, [r4, #12]
 800864e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008652:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8008656:	432a      	orrs	r2, r5
 8008658:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800865c:	071a      	lsls	r2, r3, #28
 800865e:	d508      	bpl.n	8008672 <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008660:	4962      	ldr	r1, [pc, #392]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008662:	6925      	ldr	r5, [r4, #16]
 8008664:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008668:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800866c:	432a      	orrs	r2, r5
 800866e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008672:	069f      	lsls	r7, r3, #26
 8008674:	d508      	bpl.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008676:	495d      	ldr	r1, [pc, #372]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008678:	6965      	ldr	r5, [r4, #20]
 800867a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800867e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008682:	432a      	orrs	r2, r5
 8008684:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008688:	065e      	lsls	r6, r3, #25
 800868a:	d508      	bpl.n	800869e <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800868c:	4957      	ldr	r1, [pc, #348]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800868e:	69a5      	ldr	r5, [r4, #24]
 8008690:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008694:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008698:	432a      	orrs	r2, r5
 800869a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800869e:	061d      	lsls	r5, r3, #24
 80086a0:	d508      	bpl.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80086a2:	4952      	ldr	r1, [pc, #328]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80086a4:	69e5      	ldr	r5, [r4, #28]
 80086a6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80086aa:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80086ae:	432a      	orrs	r2, r5
 80086b0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80086b4:	05d9      	lsls	r1, r3, #23
 80086b6:	d508      	bpl.n	80086ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80086b8:	494c      	ldr	r1, [pc, #304]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80086ba:	6a25      	ldr	r5, [r4, #32]
 80086bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80086c0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80086c4:	432a      	orrs	r2, r5
 80086c6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80086ca:	059a      	lsls	r2, r3, #22
 80086cc:	d508      	bpl.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80086ce:	4947      	ldr	r1, [pc, #284]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80086d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80086d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80086d6:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80086da:	432a      	orrs	r2, r5
 80086dc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80086e0:	055f      	lsls	r7, r3, #21
 80086e2:	d50b      	bpl.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80086e4:	4941      	ldr	r1, [pc, #260]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80086e6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80086e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80086ec:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80086f0:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80086f2:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80086f6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80086fa:	d055      	beq.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0x24c>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80086fc:	051e      	lsls	r6, r3, #20
 80086fe:	d50b      	bpl.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008700:	493a      	ldr	r1, [pc, #232]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008702:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8008704:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008708:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800870c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800870e:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008712:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008716:	d04c      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x256>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008718:	04dd      	lsls	r5, r3, #19
 800871a:	d50b      	bpl.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800871c:	4933      	ldr	r1, [pc, #204]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800871e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8008720:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008724:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008728:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800872a:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800872e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008732:	d043      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008734:	0499      	lsls	r1, r3, #18
 8008736:	d50b      	bpl.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008738:	492c      	ldr	r1, [pc, #176]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800873a:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800873c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8008740:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8008744:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008746:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800874a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800874e:	d03a      	beq.n	80087c6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008750:	045a      	lsls	r2, r3, #17
 8008752:	d50b      	bpl.n	800876c <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008754:	4925      	ldr	r1, [pc, #148]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008756:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8008758:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800875c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8008760:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008762:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008766:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800876a:	d031      	beq.n	80087d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800876c:	041b      	lsls	r3, r3, #16
 800876e:	d50b      	bpl.n	8008788 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008770:	4a1e      	ldr	r2, [pc, #120]	; (80087ec <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8008772:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008774:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008778:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800877c:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800877e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008782:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008786:	d028      	beq.n	80087da <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 8008788:	b002      	add	sp, #8
 800878a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 800878e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008790:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008794:	659a      	str	r2, [r3, #88]	; 0x58
 8008796:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008798:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800879c:	9301      	str	r3, [sp, #4]
 800879e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80087a0:	2701      	movs	r7, #1
 80087a2:	e6e9      	b.n	8008578 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      status = ret;
 80087a4:	2003      	movs	r0, #3
 80087a6:	e731      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087a8:	68ca      	ldr	r2, [r1, #12]
 80087aa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087ae:	60ca      	str	r2, [r1, #12]
 80087b0:	e7a4      	b.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087b2:	68ca      	ldr	r2, [r1, #12]
 80087b4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087b8:	60ca      	str	r2, [r1, #12]
 80087ba:	e7ad      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087bc:	68ca      	ldr	r2, [r1, #12]
 80087be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087c2:	60ca      	str	r2, [r1, #12]
 80087c4:	e7b6      	b.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087c6:	68ca      	ldr	r2, [r1, #12]
 80087c8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087cc:	60ca      	str	r2, [r1, #12]
 80087ce:	e7bf      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80087d0:	68ca      	ldr	r2, [r1, #12]
 80087d2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80087d6:	60ca      	str	r2, [r1, #12]
 80087d8:	e7c8      	b.n	800876c <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80087da:	68d3      	ldr	r3, [r2, #12]
 80087dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087e0:	60d3      	str	r3, [r2, #12]
}
 80087e2:	b002      	add	sp, #8
 80087e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087e8:	4613      	mov	r3, r2
 80087ea:	e706      	b.n	80085fa <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80087ec:	40021000 	.word	0x40021000
 80087f0:	40007000 	.word	0x40007000

080087f4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087f4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087f6:	6a02      	ldr	r2, [r0, #32]
 80087f8:	f022 0201 	bic.w	r2, r2, #1
 80087fc:	6202      	str	r2, [r0, #32]
{
 80087fe:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008800:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008802:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008804:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008806:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800880a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800880e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008810:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8008812:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8008816:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008818:	4d13      	ldr	r5, [pc, #76]	; (8008868 <TIM_OC1_SetConfig+0x74>)
 800881a:	42a8      	cmp	r0, r5
 800881c:	d00f      	beq.n	800883e <TIM_OC1_SetConfig+0x4a>
 800881e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008822:	42a8      	cmp	r0, r5
 8008824:	d00b      	beq.n	800883e <TIM_OC1_SetConfig+0x4a>
 8008826:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800882a:	42a8      	cmp	r0, r5
 800882c:	d007      	beq.n	800883e <TIM_OC1_SetConfig+0x4a>
 800882e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008832:	42a8      	cmp	r0, r5
 8008834:	d003      	beq.n	800883e <TIM_OC1_SetConfig+0x4a>
 8008836:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800883a:	42a8      	cmp	r0, r5
 800883c:	d10d      	bne.n	800885a <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800883e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8008840:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8008844:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008846:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800884a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800884e:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8008852:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8008856:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800885a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800885c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800885e:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008860:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8008862:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8008864:	6203      	str	r3, [r0, #32]
}
 8008866:	4770      	bx	lr
 8008868:	40012c00 	.word	0x40012c00

0800886c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800886c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800886e:	6a02      	ldr	r2, [r0, #32]
 8008870:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008874:	6202      	str	r2, [r0, #32]
{
 8008876:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008878:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800887a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800887c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800887e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008882:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8008886:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008888:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800888a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800888e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008892:	4d15      	ldr	r5, [pc, #84]	; (80088e8 <TIM_OC3_SetConfig+0x7c>)
 8008894:	42a8      	cmp	r0, r5
 8008896:	d010      	beq.n	80088ba <TIM_OC3_SetConfig+0x4e>
 8008898:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800889c:	42a8      	cmp	r0, r5
 800889e:	d00c      	beq.n	80088ba <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088a0:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80088a4:	42a8      	cmp	r0, r5
 80088a6:	d00f      	beq.n	80088c8 <TIM_OC3_SetConfig+0x5c>
 80088a8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80088ac:	42a8      	cmp	r0, r5
 80088ae:	d00b      	beq.n	80088c8 <TIM_OC3_SetConfig+0x5c>
 80088b0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80088b4:	42a8      	cmp	r0, r5
 80088b6:	d10f      	bne.n	80088d8 <TIM_OC3_SetConfig+0x6c>
 80088b8:	e006      	b.n	80088c8 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088ba:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80088bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088c0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80088c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088c8:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088cc:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088d0:	ea46 0c05 	orr.w	ip, r6, r5
 80088d4:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088d8:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80088da:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80088dc:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80088de:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 80088e0:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80088e2:	6203      	str	r3, [r0, #32]
}
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	40012c00 	.word	0x40012c00

080088ec <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088ec:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088ee:	6a02      	ldr	r2, [r0, #32]
 80088f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80088f4:	6202      	str	r2, [r0, #32]
{
 80088f6:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088f8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088fa:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088fe:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008902:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008906:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800890a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800890c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008910:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008914:	4d14      	ldr	r5, [pc, #80]	; (8008968 <TIM_OC4_SetConfig+0x7c>)
 8008916:	42a8      	cmp	r0, r5
 8008918:	d010      	beq.n	800893c <TIM_OC4_SetConfig+0x50>
 800891a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800891e:	42a8      	cmp	r0, r5
 8008920:	d00c      	beq.n	800893c <TIM_OC4_SetConfig+0x50>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008922:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008926:	42a8      	cmp	r0, r5
 8008928:	d00f      	beq.n	800894a <TIM_OC4_SetConfig+0x5e>
 800892a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800892e:	42a8      	cmp	r0, r5
 8008930:	d00b      	beq.n	800894a <TIM_OC4_SetConfig+0x5e>
 8008932:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008936:	42a8      	cmp	r0, r5
 8008938:	d10f      	bne.n	800895a <TIM_OC4_SetConfig+0x6e>
 800893a:	e006      	b.n	800894a <TIM_OC4_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800893c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 800893e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008942:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8008946:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800894a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800894e:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008952:	ea46 0c05 	orr.w	ip, r6, r5
 8008956:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800895a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800895c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800895e:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8008960:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8008962:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8008964:	6203      	str	r3, [r0, #32]
}
 8008966:	4770      	bx	lr
 8008968:	40012c00 	.word	0x40012c00

0800896c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800896c:	2800      	cmp	r0, #0
 800896e:	f000 8089 	beq.w	8008a84 <HAL_TIM_PWM_Init+0x118>
{
 8008972:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8008974:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008978:	4604      	mov	r4, r0
 800897a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800897e:	2b00      	cmp	r3, #0
 8008980:	d075      	beq.n	8008a6e <HAL_TIM_PWM_Init+0x102>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008982:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008984:	4940      	ldr	r1, [pc, #256]	; (8008a88 <HAL_TIM_PWM_Init+0x11c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008986:	2202      	movs	r2, #2
 8008988:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800898c:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 800898e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008990:	d059      	beq.n	8008a46 <HAL_TIM_PWM_Init+0xda>
 8008992:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008996:	d021      	beq.n	80089dc <HAL_TIM_PWM_Init+0x70>
 8008998:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 800899c:	428b      	cmp	r3, r1
 800899e:	d01d      	beq.n	80089dc <HAL_TIM_PWM_Init+0x70>
 80089a0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80089a4:	428b      	cmp	r3, r1
 80089a6:	d019      	beq.n	80089dc <HAL_TIM_PWM_Init+0x70>
 80089a8:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 80089ac:	428b      	cmp	r3, r1
 80089ae:	d04a      	beq.n	8008a46 <HAL_TIM_PWM_Init+0xda>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089b0:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 80089b4:	428b      	cmp	r3, r1
 80089b6:	d05f      	beq.n	8008a78 <HAL_TIM_PWM_Init+0x10c>
 80089b8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80089bc:	428b      	cmp	r3, r1
 80089be:	d05b      	beq.n	8008a78 <HAL_TIM_PWM_Init+0x10c>
 80089c0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80089c4:	428b      	cmp	r3, r1
 80089c6:	d057      	beq.n	8008a78 <HAL_TIM_PWM_Init+0x10c>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089c8:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089ca:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089d0:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 80089d2:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 80089d4:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089d6:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80089d8:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089da:	e010      	b.n	80089fe <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 80089dc:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089de:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80089e4:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80089e6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089ea:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089ec:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089f2:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089f4:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 80089f6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80089f8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089fa:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80089fc:	6299      	str	r1, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80089fe:	2201      	movs	r2, #1
 8008a00:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008a02:	691a      	ldr	r2, [r3, #16]
 8008a04:	07d2      	lsls	r2, r2, #31
 8008a06:	d503      	bpl.n	8008a10 <HAL_TIM_PWM_Init+0xa4>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008a08:	691a      	ldr	r2, [r3, #16]
 8008a0a:	f022 0201 	bic.w	r2, r2, #1
 8008a0e:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a10:	2301      	movs	r3, #1
 8008a12:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a16:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8008a1a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008a1e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008a22:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008a26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a2e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008a32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a36:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8008a3a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008a3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8008a42:	2000      	movs	r0, #0
}
 8008a44:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8008a46:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a48:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a4a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008a4e:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a50:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a54:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a56:	69a1      	ldr	r1, [r4, #24]
 8008a58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a5c:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8008a5e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a60:	68e2      	ldr	r2, [r4, #12]
 8008a62:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008a64:	6862      	ldr	r2, [r4, #4]
 8008a66:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8008a68:	6962      	ldr	r2, [r4, #20]
 8008a6a:	631a      	str	r2, [r3, #48]	; 0x30
 8008a6c:	e7c7      	b.n	80089fe <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8008a6e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8008a72:	f7fc ff11 	bl	8005898 <HAL_TIM_PWM_MspInit>
 8008a76:	e784      	b.n	8008982 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a78:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a7a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a7c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a80:	4302      	orrs	r2, r0
 8008a82:	e7e9      	b.n	8008a58 <HAL_TIM_PWM_Init+0xec>
    return HAL_ERROR;
 8008a84:	2001      	movs	r0, #1
}
 8008a86:	4770      	bx	lr
 8008a88:	40012c00 	.word	0x40012c00

08008a8c <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	f000 809d 	beq.w	8008bcc <HAL_TIM_Encoder_Init+0x140>
{
 8008a92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8008a94:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008a98:	460d      	mov	r5, r1
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f000 808e 	beq.w	8008bc2 <HAL_TIM_Encoder_Init+0x136>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008aa6:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008aa8:	4949      	ldr	r1, [pc, #292]	; (8008bd0 <HAL_TIM_Encoder_Init+0x144>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008aaa:	2202      	movs	r2, #2
 8008aac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008ab0:	689a      	ldr	r2, [r3, #8]
 8008ab2:	f422 32a0 	bic.w	r2, r2, #81920	; 0x14000
 8008ab6:	f022 0207 	bic.w	r2, r2, #7
 8008aba:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008abc:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8008abe:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ac0:	d06b      	beq.n	8008b9a <HAL_TIM_Encoder_Init+0x10e>
 8008ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ac6:	d018      	beq.n	8008afa <HAL_TIM_Encoder_Init+0x6e>
 8008ac8:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8008acc:	428b      	cmp	r3, r1
 8008ace:	d014      	beq.n	8008afa <HAL_TIM_Encoder_Init+0x6e>
 8008ad0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008ad4:	428b      	cmp	r3, r1
 8008ad6:	d010      	beq.n	8008afa <HAL_TIM_Encoder_Init+0x6e>
 8008ad8:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8008adc:	428b      	cmp	r3, r1
 8008ade:	d05c      	beq.n	8008b9a <HAL_TIM_Encoder_Init+0x10e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ae0:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8008ae4:	428b      	cmp	r3, r1
 8008ae6:	d05c      	beq.n	8008ba2 <HAL_TIM_Encoder_Init+0x116>
 8008ae8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008aec:	428b      	cmp	r3, r1
 8008aee:	d058      	beq.n	8008ba2 <HAL_TIM_Encoder_Init+0x116>
 8008af0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008af4:	428b      	cmp	r3, r1
 8008af6:	d108      	bne.n	8008b0a <HAL_TIM_Encoder_Init+0x7e>
 8008af8:	e053      	b.n	8008ba2 <HAL_TIM_Encoder_Init+0x116>
    tmpcr1 |= Structure->CounterMode;
 8008afa:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008afc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008b00:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b02:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008b04:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b08:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b0a:	69a1      	ldr	r1, [r4, #24]
 8008b0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b10:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b12:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 8008b14:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b16:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008b18:	6862      	ldr	r2, [r4, #4]
 8008b1a:	629a      	str	r2, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008b20:	691a      	ldr	r2, [r3, #16]
 8008b22:	07d2      	lsls	r2, r2, #31
 8008b24:	d503      	bpl.n	8008b2e <HAL_TIM_Encoder_Init+0xa2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008b26:	691a      	ldr	r2, [r3, #16]
 8008b28:	f022 0201 	bic.w	r2, r2, #1
 8008b2c:	611a      	str	r2, [r3, #16]
  tmpsmcr = htim->Instance->SMCR;
 8008b2e:	689e      	ldr	r6, [r3, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8008b30:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008b32:	69a8      	ldr	r0, [r5, #24]
 8008b34:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008b36:	6a2f      	ldr	r7, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008b38:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008b3c:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008b40:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8008b44:	4311      	orrs	r1, r2
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008b46:	692a      	ldr	r2, [r5, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008b48:	69e8      	ldr	r0, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008b4a:	0112      	lsls	r2, r2, #4
 8008b4c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8008b50:	68e8      	ldr	r0, [r5, #12]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008b52:	f421 417c 	bic.w	r1, r1, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008b56:	4302      	orrs	r2, r0
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008b58:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008b5c:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccer = htim->Instance->CCER;
 8008b60:	6a18      	ldr	r0, [r3, #32]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008b62:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008b64:	430a      	orrs	r2, r1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008b66:	6869      	ldr	r1, [r5, #4]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008b68:	f020 00aa 	bic.w	r0, r0, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008b6c:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
 8008b70:	4308      	orrs	r0, r1
  tmpsmcr |= sConfig->EncoderMode;
 8008b72:	6829      	ldr	r1, [r5, #0]
 8008b74:	430e      	orrs	r6, r1
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b76:	2101      	movs	r1, #1
  htim->Instance->SMCR = tmpsmcr;
 8008b78:	609e      	str	r6, [r3, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8008b7a:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 8008b7c:	6218      	str	r0, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b7e:	f884 1048 	strb.w	r1, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b82:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b86:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b8a:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b8e:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8008b92:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  return HAL_OK;
 8008b96:	2000      	movs	r0, #0
}
 8008b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8008b9a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b9c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008ba0:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ba2:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ba4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ba8:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008baa:	69a1      	ldr	r1, [r4, #24]
 8008bac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008bb0:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8008bb2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008bb4:	68e2      	ldr	r2, [r4, #12]
 8008bb6:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008bb8:	6862      	ldr	r2, [r4, #4]
 8008bba:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8008bbc:	6962      	ldr	r2, [r4, #20]
 8008bbe:	631a      	str	r2, [r3, #48]	; 0x30
 8008bc0:	e7ac      	b.n	8008b1c <HAL_TIM_Encoder_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 8008bc2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8008bc6:	f7fc fe7f 	bl	80058c8 <HAL_TIM_Encoder_MspInit>
 8008bca:	e76c      	b.n	8008aa6 <HAL_TIM_Encoder_Init+0x1a>
    return HAL_ERROR;
 8008bcc:	2001      	movs	r0, #1
}
 8008bce:	4770      	bx	lr
 8008bd0:	40012c00 	.word	0x40012c00

08008bd4 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8008bd4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bd6:	6a02      	ldr	r2, [r0, #32]
 8008bd8:	f022 0210 	bic.w	r2, r2, #16
 8008bdc:	6202      	str	r2, [r0, #32]
{
 8008bde:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8008be0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008be2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008be4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008be6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008bea:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008bf2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8008bf4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008bf8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008bfc:	4d14      	ldr	r5, [pc, #80]	; (8008c50 <TIM_OC2_SetConfig+0x7c>)
 8008bfe:	42a8      	cmp	r0, r5
 8008c00:	d010      	beq.n	8008c24 <TIM_OC2_SetConfig+0x50>
 8008c02:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008c06:	42a8      	cmp	r0, r5
 8008c08:	d00c      	beq.n	8008c24 <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c0a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008c0e:	42a8      	cmp	r0, r5
 8008c10:	d00f      	beq.n	8008c32 <TIM_OC2_SetConfig+0x5e>
 8008c12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008c16:	42a8      	cmp	r0, r5
 8008c18:	d00b      	beq.n	8008c32 <TIM_OC2_SetConfig+0x5e>
 8008c1a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008c1e:	42a8      	cmp	r0, r5
 8008c20:	d10f      	bne.n	8008c42 <TIM_OC2_SetConfig+0x6e>
 8008c22:	e006      	b.n	8008c32 <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008c24:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8008c26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008c2a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008c2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008c32:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008c36:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008c3a:	ea46 0c05 	orr.w	ip, r6, r5
 8008c3e:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8008c42:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8008c44:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008c46:	6182      	str	r2, [r0, #24]
}
 8008c48:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8008c4a:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8008c4c:	6203      	str	r3, [r0, #32]
}
 8008c4e:	4770      	bx	lr
 8008c50:	40012c00 	.word	0x40012c00

08008c54 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8008c54:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008c58:	2b01      	cmp	r3, #1
 8008c5a:	f000 80f7 	beq.w	8008e4c <HAL_TIM_PWM_ConfigChannel+0x1f8>
 8008c5e:	2301      	movs	r3, #1
{
 8008c60:	b570      	push	{r4, r5, r6, lr}
 8008c62:	4604      	mov	r4, r0
 8008c64:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 8008c66:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8008c6a:	2a14      	cmp	r2, #20
 8008c6c:	d80c      	bhi.n	8008c88 <HAL_TIM_PWM_ConfigChannel+0x34>
 8008c6e:	e8df f002 	tbb	[pc, r2]
 8008c72:	0b55      	.short	0x0b55
 8008c74:	0b6a0b0b 	.word	0x0b6a0b0b
 8008c78:	0b800b0b 	.word	0x0b800b0b
 8008c7c:	0b950b0b 	.word	0x0b950b0b
 8008c80:	0bab0b0b 	.word	0x0bab0b0b
 8008c84:	0b0b      	.short	0x0b0b
 8008c86:	11          	.byte	0x11
 8008c87:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8008c88:	2200      	movs	r2, #0
  switch (Channel)
 8008c8a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8008c8c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008c94:	6802      	ldr	r2, [r0, #0]
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c96:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8008c98:	6a13      	ldr	r3, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008c9a:	6a11      	ldr	r1, [r2, #32]
 8008c9c:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 8008ca0:	6211      	str	r1, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8008ca2:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8008ca4:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008ca6:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 8008caa:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cae:	ea41 2106 	orr.w	r1, r1, r6, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008cb2:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008cb4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008cb8:	ea43 5306 	orr.w	r3, r3, r6, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cbc:	4e65      	ldr	r6, [pc, #404]	; (8008e54 <HAL_TIM_PWM_ConfigChannel+0x200>)
 8008cbe:	42b2      	cmp	r2, r6
 8008cc0:	d00f      	beq.n	8008ce2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8008cc2:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008cc6:	42b2      	cmp	r2, r6
 8008cc8:	d00b      	beq.n	8008ce2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8008cca:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008cce:	42b2      	cmp	r2, r6
 8008cd0:	d007      	beq.n	8008ce2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8008cd2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008cd6:	42b2      	cmp	r2, r6
 8008cd8:	d003      	beq.n	8008ce2 <HAL_TIM_PWM_ConfigChannel+0x8e>
 8008cda:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008cde:	42b2      	cmp	r2, r6
 8008ce0:	d104      	bne.n	8008cec <HAL_TIM_PWM_ConfigChannel+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008ce2:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008ce4:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008ce8:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cec:	6050      	str	r0, [r2, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008cee:	6511      	str	r1, [r2, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008cf0:	6869      	ldr	r1, [r5, #4]
 8008cf2:	64d1      	str	r1, [r2, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cf4:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008cf6:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008cf8:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008cfa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008cfe:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008d00:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8008d02:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8008d06:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008d08:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8008d0a:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8008d0e:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008d10:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008d12:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008d14:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008d1c:	6800      	ldr	r0, [r0, #0]
 8008d1e:	f7ff fd69 	bl	80087f4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008d22:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008d24:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008d26:	f043 0308 	orr.w	r3, r3, #8
 8008d2a:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008d2c:	6982      	ldr	r2, [r0, #24]
 8008d2e:	f022 0204 	bic.w	r2, r2, #4
 8008d32:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008d34:	6982      	ldr	r2, [r0, #24]
 8008d36:	430a      	orrs	r2, r1
 8008d38:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 8008d3a:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008d3c:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008d3e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008d46:	6800      	ldr	r0, [r0, #0]
 8008d48:	f7ff ff44 	bl	8008bd4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008d4c:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008d4e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008d50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008d54:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008d56:	6982      	ldr	r2, [r0, #24]
 8008d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d5c:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008d5e:	6982      	ldr	r2, [r0, #24]
 8008d60:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8008d64:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 8008d66:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008d68:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008d6a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d72:	6800      	ldr	r0, [r0, #0]
 8008d74:	f7ff fd7a 	bl	800886c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d78:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d7a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d7c:	f043 0308 	orr.w	r3, r3, #8
 8008d80:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d82:	69c2      	ldr	r2, [r0, #28]
 8008d84:	f022 0204 	bic.w	r2, r2, #4
 8008d88:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d8a:	69c2      	ldr	r2, [r0, #28]
 8008d8c:	430a      	orrs	r2, r1
 8008d8e:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 8008d90:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008d92:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008d94:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d9c:	6800      	ldr	r0, [r0, #0]
 8008d9e:	f7ff fda5 	bl	80088ec <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008da2:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008da4:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008da6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008daa:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008dac:	69c2      	ldr	r2, [r0, #28]
 8008dae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008db2:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008db4:	69c2      	ldr	r2, [r0, #28]
 8008db6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8008dba:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 8008dbc:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008dbe:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008dc0:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008dc8:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8008dca:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8008dcc:	6a13      	ldr	r3, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008dce:	6a11      	ldr	r1, [r2, #32]
 8008dd0:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8008dd4:	6211      	str	r1, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8008dd6:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8008dd8:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008dda:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8008dde:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8008de2:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008de4:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8008de6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008dea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dee:	4e19      	ldr	r6, [pc, #100]	; (8008e54 <HAL_TIM_PWM_ConfigChannel+0x200>)
 8008df0:	42b2      	cmp	r2, r6
 8008df2:	d00f      	beq.n	8008e14 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008df4:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008df8:	42b2      	cmp	r2, r6
 8008dfa:	d00b      	beq.n	8008e14 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008dfc:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008e00:	42b2      	cmp	r2, r6
 8008e02:	d007      	beq.n	8008e14 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008e04:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008e08:	42b2      	cmp	r2, r6
 8008e0a:	d003      	beq.n	8008e14 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008e0c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008e10:	42b2      	cmp	r2, r6
 8008e12:	d104      	bne.n	8008e1e <HAL_TIM_PWM_ConfigChannel+0x1ca>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008e14:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008e16:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008e1a:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8008e1e:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008e20:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 8008e22:	6869      	ldr	r1, [r5, #4]
 8008e24:	6491      	str	r1, [r2, #72]	; 0x48
  TIMx->CCER = tmpccer;
 8008e26:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008e28:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008e2a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008e2c:	f043 0308 	orr.w	r3, r3, #8
 8008e30:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008e32:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8008e34:	f021 0104 	bic.w	r1, r1, #4
 8008e38:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008e3a:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8008e3c:	4301      	orrs	r1, r0
 8008e3e:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008e40:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008e42:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008e44:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8008e4c:	2302      	movs	r3, #2
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	4770      	bx	lr
 8008e52:	bf00      	nop
 8008e54:	40012c00 	.word	0x40012c00

08008e58 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e58:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d03e      	beq.n	8008ede <HAL_TIMEx_MasterConfigSynchronization+0x86>
{
 8008e60:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e62:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e64:	4d1f      	ldr	r5, [pc, #124]	; (8008ee4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8008e66:	2302      	movs	r3, #2
 8008e68:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e6c:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8008e6e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8008e70:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e72:	d028      	beq.n	8008ec6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8008e74:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008e78:	42aa      	cmp	r2, r5
 8008e7a:	d024      	beq.n	8008ec6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e7c:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e7e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e86:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e88:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 8008e8c:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e8e:	d00c      	beq.n	8008eaa <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8008e90:	4b15      	ldr	r3, [pc, #84]	; (8008ee8 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d009      	beq.n	8008eaa <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8008e96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d005      	beq.n	8008eaa <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8008e9e:	42aa      	cmp	r2, r5
 8008ea0:	d003      	beq.n	8008eaa <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8008ea2:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d104      	bne.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008eaa:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008eac:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008eb0:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008eb2:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8008eb4:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008ebc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8008ec0:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8008ec2:	4618      	mov	r0, r3
}
 8008ec4:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ec6:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ec8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ecc:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ece:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ed2:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ed4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ed8:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8008eda:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008edc:	e7e5      	b.n	8008eaa <HAL_TIMEx_MasterConfigSynchronization+0x52>
  __HAL_LOCK(htim);
 8008ede:	2002      	movs	r0, #2
}
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	40012c00 	.word	0x40012c00
 8008ee8:	40000400 	.word	0x40000400

08008eec <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008eec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008ef0:	2b01      	cmp	r3, #1
 8008ef2:	d045      	beq.n	8008f80 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8008ef4:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008ef6:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8008efa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008efe:	4602      	mov	r2, r0
 8008f00:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008f02:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f04:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008f06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f0a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008f10:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f12:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008f14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008f18:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008f1a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008f1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f20:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008f22:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008f28:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f2a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008f2c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008f30:	69c8      	ldr	r0, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008f32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008f3a:	4c12      	ldr	r4, [pc, #72]	; (8008f84 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008f3c:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008f3e:	6810      	ldr	r0, [r2, #0]
 8008f40:	42a0      	cmp	r0, r4
 8008f42:	d00b      	beq.n	8008f5c <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8008f44:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008f48:	42a0      	cmp	r0, r4
 8008f4a:	d007      	beq.n	8008f5c <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8008f4c:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8008f4e:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8008f50:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8008f54:	4608      	mov	r0, r1
}
 8008f56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f5a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008f5c:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8008f5e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008f62:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008f66:	6a0c      	ldr	r4, [r1, #32]
 8008f68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f6c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008f6e:	6a4c      	ldr	r4, [r1, #36]	; 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008f70:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008f72:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008f76:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008f78:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008f7c:	430b      	orrs	r3, r1
 8008f7e:	e7e5      	b.n	8008f4c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 8008f80:	2002      	movs	r0, #2
}
 8008f82:	4770      	bx	lr
 8008f84:	40012c00 	.word	0x40012c00

08008f88 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8008f88:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f8a:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
 8008f8e:	2801      	cmp	r0, #1
 8008f90:	d04c      	beq.n	800902c <HAL_TIMEx_ConfigBreakInput+0xa4>

  switch (sBreakInputConfig->Source)
 8008f92:	6810      	ldr	r0, [r2, #0]
 8008f94:	3801      	subs	r0, #1
 8008f96:	280f      	cmp	r0, #15
{
 8008f98:	b4f0      	push	{r4, r5, r6, r7}
 8008f9a:	d825      	bhi.n	8008fe8 <HAL_TIMEx_ConfigBreakInput+0x60>
 8008f9c:	4c24      	ldr	r4, [pc, #144]	; (8009030 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8008f9e:	4e25      	ldr	r6, [pc, #148]	; (8009034 <HAL_TIMEx_ConfigBreakInput+0xac>)
 8008fa0:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8008fa4:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8008fa8:	4c23      	ldr	r4, [pc, #140]	; (8009038 <HAL_TIMEx_ConfigBreakInput+0xb0>)
 8008faa:	4e24      	ldr	r6, [pc, #144]	; (800903c <HAL_TIMEx_ConfigBreakInput+0xb4>)
 8008fac:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8008fb0:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8008fb4:	2901      	cmp	r1, #1
 8008fb6:	d01d      	beq.n	8008ff4 <HAL_TIMEx_ConfigBreakInput+0x6c>
 8008fb8:	2902      	cmp	r1, #2
 8008fba:	d131      	bne.n	8009020 <HAL_TIMEx_ConfigBreakInput+0x98>
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008fbc:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 8008fbe:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008fc0:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008fc2:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 8008fc4:	6e77      	ldr	r7, [r6, #100]	; 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008fc6:	fa01 f10c 	lsl.w	r1, r1, ip
 8008fca:	ea81 0207 	eor.w	r2, r1, r7
 8008fce:	402a      	ands	r2, r5
 8008fd0:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008fd2:	ea80 0102 	eor.w	r1, r0, r2
 8008fd6:	4021      	ands	r1, r4
 8008fd8:	404a      	eors	r2, r1

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8008fda:	6672      	str	r2, [r6, #100]	; 0x64
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8008fe2:	2000      	movs	r0, #0

  return status;
}
 8008fe4:	bcf0      	pop	{r4, r5, r6, r7}
 8008fe6:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8008fe8:	2700      	movs	r7, #0
  switch (BreakInput)
 8008fea:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8008fec:	46bc      	mov	ip, r7
 8008fee:	463c      	mov	r4, r7
 8008ff0:	463d      	mov	r5, r7
  switch (BreakInput)
 8008ff2:	d1e1      	bne.n	8008fb8 <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008ff4:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 8008ff6:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008ff8:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008ffa:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 8008ffc:	6e37      	ldr	r7, [r6, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008ffe:	fa01 f10c 	lsl.w	r1, r1, ip
 8009002:	ea81 0207 	eor.w	r2, r1, r7
 8009006:	402a      	ands	r2, r5
 8009008:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800900a:	ea80 0102 	eor.w	r1, r0, r2
 800900e:	4021      	ands	r1, r4
 8009010:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 8009012:	6632      	str	r2, [r6, #96]	; 0x60
  __HAL_UNLOCK(htim);
 8009014:	2200      	movs	r2, #0
 8009016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800901a:	2000      	movs	r0, #0
}
 800901c:	bcf0      	pop	{r4, r5, r6, r7}
 800901e:	4770      	bx	lr
  __HAL_UNLOCK(htim);
 8009020:	2200      	movs	r2, #0
 8009022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  switch (BreakInput)
 8009026:	2001      	movs	r0, #1
}
 8009028:	bcf0      	pop	{r4, r5, r6, r7}
 800902a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800902c:	2002      	movs	r0, #2
}
 800902e:	4770      	bx	lr
 8009030:	0800c2f8 	.word	0x0800c2f8
 8009034:	0800c378 	.word	0x0800c378
 8009038:	0800c338 	.word	0x0800c338
 800903c:	0800c3b8 	.word	0x0800c3b8

08009040 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009040:	b538      	push	{r3, r4, r5, lr}
 8009042:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009044:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009046:	6882      	ldr	r2, [r0, #8]
 8009048:	6900      	ldr	r0, [r0, #16]
 800904a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800904c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800904e:	4302      	orrs	r2, r0
 8009050:	430a      	orrs	r2, r1
 8009052:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009054:	49a5      	ldr	r1, [pc, #660]	; (80092ec <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009056:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009058:	4029      	ands	r1, r5
 800905a:	430a      	orrs	r2, r1
 800905c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800905e:	685a      	ldr	r2, [r3, #4]
 8009060:	68e1      	ldr	r1, [r4, #12]
 8009062:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8009066:	430a      	orrs	r2, r1
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009068:	49a1      	ldr	r1, [pc, #644]	; (80092f0 <UART_SetConfig+0x2b0>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800906a:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800906c:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800906e:	69a2      	ldr	r2, [r4, #24]
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009070:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009072:	d06b      	beq.n	800914c <UART_SetConfig+0x10c>
    tmpreg |= huart->Init.OneBitSampling;
 8009074:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009076:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 800907a:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 800907e:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009080:	430a      	orrs	r2, r1
 8009082:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009086:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009088:	f022 020f 	bic.w	r2, r2, #15
 800908c:	430a      	orrs	r2, r1
 800908e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009090:	4a98      	ldr	r2, [pc, #608]	; (80092f4 <UART_SetConfig+0x2b4>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d012      	beq.n	80090bc <UART_SetConfig+0x7c>
 8009096:	4a98      	ldr	r2, [pc, #608]	; (80092f8 <UART_SetConfig+0x2b8>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d036      	beq.n	800910a <UART_SetConfig+0xca>
 800909c:	4a97      	ldr	r2, [pc, #604]	; (80092fc <UART_SetConfig+0x2bc>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	f000 80f8 	beq.w	8009294 <UART_SetConfig+0x254>
 80090a4:	4a96      	ldr	r2, [pc, #600]	; (8009300 <UART_SetConfig+0x2c0>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	f000 80a4 	beq.w	80091f4 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 80090ac:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80090ae:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 80090b0:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 80090b4:	e9c4 331d 	strd	r3, r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 80090b8:	66a2      	str	r2, [r4, #104]	; 0x68

  return ret;
}
 80090ba:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80090bc:	4b91      	ldr	r3, [pc, #580]	; (8009304 <UART_SetConfig+0x2c4>)
 80090be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090c2:	f003 0303 	and.w	r3, r3, #3
 80090c6:	3b01      	subs	r3, #1
 80090c8:	2b02      	cmp	r3, #2
 80090ca:	f240 808d 	bls.w	80091e8 <UART_SetConfig+0x1a8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090ce:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80090d2:	f000 80fc 	beq.w	80092ce <UART_SetConfig+0x28e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80090d6:	f7ff fa27 	bl	8008528 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80090da:	2800      	cmp	r0, #0
 80090dc:	f000 80d8 	beq.w	8009290 <UART_SetConfig+0x250>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80090e2:	6862      	ldr	r2, [r4, #4]
 80090e4:	4b88      	ldr	r3, [pc, #544]	; (8009308 <UART_SetConfig+0x2c8>)
 80090e6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80090ea:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090ee:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090f2:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80090f6:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090fa:	f1a3 0210 	sub.w	r2, r3, #16
 80090fe:	428a      	cmp	r2, r1
 8009100:	d8d4      	bhi.n	80090ac <UART_SetConfig+0x6c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009102:	6822      	ldr	r2, [r4, #0]
 8009104:	2000      	movs	r0, #0
 8009106:	60d3      	str	r3, [r2, #12]
 8009108:	e7d1      	b.n	80090ae <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800910a:	4b7e      	ldr	r3, [pc, #504]	; (8009304 <UART_SetConfig+0x2c4>)
 800910c:	4a7f      	ldr	r2, [pc, #508]	; (800930c <UART_SetConfig+0x2cc>)
 800910e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009112:	f003 030c 	and.w	r3, r3, #12
 8009116:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009118:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800911c:	d07c      	beq.n	8009218 <UART_SetConfig+0x1d8>
    switch (clocksource)
 800911e:	2b08      	cmp	r3, #8
 8009120:	d8c4      	bhi.n	80090ac <UART_SetConfig+0x6c>
 8009122:	a201      	add	r2, pc, #4	; (adr r2, 8009128 <UART_SetConfig+0xe8>)
 8009124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009128:	0800924f 	.word	0x0800924f
 800912c:	080090d7 	.word	0x080090d7
 8009130:	080092cb 	.word	0x080092cb
 8009134:	080090ad 	.word	0x080090ad
 8009138:	08009213 	.word	0x08009213
 800913c:	080090ad 	.word	0x080090ad
 8009140:	080090ad 	.word	0x080090ad
 8009144:	080090ad 	.word	0x080090ad
 8009148:	080092bb 	.word	0x080092bb
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800914c:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8009150:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8009154:	4311      	orrs	r1, r2
 8009156:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800915a:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 800915c:	4869      	ldr	r0, [pc, #420]	; (8009304 <UART_SetConfig+0x2c4>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800915e:	f022 020f 	bic.w	r2, r2, #15
 8009162:	430a      	orrs	r2, r1
 8009164:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009166:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800916a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800916e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009172:	f000 80a8 	beq.w	80092c6 <UART_SetConfig+0x286>
 8009176:	d80b      	bhi.n	8009190 <UART_SetConfig+0x150>
 8009178:	2b00      	cmp	r3, #0
 800917a:	d038      	beq.n	80091ee <UART_SetConfig+0x1ae>
 800917c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009180:	d194      	bne.n	80090ac <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8009182:	f7ff f87d 	bl	8008280 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8009186:	2800      	cmp	r0, #0
 8009188:	f000 8082 	beq.w	8009290 <UART_SetConfig+0x250>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800918c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800918e:	e004      	b.n	800919a <UART_SetConfig+0x15a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009190:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009194:	d18a      	bne.n	80090ac <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 8009196:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800919a:	4b5b      	ldr	r3, [pc, #364]	; (8009308 <UART_SetConfig+0x2c8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800919c:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800919e:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 80091a2:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80091a6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80091aa:	4299      	cmp	r1, r3
 80091ac:	f63f af7e 	bhi.w	80090ac <UART_SetConfig+0x6c>
 80091b0:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80091b4:	f63f af7a 	bhi.w	80090ac <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091b8:	2300      	movs	r3, #0
 80091ba:	4619      	mov	r1, r3
 80091bc:	f7f7 fa70 	bl	80006a0 <__aeabi_uldivmod>
 80091c0:	086a      	lsrs	r2, r5, #1
 80091c2:	0203      	lsls	r3, r0, #8
 80091c4:	0209      	lsls	r1, r1, #8
 80091c6:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80091ca:	1898      	adds	r0, r3, r2
 80091cc:	f141 0100 	adc.w	r1, r1, #0
 80091d0:	462a      	mov	r2, r5
 80091d2:	2300      	movs	r3, #0
 80091d4:	f7f7 fa64 	bl	80006a0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80091d8:	4a4d      	ldr	r2, [pc, #308]	; (8009310 <UART_SetConfig+0x2d0>)
 80091da:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80091de:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091e0:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80091e2:	f63f af63 	bhi.w	80090ac <UART_SetConfig+0x6c>
 80091e6:	e78c      	b.n	8009102 <UART_SetConfig+0xc2>
 80091e8:	4a4a      	ldr	r2, [pc, #296]	; (8009314 <UART_SetConfig+0x2d4>)
 80091ea:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 80091ec:	e794      	b.n	8009118 <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 80091ee:	f7ff f989 	bl	8008504 <HAL_RCC_GetPCLK1Freq>
        break;
 80091f2:	e7c8      	b.n	8009186 <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091f4:	4b43      	ldr	r3, [pc, #268]	; (8009304 <UART_SetConfig+0x2c4>)
 80091f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80091fe:	2b80      	cmp	r3, #128	; 0x80
 8009200:	d06d      	beq.n	80092de <UART_SetConfig+0x29e>
 8009202:	d85d      	bhi.n	80092c0 <UART_SetConfig+0x280>
 8009204:	b303      	cbz	r3, 8009248 <UART_SetConfig+0x208>
 8009206:	2b40      	cmp	r3, #64	; 0x40
 8009208:	f47f af50 	bne.w	80090ac <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800920c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009210:	d020      	beq.n	8009254 <UART_SetConfig+0x214>
        pclk = HAL_RCC_GetSysClockFreq();
 8009212:	f7ff f835 	bl	8008280 <HAL_RCC_GetSysClockFreq>
        break;
 8009216:	e760      	b.n	80090da <UART_SetConfig+0x9a>
    switch (clocksource)
 8009218:	2b08      	cmp	r3, #8
 800921a:	f63f af47 	bhi.w	80090ac <UART_SetConfig+0x6c>
 800921e:	a201      	add	r2, pc, #4	; (adr r2, 8009224 <UART_SetConfig+0x1e4>)
 8009220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009224:	080092d5 	.word	0x080092d5
 8009228:	080092cf 	.word	0x080092cf
 800922c:	080092db 	.word	0x080092db
 8009230:	080090ad 	.word	0x080090ad
 8009234:	08009255 	.word	0x08009255
 8009238:	080090ad 	.word	0x080090ad
 800923c:	080090ad 	.word	0x080090ad
 8009240:	080090ad 	.word	0x080090ad
 8009244:	0800925d 	.word	0x0800925d
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009248:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800924c:	d042      	beq.n	80092d4 <UART_SetConfig+0x294>
        pclk = HAL_RCC_GetPCLK1Freq();
 800924e:	f7ff f959 	bl	8008504 <HAL_RCC_GetPCLK1Freq>
        break;
 8009252:	e742      	b.n	80090da <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetSysClockFreq();
 8009254:	f7ff f814 	bl	8008280 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8009258:	b1d0      	cbz	r0, 8009290 <UART_SetConfig+0x250>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800925a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800925c:	6862      	ldr	r2, [r4, #4]
 800925e:	4b2a      	ldr	r3, [pc, #168]	; (8009308 <UART_SetConfig+0x2c8>)
 8009260:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8009264:	fbb0 f0f1 	udiv	r0, r0, r1
 8009268:	0853      	lsrs	r3, r2, #1
 800926a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800926e:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009272:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009276:	f1a3 0210 	sub.w	r2, r3, #16
 800927a:	428a      	cmp	r2, r1
 800927c:	f63f af16 	bhi.w	80090ac <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009280:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8009284:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009286:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009288:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800928c:	4313      	orrs	r3, r2
 800928e:	60cb      	str	r3, [r1, #12]
 8009290:	2000      	movs	r0, #0
 8009292:	e70c      	b.n	80090ae <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009294:	4b1b      	ldr	r3, [pc, #108]	; (8009304 <UART_SetConfig+0x2c4>)
 8009296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800929a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800929e:	2b20      	cmp	r3, #32
 80092a0:	d01d      	beq.n	80092de <UART_SetConfig+0x29e>
 80092a2:	d804      	bhi.n	80092ae <UART_SetConfig+0x26e>
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d0cf      	beq.n	8009248 <UART_SetConfig+0x208>
 80092a8:	2b10      	cmp	r3, #16
 80092aa:	d0af      	beq.n	800920c <UART_SetConfig+0x1cc>
 80092ac:	e6fe      	b.n	80090ac <UART_SetConfig+0x6c>
 80092ae:	2b30      	cmp	r3, #48	; 0x30
 80092b0:	f47f aefc 	bne.w	80090ac <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092b4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80092b8:	d0d0      	beq.n	800925c <UART_SetConfig+0x21c>
    switch (clocksource)
 80092ba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80092be:	e710      	b.n	80090e2 <UART_SetConfig+0xa2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80092c0:	2bc0      	cmp	r3, #192	; 0xc0
 80092c2:	d0f7      	beq.n	80092b4 <UART_SetConfig+0x274>
 80092c4:	e6f2      	b.n	80090ac <UART_SetConfig+0x6c>
 80092c6:	4814      	ldr	r0, [pc, #80]	; (8009318 <UART_SetConfig+0x2d8>)
 80092c8:	e767      	b.n	800919a <UART_SetConfig+0x15a>
        pclk = (uint32_t) HSI_VALUE;
 80092ca:	4813      	ldr	r0, [pc, #76]	; (8009318 <UART_SetConfig+0x2d8>)
 80092cc:	e709      	b.n	80090e2 <UART_SetConfig+0xa2>
        pclk = HAL_RCC_GetPCLK2Freq();
 80092ce:	f7ff f92b 	bl	8008528 <HAL_RCC_GetPCLK2Freq>
        break;
 80092d2:	e7c1      	b.n	8009258 <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 80092d4:	f7ff f916 	bl	8008504 <HAL_RCC_GetPCLK1Freq>
        break;
 80092d8:	e7be      	b.n	8009258 <UART_SetConfig+0x218>
        pclk = (uint32_t) HSI_VALUE;
 80092da:	480f      	ldr	r0, [pc, #60]	; (8009318 <UART_SetConfig+0x2d8>)
 80092dc:	e7be      	b.n	800925c <UART_SetConfig+0x21c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092de:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 80092e2:	480d      	ldr	r0, [pc, #52]	; (8009318 <UART_SetConfig+0x2d8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80092e4:	f47f aefd 	bne.w	80090e2 <UART_SetConfig+0xa2>
 80092e8:	e7b8      	b.n	800925c <UART_SetConfig+0x21c>
 80092ea:	bf00      	nop
 80092ec:	cfff69f3 	.word	0xcfff69f3
 80092f0:	40008000 	.word	0x40008000
 80092f4:	40013800 	.word	0x40013800
 80092f8:	40004400 	.word	0x40004400
 80092fc:	40004800 	.word	0x40004800
 8009300:	40004c00 	.word	0x40004c00
 8009304:	40021000 	.word	0x40021000
 8009308:	0800c40c 	.word	0x0800c40c
 800930c:	0800c3fc 	.word	0x0800c3fc
 8009310:	000ffcff 	.word	0x000ffcff
 8009314:	0800c3f8 	.word	0x0800c3f8
 8009318:	00f42400 	.word	0x00f42400

0800931c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800931c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800931e:	071a      	lsls	r2, r3, #28
{
 8009320:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009322:	d506      	bpl.n	8009332 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009324:	6801      	ldr	r1, [r0, #0]
 8009326:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8009328:	684a      	ldr	r2, [r1, #4]
 800932a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800932e:	4322      	orrs	r2, r4
 8009330:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009332:	07dc      	lsls	r4, r3, #31
 8009334:	d506      	bpl.n	8009344 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009336:	6801      	ldr	r1, [r0, #0]
 8009338:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800933a:	684a      	ldr	r2, [r1, #4]
 800933c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8009340:	4322      	orrs	r2, r4
 8009342:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009344:	0799      	lsls	r1, r3, #30
 8009346:	d506      	bpl.n	8009356 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009348:	6801      	ldr	r1, [r0, #0]
 800934a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800934c:	684a      	ldr	r2, [r1, #4]
 800934e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009352:	4322      	orrs	r2, r4
 8009354:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009356:	075a      	lsls	r2, r3, #29
 8009358:	d506      	bpl.n	8009368 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800935a:	6801      	ldr	r1, [r0, #0]
 800935c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800935e:	684a      	ldr	r2, [r1, #4]
 8009360:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009364:	4322      	orrs	r2, r4
 8009366:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009368:	06dc      	lsls	r4, r3, #27
 800936a:	d506      	bpl.n	800937a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800936c:	6801      	ldr	r1, [r0, #0]
 800936e:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8009370:	688a      	ldr	r2, [r1, #8]
 8009372:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009376:	4322      	orrs	r2, r4
 8009378:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800937a:	0699      	lsls	r1, r3, #26
 800937c:	d506      	bpl.n	800938c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800937e:	6801      	ldr	r1, [r0, #0]
 8009380:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8009382:	688a      	ldr	r2, [r1, #8]
 8009384:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009388:	4322      	orrs	r2, r4
 800938a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800938c:	065a      	lsls	r2, r3, #25
 800938e:	d509      	bpl.n	80093a4 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009390:	6801      	ldr	r1, [r0, #0]
 8009392:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8009394:	684a      	ldr	r2, [r1, #4]
 8009396:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800939a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800939c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80093a0:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80093a2:	d00b      	beq.n	80093bc <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093a4:	061b      	lsls	r3, r3, #24
 80093a6:	d506      	bpl.n	80093b6 <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093a8:	6802      	ldr	r2, [r0, #0]
 80093aa:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80093ac:	6853      	ldr	r3, [r2, #4]
 80093ae:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80093b2:	430b      	orrs	r3, r1
 80093b4:	6053      	str	r3, [r2, #4]
  }
}
 80093b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093ba:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80093bc:	684a      	ldr	r2, [r1, #4]
 80093be:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80093c0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80093c4:	4322      	orrs	r2, r4
 80093c6:	604a      	str	r2, [r1, #4]
 80093c8:	e7ec      	b.n	80093a4 <UART_AdvFeatureConfig+0x88>
 80093ca:	bf00      	nop

080093cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093cc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ce:	2300      	movs	r3, #0
{
 80093d0:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093d2:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093d6:	f7fc fd77 	bl	8005ec8 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093da:	6822      	ldr	r2, [r4, #0]
 80093dc:	6813      	ldr	r3, [r2, #0]
 80093de:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 80093e0:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093e2:	d40f      	bmi.n	8009404 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80093e4:	6813      	ldr	r3, [r2, #0]
 80093e6:	0759      	lsls	r1, r3, #29
 80093e8:	d431      	bmi.n	800944e <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093ea:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 80093ec:	2220      	movs	r2, #32
 80093ee:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 80093f2:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 80093f4:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093f8:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093fa:	6723      	str	r3, [r4, #112]	; 0x70
      __HAL_UNLOCK(huart);
 80093fc:	2300      	movs	r3, #0
 80093fe:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 8009402:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009404:	69d3      	ldr	r3, [r2, #28]
 8009406:	0298      	lsls	r0, r3, #10
 8009408:	d4ec      	bmi.n	80093e4 <UART_CheckIdleState+0x18>
 800940a:	e00c      	b.n	8009426 <UART_CheckIdleState+0x5a>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800940c:	6819      	ldr	r1, [r3, #0]
 800940e:	0749      	lsls	r1, r1, #29
 8009410:	461a      	mov	r2, r3
 8009412:	d505      	bpl.n	8009420 <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009414:	69d9      	ldr	r1, [r3, #28]
 8009416:	0708      	lsls	r0, r1, #28
 8009418:	d44b      	bmi.n	80094b2 <UART_CheckIdleState+0xe6>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800941a:	69d9      	ldr	r1, [r3, #28]
 800941c:	0509      	lsls	r1, r1, #20
 800941e:	d476      	bmi.n	800950e <UART_CheckIdleState+0x142>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009420:	69db      	ldr	r3, [r3, #28]
 8009422:	0298      	lsls	r0, r3, #10
 8009424:	d4de      	bmi.n	80093e4 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009426:	f7fc fd4f 	bl	8005ec8 <HAL_GetTick>
 800942a:	1b43      	subs	r3, r0, r5
 800942c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009430:	6823      	ldr	r3, [r4, #0]
 8009432:	d3eb      	bcc.n	800940c <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009434:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009438:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800943c:	e843 2100 	strex	r1, r2, [r3]
 8009440:	2900      	cmp	r1, #0
 8009442:	d1f7      	bne.n	8009434 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 8009444:	2320      	movs	r3, #32
 8009446:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 800944a:	2003      	movs	r0, #3
 800944c:	e7d6      	b.n	80093fc <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800944e:	69d3      	ldr	r3, [r2, #28]
 8009450:	025b      	lsls	r3, r3, #9
 8009452:	d4ca      	bmi.n	80093ea <UART_CheckIdleState+0x1e>
 8009454:	e00d      	b.n	8009472 <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009456:	681a      	ldr	r2, [r3, #0]
 8009458:	0750      	lsls	r0, r2, #29
 800945a:	d507      	bpl.n	800946c <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800945c:	69da      	ldr	r2, [r3, #28]
 800945e:	0711      	lsls	r1, r2, #28
 8009460:	f100 8083 	bmi.w	800956a <UART_CheckIdleState+0x19e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009464:	69da      	ldr	r2, [r3, #28]
 8009466:	0512      	lsls	r2, r2, #20
 8009468:	f100 80ad 	bmi.w	80095c6 <UART_CheckIdleState+0x1fa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800946c:	69db      	ldr	r3, [r3, #28]
 800946e:	025b      	lsls	r3, r3, #9
 8009470:	d4bb      	bmi.n	80093ea <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009472:	f7fc fd29 	bl	8005ec8 <HAL_GetTick>
 8009476:	1b43      	subs	r3, r0, r5
 8009478:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800947c:	6823      	ldr	r3, [r4, #0]
 800947e:	d3ea      	bcc.n	8009456 <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009480:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009484:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009488:	e843 2100 	strex	r1, r2, [r3]
 800948c:	2900      	cmp	r1, #0
 800948e:	d1f7      	bne.n	8009480 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009490:	f103 0208 	add.w	r2, r3, #8
 8009494:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009498:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949c:	f103 0008 	add.w	r0, r3, #8
 80094a0:	e840 2100 	strex	r1, r2, [r0]
 80094a4:	2900      	cmp	r1, #0
 80094a6:	d1f3      	bne.n	8009490 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 80094a8:	2320      	movs	r3, #32
 80094aa:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      return HAL_TIMEOUT;
 80094ae:	2003      	movs	r0, #3
 80094b0:	e7a4      	b.n	80093fc <UART_CheckIdleState+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80094b2:	2208      	movs	r2, #8
 80094b4:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b6:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80094ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094be:	e843 2100 	strex	r1, r2, [r3]
 80094c2:	2900      	cmp	r1, #0
 80094c4:	d1f7      	bne.n	80094b6 <UART_CheckIdleState+0xea>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80094c6:	4857      	ldr	r0, [pc, #348]	; (8009624 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c8:	f103 0208 	add.w	r2, r3, #8
 80094cc:	e852 2f00 	ldrex	r2, [r2]
 80094d0:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d2:	f103 0508 	add.w	r5, r3, #8
 80094d6:	e845 2100 	strex	r1, r2, [r5]
 80094da:	2900      	cmp	r1, #0
 80094dc:	d1f4      	bne.n	80094c8 <UART_CheckIdleState+0xfc>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094de:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80094e0:	2a01      	cmp	r2, #1
 80094e2:	d00b      	beq.n	80094fc <UART_CheckIdleState+0x130>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094e4:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80094e6:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094e8:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80094ea:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80094ee:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094f0:	66e2      	str	r2, [r4, #108]	; 0x6c
          __HAL_UNLOCK(huart);
 80094f2:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094f6:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_ERROR;
 80094fa:	e79b      	b.n	8009434 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094fc:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009500:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009504:	e843 2100 	strex	r1, r2, [r3]
 8009508:	2900      	cmp	r1, #0
 800950a:	d1f7      	bne.n	80094fc <UART_CheckIdleState+0x130>
 800950c:	e7ea      	b.n	80094e4 <UART_CheckIdleState+0x118>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800950e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009512:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009514:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009518:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800951c:	e843 2100 	strex	r1, r2, [r3]
 8009520:	2900      	cmp	r1, #0
 8009522:	d1f7      	bne.n	8009514 <UART_CheckIdleState+0x148>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009524:	483f      	ldr	r0, [pc, #252]	; (8009624 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009526:	f103 0208 	add.w	r2, r3, #8
 800952a:	e852 2f00 	ldrex	r2, [r2]
 800952e:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009530:	f103 0508 	add.w	r5, r3, #8
 8009534:	e845 2100 	strex	r1, r2, [r5]
 8009538:	2900      	cmp	r1, #0
 800953a:	d1f4      	bne.n	8009526 <UART_CheckIdleState+0x15a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800953c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800953e:	2a01      	cmp	r2, #1
 8009540:	d00a      	beq.n	8009558 <UART_CheckIdleState+0x18c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009542:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009544:	2120      	movs	r1, #32
 8009546:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800954a:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800954c:	66e2      	str	r2, [r4, #108]	; 0x6c
          __HAL_UNLOCK(huart);
 800954e:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009552:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 8009556:	e76d      	b.n	8009434 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009558:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800955c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009560:	e843 2100 	strex	r1, r2, [r3]
 8009564:	2900      	cmp	r1, #0
 8009566:	d1f7      	bne.n	8009558 <UART_CheckIdleState+0x18c>
 8009568:	e7eb      	b.n	8009542 <UART_CheckIdleState+0x176>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800956a:	2208      	movs	r2, #8
 800956c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009572:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009576:	e843 2100 	strex	r1, r2, [r3]
 800957a:	2900      	cmp	r1, #0
 800957c:	d1f7      	bne.n	800956e <UART_CheckIdleState+0x1a2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800957e:	4829      	ldr	r0, [pc, #164]	; (8009624 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009580:	f103 0208 	add.w	r2, r3, #8
 8009584:	e852 2f00 	ldrex	r2, [r2]
 8009588:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800958a:	f103 0508 	add.w	r5, r3, #8
 800958e:	e845 2100 	strex	r1, r2, [r5]
 8009592:	2900      	cmp	r1, #0
 8009594:	d1f4      	bne.n	8009580 <UART_CheckIdleState+0x1b4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009596:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8009598:	2a01      	cmp	r2, #1
 800959a:	d00b      	beq.n	80095b4 <UART_CheckIdleState+0x1e8>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800959c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800959e:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80095a0:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80095a2:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 80095a6:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095a8:	66e2      	str	r2, [r4, #108]	; 0x6c
          __HAL_UNLOCK(huart);
 80095aa:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80095ae:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_ERROR;
 80095b2:	e765      	b.n	8009480 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095b8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095bc:	e843 2100 	strex	r1, r2, [r3]
 80095c0:	2900      	cmp	r1, #0
 80095c2:	d1f7      	bne.n	80095b4 <UART_CheckIdleState+0x1e8>
 80095c4:	e7ea      	b.n	800959c <UART_CheckIdleState+0x1d0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80095c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80095ca:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095cc:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80095d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d4:	e843 2100 	strex	r1, r2, [r3]
 80095d8:	2900      	cmp	r1, #0
 80095da:	d1f7      	bne.n	80095cc <UART_CheckIdleState+0x200>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095dc:	4811      	ldr	r0, [pc, #68]	; (8009624 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095de:	f103 0208 	add.w	r2, r3, #8
 80095e2:	e852 2f00 	ldrex	r2, [r2]
 80095e6:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e8:	f103 0508 	add.w	r5, r3, #8
 80095ec:	e845 2100 	strex	r1, r2, [r5]
 80095f0:	2900      	cmp	r1, #0
 80095f2:	d1f4      	bne.n	80095de <UART_CheckIdleState+0x212>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095f4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80095f6:	2a01      	cmp	r2, #1
 80095f8:	d00a      	beq.n	8009610 <UART_CheckIdleState+0x244>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095fa:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80095fc:	2120      	movs	r1, #32
 80095fe:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 8009602:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009604:	66e2      	str	r2, [r4, #108]	; 0x6c
          __HAL_UNLOCK(huart);
 8009606:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800960a:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800960e:	e737      	b.n	8009480 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009610:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009614:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009618:	e843 2100 	strex	r1, r2, [r3]
 800961c:	2900      	cmp	r1, #0
 800961e:	d1f7      	bne.n	8009610 <UART_CheckIdleState+0x244>
 8009620:	e7eb      	b.n	80095fa <UART_CheckIdleState+0x22e>
 8009622:	bf00      	nop
 8009624:	effffffe 	.word	0xeffffffe

08009628 <HAL_UART_Init>:
  if (huart == NULL)
 8009628:	b380      	cbz	r0, 800968c <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800962a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800962e:	b510      	push	{r4, lr}
 8009630:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8009632:	b333      	cbz	r3, 8009682 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8009634:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009636:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8009638:	2324      	movs	r3, #36	; 0x24
 800963a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800963e:	6813      	ldr	r3, [r2, #0]
 8009640:	f023 0301 	bic.w	r3, r3, #1
 8009644:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009646:	b9c1      	cbnz	r1, 800967a <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009648:	4620      	mov	r0, r4
 800964a:	f7ff fcf9 	bl	8009040 <UART_SetConfig>
 800964e:	2801      	cmp	r0, #1
 8009650:	d011      	beq.n	8009676 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	685a      	ldr	r2, [r3, #4]
 8009656:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800965a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800965c:	689a      	ldr	r2, [r3, #8]
 800965e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009662:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800966a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800966c:	601a      	str	r2, [r3, #0]
}
 800966e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8009672:	f7ff beab 	b.w	80093cc <UART_CheckIdleState>
}
 8009676:	2001      	movs	r0, #1
 8009678:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800967a:	4620      	mov	r0, r4
 800967c:	f7ff fe4e 	bl	800931c <UART_AdvFeatureConfig>
 8009680:	e7e2      	b.n	8009648 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8009682:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 8009686:	f7fc fac7 	bl	8005c18 <HAL_UART_MspInit>
 800968a:	e7d3      	b.n	8009634 <HAL_UART_Init+0xc>
}
 800968c:	2001      	movs	r0, #1
 800968e:	4770      	bx	lr

08009690 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009690:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8009694:	2b01      	cmp	r3, #1
 8009696:	d017      	beq.n	80096c8 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009698:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800969a:	2324      	movs	r3, #36	; 0x24
{
 800969c:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 800969e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096a2:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096a4:	6814      	ldr	r4, [r2, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80096a6:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 80096a8:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80096ac:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 80096b0:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80096b2:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096b4:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096b6:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_READY;
 80096ba:	2220      	movs	r2, #32
 80096bc:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88

  return HAL_OK;
}
 80096c0:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 80096c4:	4618      	mov	r0, r3
}
 80096c6:	4770      	bx	lr
  __HAL_LOCK(huart);
 80096c8:	2002      	movs	r0, #2
}
 80096ca:	4770      	bx	lr

080096cc <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096cc:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 80096d0:	2a01      	cmp	r2, #1
 80096d2:	d037      	beq.n	8009744 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 80096d4:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096d6:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80096d8:	2024      	movs	r0, #36	; 0x24
{
 80096da:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80096dc:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096e0:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096e2:	6810      	ldr	r0, [r2, #0]
 80096e4:	f020 0001 	bic.w	r0, r0, #1
 80096e8:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80096ea:	6890      	ldr	r0, [r2, #8]
 80096ec:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 80096f0:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80096f2:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80096f4:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80096f6:	b310      	cbz	r0, 800973e <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80096f8:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80096fa:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 80096fc:	4d12      	ldr	r5, [pc, #72]	; (8009748 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80096fe:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009702:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009706:	4911      	ldr	r1, [pc, #68]	; (800974c <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8009708:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800970c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009710:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009714:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009718:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800971a:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800971c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009720:	fbb1 f1f5 	udiv	r1, r1, r5
 8009724:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8009728:	2100      	movs	r1, #0
 800972a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800972e:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009730:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8009732:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
  return HAL_OK;
 8009736:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009738:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
}
 800973c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800973e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8009740:	4608      	mov	r0, r1
 8009742:	e7ef      	b.n	8009724 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8009744:	2002      	movs	r0, #2
}
 8009746:	4770      	bx	lr
 8009748:	0800c424 	.word	0x0800c424
 800974c:	0800c42c 	.word	0x0800c42c

08009750 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8009750:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 8009754:	2a01      	cmp	r2, #1
 8009756:	d037      	beq.n	80097c8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8009758:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800975a:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800975c:	2024      	movs	r0, #36	; 0x24
{
 800975e:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8009760:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009764:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8009766:	6810      	ldr	r0, [r2, #0]
 8009768:	f020 0001 	bic.w	r0, r0, #1
 800976c:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800976e:	6890      	ldr	r0, [r2, #8]
 8009770:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 8009774:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009776:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009778:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800977a:	b310      	cbz	r0, 80097c2 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800977c:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800977e:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009780:	4d12      	ldr	r5, [pc, #72]	; (80097cc <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009782:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009786:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800978a:	4911      	ldr	r1, [pc, #68]	; (80097d0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800978c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009790:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009794:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009798:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800979c:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800979e:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097a0:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097a4:	fbb1 f1f5 	udiv	r1, r1, r5
 80097a8:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 80097ac:	2100      	movs	r1, #0
 80097ae:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 80097b2:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80097b4:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 80097b6:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
  return HAL_OK;
 80097ba:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80097bc:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
}
 80097c0:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80097c2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80097c4:	4608      	mov	r0, r1
 80097c6:	e7ef      	b.n	80097a8 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80097c8:	2002      	movs	r0, #2
}
 80097ca:	4770      	bx	lr
 80097cc:	0800c424 	.word	0x0800c424
 80097d0:	0800c42c 	.word	0x0800c42c

080097d4 <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 80097d4:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 80097d6:	8840      	ldrh	r0, [r0, #2]
 80097d8:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 80097dc:	0c00      	lsrs	r0, r0, #16
 80097de:	4770      	bx	lr

080097e0 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 80097e0:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 80097e2:	8803      	ldrh	r3, [r0, #0]
 80097e4:	140d      	asrs	r5, r1, #16
{
 80097e6:	b084      	sub	sp, #16
 80097e8:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80097ea:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 80097ee:	fb03 f303 	mul.w	r3, r3, r3
{
 80097f2:	9101      	str	r1, [sp, #4]
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 80097f4:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 80097f8:	428b      	cmp	r3, r1
 80097fa:	da10      	bge.n	800981e <Circle_Limitation+0x3e>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80097fc:	8846      	ldrh	r6, [r0, #2]
 80097fe:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 8009802:	4282      	cmp	r2, r0
 8009804:	dd14      	ble.n	8009830 <Circle_Limitation+0x50>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 8009806:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8009808:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 800980c:	bfb8      	it	lt
 800980e:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 8009810:	f7f9 f876 	bl	8002900 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 8009814:	2c00      	cmp	r4, #0
        {
          new_q = - new_q;
 8009816:	bfb8      	it	lt
 8009818:	4240      	neglt	r0, r0
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
      local_vqd.d = (int16_t)new_d;
 800981a:	b235      	sxth	r5, r6
      local_vqd.q = (int16_t)new_q;
 800981c:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 800981e:	b2a4      	uxth	r4, r4
 8009820:	2000      	movs	r0, #0
 8009822:	f364 000f 	bfi	r0, r4, #0, #16
 8009826:	b2ad      	uxth	r5, r5
 8009828:	f365 401f 	bfi	r0, r5, #16, #16
}
 800982c:	b004      	add	sp, #16
 800982e:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 8009830:	1a98      	subs	r0, r3, r2
 8009832:	f7f9 f865 	bl	8002900 <MCM_Sqrt>
        if (Vqd.q < 0)
 8009836:	2c00      	cmp	r4, #0
 8009838:	daf0      	bge.n	800981c <Circle_Limitation+0x3c>
          new_q = -new_q;
 800983a:	4240      	negs	r0, r0
 800983c:	e7ee      	b.n	800981c <Circle_Limitation+0x3c>
 800983e:	bf00      	nop

08009840 <EAC_Init>:
  {
#endif
    pHandle->pSTC = pSTC;
    pHandle->pVSS = pVSS;
    pHandle->pENC = pENC;
    pHandle->EncAligned = false;
 8009840:	f04f 0c00 	mov.w	ip, #0
    pHandle->pVSS = pVSS;
 8009844:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->pENC = pENC;
 8009848:	6083      	str	r3, [r0, #8]
    pHandle->EncAligned = false;
 800984a:	f8a0 c00e 	strh.w	ip, [r0, #14]
    pHandle->EncRestart = false;
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 800984e:	4770      	bx	lr

08009850 <EAC_StartAlignment>:
  * It configures the VSS (Virtual Speed Sensor) with the required angle and sets the
  * STC (Speed and Torque Controller) to execute the required torque ramp.
  * @param  pHandle: handler of the current instance of the EncAlignCtrl component.
  */
__weak void EAC_StartAlignment(EncAlign_Handle_t *pHandle)
{
 8009850:	b510      	push	{r4, lr}
  {
#endif
    uint32_t wAux;

    /* Set pVSS mechanical speed to zero */
    VSS_SetMecAcceleration(pHandle->pVSS, 0, 0U);
 8009852:	2200      	movs	r2, #0
{
 8009854:	4604      	mov	r4, r0
    VSS_SetMecAcceleration(pHandle->pVSS, 0, 0U);
 8009856:	4611      	mov	r1, r2
 8009858:	6840      	ldr	r0, [r0, #4]
 800985a:	f002 fb3f 	bl	800bedc <VSS_SetMecAcceleration>

    /* Set pVSS mechanical angle */
    VSS_SetMecAngle(pHandle->pVSS, pHandle->hElAngle);
 800985e:	6863      	ldr	r3, [r4, #4]
 8009860:	f9b4 2014 	ldrsh.w	r2, [r4, #20]
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009864:	f893 c001 	ldrb.w	ip, [r3, #1]

    /* Set pSTC in MCM_TORQUE_MODE */
    STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8009868:	6820      	ldr	r0, [r4, #0]
 800986a:	fb92 fcfc 	sdiv	ip, r2, ip
    pHandle->hElAngleAccu = hMecAngle;
 800986e:	861a      	strh	r2, [r3, #48]	; 0x30
    pHandle->_Super.hElAngle = hMecAngle;
 8009870:	809a      	strh	r2, [r3, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8009872:	f8a3 c006 	strh.w	ip, [r3, #6]
 8009876:	2104      	movs	r1, #4
 8009878:	f001 fd18 	bl	800b2ac <STC_SetControlMode>

    /* Set starting torque to Zero */
    (void)STC_ExecRamp(pHandle->pSTC, 0, 0U);
 800987c:	2200      	movs	r2, #0
 800987e:	4611      	mov	r1, r2
 8009880:	6820      	ldr	r0, [r4, #0]
 8009882:	f001 fd17 	bl	800b2b4 <STC_ExecRamp>

    /* Execute the torque ramp */
    (void)STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, (uint32_t)pHandle->hDurationms);
 8009886:	8ae2      	ldrh	r2, [r4, #22]
 8009888:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 800988c:	6820      	ldr	r0, [r4, #0]
 800988e:	f001 fd11 	bl	800b2b4 <STC_ExecRamp>
    /* Compute hRemainingTicks, the number of thick of alignment phase */
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
 8009892:	8ae3      	ldrh	r3, [r4, #22]
 8009894:	8a21      	ldrh	r1, [r4, #16]
    wAux /= 1000U;
 8009896:	4a04      	ldr	r2, [pc, #16]	; (80098a8 <EAC_StartAlignment+0x58>)
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
 8009898:	fb01 f303 	mul.w	r3, r1, r3
    wAux /= 1000U;
 800989c:	fba2 2303 	umull	r2, r3, r2, r3
 80098a0:	099b      	lsrs	r3, r3, #6
    pHandle->hRemainingTicks = (uint16_t)wAux;
    pHandle->hRemainingTicks++;
 80098a2:	3301      	adds	r3, #1
 80098a4:	81a3      	strh	r3, [r4, #12]
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 80098a6:	bd10      	pop	{r4, pc}
 80098a8:	10624dd3 	.word	0x10624dd3

080098ac <EAC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingTicks > 0U)
 80098ac:	8983      	ldrh	r3, [r0, #12]
 80098ae:	b13b      	cbz	r3, 80098c0 <EAC_Exec+0x14>
    {
      pHandle->hRemainingTicks--;
 80098b0:	3b01      	subs	r3, #1
 80098b2:	b29b      	uxth	r3, r3
{
 80098b4:	b510      	push	{r4, lr}
 80098b6:	4604      	mov	r4, r0
      pHandle->hRemainingTicks--;
 80098b8:	8183      	strh	r3, [r0, #12]

      if (0U == pHandle->hRemainingTicks)
 80098ba:	b11b      	cbz	r3, 80098c4 <EAC_Exec+0x18>
        pHandle->EncAligned = true;
        retVal = true;
      }
      else
      {
        retVal = false;
 80098bc:	2000      	movs	r0, #0
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif

  return (retVal);
}
 80098be:	bd10      	pop	{r4, pc}
  bool retVal = true;
 80098c0:	2001      	movs	r0, #1
}
 80098c2:	4770      	bx	lr
        ENC_SetMecAngle(pHandle->pENC, pHandle->hElAngle / ((int16_t)pHandle->bElToMecRatio));
 80098c4:	7e03      	ldrb	r3, [r0, #24]
 80098c6:	f9b0 1014 	ldrsh.w	r1, [r0, #20]
 80098ca:	6880      	ldr	r0, [r0, #8]
 80098cc:	fb91 f1f3 	sdiv	r1, r1, r3
 80098d0:	f000 f93e 	bl	8009b50 <ENC_SetMecAngle>
        pHandle->EncAligned = true;
 80098d4:	2001      	movs	r0, #1
 80098d6:	73a0      	strb	r0, [r4, #14]
}
 80098d8:	bd10      	pop	{r4, pc}
 80098da:	bf00      	nop

080098dc <ENC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    TIM_TypeDef *TIMx = pHandle->TIMx;
 80098dc:	6a03      	ldr	r3, [r0, #32]
#endif
    /* Reset counter */
    LL_TIM_SetCounter(TIMx, 0);

    /*Calculations of convenience*/
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 80098de:	f8b0 c06e 	ldrh.w	ip, [r0, #110]	; 0x6e
  SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
 80098e2:	681a      	ldr	r2, [r3, #0]
 80098e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
{
 80098e8:	b410      	push	{r4}
 80098ea:	601a      	str	r2, [r3, #0]
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 80098ec:	f8b0 206c 	ldrh.w	r2, [r0, #108]	; 0x6c
 80098f0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80098f4:	0052      	lsls	r2, r2, #1
  WRITE_REG(TIMx->CNT, Counter);
 80098f6:	2100      	movs	r1, #0
 80098f8:	6259      	str	r1, [r3, #36]	; 0x24
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 80098fa:	f04f 34ff 	mov.w	r4, #4294967295
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 80098fe:	6242      	str	r2, [r0, #36]	; 0x24
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 8009900:	fbb4 f4fc 	udiv	r4, r4, ip
 8009904:	6684      	str	r4, [r0, #104]	; 0x68
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8009906:	699c      	ldr	r4, [r3, #24]
 8009908:	f8b0 207a 	ldrh.w	r2, [r0, #122]	; 0x7a
 800990c:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
 8009910:	ea42 020c 	orr.w	r2, r2, ip
 8009914:	619a      	str	r2, [r3, #24]
 8009916:	699a      	ldr	r2, [r3, #24]
 8009918:	f8b0 407a 	ldrh.w	r4, [r0, #122]	; 0x7a
 800991c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8009920:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009924:	f06f 0401 	mvn.w	r4, #1
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8009928:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800992a:	611c      	str	r4, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800992c:	68da      	ldr	r2, [r3, #12]
 800992e:	f042 0201 	orr.w	r2, r2, #1
 8009932:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8009934:	681a      	ldr	r2, [r3, #0]
 8009936:	f042 0201 	orr.w	r2, r2, #1
 800993a:	601a      	str	r2, [r3, #0]

    /* Enable the counting timer */
    LL_TIM_EnableCounter(TIMx);

    /* Erase speed buffer */
    bufferSize = pHandle->SpeedBufferSize;
 800993c:	f890 2074 	ldrb.w	r2, [r0, #116]	; 0x74

    for (index = 0U; index < bufferSize; index++)
 8009940:	b12a      	cbz	r2, 800994e <ENC_Init+0x72>
      pHandle->DeltaCapturesBuffer[index] = 0;
    }
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 8009942:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->DeltaCapturesBuffer[index] = 0;
 8009946:	0092      	lsls	r2, r2, #2
 8009948:	3028      	adds	r0, #40	; 0x28
 800994a:	f002 bb0f 	b.w	800bf6c <memset>
}
 800994e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009952:	4770      	bx	lr

08009954 <ENC_Clear>:
  *         This function must be called before starting the motor to initialize
  *         the speed measurement process.
  * @param  pHandle: handler of the current instance of the encoder component
  */
__weak void ENC_Clear(ENCODER_Handle_t *pHandle)
{
 8009954:	b510      	push	{r4, lr}
  else
  {
#endif
    uint8_t index;

    for (index = 0u; index < pHandle->SpeedBufferSize; index++)
 8009956:	f890 2074 	ldrb.w	r2, [r0, #116]	; 0x74
{
 800995a:	4604      	mov	r4, r0
    for (index = 0u; index < pHandle->SpeedBufferSize; index++)
 800995c:	b122      	cbz	r2, 8009968 <ENC_Clear+0x14>
    {
      pHandle->DeltaCapturesBuffer[index] = 0;
 800995e:	0092      	lsls	r2, r2, #2
 8009960:	2100      	movs	r1, #0
 8009962:	3028      	adds	r0, #40	; 0x28
 8009964:	f002 fb02 	bl	800bf6c <memset>
    }
    pHandle->SensorIsReliable = true;
 8009968:	2301      	movs	r3, #1
 800996a:	f884 3075 	strb.w	r3, [r4, #117]	; 0x75
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 800996e:	bd10      	pop	{r4, pc}

08009970 <ENC_CalcAngle>:
  *         of the instantaneous value of the timer counter.
  * @param  pHandle: handler of the current instance of the encoder component
  * @retval Measured electrical angle in [s16degree](measurement_units.md) format.
  */
__weak int16_t ENC_CalcAngle(ENCODER_Handle_t *pHandle)
{
 8009970:	b410      	push	{r4}
    int16_t mecAngle; /* s16degree format */
    uint32_t uwtemp1;
    int32_t wtemp1;
    /* PR 52926 We need to keep only the 16 LSB, bit 31 could be at 1
     if the overflow occurs just after the entry in the High frequency task */
    uwtemp1 = (LL_TIM_GetCounter(pHandle->TIMx) & 0xffffU) * (pHandle->U32MAXdivPulseNumber);
 8009972:	6a03      	ldr	r3, [r0, #32]
 8009974:	6e84      	ldr	r4, [r0, #104]	; 0x68
  return (uint32_t)(READ_REG(TIMx->CNT));
 8009976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    wtemp1 = (int32_t)uwtemp1 / 65536;
#endif
    /* Computes and stores the rotor mechanical angle */
    mecAngle = (int16_t)wtemp1;

    int16_t hMecAnglePrev = pHandle->_Super.hMecAngle;
 8009978:	f9b0 1006 	ldrsh.w	r1, [r0, #6]

    pHandle->_Super.hMecAngle = mecAngle;

    /* Computes and stores the rotor electrical angle */
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 800997c:	7842      	ldrb	r2, [r0, #1]
    uwtemp1 = (LL_TIM_GetCounter(pHandle->TIMx) & 0xffffU) * (pHandle->U32MAXdivPulseNumber);
 800997e:	b29b      	uxth	r3, r3
 8009980:	fb04 f303 	mul.w	r3, r4, r3
    wtemp1 = (int32_t)uwtemp1 >> 16U;  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8009984:	141b      	asrs	r3, r3, #16
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 8009986:	fb03 f202 	mul.w	r2, r3, r2

    pHandle->_Super.hElAngle = elAngle;

    int16_t hMecSpeedDpp = mecAngle - hMecAnglePrev;
 800998a:	1a59      	subs	r1, r3, r1
    mecAngle = (int16_t)wtemp1;
 800998c:	80c3      	strh	r3, [r0, #6]
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 800998e:	6883      	ldr	r3, [r0, #8]
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
  /*Returns rotor electrical angle*/
  return (elAngle);
}
 8009990:	f85d 4b04 	ldr.w	r4, [sp], #4
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 8009994:	b212      	sxth	r2, r2
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 8009996:	fa03 f381 	sxtah	r3, r3, r1
    pHandle->_Super.hElAngle = elAngle;
 800999a:	8082      	strh	r2, [r0, #4]
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 800999c:	6083      	str	r3, [r0, #8]
}
 800999e:	4610      	mov	r0, r2
 80099a0:	4770      	bx	lr
 80099a2:	bf00      	nop

080099a4 <ENC_CalcAvrgMecSpeedUnit>:
  * @param  pMecSpeedUnit pointer used to return the rotor average mechanical speed
  *         expressed in the unit defined by #SPEED_UNIT
  * @retval true = sensor information is reliable. false = sensor information is not reliable
  */
__weak bool ENC_CalcAvrgMecSpeedUnit(ENCODER_Handle_t *pHandle, int16_t *pMecSpeedUnit)
{
 80099a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    int32_t wtemp2;
    uint32_t OverflowCntSample;
    uint32_t CntCapture;
    uint32_t directionSample;
    int32_t wOverallAngleVariation = 0;
    TIM_TypeDef *TIMx = pHandle->TIMx;
 80099a6:	6a03      	ldr	r3, [r0, #32]
    uint8_t bBufferSize = pHandle->SpeedBufferSize;
 80099a8:	f890 2074 	ldrb.w	r2, [r0, #116]	; 0x74
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80099ac:	68dc      	ldr	r4, [r3, #12]
 80099ae:	f024 0401 	bic.w	r4, r4, #1
 80099b2:	60dc      	str	r4, [r3, #12]
  return (uint32_t)(READ_REG(TIMx->CNT));
 80099b4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
#ifdef TIM_CNT_UIFCPY
    /* disable Interrupt generation */
    LL_TIM_DisableIT_UPDATE(TIMx);
#endif
    CntCapture = LL_TIM_GetCounter(TIMx);
    OverflowCntSample = pHandle->TimerOverflowNb;
 80099b6:	f8b0 c070 	ldrh.w	ip, [r0, #112]	; 0x70
    pHandle->TimerOverflowNb = 0;
 80099ba:	2500      	movs	r5, #0
 80099bc:	f8a0 5070 	strh.w	r5, [r0, #112]	; 0x70
    directionSample = LL_TIM_GetDirection(TIMx);
#ifdef TIM_CNT_UIFCPY
    OFbit = __LL_TIM_GETFLAG_UIFCPY(CntCapture);
    if (0U == OFbit)
 80099c0:	0fe5      	lsrs	r5, r4, #31
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80099c2:	bf18      	it	ne
 80099c4:	f06f 0701 	mvnne.w	r7, #1
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 80099c8:	681e      	ldr	r6, [r3, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80099ca:	bf18      	it	ne
 80099cc:	611f      	strne	r7, [r3, #16]
    OverflowCntSample = pHandle->TimerOverflowNb;
 80099ce:	fa1f fc8c 	uxth.w	ip, ip

    /* If UIFCPY is not present, OverflowCntSample can not be used safely for
    speed computation, but we still use it to check that we do not exceed one overflow
    (sample frequency not less than mechanical motor speed */

    if ((OverflowCntSample + OFbit) > ENC_MAX_OVERFLOW_NB)
 80099d2:	4465      	add	r5, ip
    CLEAR_BIT(CntCapture, TIM_CNT_UIFCPY);
 80099d4:	f024 4c00 	bic.w	ip, r4, #2147483648	; 0x80000000
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80099d8:	68dc      	ldr	r4, [r3, #12]
    if ((OverflowCntSample + OFbit) > ENC_MAX_OVERFLOW_NB)
 80099da:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80099de:	f044 0401 	orr.w	r4, r4, #1
 80099e2:	60dc      	str	r4, [r3, #12]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 80099e4:	f006 0610 	and.w	r6, r6, #16
    {
      pHandle->TimerOverflowError = true;
 80099e8:	bf8a      	itet	hi
 80099ea:	2401      	movhi	r4, #1
    {
      /* Nothing to do */
    }

    /* Checks the reliability status, then stores and returns it */
    if (pHandle->TimerOverflowError)
 80099ec:	f890 407d 	ldrbls.w	r4, [r0, #125]	; 0x7d
      pHandle->TimerOverflowError = true;
 80099f0:	f880 407d 	strbhi.w	r4, [r0, #125]	; 0x7d
    if (LL_TIM_COUNTERDIRECTION_DOWN == directionSample)
 80099f4:	2e00      	cmp	r6, #0
 80099f6:	f000 8093 	beq.w	8009b20 <ENC_CalcAvrgMecSpeedUnit+0x17c>
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 80099fa:	f890 607c 	ldrb.w	r6, [r0, #124]	; 0x7c
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 80099fe:	f8b0 3072 	ldrh.w	r3, [r0, #114]	; 0x72
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 8009a02:	f8b0 e06e 	ldrh.w	lr, [r0, #110]	; 0x6e
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009a06:	360a      	adds	r6, #10
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 8009a08:	ebac 0303 	sub.w	r3, ip, r3
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 8009a0c:	fb0e 3315 	mls	r3, lr, r5, r3
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009a10:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a14:	2a00      	cmp	r2, #0
 8009a16:	f000 8093 	beq.w	8009b40 <ENC_CalcAvrgMecSpeedUnit+0x19c>
 8009a1a:	2a01      	cmp	r2, #1
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a1c:	6a83      	ldr	r3, [r0, #40]	; 0x28
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a1e:	d039      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a20:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a22:	2a02      	cmp	r2, #2
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a24:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a26:	d035      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a28:	6b05      	ldr	r5, [r0, #48]	; 0x30
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a2a:	2a03      	cmp	r2, #3
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a2c:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a2e:	d031      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a30:	6b45      	ldr	r5, [r0, #52]	; 0x34
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a32:	2a04      	cmp	r2, #4
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a34:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a36:	d02d      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a38:	6b85      	ldr	r5, [r0, #56]	; 0x38
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a3a:	2a05      	cmp	r2, #5
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a3c:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a3e:	d029      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a40:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a42:	2a06      	cmp	r2, #6
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a44:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a46:	d025      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a48:	6c05      	ldr	r5, [r0, #64]	; 0x40
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a4a:	2a07      	cmp	r2, #7
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a4c:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a4e:	d021      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a50:	6c45      	ldr	r5, [r0, #68]	; 0x44
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a52:	2a08      	cmp	r2, #8
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a54:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a56:	d01d      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a58:	6c85      	ldr	r5, [r0, #72]	; 0x48
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a5a:	2a09      	cmp	r2, #9
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a5c:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a5e:	d019      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a60:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a62:	2a0a      	cmp	r2, #10
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a64:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a66:	d015      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a68:	6d05      	ldr	r5, [r0, #80]	; 0x50
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a6a:	2a0b      	cmp	r2, #11
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a6c:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a6e:	d011      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a70:	6d45      	ldr	r5, [r0, #84]	; 0x54
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a72:	2a0c      	cmp	r2, #12
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a74:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a76:	d00d      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a78:	6d85      	ldr	r5, [r0, #88]	; 0x58
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a7a:	2a0d      	cmp	r2, #13
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a7c:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a7e:	d009      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a80:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a82:	2a0e      	cmp	r2, #14
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a84:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a86:	d005      	beq.n	8009a94 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a88:	6e05      	ldr	r5, [r0, #96]	; 0x60
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009a8a:	2a0f      	cmp	r2, #15
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009a8c:	442b      	add	r3, r5
 8009a8e:	bf1c      	itt	ne
 8009a90:	6e45      	ldrne	r5, [r0, #100]	; 0x64
 8009a92:	195b      	addne	r3, r3, r5
    wtemp1 = wOverallAngleVariation * ((int32_t)pHandle->SpeedSamplingFreqUnit);
 8009a94:	6a46      	ldr	r6, [r0, #36]	; 0x24
    wtemp2 = ((int32_t)pHandle->PulseNumber) * ((int32_t)pHandle->SpeedBufferSize);
 8009a96:	fb0e f502 	mul.w	r5, lr, r2
    wtemp1 = wOverallAngleVariation * ((int32_t)pHandle->SpeedSamplingFreqUnit);
 8009a9a:	fb06 f303 	mul.w	r3, r6, r3
    wtemp1 = ((0 == wtemp2) ? wtemp1 : (wtemp1 / wtemp2));
 8009a9e:	b10d      	cbz	r5, 8009aa4 <ENC_CalcAvrgMecSpeedUnit+0x100>
 8009aa0:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wtemp1;
 8009aa4:	b21e      	sxth	r6, r3
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8009aa6:	b29b      	uxth	r3, r3
    *pMecSpeedUnit = (int16_t)wtemp1;
 8009aa8:	800e      	strh	r6, [r1, #0]
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009aaa:	f890 507c 	ldrb.w	r5, [r0, #124]	; 0x7c
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8009aae:	8987      	ldrh	r7, [r0, #12]
    pHandle->DeltaCapturesIndex++;
 8009ab0:	f890 e07c 	ldrb.w	lr, [r0, #124]	; 0x7c
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009ab4:	350a      	adds	r5, #10
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8009ab6:	1bdb      	subs	r3, r3, r7
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009ab8:	f850 5025 	ldr.w	r5, [r0, r5, lsl #2]
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8009abc:	8243      	strh	r3, [r0, #18]
    pHandle->DeltaCapturesIndex++;
 8009abe:	f10e 0e01 	add.w	lr, lr, #1
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009ac2:	f8b0 306c 	ldrh.w	r3, [r0, #108]	; 0x6c
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wtemp1;
 8009ac6:	8186      	strh	r6, [r0, #12]
    pHandle->DeltaCapturesIndex++;
 8009ac8:	fa5f fe8e 	uxtb.w	lr, lr
 8009acc:	f880 e07c 	strb.w	lr, [r0, #124]	; 0x7c
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009ad0:	fb05 f303 	mul.w	r3, r5, r3
             * ((int32_t)pHandle->_Super.bElToMecRatio);
 8009ad4:	7845      	ldrb	r5, [r0, #1]
    if (pHandle->DeltaCapturesIndex >= pHandle->SpeedBufferSize)
 8009ad6:	f890 607c 	ldrb.w	r6, [r0, #124]	; 0x7c
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009ada:	fb05 f303 	mul.w	r3, r5, r3
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 8009ade:	f64f 77fe 	movw	r7, #65534	; 0xfffe
    wtemp1 *= ((int32_t)pHandle->_Super.DPPConvFactor);
 8009ae2:	69c5      	ldr	r5, [r0, #28]
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 8009ae4:	f64f 7eff 	movw	lr, #65535	; 0xffff
 8009ae8:	45bc      	cmp	ip, r7
 8009aea:	bf88      	it	hi
 8009aec:	46f4      	movhi	ip, lr
    if (pHandle->DeltaCapturesIndex >= pHandle->SpeedBufferSize)
 8009aee:	4296      	cmp	r6, r2
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 8009af0:	f8a0 c072 	strh.w	ip, [r0, #114]	; 0x72
    wtemp1 /= ((int32_t)pHandle->PulseNumber);
 8009af4:	f8b0 c06e 	ldrh.w	ip, [r0, #110]	; 0x6e
 8009af8:	fb93 f3fc 	sdiv	r3, r3, ip
    wtemp1 *= ((int32_t)pHandle->_Super.DPPConvFactor);
 8009afc:	fb05 f303 	mul.w	r3, r5, r3
    wtemp1 /= ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8009b00:	8b45      	ldrh	r5, [r0, #26]
 8009b02:	fb93 f3f5 	sdiv	r3, r3, r5
    pHandle->_Super.hElSpeedDpp = (int16_t)wtemp1;
 8009b06:	81c3      	strh	r3, [r0, #14]
      pHandle->DeltaCapturesIndex = 0U;
 8009b08:	bf24      	itt	cs
 8009b0a:	2300      	movcs	r3, #0
 8009b0c:	f880 307c 	strbcs.w	r3, [r0, #124]	; 0x7c
    if (pHandle->TimerOverflowError)
 8009b10:	b1cc      	cbz	r4, 8009b46 <ENC_CalcAvrgMecSpeedUnit+0x1a2>
    {
      bReliability = false;
      pHandle->SensorIsReliable = false;
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009b12:	78c2      	ldrb	r2, [r0, #3]
 8009b14:	7002      	strb	r2, [r0, #0]
      pHandle->SensorIsReliable = false;
 8009b16:	2300      	movs	r3, #0
 8009b18:	f880 3075 	strb.w	r3, [r0, #117]	; 0x75
    }
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
  return (bReliability);
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009b20:	f890 607c 	ldrb.w	r6, [r0, #124]	; 0x7c
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 8009b24:	f8b0 3072 	ldrh.w	r3, [r0, #114]	; 0x72
        + ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 8009b28:	f8b0 e06e 	ldrh.w	lr, [r0, #110]	; 0x6e
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009b2c:	360a      	adds	r6, #10
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 8009b2e:	ebac 0303 	sub.w	r3, ip, r3
        + ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 8009b32:	fb0e 3305 	mla	r3, lr, r5, r3
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009b36:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009b3a:	2a00      	cmp	r2, #0
 8009b3c:	f47f af6d 	bne.w	8009a1a <ENC_CalcAvrgMecSpeedUnit+0x76>
 8009b40:	4613      	mov	r3, r2
 8009b42:	4616      	mov	r6, r2
 8009b44:	e7b0      	b.n	8009aa8 <ENC_CalcAvrgMecSpeedUnit+0x104>
}
 8009b46:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 8009b4a:	f001 baf1 	b.w	800b130 <SPD_IsMecSpeedReliable>
 8009b4e:	bf00      	nop

08009b50 <ENC_SetMecAngle>:
    uint16_t hAngleCounts;
    uint16_t hMecAngleuint;
    int16_t localhMecAngle = hMecAngle;

    pHandle->_Super.hMecAngle = localhMecAngle;
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 8009b50:	7843      	ldrb	r3, [r0, #1]
    pHandle->_Super.hMecAngle = localhMecAngle;
 8009b52:	80c1      	strh	r1, [r0, #6]
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 8009b54:	b28a      	uxth	r2, r1
 8009b56:	fb01 f303 	mul.w	r3, r1, r3
    if (localhMecAngle < 0)
 8009b5a:	2900      	cmp	r1, #0
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 8009b5c:	8083      	strh	r3, [r0, #4]
 8009b5e:	bfb8      	it	lt
 8009b60:	f102 32ff 	addlt.w	r2, r2, #4294967295
    else
    {
      hMecAngleuint = (uint16_t)localhMecAngle;
    }

    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 8009b64:	f8b0 306e 	ldrh.w	r3, [r0, #110]	; 0x6e
 8009b68:	4906      	ldr	r1, [pc, #24]	; (8009b84 <ENC_SetMecAngle+0x34>)
 8009b6a:	bfb8      	it	lt
 8009b6c:	b292      	uxthlt	r2, r2
 8009b6e:	fb02 f303 	mul.w	r3, r2, r3
{
 8009b72:	b410      	push	{r4}
    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 8009b74:	fba1 1303 	umull	r1, r3, r1, r3
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8009b78:	6a04      	ldr	r4, [r0, #32]
    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 8009b7a:	0bdb      	lsrs	r3, r3, #15

    TIMx->CNT = (uint16_t)hAngleCounts;
 8009b7c:	6263      	str	r3, [r4, #36]	; 0x24
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 8009b7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b82:	4770      	bx	lr
 8009b84:	80008001 	.word	0x80008001

08009b88 <ENC_IRQHandler>:
/**
  * @brief  TIMER ENCODER Overflow interrupt counter update
  * @param  pHandleVoid: handler of the current instance of the encoder component
  */
__weak void *ENC_IRQHandler(void *pHandleVoid)
{
 8009b88:	4602      	mov	r2, r0
  /* Updates the number of overflows occurred */
  /* The handling of overflow error is done in ENC_CalcAvrgMecSpeedUnit */
  pHandle->TimerOverflowNb += 1U;

  return (MC_NULL);
}
 8009b8a:	2000      	movs	r0, #0
  pHandle->TimerOverflowNb += 1U;
 8009b8c:	f8b2 3070 	ldrh.w	r3, [r2, #112]	; 0x70
 8009b90:	3301      	adds	r3, #1
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	f8a2 3070 	strh.w	r3, [r2, #112]	; 0x70
}
 8009b98:	4770      	bx	lr
 8009b9a:	bf00      	nop

08009b9c <FF_GetVqdff>:
  {
    retqt = pHandle->Vqdff;
  }
  return (retqt);
#else
  return (pHandle->Vqdff);
 8009b9c:	6803      	ldr	r3, [r0, #0]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	b299      	uxth	r1, r3
 8009ba2:	f361 020f 	bfi	r2, r1, #0, #16
 8009ba6:	0c1b      	lsrs	r3, r3, #16
 8009ba8:	f363 421f 	bfi	r2, r3, #16, #16
{
 8009bac:	b082      	sub	sp, #8
#endif
}
 8009bae:	4610      	mov	r0, r2
 8009bb0:	b002      	add	sp, #8
 8009bb2:	4770      	bx	lr

08009bb4 <FF_GetVqdAvPIout>:
  {
    retqt = pHandle->VqdAvPIout;
  }
  return (retqt);
#else
  return (pHandle->VqdAvPIout);
 8009bb4:	6883      	ldr	r3, [r0, #8]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	b299      	uxth	r1, r3
 8009bba:	f361 020f 	bfi	r2, r1, #0, #16
 8009bbe:	0c1b      	lsrs	r3, r3, #16
 8009bc0:	f363 421f 	bfi	r2, r3, #16, #16
{
 8009bc4:	b082      	sub	sp, #8
#endif
}
 8009bc6:	4610      	mov	r0, r2
 8009bc8:	b002      	add	sp, #8
 8009bca:	4770      	bx	lr

08009bcc <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 8009bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8009bce:	7fc3      	ldrb	r3, [r0, #31]
 8009bd0:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
 8009bd4:	429a      	cmp	r2, r3
{
 8009bd6:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8009bd8:	d002      	beq.n	8009be0 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* Nothing to log just waiting next call to MCPA_datalog */
      pHandle->HFIndex++;
 8009bda:	3301      	adds	r3, #1
 8009bdc:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8009bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 8009be0:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 8009be2:	2300      	movs	r3, #0
 8009be4:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 8009be6:	b1a5      	cbz	r5, 8009c12 <MCPA_dataLog+0x46>
 8009be8:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8009bea:	8ba2      	ldrh	r2, [r4, #28]
 8009bec:	42aa      	cmp	r2, r5
 8009bee:	d24e      	bcs.n	8009c8e <MCPA_dataLog+0xc2>
 8009bf0:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 8009bf4:	2bfe      	cmp	r3, #254	; 0xfe
 8009bf6:	d066      	beq.n	8009cc6 <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8009bf8:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 8009bfc:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 8009bfe:	8b22      	ldrh	r2, [r4, #24]
 8009c00:	6820      	ldr	r0, [r4, #0]
 8009c02:	3202      	adds	r2, #2
 8009c04:	2309      	movs	r3, #9
 8009c06:	6845      	ldr	r5, [r0, #4]
 8009c08:	b292      	uxth	r2, r2
 8009c0a:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	8323      	strh	r3, [r4, #24]
}
 8009c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 8009c12:	4601      	mov	r1, r0
 8009c14:	2209      	movs	r2, #9
 8009c16:	f851 0b14 	ldr.w	r0, [r1], #20
 8009c1a:	6803      	ldr	r3, [r0, #0]
 8009c1c:	4798      	blx	r3
 8009c1e:	b390      	cbz	r0, 8009c86 <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 8009c20:	4b4b      	ldr	r3, [pc, #300]	; (8009d50 <MCPA_dataLog+0x184>)
 8009c22:	6961      	ldr	r1, [r4, #20]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 8009c28:	f894 0029 	ldrb.w	r0, [r4, #41]	; 0x29
 8009c2c:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8009c30:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 8009c34:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 8009c36:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 8009c38:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 8009c3a:	d101      	bne.n	8009c40 <MCPA_dataLog+0x74>
 8009c3c:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8009c3e:	e7d4      	b.n	8009bea <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff           = pHandle->MFNum;
 8009c40:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
            pHandle->HFNumBuff           = pHandle->HFNum;
 8009c44:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
            pHandle->MFRateBuff          = pHandle->MFRate;
 8009c48:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
            pHandle->HFRateBuff          = pHandle->HFRate;
 8009c4c:	f894 5021 	ldrb.w	r5, [r4, #33]	; 0x21
            pHandle->HFNumBuff           = pHandle->HFNum;
 8009c50:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
            pHandle->MFNumBuff           = pHandle->MFNum;
 8009c54:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8009c58:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8009c5a:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff            = pHandle->Mark;
 8009c5c:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8009c60:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff          = pHandle->MFRate;
 8009c62:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8009c66:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8009c68:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff          = pHandle->HFRate;
 8009c6c:	f884 5022 	strb.w	r5, [r4, #34]	; 0x22
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8009c70:	f002 f9a8 	bl	800bfc4 <memcpy>
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8009c74:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8009c78:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 8009c7c:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8009c80:	441a      	add	r2, r3
 8009c82:	f002 f99f 	bl	800bfc4 <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8009c86:	8b25      	ldrh	r5, [r4, #24]
 8009c88:	2d00      	cmp	r5, #0
 8009c8a:	d1ad      	bne.n	8009be8 <MCPA_dataLog+0x1c>
}
 8009c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009c8e:	f894 6024 	ldrb.w	r6, [r4, #36]	; 0x24
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009c92:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009c94:	b36e      	cbz	r6, 8009cf2 <MCPA_dataLog+0x126>
 8009c96:	68a2      	ldr	r2, [r4, #8]
 8009c98:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 8009c9c:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 8009c9e:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8009ca2:	8800      	ldrh	r0, [r0, #0]
 8009ca4:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8009ca8:	8b25      	ldrh	r5, [r4, #24]
 8009caa:	3502      	adds	r5, #2
 8009cac:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009cae:	4563      	cmp	r3, ip
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8009cb0:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009cb2:	d1f4      	bne.n	8009c9e <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8009cb4:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009cb8:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 8009cba:	2bfd      	cmp	r3, #253	; 0xfd
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	d91d      	bls.n	8009cfc <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009cc0:	4295      	cmp	r5, r2
 8009cc2:	d897      	bhi.n	8009bf4 <MCPA_dataLog+0x28>
}
 8009cc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009cc6:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8009cca:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 8009cce:	4418      	add	r0, r3
 8009cd0:	4298      	cmp	r0, r3
 8009cd2:	dd91      	ble.n	8009bf8 <MCPA_dataLog+0x2c>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009cd4:	68a7      	ldr	r7, [r4, #8]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8009cd6:	6926      	ldr	r6, [r4, #16]
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009cd8:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8009cdc:	6812      	ldr	r2, [r2, #0]
 8009cde:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009ce0:	1c5a      	adds	r2, r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8009ce2:	5cf3      	ldrb	r3, [r6, r3]
 8009ce4:	442b      	add	r3, r5
 8009ce6:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009ce8:	b2d3      	uxtb	r3, r2
 8009cea:	4283      	cmp	r3, r0
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8009cec:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009cee:	dbf3      	blt.n	8009cd8 <MCPA_dataLog+0x10c>
 8009cf0:	e782      	b.n	8009bf8 <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 8009cf2:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
 8009cf6:	28fd      	cmp	r0, #253	; 0xfd
 8009cf8:	f63f af71 	bhi.w	8009bde <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 8009cfc:	f894 3020 	ldrb.w	r3, [r4, #32]
 8009d00:	4283      	cmp	r3, r0
 8009d02:	d007      	beq.n	8009d14 <MCPA_dataLog+0x148>
            pHandle->MFIndex ++;
 8009d04:	3301      	adds	r3, #1
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009d06:	8b25      	ldrh	r5, [r4, #24]
            pHandle->MFIndex ++;
 8009d08:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009d0c:	42aa      	cmp	r2, r5
 8009d0e:	f4ff af73 	bcc.w	8009bf8 <MCPA_dataLog+0x2c>
}
 8009d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d14:	f894 7028 	ldrb.w	r7, [r4, #40]	; 0x28
 8009d18:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 8009d1a:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d1c:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 8009d1e:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d22:	dd12      	ble.n	8009d4a <MCPA_dataLog+0x17e>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009d24:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009d28:	f8d4 c010 	ldr.w	ip, [r4, #16]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009d2c:	8b25      	ldrh	r5, [r4, #24]
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009d2e:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009d36:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d3a:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009d3c:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d3e:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009d40:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d42:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009d44:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d46:	dbf2      	blt.n	8009d2e <MCPA_dataLog+0x162>
 8009d48:	e7e0      	b.n	8009d0c <MCPA_dataLog+0x140>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009d4a:	8b25      	ldrh	r5, [r4, #24]
 8009d4c:	e7de      	b.n	8009d0c <MCPA_dataLog+0x140>
 8009d4e:	bf00      	nop
 8009d50:	20002064 	.word	0x20002064

08009d54 <MCPA_flushDataLog>:
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 8009d54:	8b03      	ldrh	r3, [r0, #24]
 8009d56:	b19b      	cbz	r3, 8009d80 <MCPA_flushDataLog+0x2c>
{
 8009d58:	b570      	push	{r4, r5, r6, lr}
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 8009d5a:	f890 2026 	ldrb.w	r2, [r0, #38]	; 0x26
 8009d5e:	2afe      	cmp	r2, #254	; 0xfe
 8009d60:	4604      	mov	r4, r0
 8009d62:	d00e      	beq.n	8009d82 <MCPA_flushDataLog+0x2e>
                                          proper decoding */
      {
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
        {
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009d64:	6941      	ldr	r1, [r0, #20]
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8009d66:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8009d6a:	52ca      	strh	r2, [r1, r3]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8009d6c:	8b22      	ldrh	r2, [r4, #24]
 8009d6e:	6820      	ldr	r0, [r4, #0]
 8009d70:	3202      	adds	r2, #2
 8009d72:	2309      	movs	r3, #9
 8009d74:	6845      	ldr	r5, [r0, #4]
 8009d76:	b292      	uxth	r2, r2
 8009d78:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8009d7e:	bd70      	pop	{r4, r5, r6, pc}
 8009d80:	4770      	bx	lr
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d82:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8009d86:	f890 c028 	ldrb.w	ip, [r0, #40]	; 0x28
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009d8a:	6941      	ldr	r1, [r0, #20]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009d8c:	4494      	add	ip, r2
 8009d8e:	4562      	cmp	r2, ip
 8009d90:	dae9      	bge.n	8009d66 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009d92:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009d94:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009d96:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 8009d9a:	6800      	ldr	r0, [r0, #0]
 8009d9c:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009d9e:	5ca8      	ldrb	r0, [r5, r2]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009da0:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009da2:	4403      	add	r3, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009da4:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009da6:	b29b      	uxth	r3, r3
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009da8:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009daa:	8323      	strh	r3, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8009dac:	dbf3      	blt.n	8009d96 <MCPA_flushDataLog+0x42>
 8009dae:	e7da      	b.n	8009d66 <MCPA_flushDataLog+0x12>

08009db0 <MCPA_cfgLog>:
  *
  * @param  *pHandle Pointer to the MCPA Handle
  * @param  *cfgdata Configuration of the Async communication
  */
uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8009db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint8_t i;
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
    uint16_t newID, buffSize;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8009db4:	880f      	ldrh	r7, [r1, #0]
{
 8009db6:	4604      	mov	r4, r0

    if (buffSize == 0U)
 8009db8:	2f00      	cmp	r7, #0
 8009dba:	d044      	beq.n	8009e46 <MCPA_cfgLog+0x96>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload)
 8009dbc:	6803      	ldr	r3, [r0, #0]
 8009dbe:	89db      	ldrh	r3, [r3, #14]
 8009dc0:	42bb      	cmp	r3, r7
 8009dc2:	d33d      	bcc.n	8009e40 <MCPA_cfgLog+0x90>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8009dc4:	788b      	ldrb	r3, [r1, #2]
 8009dc6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 8009dca:	78ce      	ldrb	r6, [r1, #3]
 8009dcc:	f880 6023 	strb.w	r6, [r0, #35]	; 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8009dd0:	790b      	ldrb	r3, [r1, #4]
 8009dd2:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      pHandle->MFNum  = *((uint8_t *)&pCfgData[5]);
 8009dd6:	794b      	ldrb	r3, [r1, #5]
 8009dd8:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */

      if ((pHandle->HFNum + pHandle->MFNum) <= pHandle->nbrOfDataLog)
 8009ddc:	441e      	add	r6, r3
 8009dde:	7f83      	ldrb	r3, [r0, #30]
 8009de0:	429e      	cmp	r6, r3
 8009de2:	dc52      	bgt.n	8009e8a <MCPA_cfgLog+0xda>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs */
 8009de4:	3106      	adds	r1, #6
      {
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009de6:	2e00      	cmp	r6, #0
 8009de8:	d056      	beq.n	8009e98 <MCPA_cfgLog+0xe8>
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF) */
 8009dea:	2600      	movs	r6, #0
 8009dec:	4688      	mov	r8, r1
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009dee:	4635      	mov	r5, r6
 8009df0:	e011      	b.n	8009e16 <MCPA_cfgLog+0x66>
        {
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
          /* HF Data are fixed to 2 bytes */
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8009df2:	68e3      	ldr	r3, [r4, #12]
 8009df4:	5558      	strb	r0, [r3, r5]
          pCfgData++; /* Point to the next UID */
          pCfgData++;
          logSize = logSize+pHandle->dataSizeTable[i];
 8009df6:	68e2      	ldr	r2, [r4, #12]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009df8:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8009dfc:	f894 0027 	ldrb.w	r0, [r4, #39]	; 0x27
          logSize = logSize+pHandle->dataSizeTable[i];
 8009e00:	5d52      	ldrb	r2, [r2, r5]
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009e02:	f105 0c01 	add.w	ip, r5, #1
 8009e06:	fa5f f58c 	uxtb.w	r5, ip
 8009e0a:	4403      	add	r3, r0
          logSize = logSize+pHandle->dataSizeTable[i];
 8009e0c:	4432      	add	r2, r6
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009e0e:	429d      	cmp	r5, r3
          pCfgData++;
 8009e10:	4641      	mov	r1, r8
          logSize = logSize+pHandle->dataSizeTable[i];
 8009e12:	b296      	uxth	r6, r2
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009e14:	da11      	bge.n	8009e3a <MCPA_cfgLog+0x8a>
          newID = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8009e16:	f838 9b02 	ldrh.w	r9, [r8], #2
          (void)RI_GetPtrReg(newID, &pHandle->dataPtrTable[i]);
 8009e1a:	6861      	ldr	r1, [r4, #4]
 8009e1c:	4648      	mov	r0, r9
 8009e1e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8009e22:	f7fb f88d 	bl	8004f40 <RI_GetPtrReg>
          pHandle->dataSizeTable[i] = (i < pHandle->HFNum ) ? 2U : RI_GetIDSize(newID);
 8009e26:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 8009e2a:	42ab      	cmp	r3, r5
 8009e2c:	f04f 0002 	mov.w	r0, #2
 8009e30:	d8df      	bhi.n	8009df2 <MCPA_cfgLog+0x42>
 8009e32:	4648      	mov	r0, r9
 8009e34:	f7fb f878 	bl	8004f28 <RI_GetIDSize>
 8009e38:	e7db      	b.n	8009df2 <MCPA_cfgLog+0x42>
        }

        /* Smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp */
        if (buffSize < (logSize + 2U + 4U))
 8009e3a:	1db3      	adds	r3, r6, #6
 8009e3c:	429f      	cmp	r7, r3
 8009e3e:	d21a      	bcs.n	8009e76 <MCPA_cfgLog+0xc6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8009e40:	2009      	movs	r0, #9
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return (result);
}
 8009e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8009e46:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0U;
 8009e48:	f880 7029 	strb.w	r7, [r0, #41]	; 0x29
  if (pHandle->bufferIndex > 0U)
 8009e4c:	b153      	cbz	r3, 8009e64 <MCPA_cfgLog+0xb4>
    logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009e4e:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8009e50:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8009e54:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8009e56:	8b22      	ldrh	r2, [r4, #24]
 8009e58:	6820      	ldr	r0, [r4, #0]
 8009e5a:	3202      	adds	r2, #2
 8009e5c:	6845      	ldr	r5, [r0, #4]
 8009e5e:	b292      	uxth	r2, r2
 8009e60:	2309      	movs	r3, #9
 8009e62:	47a8      	blx	r5
  pHandle->bufferIndex = 0U;
 8009e64:	2000      	movs	r0, #0
  pHandle->MarkBuff    = 0U;
 8009e66:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
  pHandle->HFIndex     = 0U;
 8009e6a:	77e0      	strb	r0, [r4, #31]
  pHandle->HFRateBuff  = 0U; /* We do not want to miss any sample at the restart */
 8009e6c:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
  pHandle->bufferIndex = 0U;
 8009e70:	8320      	strh	r0, [r4, #24]
}
 8009e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          pHandle->bufferTxTrigger = buffSize-logSize - 2U; /* 2 is required to add the last Mark byte and NUL
 8009e76:	3f02      	subs	r7, #2
 8009e78:	1bbf      	subs	r7, r7, r6
 8009e7a:	8367      	strh	r7, [r4, #26]
          pHandle->Mark = *((uint8_t *)pCfgData);
 8009e7c:	780b      	ldrb	r3, [r1, #0]
 8009e7e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
          if (0U == pHandle->Mark)
 8009e82:	b12b      	cbz	r3, 8009e90 <MCPA_cfgLog+0xe0>
  uint8_t result = MCP_CMD_OK;
 8009e84:	2000      	movs	r0, #0
}
 8009e86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        result = MCP_ERROR_BAD_RAW_FORMAT;
 8009e8a:	200a      	movs	r0, #10
}
 8009e8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0U)
 8009e90:	8b23      	ldrh	r3, [r4, #24]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d0e6      	beq.n	8009e64 <MCPA_cfgLog+0xb4>
 8009e96:	e7da      	b.n	8009e4e <MCPA_cfgLog+0x9e>
        for (i = 0; i < (pHandle->HFNum + pHandle->MFNum); i++)
 8009e98:	2306      	movs	r3, #6
 8009e9a:	e7cf      	b.n	8009e3c <MCPA_cfgLog+0x8c>

08009e9c <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 )
 8009e9c:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
    {
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8009ea0:	8982      	ldrh	r2, [r0, #12]
    if (pHandle->hSensitivity > 0 )
 8009ea2:	2b00      	cmp	r3, #0
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8009ea4:	8843      	ldrh	r3, [r0, #2]
    if (pHandle->hSensitivity > 0 )
 8009ea6:	dd08      	ble.n	8009eba <NTC_SetFaultState+0x1e>
      if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d304      	bcc.n	8009eb6 <NTC_SetFaultState+0x1a>
      {
        hFault = MC_OVER_TEMP;
      }
      else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8009eac:	89c2      	ldrh	r2, [r0, #14]
 8009eae:	429a      	cmp	r2, r3
 8009eb0:	d908      	bls.n	8009ec4 <NTC_SetFaultState+0x28>
      {
        hFault = MC_NO_ERROR;
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	4770      	bx	lr
        hFault = MC_OVER_TEMP;
 8009eb6:	2008      	movs	r0, #8
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (hFault);
}
 8009eb8:	4770      	bx	lr
      if (pHandle->hAvTemp_d < pHandle->hOverTempThreshold)
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d8fb      	bhi.n	8009eb6 <NTC_SetFaultState+0x1a>
      else if (pHandle->hAvTemp_d > pHandle->hOverTempDeactThreshold)
 8009ebe:	89c2      	ldrh	r2, [r0, #14]
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d3f6      	bcc.n	8009eb2 <NTC_SetFaultState+0x16>
        hFault = pHandle->hFaultState;
 8009ec4:	8900      	ldrh	r0, [r0, #8]
 8009ec6:	4770      	bx	lr

08009ec8 <NTC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8009ec8:	7803      	ldrb	r3, [r0, #0]
 8009eca:	b94b      	cbnz	r3, 8009ee0 <NTC_Init+0x18>
    /* nothing to do */
  }
  else
  {
#endif
    if (pHandle->hSensitivity > 0 ) 
 8009ecc:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	bfcc      	ite	gt
 8009ed4:	2300      	movgt	r3, #0
 8009ed6:	2301      	movle	r3, #1
 8009ed8:	425b      	negs	r3, r3
 8009eda:	b29b      	uxth	r3, r3
    {
      pHandle->hAvTemp_d = 0U;
    }
    else
    {
      pHandle->hAvTemp_d = 0xFFFFU;
 8009edc:	8043      	strh	r3, [r0, #2]
}
 8009ede:	4770      	bx	lr
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8009ee0:	8883      	ldrh	r3, [r0, #4]
      pHandle->hAvTemp_d = 0xFFFFU;
 8009ee2:	8043      	strh	r3, [r0, #2]
      pHandle->hFaultState = MC_NO_ERROR;
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	8102      	strh	r2, [r0, #8]
}
 8009ee8:	4770      	bx	lr
 8009eea:	bf00      	nop

08009eec <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle, uint16_t rawValue)
{
 8009eec:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8009eee:	7803      	ldrb	r3, [r0, #0]
{
 8009ef0:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8009ef2:	b983      	cbnz	r3, 8009f16 <NTC_CalcAvTemp+0x2a>
    {
      uint16_t hAux;
      hAux = rawValue;

      if (0xFFFFU == hAux)
 8009ef4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009ef8:	4299      	cmp	r1, r3
 8009efa:	d007      	beq.n	8009f0c <NTC_CalcAvTemp+0x20>
        /* Nothing to do */
      }
      else
      {
        uint32_t wtemp;
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8009efc:	8943      	ldrh	r3, [r0, #10]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8009efe:	8842      	ldrh	r2, [r0, #2]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8009f00:	1e58      	subs	r0, r3, #1
        wtemp += hAux;
 8009f02:	fb00 1102 	mla	r1, r0, r2, r1
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8009f06:	fbb1 f1f3 	udiv	r1, r1, r3

        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8009f0a:	8061      	strh	r1, [r4, #2]
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	f7ff ffc5 	bl	8009e9c <NTC_SetFaultState>
 8009f12:	8120      	strh	r0, [r4, #8]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8009f14:	bd10      	pop	{r4, pc}
 8009f16:	2000      	movs	r0, #0
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8009f18:	8120      	strh	r0, [r4, #8]
}
 8009f1a:	bd10      	pop	{r4, pc}

08009f1c <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8009f1c:	7803      	ldrb	r3, [r0, #0]
 8009f1e:	b95b      	cbnz	r3, 8009f38 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8009f20:	8842      	ldrh	r2, [r0, #2]
      wTemp -= ((int32_t)pHandle->wV0);
 8009f22:	6941      	ldr	r1, [r0, #20]
      wTemp *= pHandle->hSensitivity;
 8009f24:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8009f28:	8b00      	ldrh	r0, [r0, #24]
      wTemp -= ((int32_t)pHandle->wV0);
 8009f2a:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8009f2c:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8009f30:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8009f34:	b200      	sxth	r0, r0
 8009f36:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8009f38:	88c0      	ldrh	r0, [r0, #6]
}
 8009f3a:	b200      	sxth	r0, r0
 8009f3c:	4770      	bx	lr
 8009f3e:	bf00      	nop

08009f40 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8009f40:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8009f42:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8009f44:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8009f46:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8009f48:	8442      	strh	r2, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 8009f4a:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8009f4c:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009f4e:	4770      	bx	lr

08009f50 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8009f50:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009f52:	4770      	bx	lr

08009f54 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8009f54:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009f56:	4770      	bx	lr

08009f58 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8009f58:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8009f5c:	4770      	bx	lr
 8009f5e:	bf00      	nop

08009f60 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8009f60:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8009f64:	4770      	bx	lr
 8009f66:	bf00      	nop

08009f68 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8009f68:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8009f6a:	4770      	bx	lr

08009f6c <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8009f6c:	8b80      	ldrh	r0, [r0, #28]
 8009f6e:	4770      	bx	lr

08009f70 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8009f70:	2301      	movs	r3, #1
 8009f72:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8009f74:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8009f76:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009f78:	4770      	bx	lr
 8009f7a:	bf00      	nop

08009f7c <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8009f7c:	8bc0      	ldrh	r0, [r0, #30]
 8009f7e:	4770      	bx	lr

08009f80 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8009f80:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009f82:	4770      	bx	lr

08009f84 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8009f84:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009f86:	4770      	bx	lr

08009f88 <PID_SetKIDivisorPOW2>:
{
 8009f88:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8009f8a:	2301      	movs	r3, #1
{
 8009f8c:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8009f8e:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8009f90:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8009f94:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8009f96:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8009f98:	8343      	strh	r3, [r0, #26]
{
 8009f9a:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8009f9c:	f7ff fff2 	bl	8009f84 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8009fa0:	4902      	ldr	r1, [pc, #8]	; (8009fac <PID_SetKIDivisorPOW2+0x24>)
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	40a1      	lsls	r1, r4
 8009fa6:	f7ff ffeb 	bl	8009f80 <PID_SetLowerIntegralTermLimit>
}
 8009faa:	bd38      	pop	{r3, r4, r5, pc}
 8009fac:	ffff8001 	.word	0xffff8001

08009fb0 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8009fb0:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009fb2:	4770      	bx	lr

08009fb4 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8009fb4:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 8009fb8:	4770      	bx	lr
 8009fba:	bf00      	nop

08009fbc <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8009fbc:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
 8009fbe:	4770      	bx	lr

08009fc0 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8009fc4:	84c1      	strh	r1, [r0, #38]	; 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8009fc6:	8483      	strh	r3, [r0, #36]	; 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009fc8:	4770      	bx	lr
 8009fca:	bf00      	nop

08009fcc <PI_Controller>:
    int32_t wIntegral_sum_temp;
    int32_t wDischarge = 0;
    int32_t hUpperOutputLimit = (int32_t)pHandle->uUpperLimit;//pHandle->hUpperOutputLimit;//
    int32_t hLowerOutputLimit = (int32_t)pHandle->uLowerLimit;//pHandle->hLowerOutputLimit;//

    if (pHandle->wUpperIntegralLimit == (int32_t)(NOMINAL_CURRENT * PID_POSITION_KIDIV)) // Position pi
 8009fcc:	68c2      	ldr	r2, [r0, #12]
    {
    	hUpperOutputLimit = INT32_MAX;
    	hLowerOutputLimit = -INT32_MAX;
    }
    /* Proportional term computation*/
    wProportional_Term = (int32_t)pHandle->hKpGain * wProcessVarError;
 8009fce:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
    if (pHandle->wUpperIntegralLimit == (int32_t)(NOMINAL_CURRENT * PID_POSITION_KIDIV)) // Position pi
 8009fd2:	f1b2 6f5d 	cmp.w	r2, #231735296	; 0xdd00000
{
 8009fd6:	b470      	push	{r4, r5, r6}
    int32_t hLowerOutputLimit = (int32_t)pHandle->uLowerLimit;//pHandle->hLowerOutputLimit;//
 8009fd8:	bf12      	itee	ne
 8009fda:	e9d0 460b 	ldrdne	r4, r6, [r0, #44]	; 0x2c
    	hLowerOutputLimit = -INT32_MAX;
 8009fde:	4e24      	ldreq	r6, [pc, #144]	; (800a070 <PI_Controller+0xa4>)
    	hUpperOutputLimit = INT32_MAX;
 8009fe0:	f06f 4400 	mvneq.w	r4, #2147483648	; 0x80000000
    if (wProcessVarError < 0) {
 8009fe4:	2900      	cmp	r1, #0
    wProportional_Term = (int32_t)pHandle->hKpGain * wProcessVarError;
 8009fe6:	fb01 f303 	mul.w	r3, r1, r3
    if (wProcessVarError < 0) {
 8009fea:	db3b      	blt.n	800a064 <PI_Controller+0x98>
    		wProportional_Term = -INT32_MAX;
    	}
    }
    else {
    	if (wProportional_Term < wProcessVarError) {
			wProportional_Term = INT32_MAX;
 8009fec:	4299      	cmp	r1, r3
 8009fee:	bfc8      	it	gt
 8009ff0:	f06f 4300 	mvngt.w	r3, #2147483648	; 0x80000000
		}
    }

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8009ff4:	f9b0 5006 	ldrsh.w	r5, [r0, #6]
 8009ff8:	b185      	cbz	r5, 800a01c <PI_Controller+0x50>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = (int32_t)pHandle->hKiGain * (wProcessVarError);
 8009ffa:	fb01 f505 	mul.w	r5, r1, r5
      wIntegral_sum_temp = (int32_t)pHandle->wIntegralTerm + wIntegral_Term;
 8009ffe:	6881      	ldr	r1, [r0, #8]

      if (wIntegral_sum_temp < 0)
 800a000:	eb11 0c05 	adds.w	ip, r1, r5
 800a004:	d423      	bmi.n	800a04e <PI_Controller+0x82>
      {
        if (pHandle->wIntegralTerm < 0)
        {
          if (wIntegral_Term < 0)
          {
            wIntegral_sum_temp = -INT32_MAX;
 800a006:	4229      	tst	r1, r5
 800a008:	4919      	ldr	r1, [pc, #100]	; (800a070 <PI_Controller+0xa4>)
 800a00a:	bf48      	it	mi
 800a00c:	468c      	movmi	ip, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 800a00e:	4562      	cmp	r2, ip
 800a010:	db05      	blt.n	800a01e <PI_Controller+0x52>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 800a012:	6902      	ldr	r2, [r0, #16]
 800a014:	4562      	cmp	r2, ip
 800a016:	dc02      	bgt.n	800a01e <PI_Controller+0x52>
      {
        pHandle->wIntegralTerm = pHandle->wLowerIntegralLimit;
      }
      else
      {
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 800a018:	4662      	mov	r2, ip
 800a01a:	e000      	b.n	800a01e <PI_Controller+0x52>
 800a01c:	462a      	mov	r2, r5
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    int32_t wP_TermDiv = (wProportional_Term >> pHandle->hKpDivisorPOW2);
 800a01e:	8b81      	ldrh	r1, [r0, #28]
 800a020:	410b      	asrs	r3, r1
    int32_t wI_TermDiv = (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 800a022:	8bc1      	ldrh	r1, [r0, #30]
 800a024:	fa42 f101 	asr.w	r1, r2, r1
    wOutput_32 = wP_TermDiv;// + wI_TermDiv;
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 800a028:	440b      	add	r3, r1
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 800a02a:	429c      	cmp	r4, r3
 800a02c:	da05      	bge.n	800a03a <PI_Controller+0x6e>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 800a02e:	1ae3      	subs	r3, r4, r3
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 800a030:	441a      	add	r2, r3
 800a032:	6082      	str	r2, [r0, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
 800a034:	b220      	sxth	r0, r4
}
 800a036:	bc70      	pop	{r4, r5, r6}
 800a038:	4770      	bx	lr
    else if (wOutput_32 < hLowerOutputLimit)
 800a03a:	429e      	cmp	r6, r3
      wDischarge = hLowerOutputLimit - wOutput_32;
 800a03c:	bfc5      	ittet	gt
 800a03e:	1af3      	subgt	r3, r6, r3
 800a040:	4634      	movgt	r4, r6
 800a042:	461c      	movle	r4, r3
    pHandle->wIntegralTerm += wDischarge;
 800a044:	18d2      	addgt	r2, r2, r3
 800a046:	6082      	str	r2, [r0, #8]
  return (returnValue);
 800a048:	b220      	sxth	r0, r4
}
 800a04a:	bc70      	pop	{r4, r5, r6}
 800a04c:	4770      	bx	lr
        if (pHandle->wIntegralTerm > 0)
 800a04e:	2900      	cmp	r1, #0
 800a050:	dddd      	ble.n	800a00e <PI_Controller+0x42>
          if (wIntegral_Term > 0)
 800a052:	2d00      	cmp	r5, #0
 800a054:	dddb      	ble.n	800a00e <PI_Controller+0x42>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 800a056:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a05a:	428a      	cmp	r2, r1
 800a05c:	d1df      	bne.n	800a01e <PI_Controller+0x52>
            wIntegral_sum_temp = INT32_MAX;
 800a05e:	4694      	mov	ip, r2
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 800a060:	4662      	mov	r2, ip
 800a062:	e7dc      	b.n	800a01e <PI_Controller+0x52>
    		wProportional_Term = -INT32_MAX;
 800a064:	4d02      	ldr	r5, [pc, #8]	; (800a070 <PI_Controller+0xa4>)
 800a066:	4299      	cmp	r1, r3
 800a068:	bfb8      	it	lt
 800a06a:	462b      	movlt	r3, r5
 800a06c:	e7c2      	b.n	8009ff4 <PI_Controller+0x28>
 800a06e:	bf00      	nop
 800a070:	80000001 	.word	0x80000001

0800a074 <PID_Controller>:
    int32_t wDifferential_Term;
    int32_t wDeltaError;
    int32_t wTemp_output;
    int32_t wlimit_output;

    if (0 == pHandle->hKdGain) /* derivative terms not used */
 800a074:	f9b0 2022 	ldrsh.w	r2, [r0, #34]	; 0x22
{
 800a078:	b538      	push	{r3, r4, r5, lr}
 800a07a:	4604      	mov	r4, r0
    if (0 == pHandle->hKdGain) /* derivative terms not used */
 800a07c:	b952      	cbnz	r2, 800a094 <PID_Controller+0x20>
    {
      wTemp_output = PI_Controller(pHandle, wProcessVarError);
 800a07e:	f7ff ffa5 	bl	8009fcc <PI_Controller>
      {

      }*/
    }

    if (wTemp_output > pHandle->uUpperLimit)
 800a082:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a084:	4283      	cmp	r3, r0
 800a086:	db03      	blt.n	800a090 <PID_Controller+0x1c>
	  {
		  wTemp_output = pHandle->uUpperLimit;
	  }
	  else if (wTemp_output < pHandle->uLowerLimit)
 800a088:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800a08a:	4283      	cmp	r3, r0
 800a08c:	bfb8      	it	lt
 800a08e:	4603      	movlt	r3, r0
    returnValue = (int16_t) wTemp_output;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 800a090:	b218      	sxth	r0, r3
 800a092:	bd38      	pop	{r3, r4, r5, pc}
      wDeltaError = wProcessVarError - pHandle->wPrevProcessVarError;
 800a094:	6a85      	ldr	r5, [r0, #40]	; 0x28
      wDifferential_Term >>= pHandle->hKdDivisorPOW2;
 800a096:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
      pHandle->wPrevProcessVarError = wProcessVarError;
 800a098:	62a1      	str	r1, [r4, #40]	; 0x28
      wDeltaError = wProcessVarError - pHandle->wPrevProcessVarError;
 800a09a:	1b4d      	subs	r5, r1, r5
      wDifferential_Term = pHandle->hKdGain * wDeltaError;
 800a09c:	fb02 f505 	mul.w	r5, r2, r5
      wDifferential_Term >>= pHandle->hKdDivisorPOW2;
 800a0a0:	411d      	asrs	r5, r3
      int32_t pi_ouput = PI_Controller(pHandle, wProcessVarError);
 800a0a2:	f7ff ff93 	bl	8009fcc <PI_Controller>
      wTemp_output = pi_ouput + wDifferential_Term;
 800a0a6:	4428      	add	r0, r5
 800a0a8:	e7eb      	b.n	800a082 <PID_Controller+0xe>
 800a0aa:	bf00      	nop

0800a0ac <POT_Init>:
 * This function must be called once before starting to use the component.
 * 
 * @param pHandle Handle on the Potentiometer component to initialize
 */
void POT_Init(Potentiometer_Handle_t *pHandle)
{
 800a0ac:	b510      	push	{r4, lr}
  }
  else
  {
#endif /* NULL_PTR_CHECK_POT */
    /* Potentiometer component init */
    pHandle->LPFilterBandwidth = (uint16_t)(1 << pHandle->LPFilterBandwidthPOW2);
 800a0ae:	7a03      	ldrb	r3, [r0, #8]
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	409a      	lsls	r2, r3
 800a0b4:	b2d2      	uxtb	r2, r2
{
 800a0b6:	4604      	mov	r4, r0
    pHandle->LPFilterBandwidth = (uint16_t)(1 << pHandle->LPFilterBandwidthPOW2);
 800a0b8:	7242      	strb	r2, [r0, #9]
    /* Nothing to do */
  }
  else
  {
#endif /* NULL_PTR_CHECK_POT */
    for (uint8_t i = 0; i < pHandle->LPFilterBandwidth; i++)
 800a0ba:	b122      	cbz	r2, 800a0c6 <POT_Init+0x1a>
    {
      pHandle->PotMeasArray[i] = (uint16_t) 0;
 800a0bc:	6800      	ldr	r0, [r0, #0]
 800a0be:	0052      	lsls	r2, r2, #1
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	f001 ff53 	bl	800bf6c <memset>
    }

    pHandle->PotValueAccumulator = (uint32_t)0;
 800a0c6:	2300      	movs	r3, #0
    pHandle->Index = (uint16_t)0;
 800a0c8:	72a3      	strb	r3, [r4, #10]
    pHandle->PotValueAccumulator = (uint32_t)0;
 800a0ca:	6063      	str	r3, [r4, #4]
    pHandle->Valid = (bool) false;
 800a0cc:	7323      	strb	r3, [r4, #12]
}
 800a0ce:	bd10      	pop	{r4, pc}

0800a0d0 <POT_Clear>:
{
 800a0d0:	b510      	push	{r4, lr}
    for (uint8_t i = 0; i < pHandle->LPFilterBandwidth; i++)
 800a0d2:	7a42      	ldrb	r2, [r0, #9]
{
 800a0d4:	4604      	mov	r4, r0
    for (uint8_t i = 0; i < pHandle->LPFilterBandwidth; i++)
 800a0d6:	b122      	cbz	r2, 800a0e2 <POT_Clear+0x12>
      pHandle->PotMeasArray[i] = (uint16_t) 0;
 800a0d8:	6800      	ldr	r0, [r0, #0]
 800a0da:	0052      	lsls	r2, r2, #1
 800a0dc:	2100      	movs	r1, #0
 800a0de:	f001 ff45 	bl	800bf6c <memset>
    pHandle->PotValueAccumulator = (uint32_t)0;
 800a0e2:	2300      	movs	r3, #0
    pHandle->Index = (uint16_t)0;
 800a0e4:	72a3      	strb	r3, [r4, #10]
    pHandle->PotValueAccumulator = (uint32_t)0;
 800a0e6:	6063      	str	r3, [r4, #4]
    pHandle->Valid = (bool) false;
 800a0e8:	7323      	strb	r3, [r4, #12]
#ifdef NULL_PTR_CHECK_POT
  }
#endif /* NULL_PTR_CHECK_POT */
}
 800a0ea:	bd10      	pop	{r4, pc}

0800a0ec <POT_TakeMeasurement>:
  }
  else
  {
#endif /* NULL_PTR_CHECK_POT */
    /* Update the Accumulator */
    pHandle->PotValueAccumulator -= (uint32_t) pHandle->PotMeasArray[pHandle->Index];
 800a0ec:	7a83      	ldrb	r3, [r0, #10]
 800a0ee:	6802      	ldr	r2, [r0, #0]
{
 800a0f0:	b410      	push	{r4}
    pHandle->PotValueAccumulator -= (uint32_t) pHandle->PotMeasArray[pHandle->Index];
 800a0f2:	f832 c013 	ldrh.w	ip, [r2, r3, lsl #1]
 800a0f6:	6844      	ldr	r4, [r0, #4]
    pHandle->PotMeasArray[pHandle->Index] = rawValue;
 800a0f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    pHandle->PotValueAccumulator += (uint32_t) pHandle->PotMeasArray[pHandle->Index];

    /* Update the Index */
    pHandle->Index++;
 800a0fc:	3301      	adds	r3, #1
    if (pHandle->Index == pHandle->LPFilterBandwidth)
 800a0fe:	7a42      	ldrb	r2, [r0, #9]
    pHandle->Index++;
 800a100:	b2db      	uxtb	r3, r3
    pHandle->PotValueAccumulator += (uint32_t) pHandle->PotMeasArray[pHandle->Index];
 800a102:	4421      	add	r1, r4
 800a104:	eba1 010c 	sub.w	r1, r1, ip
    if (pHandle->Index == pHandle->LPFilterBandwidth)
 800a108:	429a      	cmp	r2, r3
    pHandle->PotValueAccumulator += (uint32_t) pHandle->PotMeasArray[pHandle->Index];
 800a10a:	6041      	str	r1, [r0, #4]
    pHandle->Index++;
 800a10c:	7283      	strb	r3, [r0, #10]
    if (pHandle->Index == pHandle->LPFilterBandwidth)
 800a10e:	d103      	bne.n	800a118 <POT_TakeMeasurement+0x2c>
    {
      pHandle->Index = 0;
 800a110:	2200      	movs	r2, #0
      /* The Index has reached the end of the measurement array. 
       * So, the accumulator is only made of actual measure. 
       * Hence, its value is considered valid. */
      pHandle->Valid = true;
 800a112:	2301      	movs	r3, #1
      pHandle->Index = 0;
 800a114:	7282      	strb	r2, [r0, #10]
      pHandle->Valid = true;
 800a116:	7303      	strb	r3, [r0, #12]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_POT
  }
#endif /* NULL_PTR_CHECK_POT */
}
 800a118:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a11c:	4770      	bx	lr
 800a11e:	bf00      	nop

0800a120 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 800a120:	6882      	ldr	r2, [r0, #8]
{
 800a122:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 800a124:	89d1      	ldrh	r1, [r2, #14]
 800a126:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 800a12a:	8993      	ldrh	r3, [r2, #12]
 800a12c:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 800a130:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 800a134:	fb13 230c 	smlabb	r3, r3, ip, r2
 800a138:	2b00      	cmp	r3, #0

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 800a13a:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 800a13e:	bfbc      	itt	lt
 800a140:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 800a144:	33ff      	addlt	r3, #255	; 0xff
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 800a146:	ebd2 4323 	rsbs	r3, r2, r3, asr #16
 800a14a:	bf48      	it	mi
 800a14c:	330f      	addmi	r3, #15
 800a14e:	eb02 1223 	add.w	r2, r2, r3, asr #4
 800a152:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 800a154:	f85d fb04 	ldr.w	pc, [sp], #4

0800a158 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float_t The average measured motor power expressed in Watts.
  */
__weak float_t PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 800a158:	b510      	push	{r4, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 800a15a:	f9b0 3000 	ldrsh.w	r3, [r0]
{
 800a15e:	ed2d 8b02 	vpush	{d8}
 800a162:	4604      	mov	r4, r0
  PowerW = ((float_t)pHandle->hAvrgElMotorPower * (float_t)VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 800a164:	68c0      	ldr	r0, [r0, #12]
 800a166:	ee08 3a10 	vmov	s16, r3
 800a16a:	f7ff fb33 	bl	80097d4 <VBS_GetAvBusVoltage_V>
 800a16e:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 800a172:	edd4 7a01 	vldr	s15, [r4, #4]
 800a176:	ee07 0a10 	vmov	s14, r0
 800a17a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800a17e:	eeb8 0a47 	vcvt.f32.u32	s0, s14

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 800a182:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a186:	ecbd 8b02 	vpop	{d8}
 800a18a:	bd10      	pop	{r4, pc}

0800a18c <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a18c:	6883      	ldr	r3, [r0, #8]
 800a18e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800a192:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a196:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800a198:	6883      	ldr	r3, [r0, #8]
 800a19a:	00d9      	lsls	r1, r3, #3
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 800a19c:	b082      	sub	sp, #8
 800a19e:	d418      	bmi.n	800a1d2 <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency  */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 800a1a0:	4b26      	ldr	r3, [pc, #152]	; (800a23c <R3_2_ADCxInit+0xb0>)
  MODIFY_REG(ADCx->CR,
 800a1a2:	6882      	ldr	r2, [r0, #8]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4926      	ldr	r1, [pc, #152]	; (800a240 <R3_2_ADCxInit+0xb4>)
 800a1a8:	099b      	lsrs	r3, r3, #6
 800a1aa:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 800a1ae:	fba1 1303 	umull	r1, r3, r1, r3
 800a1b2:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800a1b6:	099b      	lsrs	r3, r3, #6
 800a1b8:	005b      	lsls	r3, r3, #1
 800a1ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a1be:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 800a1c0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a1c2:	9b01      	ldr	r3, [sp, #4]
 800a1c4:	b12b      	cbz	r3, 800a1d2 <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 800a1c6:	9b01      	ldr	r3, [sp, #4]
 800a1c8:	3b01      	subs	r3, #1
 800a1ca:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a1cc:	9b01      	ldr	r3, [sp, #4]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d1f9      	bne.n	800a1c6 <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 800a1d2:	6883      	ldr	r3, [r0, #8]
 800a1d4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a1d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a1dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a1e0:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800a1e2:	6883      	ldr	r3, [r0, #8]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	dbfc      	blt.n	800a1e2 <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800a1e8:	6803      	ldr	r3, [r0, #0]
 800a1ea:	07da      	lsls	r2, r3, #31
 800a1ec:	d408      	bmi.n	800a200 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 800a1ee:	4a15      	ldr	r2, [pc, #84]	; (800a244 <R3_2_ADCxInit+0xb8>)
 800a1f0:	6883      	ldr	r3, [r0, #8]
 800a1f2:	4013      	ands	r3, r2
 800a1f4:	f043 0301 	orr.w	r3, r3, #1
 800a1f8:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800a1fa:	6803      	ldr	r3, [r0, #0]
 800a1fc:	07db      	lsls	r3, r3, #31
 800a1fe:	d5f7      	bpl.n	800a1f0 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 800a200:	6883      	ldr	r3, [r0, #8]
 800a202:	4a10      	ldr	r2, [pc, #64]	; (800a244 <R3_2_ADCxInit+0xb8>)
 800a204:	4013      	ands	r3, r2
 800a206:	f043 0308 	orr.w	r3, r3, #8
 800a20a:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 800a20c:	6883      	ldr	r3, [r0, #8]
 800a20e:	4013      	ands	r3, r2
 800a210:	f043 0320 	orr.w	r3, r3, #32
 800a214:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800a216:	68c3      	ldr	r3, [r0, #12]
 800a218:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a21c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a220:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a224:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800a226:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800a228:	f023 030f 	bic.w	r3, r3, #15
 800a22c:	6303      	str	r3, [r0, #48]	; 0x30
  MODIFY_REG(ADCx->CR,
 800a22e:	6883      	ldr	r3, [r0, #8]
 800a230:	4013      	ands	r3, r2
 800a232:	f043 0304 	orr.w	r3, r3, #4
 800a236:	6083      	str	r3, [r0, #8]

  /* Dummy conversion (ES0431 doc chap. 2.5.8 ADC channel 0 converted instead of the required ADC channel) 
     Note: Sequence length forced to zero in order to prevent ADC OverRun occurrence */
  LL_ADC_REG_SetSequencerLength(ADCx, 0U);
  LL_ADC_REG_StartConversion(ADCx);
}
 800a238:	b002      	add	sp, #8
 800a23a:	4770      	bx	lr
 800a23c:	200006cc 	.word	0x200006cc
 800a240:	053e2d63 	.word	0x053e2d63
 800a244:	7fffffc0 	.word	0x7fffffc0

0800a248 <R3_2_GetPhaseCurrents>:
#endif
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a248:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 800a24c:	f890 207a 	ldrb.w	r2, [r0, #122]	; 0x7a
{
 800a250:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a252:	681c      	ldr	r4, [r3, #0]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 800a254:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800a258:	6b9d      	ldr	r5, [r3, #56]	; 0x38
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 800a25a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 800a25c:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 800a260:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a264:	6863      	ldr	r3, [r4, #4]
 800a266:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a26a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a26e:	6063      	str	r3, [r4, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 800a270:	2a05      	cmp	r2, #5
 800a272:	f200 809d 	bhi.w	800a3b0 <R3_2_GetPhaseCurrents+0x168>
 800a276:	e8df f002 	tbb	[pc, r2]
 800a27a:	1d37      	.short	0x1d37
 800a27c:	3703031d 	.word	0x3703031d
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800a280:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 800a284:	4a4e      	ldr	r2, [pc, #312]	; (800a3c0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800a286:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 800a288:	4293      	cmp	r3, r2
 800a28a:	db58      	blt.n	800a33e <R3_2_GetPhaseCurrents+0xf6>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 800a28c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a290:	f280 8087 	bge.w	800a3a2 <R3_2_GetPhaseCurrents+0x15a>
        {
          Iab->a = INT16_MAX;
        }
        else
        {
          Iab->a = (int16_t)Aux;
 800a294:	fa0f fc83 	sxth.w	ip, r3
        }

        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 800a298:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 800a29c:	4d48      	ldr	r5, [pc, #288]	; (800a3c0 <R3_2_GetPhaseCurrents+0x178>)
          Iab->a = -INT16_MAX;
 800a29e:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 800a2a2:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 800a2a4:	42aa      	cmp	r2, r5
 800a2a6:	da5b      	bge.n	800a360 <R3_2_GetPhaseCurrents+0x118>
        {
          Iab->b = -INT16_MAX;
 800a2a8:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a2aa:	fa1f f38c 	uxth.w	r3, ip
 800a2ae:	f248 0201 	movw	r2, #32769	; 0x8001
 800a2b2:	e030      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800a2b4:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
        if (Aux < -INT16_MAX)
 800a2b8:	4b41      	ldr	r3, [pc, #260]	; (800a3c0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 800a2ba:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 800a2bc:	429c      	cmp	r4, r3
 800a2be:	db39      	blt.n	800a334 <R3_2_GetPhaseCurrents+0xec>
        else  if (Aux > INT16_MAX)
 800a2c0:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800a2c4:	da62      	bge.n	800a38c <R3_2_GetPhaseCurrents+0x144>
          Iab->a = (int16_t)Aux;
 800a2c6:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a2ca:	b2a3      	uxth	r3, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800a2cc:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
          Iab->a = -INT16_MAX;
 800a2d0:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800a2d4:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 800a2d6:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 800a2d8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800a2dc:	db39      	blt.n	800a352 <R3_2_GetPhaseCurrents+0x10a>
          Iab->b = INT16_MAX;
 800a2de:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800a2e2:	804a      	strh	r2, [r1, #2]
 800a2e4:	4615      	mov	r5, r2
 800a2e6:	e016      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 800a2e8:	f8d0 408c 	ldr.w	r4, [r0, #140]	; 0x8c
        if (Aux < -INT16_MAX)
 800a2ec:	4b34      	ldr	r3, [pc, #208]	; (800a3c0 <R3_2_GetPhaseCurrents+0x178>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 800a2ee:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 800a2f0:	429c      	cmp	r4, r3
 800a2f2:	db1a      	blt.n	800a32a <R3_2_GetPhaseCurrents+0xe2>
        else  if (Aux > INT16_MAX)
 800a2f4:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 800a2f8:	da3d      	bge.n	800a376 <R3_2_GetPhaseCurrents+0x12e>
          Iab->b = (int16_t)Aux;
 800a2fa:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a2fc:	b2a2      	uxth	r2, r4
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800a2fe:	f8d0 3090 	ldr.w	r3, [r0, #144]	; 0x90
          Iab->b = -INT16_MAX;
 800a302:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 800a304:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 800a306:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 800a308:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a30c:	db19      	blt.n	800a342 <R3_2_GetPhaseCurrents+0xfa>
          Iab->a = INT16_MAX;
 800a30e:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800a312:	800b      	strh	r3, [r1, #0]
 800a314:	469c      	mov	ip, r3
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a316:	4413      	add	r3, r2
 800a318:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 800a31a:	f8a0 5064 	strh.w	r5, [r0, #100]	; 0x64
    pHandle->_Super.Ia = Iab->a;
 800a31e:	f8a0 c062 	strh.w	ip, [r0, #98]	; 0x62
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a322:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a324:	f8a0 3066 	strh.w	r3, [r0, #102]	; 0x66
}
 800a328:	4770      	bx	lr
 800a32a:	461c      	mov	r4, r3
 800a32c:	f248 0201 	movw	r2, #32769	; 0x8001
 800a330:	461d      	mov	r5, r3
 800a332:	e7e4      	b.n	800a2fe <R3_2_GetPhaseCurrents+0xb6>
 800a334:	461c      	mov	r4, r3
 800a336:	46a4      	mov	ip, r4
 800a338:	f248 0301 	movw	r3, #32769	; 0x8001
 800a33c:	e7c6      	b.n	800a2cc <R3_2_GetPhaseCurrents+0x84>
 800a33e:	4694      	mov	ip, r2
 800a340:	e7aa      	b.n	800a298 <R3_2_GetPhaseCurrents+0x50>
        else  if (Aux < -INT16_MAX)
 800a342:	4c1f      	ldr	r4, [pc, #124]	; (800a3c0 <R3_2_GetPhaseCurrents+0x178>)
 800a344:	42a3      	cmp	r3, r4
 800a346:	da26      	bge.n	800a396 <R3_2_GetPhaseCurrents+0x14e>
          Iab->a = -INT16_MAX;
 800a348:	800c      	strh	r4, [r1, #0]
 800a34a:	f248 0301 	movw	r3, #32769	; 0x8001
 800a34e:	46a4      	mov	ip, r4
 800a350:	e7e1      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
        else  if (Aux < -INT16_MAX)
 800a352:	4d1b      	ldr	r5, [pc, #108]	; (800a3c0 <R3_2_GetPhaseCurrents+0x178>)
 800a354:	42aa      	cmp	r2, r5
 800a356:	da27      	bge.n	800a3a8 <R3_2_GetPhaseCurrents+0x160>
          Iab->b = -INT16_MAX;
 800a358:	804d      	strh	r5, [r1, #2]
 800a35a:	f248 0201 	movw	r2, #32769	; 0x8001
 800a35e:	e7da      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
        else  if (Aux > INT16_MAX)
 800a360:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800a364:	db0c      	blt.n	800a380 <R3_2_GetPhaseCurrents+0x138>
          Iab->b = INT16_MAX;
 800a366:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800a36a:	461a      	mov	r2, r3
 800a36c:	804b      	strh	r3, [r1, #2]
 800a36e:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a370:	fa1f f38c 	uxth.w	r3, ip
 800a374:	e7cf      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
 800a376:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800a37a:	4614      	mov	r4, r2
 800a37c:	4615      	mov	r5, r2
 800a37e:	e7be      	b.n	800a2fe <R3_2_GetPhaseCurrents+0xb6>
          Iab->b = (int16_t)Aux;
 800a380:	b215      	sxth	r5, r2
 800a382:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a384:	fa1f f38c 	uxth.w	r3, ip
 800a388:	b292      	uxth	r2, r2
 800a38a:	e7c4      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
 800a38c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800a390:	461c      	mov	r4, r3
 800a392:	469c      	mov	ip, r3
 800a394:	e79a      	b.n	800a2cc <R3_2_GetPhaseCurrents+0x84>
          Iab->a = (int16_t)Aux;
 800a396:	fa0f fc83 	sxth.w	ip, r3
 800a39a:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a39e:	b29b      	uxth	r3, r3
 800a3a0:	e7b9      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
 800a3a2:	f647 7cff 	movw	ip, #32767	; 0x7fff
 800a3a6:	e777      	b.n	800a298 <R3_2_GetPhaseCurrents+0x50>
          Iab->b = (int16_t)Aux;
 800a3a8:	b215      	sxth	r5, r2
 800a3aa:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a3ac:	b292      	uxth	r2, r2
 800a3ae:	e7b2      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
    pHandle->_Super.Ia = Iab->a;
 800a3b0:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 800a3b4:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 800a3b8:	880b      	ldrh	r3, [r1, #0]
 800a3ba:	884a      	ldrh	r2, [r1, #2]
 800a3bc:	e7ab      	b.n	800a316 <R3_2_GetPhaseCurrents+0xce>
 800a3be:	bf00      	nop
 800a3c0:	ffff8001 	.word	0xffff8001

0800a3c4 <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Return value of R3_1_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 800a3c4:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a3c6:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 800a3ca:	f890 4099 	ldrb.w	r4, [r0, #153]	; 0x99
 800a3ce:	f880 407a 	strb.w	r4, [r0, #122]	; 0x7a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800a3d2:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a3d6:	681b      	ldr	r3, [r3, #0]
  uint16_t Aux;

  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 800a3d8:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a3dc:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800a3de:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 800a3e0:	f8b0 4052 	ldrh.w	r4, [r0, #82]	; 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 800a3e4:	f8b0 0054 	ldrh.w	r0, [r0, #84]	; 0x54
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a3e8:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 800a3ea:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a3ec:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a3ee:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */
  /*  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u ) */
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800a3f0:	4904      	ldr	r1, [pc, #16]	; (800a404 <R3_2_SetADCSampPointPolarization+0x40>)
 800a3f2:	685b      	ldr	r3, [r3, #4]
}
 800a3f4:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800a3f8:	420b      	tst	r3, r1
}
 800a3fa:	bf14      	ite	ne
 800a3fc:	2001      	movne	r0, #1
 800a3fe:	2000      	moveq	r0, #0
 800a400:	4770      	bx	lr
 800a402:	bf00      	nop
 800a404:	02000070 	.word	0x02000070

0800a408 <R3_2_HFCurrentsPolarizationAB>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
 800a408:	b430      	push	{r4, r5}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a40a:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800a40e:	f890 4099 	ldrb.w	r4, [r0, #153]	; 0x99
 800a412:	681a      	ldr	r2, [r3, #0]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 800a414:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a418:	6b9c      	ldr	r4, [r3, #56]	; 0x38
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a41a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 800a41c:	f8d4 4080 	ldr.w	r4, [r4, #128]	; 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a420:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a424:	6853      	ldr	r3, [r2, #4]
 800a426:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a42a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a42e:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 800a430:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
 800a434:	2b0f      	cmp	r3, #15
 800a436:	d80d      	bhi.n	800a454 <R3_2_HFCurrentsPolarizationAB+0x4c>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 800a438:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a43c:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
      pHandle-> PhaseAOffset += ADCDataReg1;
 800a440:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 800a442:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a446:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 800a448:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a44a:	e9c0 4222 	strd	r4, r2, [r0, #136]	; 0x88
      pHandle->PolarizationCounter++;
 800a44e:	b2db      	uxtb	r3, r3
 800a450:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 800a454:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a456:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 800a458:	600b      	str	r3, [r1, #0]
}
 800a45a:	4770      	bx	lr

0800a45c <R3_2_HFCurrentsPolarizationC>:
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a45c:	f890 3099 	ldrb.w	r3, [r0, #153]	; 0x99
{
 800a460:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a462:	3314      	adds	r3, #20
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a464:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
 800a468:	6822      	ldr	r2, [r4, #0]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a46a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800a46e:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800a472:	6853      	ldr	r3, [r2, #4]
 800a474:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a478:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a47c:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 800a47e:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
 800a482:	2b0f      	cmp	r3, #15
 800a484:	d80a      	bhi.n	800a49c <R3_2_HFCurrentsPolarizationC+0x40>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 800a486:	f890 3098 	ldrb.w	r3, [r0, #152]	; 0x98
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a48a:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
      pHandle->PolarizationCounter++;
 800a48e:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a490:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 800a492:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a494:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
      pHandle->PolarizationCounter++;
 800a498:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    {
      /* Nothing to do */
    }

    /* During offset calibration no current is flowing in the phases */
    Iab->a = 0;
 800a49c:	2300      	movs	r3, #0
    Iab->b = 0;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a49e:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 800a4a2:	600b      	str	r3, [r1, #0]
}
 800a4a4:	4770      	bx	lr
 800a4a6:	bf00      	nop

0800a4a8 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a4a8:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800a4ac:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a4b0:	681b      	ldr	r3, [r3, #0]
  pHandle->ADCRegularLocked = true;
 800a4b2:	f04f 0c01 	mov.w	ip, #1
{
 800a4b6:	b530      	push	{r4, r5, lr}
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800a4b8:	fa22 f10c 	lsr.w	r1, r2, ip
  pHandle->_Super.TurnOnLowSidesAction = false;
 800a4bc:	f04f 0e00 	mov.w	lr, #0
 800a4c0:	f880 e07c 	strb.w	lr, [r0, #124]	; 0x7c
  pHandle->ADCRegularLocked = true;
 800a4c4:	f880 c0a0 	strb.w	ip, [r0, #160]	; 0xa0
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 800a4c8:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a4ca:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a4cc:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a4ce:	63d9      	str	r1, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a4d0:	f06f 0101 	mvn.w	r1, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a4d4:	641a      	str	r2, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a4d6:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a4d8:	691a      	ldr	r2, [r3, #16]
 800a4da:	07d2      	lsls	r2, r2, #31
 800a4dc:	d5fc      	bpl.n	800a4d8 <R3_2_SwitchOnPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a4de:	f06f 0201 	mvn.w	r2, #1
 800a4e2:	611a      	str	r2, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800a4e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a4e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a4ea:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a4ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a4ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a4f2:	645a      	str	r2, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 800a4f4:	f890 207b 	ldrb.w	r2, [r0, #123]	; 0x7b
 800a4f8:	2a02      	cmp	r2, #2
 800a4fa:	d007      	beq.n	800a50c <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a4fc:	f06f 0201 	mvn.w	r2, #1
 800a500:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a502:	68da      	ldr	r2, [r3, #12]
 800a504:	f042 0201 	orr.w	r2, r2, #1
 800a508:	60da      	str	r2, [r3, #12]
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 800a50a:	bd30      	pop	{r4, r5, pc}
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800a50c:	6a19      	ldr	r1, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a50e:	f8b0 5048 	ldrh.w	r5, [r0, #72]	; 0x48
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800a512:	f240 5255 	movw	r2, #1365	; 0x555
 800a516:	4211      	tst	r1, r2
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a518:	e9d0 140f 	ldrd	r1, r4, [r0, #60]	; 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a51c:	6c42      	ldr	r2, [r0, #68]	; 0x44
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800a51e:	d007      	beq.n	800a530 <R3_2_SwitchOnPWM+0x88>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a520:	618d      	str	r5, [r1, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a522:	f8b0 504a 	ldrh.w	r5, [r0, #74]	; 0x4a
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a526:	f8b0 104c 	ldrh.w	r1, [r0, #76]	; 0x4c
 800a52a:	61a5      	str	r5, [r4, #24]
 800a52c:	6191      	str	r1, [r2, #24]
}
 800a52e:	e7e5      	b.n	800a4fc <R3_2_SwitchOnPWM+0x54>
  WRITE_REG(GPIOx->BRR, PinMask);
 800a530:	628d      	str	r5, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a532:	f8b0 504a 	ldrh.w	r5, [r0, #74]	; 0x4a
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a536:	f8b0 104c 	ldrh.w	r1, [r0, #76]	; 0x4c
 800a53a:	62a5      	str	r5, [r4, #40]	; 0x28
 800a53c:	6291      	str	r1, [r2, #40]	; 0x28
}
 800a53e:	e7dd      	b.n	800a4fc <R3_2_SwitchOnPWM+0x54>

0800a540 <R3_2_SwitchOffPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a540:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->_Super.BrakeActionLock)
 800a544:	f890 1083 	ldrb.w	r1, [r0, #131]	; 0x83
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a548:	681b      	ldr	r3, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a54a:	68da      	ldr	r2, [r3, #12]
 800a54c:	f022 0201 	bic.w	r2, r2, #1
 800a550:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a552:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  pHandle->_Super.TurnOnLowSidesAction = false;
 800a554:	f04f 0c00 	mov.w	ip, #0
 800a558:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a55c:	f880 c07c 	strb.w	ip, [r0, #124]	; 0x7c
 800a560:	645a      	str	r2, [r3, #68]	; 0x44
  if (true == pHandle->_Super.BrakeActionLock)
 800a562:	b919      	cbnz	r1, 800a56c <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 800a564:	f890 207b 	ldrb.w	r2, [r0, #123]	; 0x7b
 800a568:	2a02      	cmp	r2, #2
 800a56a:	d00c      	beq.n	800a586 <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a56c:	f06f 0201 	mvn.w	r2, #1
 800a570:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a572:	691a      	ldr	r2, [r3, #16]
 800a574:	07d2      	lsls	r2, r2, #31
 800a576:	d5fc      	bpl.n	800a572 <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a578:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick */
  pHandle->ADCRegularLocked = false;
 800a57c:	2200      	movs	r2, #0
 800a57e:	6119      	str	r1, [r3, #16]
 800a580:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
 800a584:	4770      	bx	lr
{
 800a586:	b430      	push	{r4, r5}
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a588:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	; 0x3c
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a58c:	f8b0 5048 	ldrh.w	r5, [r0, #72]	; 0x48
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a590:	6c42      	ldr	r2, [r0, #68]	; 0x44
  WRITE_REG(GPIOx->BRR, PinMask);
 800a592:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a594:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
 800a598:	628c      	str	r4, [r1, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a59a:	f8b0 104c 	ldrh.w	r1, [r0, #76]	; 0x4c
 800a59e:	6291      	str	r1, [r2, #40]	; 0x28
 800a5a0:	f06f 0201 	mvn.w	r2, #1
 800a5a4:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a5a6:	691a      	ldr	r2, [r3, #16]
 800a5a8:	07d1      	lsls	r1, r2, #31
 800a5aa:	d5fc      	bpl.n	800a5a6 <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a5ac:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	6119      	str	r1, [r3, #16]
}
 800a5b4:	bc30      	pop	{r4, r5}
  pHandle->ADCRegularLocked = false;
 800a5b6:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
}
 800a5ba:	4770      	bx	lr

0800a5bc <R3_2_RLGetPhaseCurrents>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @param  pStator_Currents: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
 800a5bc:	b410      	push	{r4}
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a5be:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
 800a5c2:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a5c4:	6853      	ldr	r3, [r2, #4]
 800a5c6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a5ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5ce:	6053      	str	r3, [r2, #4]

    /* Disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 800a5d0:	f890 207a 	ldrb.w	r2, [r0, #122]	; 0x7a
    wAux = ((int32_t)pHandle->PhaseBOffset)
 800a5d4:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c

    /* Check saturation */
    if (wAux > -INT16_MAX)
 800a5d8:	480d      	ldr	r0, [pc, #52]	; (800a610 <R3_2_RLGetPhaseCurrents+0x54>)
         - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 800a5da:	3214      	adds	r2, #20
 800a5dc:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5e0:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
    wAux = ((int32_t)pHandle->PhaseBOffset)
 800a5e4:	1a9b      	subs	r3, r3, r2
    if (wAux > -INT16_MAX)
 800a5e6:	4283      	cmp	r3, r0
 800a5e8:	db05      	blt.n	800a5f6 <R3_2_RLGetPhaseCurrents+0x3a>
    {
      if (wAux < INT16_MAX)
 800a5ea:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	dc0b      	bgt.n	800a60a <R3_2_RLGetPhaseCurrents+0x4e>
    else
    {
      wAux = -INT16_MAX;
    }

    pStator_Currents->a = (int16_t)wAux;
 800a5f2:	b21b      	sxth	r3, r3
 800a5f4:	e000      	b.n	800a5f8 <R3_2_RLGetPhaseCurrents+0x3c>
 800a5f6:	4b07      	ldr	r3, [pc, #28]	; (800a614 <R3_2_RLGetPhaseCurrents+0x58>)
    pStator_Currents->b = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a5f8:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	f363 020f 	bfi	r2, r3, #0, #16
 800a602:	f363 421f 	bfi	r2, r3, #16, #16
 800a606:	600a      	str	r2, [r1, #0]
}
 800a608:	4770      	bx	lr
 800a60a:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800a60e:	e7f3      	b.n	800a5f8 <R3_2_RLGetPhaseCurrents+0x3c>
 800a610:	ffff8002 	.word	0xffff8002
 800a614:	ffff8001 	.word	0xffff8001

0800a618 <R3_2_RLSwitchOnPWM>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a618:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
{
 800a61c:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a61e:	6813      	ldr	r3, [r2, #0]
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 800a620:	6b94      	ldr	r4, [r2, #56]	; 0x38
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 800a622:	6d11      	ldr	r1, [r2, #80]	; 0x50

    pHandle->ADCRegularLocked=true;
 800a624:	2201      	movs	r2, #1
 800a626:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a62a:	f06f 0201 	mvn.w	r2, #1
 800a62e:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a630:	691a      	ldr	r2, [r3, #16]
 800a632:	07d2      	lsls	r2, r2, #31
 800a634:	d5fc      	bpl.n	800a630 <R3_2_RLSwitchOnPWM+0x18>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a636:	f06f 0201 	mvn.w	r2, #1
 800a63a:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a63c:	2201      	movs	r2, #1
 800a63e:	635a      	str	r2, [r3, #52]	; 0x34
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 800a640:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
 800a644:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a646:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a648:	691a      	ldr	r2, [r3, #16]
 800a64a:	07d2      	lsls	r2, r2, #31
 800a64c:	d5fc      	bpl.n	800a648 <R3_2_RLSwitchOnPWM+0x30>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a64e:	68da      	ldr	r2, [r3, #12]
 800a650:	f042 0201 	orr.w	r2, r2, #1
 800a654:	60da      	str	r2, [r3, #12]

    /* Enable TIMx update interrupt */
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 800a656:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a658:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a65c:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a65e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a660:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a664:	645a      	str	r2, [r3, #68]	; 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 800a666:	f890 207b 	ldrb.w	r2, [r0, #123]	; 0x7b
 800a66a:	2a02      	cmp	r2, #2
 800a66c:	d010      	beq.n	800a690 <R3_2_RLSwitchOnPWM+0x78>
      /* Nothing to do */
    }

    /* Set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 800a66e:	2303      	movs	r3, #3
 800a670:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a
  MODIFY_REG(ADCx->CR,
 800a674:	68a3      	ldr	r3, [r4, #8]
 800a676:	4a14      	ldr	r2, [pc, #80]	; (800a6c8 <R3_2_RLSwitchOnPWM+0xb0>)
 800a678:	4013      	ands	r3, r2
 800a67a:	f043 0308 	orr.w	r3, r3, #8
 800a67e:	60a3      	str	r3, [r4, #8]
 800a680:	688b      	ldr	r3, [r1, #8]
    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800a682:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a686:	4013      	ands	r3, r2
 800a688:	f043 0308 	orr.w	r3, r3, #8
 800a68c:	608b      	str	r3, [r1, #8]
 800a68e:	4770      	bx	lr
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800a690:	6a1a      	ldr	r2, [r3, #32]
 800a692:	f240 5355 	movw	r3, #1365	; 0x555
 800a696:	421a      	tst	r2, r3
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a698:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a69a:	f8b0 2048 	ldrh.w	r2, [r0, #72]	; 0x48
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800a69e:	d009      	beq.n	800a6b4 <R3_2_RLSwitchOnPWM+0x9c>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a6a0:	619a      	str	r2, [r3, #24]
        LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a6a2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a6a4:	f8b0 204a 	ldrh.w	r2, [r0, #74]	; 0x4a
 800a6a8:	619a      	str	r2, [r3, #24]
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a6aa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a6ac:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 800a6b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a6b2:	e7dc      	b.n	800a66e <R3_2_RLSwitchOnPWM+0x56>
  WRITE_REG(GPIOx->BRR, PinMask);
 800a6b4:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a6b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800a6b8:	f8b0 204a 	ldrh.w	r2, [r0, #74]	; 0x4a
 800a6bc:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a6be:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a6c0:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
 800a6c4:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a6c6:	e7d2      	b.n	800a66e <R3_2_RLSwitchOnPWM+0x56>
 800a6c8:	7fffffc0 	.word	0x7fffffc0

0800a6cc <R3_2_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a6cc:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800a6d0:	681b      	ldr	r3, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 800a6d2:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a6d6:	f06f 0201 	mvn.w	r2, #1
 800a6da:	f880 c07c 	strb.w	ip, [r0, #124]	; 0x7c
 800a6de:	611a      	str	r2, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a6e0:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a6e2:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a6e4:	63d9      	str	r1, [r3, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a6e6:	691a      	ldr	r2, [r3, #16]
 800a6e8:	07d2      	lsls	r2, r2, #31
 800a6ea:	d5fc      	bpl.n	800a6e6 <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a6ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a6f2:	645a      	str	r2, [r3, #68]	; 0x44
  if ((ES_GPIO == pHandle->_Super.LowSideOutputs))
 800a6f4:	f890 307b 	ldrb.w	r3, [r0, #123]	; 0x7b
 800a6f8:	2b02      	cmp	r3, #2
 800a6fa:	d000      	beq.n	800a6fe <R3_2_TurnOnLowSides+0x32>
 800a6fc:	4770      	bx	lr
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a6fe:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
{
 800a702:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a704:	6c43      	ldr	r3, [r0, #68]	; 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a706:	f8b0 4048 	ldrh.w	r4, [r0, #72]	; 0x48
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a70a:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a70c:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a710:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
 800a714:	618c      	str	r4, [r1, #24]
}
 800a716:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a71a:	619a      	str	r2, [r3, #24]
 800a71c:	4770      	bx	lr
 800a71e:	bf00      	nop

0800a720 <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 800a720:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 800a724:	b510      	push	{r4, lr}
 800a726:	f00c 0c3c 	and.w	ip, ip, #60	; 0x3c
 800a72a:	f101 0e08 	add.w	lr, r1, #8
 800a72e:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 800a730:	f85e 300c 	ldr.w	r3, [lr, ip]
 800a734:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a738:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a73c:	431a      	orrs	r2, r3
 800a73e:	f84e 200c 	str.w	r2, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 800a742:	684a      	ldr	r2, [r1, #4]
 800a744:	f000 0303 	and.w	r3, r0, #3
 800a748:	4313      	orrs	r3, r2
 800a74a:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 800a74c:	680a      	ldr	r2, [r1, #0]
 800a74e:	f000 0010 	and.w	r0, r0, #16
 800a752:	2301      	movs	r3, #1
 800a754:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 800a756:	ea33 0202 	bics.w	r2, r3, r2
 800a75a:	d014      	beq.n	800a786 <R3_2_SetAOReferenceVoltage+0x66>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 800a75c:	4a14      	ldr	r2, [pc, #80]	; (800a7b0 <R3_2_SetAOReferenceVoltage+0x90>)
 800a75e:	4815      	ldr	r0, [pc, #84]	; (800a7b4 <R3_2_SetAOReferenceVoltage+0x94>)
 800a760:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 800a762:	680c      	ldr	r4, [r1, #0]
 800a764:	fba0 0202 	umull	r0, r2, r0, r2
 800a768:	0cd2      	lsrs	r2, r2, #19
 800a76a:	4323      	orrs	r3, r4
 800a76c:	00d2      	lsls	r2, r2, #3
 800a76e:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 800a770:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 800a772:	9b00      	ldr	r3, [sp, #0]
 800a774:	b12b      	cbz	r3, 800a782 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 800a776:	9b00      	ldr	r3, [sp, #0]
 800a778:	3b01      	subs	r3, #1
 800a77a:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 800a77c:	9b00      	ldr	r3, [sp, #0]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d1f9      	bne.n	800a776 <R3_2_SetAOReferenceVoltage+0x56>
}
 800a782:	b002      	add	sp, #8
 800a784:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 800a786:	4b0a      	ldr	r3, [pc, #40]	; (800a7b0 <R3_2_SetAOReferenceVoltage+0x90>)
 800a788:	4a0a      	ldr	r2, [pc, #40]	; (800a7b4 <R3_2_SetAOReferenceVoltage+0x94>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	fba2 2303 	umull	r2, r3, r2, r3
 800a790:	0cdb      	lsrs	r3, r3, #19
 800a792:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a796:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a798:	9b01      	ldr	r3, [sp, #4]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d0f1      	beq.n	800a782 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 800a79e:	9b01      	ldr	r3, [sp, #4]
 800a7a0:	3b01      	subs	r3, #1
 800a7a2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a7a4:	9b01      	ldr	r3, [sp, #4]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d1f9      	bne.n	800a79e <R3_2_SetAOReferenceVoltage+0x7e>
}
 800a7aa:	b002      	add	sp, #8
 800a7ac:	bd10      	pop	{r4, pc}
 800a7ae:	bf00      	nop
 800a7b0:	200006cc 	.word	0x200006cc
 800a7b4:	431bde83 	.word	0x431bde83

0800a7b8 <R3_2_RLTurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a7b8:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800a7bc:	681b      	ldr	r3, [r3, #0]
  pHandle->ADCRegularLocked = true;
 800a7be:	f04f 0c01 	mov.w	ip, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a7c2:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a7c4:	f06f 0201 	mvn.w	r2, #1
 800a7c8:	f880 c0a0 	strb.w	ip, [r0, #160]	; 0xa0
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a7cc:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a7ce:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a7d0:	691a      	ldr	r2, [r3, #16]
 800a7d2:	07d2      	lsls	r2, r2, #31
 800a7d4:	d5fc      	bpl.n	800a7d0 <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a7d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a7d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a7dc:	645a      	str	r2, [r3, #68]	; 0x44
  if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 800a7de:	f890 307b 	ldrb.w	r3, [r0, #123]	; 0x7b
 800a7e2:	2b02      	cmp	r3, #2
 800a7e4:	d000      	beq.n	800a7e8 <R3_2_RLTurnOnLowSides+0x30>
 800a7e6:	4770      	bx	lr
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a7e8:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
{
 800a7ec:	b410      	push	{r4}
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a7ee:	6c43      	ldr	r3, [r0, #68]	; 0x44
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800a7f0:	f8b0 4048 	ldrh.w	r4, [r0, #72]	; 0x48
 800a7f4:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800a7f6:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
    LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800a7fa:	f8b0 204c 	ldrh.w	r2, [r0, #76]	; 0x4c
  WRITE_REG(GPIOx->BRR, PinMask);
 800a7fe:	628c      	str	r4, [r1, #40]	; 0x28
}
 800a800:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a804:	629a      	str	r2, [r3, #40]	; 0x28
 800a806:	4770      	bx	lr

0800a808 <R3_2_Init>:
{
 800a808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 800a80c:	f8d0 409c 	ldr.w	r4, [r0, #156]	; 0x9c
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 800a810:	6ba7      	ldr	r7, [r4, #56]	; 0x38
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 800a812:	6d26      	ldr	r6, [r4, #80]	; 0x50
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a814:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a816:	6825      	ldr	r5, [r4, #0]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 800a818:	f8d4 b00c 	ldr.w	fp, [r4, #12]
{
 800a81c:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800a81e:	e9d4 c006 	ldrd	ip, r0, [r4, #24]
{
 800a822:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a824:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a828:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800a82c:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 800a82e:	6a20      	ldr	r0, [r4, #32]
 800a830:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 800a832:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 800a836:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a838:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 800a83a:	e9d4 a904 	ldrd	sl, r9, [r4, #16]
 800a83e:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a840:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a844:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a846:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a848:	f022 0220 	bic.w	r2, r2, #32
 800a84c:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a84e:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a850:	6872      	ldr	r2, [r6, #4]
 800a852:	f022 0204 	bic.w	r2, r2, #4
 800a856:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a858:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a85c:	6872      	ldr	r2, [r6, #4]
 800a85e:	f022 0220 	bic.w	r2, r2, #32
 800a862:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a864:	6030      	str	r0, [r6, #0]
      if (TIM1 ==  TIMx)
 800a866:	4a85      	ldr	r2, [pc, #532]	; (800aa7c <R3_2_Init+0x274>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 800a868:	4885      	ldr	r0, [pc, #532]	; (800aa80 <R3_2_Init+0x278>)
 800a86a:	4295      	cmp	r5, r2
 800a86c:	6902      	ldr	r2, [r0, #16]
 800a86e:	bf0c      	ite	eq
 800a870:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 800a874:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 800a878:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 800a87a:	b181      	cbz	r1, 800a89e <R3_2_Init+0x96>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 800a87c:	e9d1 2000 	ldrd	r2, r0, [r1]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 800a880:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 800a884:	6989      	ldr	r1, [r1, #24]
 800a886:	f04e 0e01 	orr.w	lr, lr, #1
 800a88a:	f8c2 e000 	str.w	lr, [r2]
 800a88e:	6802      	ldr	r2, [r0, #0]
 800a890:	f042 0201 	orr.w	r2, r2, #1
 800a894:	6002      	str	r2, [r0, #0]
 800a896:	680a      	ldr	r2, [r1, #0]
 800a898:	f042 0201 	orr.w	r2, r2, #1
 800a89c:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 800a89e:	b1b3      	cbz	r3, 800a8ce <R3_2_Init+0xc6>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 800a8a0:	f894 20a7 	ldrb.w	r2, [r4, #167]	; 0xa7
 800a8a4:	2a01      	cmp	r2, #1
 800a8a6:	d00a      	beq.n	800a8be <R3_2_Init+0xb6>
 800a8a8:	f1bc 0f00 	cmp.w	ip, #0
 800a8ac:	d007      	beq.n	800a8be <R3_2_Init+0xb6>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 800a8ae:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	; 0xa2
 800a8b2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800a8b4:	9303      	str	r3, [sp, #12]
 800a8b6:	4661      	mov	r1, ip
 800a8b8:	f7ff ff32 	bl	800a720 <R3_2_SetAOReferenceVoltage>
 800a8bc:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a8be:	681a      	ldr	r2, [r3, #0]
 800a8c0:	f042 0201 	orr.w	r2, r2, #1
 800a8c4:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800a8cc:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 800a8ce:	f1bb 0f00 	cmp.w	fp, #0
 800a8d2:	d017      	beq.n	800a904 <R3_2_Init+0xfc>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 800a8d4:	f894 30a8 	ldrb.w	r3, [r4, #168]	; 0xa8
 800a8d8:	2b01      	cmp	r3, #1
 800a8da:	d007      	beq.n	800a8ec <R3_2_Init+0xe4>
 800a8dc:	9b00      	ldr	r3, [sp, #0]
 800a8de:	b12b      	cbz	r3, 800a8ec <R3_2_Init+0xe4>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 800a8e0:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	; 0xa2
 800a8e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800a8e6:	4619      	mov	r1, r3
 800a8e8:	f7ff ff1a 	bl	800a720 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a8ec:	f8db 3000 	ldr.w	r3, [fp]
 800a8f0:	f043 0301 	orr.w	r3, r3, #1
 800a8f4:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a8f8:	f8db 3000 	ldr.w	r3, [fp]
 800a8fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a900:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 800a904:	f1ba 0f00 	cmp.w	sl, #0
 800a908:	d017      	beq.n	800a93a <R3_2_Init+0x132>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 800a90a:	f894 30a9 	ldrb.w	r3, [r4, #169]	; 0xa9
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d007      	beq.n	800a922 <R3_2_Init+0x11a>
 800a912:	9b01      	ldr	r3, [sp, #4]
 800a914:	b12b      	cbz	r3, 800a922 <R3_2_Init+0x11a>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 800a916:	f8b4 20a2 	ldrh.w	r2, [r4, #162]	; 0xa2
 800a91a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800a91c:	4619      	mov	r1, r3
 800a91e:	f7ff feff 	bl	800a720 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a922:	f8da 3000 	ldr.w	r3, [sl]
 800a926:	f043 0301 	orr.w	r3, r3, #1
 800a92a:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a92e:	f8da 3000 	ldr.w	r3, [sl]
 800a932:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a936:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 800a93a:	f1b9 0f00 	cmp.w	r9, #0
 800a93e:	d017      	beq.n	800a970 <R3_2_Init+0x168>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 800a940:	f894 30aa 	ldrb.w	r3, [r4, #170]	; 0xaa
 800a944:	2b01      	cmp	r3, #1
 800a946:	d007      	beq.n	800a958 <R3_2_Init+0x150>
 800a948:	9b02      	ldr	r3, [sp, #8]
 800a94a:	b12b      	cbz	r3, 800a958 <R3_2_Init+0x150>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 800a94c:	f8b4 20a4 	ldrh.w	r2, [r4, #164]	; 0xa4
 800a950:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800a952:	4619      	mov	r1, r3
 800a954:	f7ff fee4 	bl	800a720 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a958:	f8d9 3000 	ldr.w	r3, [r9]
 800a95c:	f043 0301 	orr.w	r3, r3, #1
 800a960:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a964:	f8d9 3000 	ldr.w	r3, [r9]
 800a968:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a96c:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	07d9      	lsls	r1, r3, #31
 800a974:	d558      	bpl.n	800aa28 <R3_2_Init+0x220>
 800a976:	68b3      	ldr	r3, [r6, #8]
 800a978:	07da      	lsls	r2, r3, #31
 800a97a:	d551      	bpl.n	800aa20 <R3_2_Init+0x218>
  volatile uint32_t Brk2Timeout = 1000;
 800a97c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a980:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800a982:	682b      	ldr	r3, [r5, #0]
 800a984:	f023 0301 	bic.w	r3, r3, #1
 800a988:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a98a:	686b      	ldr	r3, [r5, #4]
 800a98c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a990:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a994:	606b      	str	r3, [r5, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800a996:	69ab      	ldr	r3, [r5, #24]
 800a998:	f043 0308 	orr.w	r3, r3, #8
 800a99c:	61ab      	str	r3, [r5, #24]
 800a99e:	69ab      	ldr	r3, [r5, #24]
 800a9a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a9a4:	61ab      	str	r3, [r5, #24]
 800a9a6:	69eb      	ldr	r3, [r5, #28]
 800a9a8:	f043 0308 	orr.w	r3, r3, #8
 800a9ac:	61eb      	str	r3, [r5, #28]
 800a9ae:	69eb      	ldr	r3, [r5, #28]
 800a9b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a9b4:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a9b6:	696b      	ldr	r3, [r5, #20]
 800a9b8:	f043 0301 	orr.w	r3, r3, #1
 800a9bc:	616b      	str	r3, [r5, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 800a9be:	f894 30ab 	ldrb.w	r3, [r4, #171]	; 0xab
 800a9c2:	2b02      	cmp	r3, #2
 800a9c4:	d03d      	beq.n	800aa42 <R3_2_Init+0x23a>
    if (M1 == pHandle->_Super.Motor)
 800a9c6:	f898 3078 	ldrb.w	r3, [r8, #120]	; 0x78
 800a9ca:	b92b      	cbnz	r3, 800a9d8 <R3_2_Init+0x1d0>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 800a9cc:	f894 30a6 	ldrb.w	r3, [r4, #166]	; 0xa6
 800a9d0:	2b01      	cmp	r3, #1
 800a9d2:	d03a      	beq.n	800aa4a <R3_2_Init+0x242>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 800a9d4:	2b03      	cmp	r3, #3
 800a9d6:	d048      	beq.n	800aa6a <R3_2_Init+0x262>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800a9d8:	f06f 0380 	mvn.w	r3, #128	; 0x80
 800a9dc:	612b      	str	r3, [r5, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800a9de:	692b      	ldr	r3, [r5, #16]
 800a9e0:	05db      	lsls	r3, r3, #23
 800a9e2:	d50f      	bpl.n	800aa04 <R3_2_Init+0x1fc>
  while ((Brk2Timeout != 0u) && (1U == result))
 800a9e4:	9b05      	ldr	r3, [sp, #20]
 800a9e6:	b173      	cbz	r3, 800aa06 <R3_2_Init+0x1fe>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800a9e8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a9ec:	612a      	str	r2, [r5, #16]
    Brk2Timeout--;
 800a9ee:	9b05      	ldr	r3, [sp, #20]
 800a9f0:	3b01      	subs	r3, #1
 800a9f2:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800a9f4:	692b      	ldr	r3, [r5, #16]
 800a9f6:	f413 7f80 	tst.w	r3, #256	; 0x100
  while ((Brk2Timeout != 0u) && (1U == result))
 800a9fa:	9b05      	ldr	r3, [sp, #20]
 800a9fc:	d003      	beq.n	800aa06 <R3_2_Init+0x1fe>
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d1f4      	bne.n	800a9ec <R3_2_Init+0x1e4>
 800aa02:	e000      	b.n	800aa06 <R3_2_Init+0x1fe>
 800aa04:	9b05      	ldr	r3, [sp, #20]
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 800aa06:	68eb      	ldr	r3, [r5, #12]
 800aa08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa0c:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CCER, Channels);
 800aa0e:	6a2b      	ldr	r3, [r5, #32]
 800aa10:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 800aa14:	f043 0305 	orr.w	r3, r3, #5
 800aa18:	622b      	str	r3, [r5, #32]
}
 800aa1a:	b007      	add	sp, #28
 800aa1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        R3_2_ADCxInit(ADCx_2);
 800aa20:	4630      	mov	r0, r6
 800aa22:	f7ff fbb3 	bl	800a18c <R3_2_ADCxInit>
 800aa26:	e7a9      	b.n	800a97c <R3_2_Init+0x174>
        R3_2_ADCxInit(ADCx_1);
 800aa28:	4638      	mov	r0, r7
 800aa2a:	f7ff fbaf 	bl	800a18c <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800aa2e:	2340      	movs	r3, #64	; 0x40
 800aa30:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa38:	607b      	str	r3, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800aa3a:	68b3      	ldr	r3, [r6, #8]
 800aa3c:	07da      	lsls	r2, r3, #31
 800aa3e:	d49d      	bmi.n	800a97c <R3_2_Init+0x174>
 800aa40:	e7ee      	b.n	800aa20 <R3_2_Init+0x218>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 800aa42:	f894 30ac 	ldrb.w	r3, [r4, #172]	; 0xac
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d004      	beq.n	800aa54 <R3_2_Init+0x24c>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 800aa4a:	f8b8 3094 	ldrh.w	r3, [r8, #148]	; 0x94
 800aa4e:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 800aa50:	626b      	str	r3, [r5, #36]	; 0x24
}
 800aa52:	e7c1      	b.n	800a9d8 <R3_2_Init+0x1d0>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 800aa54:	f894 20a6 	ldrb.w	r2, [r4, #166]	; 0xa6
 800aa58:	2a03      	cmp	r2, #3
 800aa5a:	d1f6      	bne.n	800aa4a <R3_2_Init+0x242>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800aa5c:	632b      	str	r3, [r5, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800aa5e:	696b      	ldr	r3, [r5, #20]
 800aa60:	f043 0301 	orr.w	r3, r3, #1
 800aa64:	616b      	str	r3, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800aa66:	632a      	str	r2, [r5, #48]	; 0x30
}
 800aa68:	e7ef      	b.n	800aa4a <R3_2_Init+0x242>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	632a      	str	r2, [r5, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800aa6e:	696a      	ldr	r2, [r5, #20]
 800aa70:	f042 0201 	orr.w	r2, r2, #1
 800aa74:	616a      	str	r2, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800aa76:	632b      	str	r3, [r5, #48]	; 0x30
}
 800aa78:	e7ae      	b.n	800a9d8 <R3_2_Init+0x1d0>
 800aa7a:	bf00      	nop
 800aa7c:	40012c00 	.word	0x40012c00
 800aa80:	e0042000 	.word	0xe0042000

0800aa84 <R3_2_SetOffsetCalib>:
{
 800aa84:	b410      	push	{r4}
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 800aa86:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 800aa8a:	680b      	ldr	r3, [r1, #0]
 800aa8c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    pHdl->offsetCalibStatus = true;
 800aa90:	2301      	movs	r3, #1
    pHandle->PhaseAOffset = (uint32_t)offsets->phaseAOffset;
 800aa92:	e9c0 4223 	strd	r4, r2, [r0, #140]	; 0x8c
    pHdl->offsetCalibStatus = true;
 800aa96:	f880 307f 	strb.w	r3, [r0, #127]	; 0x7f
}
 800aa9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa9e:	4770      	bx	lr

0800aaa0 <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = (int32_t)pHandle->PhaseAOffset;
 800aaa0:	e9d0 2323 	ldrd	r2, r3, [r0, #140]	; 0x8c
 800aaa4:	f8d0 0088 	ldr.w	r0, [r0, #136]	; 0x88
 800aaa8:	608b      	str	r3, [r1, #8]
 800aaaa:	e9c1 0200 	strd	r0, r2, [r1]
}
 800aaae:	4770      	bx	lr

0800aab0 <R3_2_CurrentReadingPolarization>:
{
 800aab0:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800aab2:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800aab6:	681d      	ldr	r5, [r3, #0]
  ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCDataReg1[0];
 800aab8:	6b9f      	ldr	r7, [r3, #56]	; 0x38
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCDataReg2[0];
 800aaba:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  if (true == pHandle->_Super.offsetCalibStatus)
 800aabc:	f890 307f 	ldrb.w	r3, [r0, #127]	; 0x7f
{
 800aac0:	b085      	sub	sp, #20
 800aac2:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 800aac4:	b1ab      	cbz	r3, 800aaf2 <R3_2_CurrentReadingPolarization+0x42>
  MODIFY_REG(ADCx->CR,
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	4a46      	ldr	r2, [pc, #280]	; (800abe4 <R3_2_CurrentReadingPolarization+0x134>)
 800aaca:	4013      	ands	r3, r2
 800aacc:	f043 0308 	orr.w	r3, r3, #8
 800aad0:	60bb      	str	r3, [r7, #8]
 800aad2:	68b3      	ldr	r3, [r6, #8]
 800aad4:	4013      	ands	r3, r2
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800aad6:	2180      	movs	r1, #128	; 0x80
 800aad8:	f043 0308 	orr.w	r3, r3, #8
 800aadc:	60b3      	str	r3, [r6, #8]
 800aade:	f8a0 1096 	strh.w	r1, [r0, #150]	; 0x96
  pHandle->_Super.Sector = SECTOR_5;
 800aae2:	2204      	movs	r2, #4
  pHandle->_Super.BrakeActionLock = false;
 800aae4:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 800aae6:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
  pHandle->_Super.BrakeActionLock = false;
 800aaea:	f884 3083 	strb.w	r3, [r4, #131]	; 0x83
}
 800aaee:	b005      	add	sp, #20
 800aaf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 800aaf2:	6802      	ldr	r2, [r0, #0]
 800aaf4:	9202      	str	r2, [sp, #8]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 800aaf6:	6942      	ldr	r2, [r0, #20]
 800aaf8:	9203      	str	r2, [sp, #12]
    pHandle->PolarizationCounter = 0U;
 800aafa:	f880 3098 	strb.w	r3, [r0, #152]	; 0x98
    pHandle->PhaseBOffset = 0U;
 800aafe:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
    pHandle->PhaseCOffset = 0U;
 800ab02:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  CLEAR_BIT(TIMx->CCER, Channels);
 800ab06:	6a2b      	ldr	r3, [r5, #32]
 800ab08:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 800ab0c:	f023 0305 	bic.w	r3, r3, #5
 800ab10:	622b      	str	r3, [r5, #32]
    pHandle->PolarizationSector=SECTOR_5;
 800ab12:	2304      	movs	r3, #4
 800ab14:	f880 3099 	strb.w	r3, [r0, #153]	; 0x99
    pHandle->_Super.Sector = SECTOR_5;
 800ab18:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 800ab1c:	4b32      	ldr	r3, [pc, #200]	; (800abe8 <R3_2_CurrentReadingPolarization+0x138>)
 800ab1e:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 800ab20:	4b32      	ldr	r3, [pc, #200]	; (800abec <R3_2_CurrentReadingPolarization+0x13c>)
 800ab22:	6143      	str	r3, [r0, #20]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800ab24:	2380      	movs	r3, #128	; 0x80
 800ab26:	f8a0 3096 	strh.w	r3, [r0, #150]	; 0x96
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800ab2a:	f7ff fcbd 	bl	800a4a8 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 800ab2e:	4a30      	ldr	r2, [pc, #192]	; (800abf0 <R3_2_CurrentReadingPolarization+0x140>)
 800ab30:	686b      	ldr	r3, [r5, #4]
 800ab32:	4013      	ands	r3, r2
 800ab34:	2b70      	cmp	r3, #112	; 0x70
 800ab36:	d1fb      	bne.n	800ab30 <R3_2_CurrentReadingPolarization+0x80>
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	4a2a      	ldr	r2, [pc, #168]	; (800abe4 <R3_2_CurrentReadingPolarization+0x134>)
 800ab3c:	4013      	ands	r3, r2
 800ab3e:	f043 0308 	orr.w	r3, r3, #8
 800ab42:	60bb      	str	r3, [r7, #8]
 800ab44:	68b3      	ldr	r3, [r6, #8]
 800ab46:	4013      	ands	r3, r2
 800ab48:	f043 0308 	orr.w	r3, r3, #8
                           pHandle->pParams_str->RepetitionCounter,
 800ab4c:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 800ab50:	60b3      	str	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 800ab52:	f104 0156 	add.w	r1, r4, #86	; 0x56
 800ab56:	f104 0398 	add.w	r3, r4, #152	; 0x98
 800ab5a:	f892 20a6 	ldrb.w	r2, [r2, #166]	; 0xa6
 800ab5e:	4628      	mov	r0, r5
 800ab60:	e9cd 1300 	strd	r1, r3, [sp]
 800ab64:	f7f8 ff36 	bl	80039d4 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 800ab68:	4620      	mov	r0, r4
 800ab6a:	f7ff fce9 	bl	800a540 <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 800ab6e:	2200      	movs	r2, #0
 800ab70:	f884 2098 	strb.w	r2, [r4, #152]	; 0x98
    pHandle->PolarizationSector=SECTOR_1;
 800ab74:	f884 2099 	strb.w	r2, [r4, #153]	; 0x99
    pHandle->_Super.Sector = SECTOR_1;
 800ab78:	f884 207a 	strb.w	r2, [r4, #122]	; 0x7a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 800ab7c:	4a1d      	ldr	r2, [pc, #116]	; (800abf4 <R3_2_CurrentReadingPolarization+0x144>)
 800ab7e:	6022      	str	r2, [r4, #0]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800ab80:	4620      	mov	r0, r4
 800ab82:	f7ff fc91 	bl	800a4a8 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 800ab86:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
    waitForPolarizationEnd(TIMx,
 800ab8a:	9b01      	ldr	r3, [sp, #4]
 800ab8c:	f892 20a6 	ldrb.w	r2, [r2, #166]	; 0xa6
 800ab90:	9900      	ldr	r1, [sp, #0]
 800ab92:	4628      	mov	r0, r5
 800ab94:	f7f8 ff1e 	bl	80039d4 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 800ab98:	4620      	mov	r0, r4
 800ab9a:	f7ff fcd1 	bl	800a540 <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800ab9e:	e9d4 1222 	ldrd	r1, r2, [r4, #136]	; 0x88
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800aba2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 800aba6:	0908      	lsrs	r0, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800aba8:	0911      	lsrs	r1, r2, #4
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800abaa:	091a      	lsrs	r2, r3, #4
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 800abac:	f8b4 3094 	ldrh.w	r3, [r4, #148]	; 0x94
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800abb0:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800abb4:	e9c4 0122 	strd	r0, r1, [r4, #136]	; 0x88
    LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod >> 1u);
 800abb8:	085b      	lsrs	r3, r3, #1
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800abba:	9902      	ldr	r1, [sp, #8]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 800abbc:	9a03      	ldr	r2, [sp, #12]
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800abbe:	6021      	str	r1, [r4, #0]
    pHandle->_Super.offsetCalibStatus = true;
 800abc0:	2001      	movs	r0, #1
 800abc2:	f884 007f 	strb.w	r0, [r4, #127]	; 0x7f
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 800abc6:	6162      	str	r2, [r4, #20]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800abc8:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800abca:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800abcc:	63eb      	str	r3, [r5, #60]	; 0x3c
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
 800abce:	696b      	ldr	r3, [r5, #20]
 800abd0:	f043 0320 	orr.w	r3, r3, #32
 800abd4:	616b      	str	r3, [r5, #20]
  SET_BIT(TIMx->CCER, Channels);
 800abd6:	6a2b      	ldr	r3, [r5, #32]
 800abd8:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 800abdc:	f043 0305 	orr.w	r3, r3, #5
 800abe0:	622b      	str	r3, [r5, #32]
}
 800abe2:	e77e      	b.n	800aae2 <R3_2_CurrentReadingPolarization+0x32>
 800abe4:	7fffffc0 	.word	0x7fffffc0
 800abe8:	0800a409 	.word	0x0800a409
 800abec:	0800a3c5 	.word	0x0800a3c5
 800abf0:	02000070 	.word	0x02000070
 800abf4:	0800a45d 	.word	0x0800a45d

0800abf8 <R3_2_SetADCSampPointSectX>:
{
 800abf8:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 800abfa:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 800abfe:	f8b0 e094 	ldrh.w	lr, [r0, #148]	; 0x94
 800ac02:	f8d0 109c 	ldr.w	r1, [r0, #156]	; 0x9c
 800ac06:	ebae 0203 	sub.w	r2, lr, r3
 800ac0a:	f8b1 4098 	ldrh.w	r4, [r1, #152]	; 0x98
 800ac0e:	b292      	uxth	r2, r2
 800ac10:	42a2      	cmp	r2, r4
 800ac12:	d917      	bls.n	800ac44 <R3_2_SetADCSampPointSectX+0x4c>
      pHandle->_Super.Sector = SECTOR_5;
 800ac14:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800ac16:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 800ac1a:	f880 207a 	strb.w	r2, [r0, #122]	; 0x7a
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800ac1e:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800ac20:	680a      	ldr	r2, [r1, #0]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 800ac22:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 800ac26:	f8b0 4052 	ldrh.w	r4, [r0, #82]	; 0x52
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 800ac2a:	f8b0 1054 	ldrh.w	r1, [r0, #84]	; 0x54
  WRITE_REG(TIMx->CCR1, CompareValue);
 800ac2e:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800ac30:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800ac32:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800ac34:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800ac36:	6852      	ldr	r2, [r2, #4]
 800ac38:	4b10      	ldr	r3, [pc, #64]	; (800ac7c <R3_2_SetADCSampPointSectX+0x84>)
 800ac3a:	421a      	tst	r2, r3
}
 800ac3c:	bf14      	ite	ne
 800ac3e:	2001      	movne	r0, #1
 800ac40:	2000      	moveq	r0, #0
 800ac42:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 800ac44:	f8b0 c05a 	ldrh.w	ip, [r0, #90]	; 0x5a
 800ac48:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 800ac4c:	fa1f fc8c 	uxth.w	ip, ip
 800ac50:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 800ac54:	d904      	bls.n	800ac60 <R3_2_SetADCSampPointSectX+0x68>
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 800ac56:	f8b1 209c 	ldrh.w	r2, [r1, #156]	; 0x9c
 800ac5a:	1a9b      	subs	r3, r3, r2
 800ac5c:	b29b      	uxth	r3, r3
 800ac5e:	e7df      	b.n	800ac20 <R3_2_SetADCSampPointSectX+0x28>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 800ac60:	4423      	add	r3, r4
 800ac62:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 800ac64:	459e      	cmp	lr, r3
 800ac66:	d8db      	bhi.n	800ac20 <R3_2_SetADCSampPointSectX+0x28>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800ac68:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800ac6a:	f44f 7280 	mov.w	r2, #256	; 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800ac6e:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800ac72:	f8a0 2096 	strh.w	r2, [r0, #150]	; 0x96
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800ac76:	b29b      	uxth	r3, r3
 800ac78:	e7d2      	b.n	800ac20 <R3_2_SetADCSampPointSectX+0x28>
 800ac7a:	bf00      	nop
 800ac7c:	02000070 	.word	0x02000070

0800ac80 <R3_2_TIMx_UP_IRQHandler>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800ac80:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
{
 800ac84:	b5f0      	push	{r4, r5, r6, r7, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800ac86:	e9d2 4500 	ldrd	r4, r5, [r2]
{
 800ac8a:	4684      	mov	ip, r0
    if (OPAMPParams != NULL)
 800ac8c:	2d00      	cmp	r5, #0
 800ac8e:	d039      	beq.n	800ad04 <R3_2_TIMx_UP_IRQHandler+0x84>
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 800ac90:	f890 007a 	ldrb.w	r0, [r0, #122]	; 0x7a
 800ac94:	f100 030e 	add.w	r3, r0, #14
 800ac98:	4686      	mov	lr, r0
 800ac9a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ac9e:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d1fc      	bne.n	800ac9e <R3_2_TIMx_UP_IRQHandler+0x1e>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 800aca4:	eb05 0680 	add.w	r6, r5, r0, lsl #2
 800aca8:	b200      	sxth	r0, r0
 800acaa:	6b37      	ldr	r7, [r6, #48]	; 0x30
      if (OpampConfig != OPAMP_UNCHANGED)
 800acac:	1c7b      	adds	r3, r7, #1
 800acae:	d006      	beq.n	800acbe <R3_2_TIMx_UP_IRQHandler+0x3e>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 800acb0:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 800acb4:	6803      	ldr	r3, [r0, #0]
 800acb6:	f423 7386 	bic.w	r3, r3, #268	; 0x10c
 800acba:	433b      	orrs	r3, r7
 800acbc:	6003      	str	r3, [r0, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 800acbe:	6cb0      	ldr	r0, [r6, #72]	; 0x48
      if (OpampConfig != OPAMP_UNCHANGED)
 800acc0:	1c43      	adds	r3, r0, #1
 800acc2:	d005      	beq.n	800acd0 <R3_2_TIMx_UP_IRQHandler+0x50>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 800acc4:	69b5      	ldr	r5, [r6, #24]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 800acc6:	682b      	ldr	r3, [r5, #0]
 800acc8:	f423 7386 	bic.w	r3, r3, #268	; 0x10c
 800accc:	4303      	orrs	r3, r0
 800acce:	602b      	str	r3, [r5, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800acd0:	eb02 028e 	add.w	r2, r2, lr, lsl #2
 800acd4:	f8bc 3096 	ldrh.w	r3, [ip, #150]	; 0x96
 800acd8:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800acda:	4318      	orrs	r0, r3
 800acdc:	64c8      	str	r0, [r1, #76]	; 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800acde:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800ace0:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800ace4:	4313      	orrs	r3, r2
 800ace6:	64cb      	str	r3, [r1, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800ace8:	6863      	ldr	r3, [r4, #4]
 800acea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800acee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800acf2:	2280      	movs	r2, #128	; 0x80
 800acf4:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800acf8:	6063      	str	r3, [r4, #4]
}
 800acfa:	f10c 0078 	add.w	r0, ip, #120	; 0x78
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800acfe:	f8ac 2096 	strh.w	r2, [ip, #150]	; 0x96
}
 800ad02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800ad04:	f890 e07a 	ldrb.w	lr, [r0, #122]	; 0x7a
 800ad08:	f10e 030e 	add.w	r3, lr, #14
 800ad0c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ad10:	e7de      	b.n	800acd0 <R3_2_TIMx_UP_IRQHandler+0x50>
 800ad12:	bf00      	nop

0800ad14 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 800ad14:	f890 107e 	ldrb.w	r1, [r0, #126]	; 0x7e
{
 800ad18:	b410      	push	{r4}
  if (false == pHandle->_Super.RLDetectionMode)
 800ad1a:	2900      	cmp	r1, #0
 800ad1c:	d13f      	bne.n	800ad9e <R3_2_RLDetectionModeEnable+0x8a>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800ad1e:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800ad22:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ad24:	699a      	ldr	r2, [r3, #24]
 800ad26:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ad2a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800ad2e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800ad32:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ad34:	6a1a      	ldr	r2, [r3, #32]
 800ad36:	f042 0201 	orr.w	r2, r2, #1
 800ad3a:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800ad3c:	6a1a      	ldr	r2, [r3, #32]
 800ad3e:	f022 0204 	bic.w	r2, r2, #4
 800ad42:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800ad44:	6359      	str	r1, [r3, #52]	; 0x34
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 800ad46:	f890 207b 	ldrb.w	r2, [r0, #123]	; 0x7b
 800ad4a:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800ad4c:	f103 0418 	add.w	r4, r3, #24
 800ad50:	d033      	beq.n	800adba <R3_2_RLDetectionModeEnable+0xa6>
    else if (ES_GPIO ==  pHandle->_Super.LowSideOutputs)
 800ad52:	2a02      	cmp	r2, #2
 800ad54:	d10f      	bne.n	800ad76 <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ad56:	699a      	ldr	r2, [r3, #24]
 800ad58:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800ad5c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800ad60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ad64:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ad66:	6a1a      	ldr	r2, [r3, #32]
 800ad68:	f042 0210 	orr.w	r2, r2, #16
 800ad6c:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800ad6e:	6a1a      	ldr	r2, [r3, #32]
 800ad70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad74:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ad76:	6862      	ldr	r2, [r4, #4]
 800ad78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800ad7c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800ad80:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 800ad84:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 800ad86:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 800ad88:	f8d0 108c 	ldr.w	r1, [r0, #140]	; 0x8c
 800ad8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ad90:	621a      	str	r2, [r3, #32]
 800ad92:	6a1a      	ldr	r2, [r3, #32]
 800ad94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ad98:	621a      	str	r2, [r3, #32]
 800ad9a:	f8c0 1088 	str.w	r1, [r0, #136]	; 0x88
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800ad9e:	4b0f      	ldr	r3, [pc, #60]	; (800addc <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 800ada0:	490f      	ldr	r1, [pc, #60]	; (800ade0 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800ada2:	4a10      	ldr	r2, [pc, #64]	; (800ade4 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800ada4:	4c10      	ldr	r4, [pc, #64]	; (800ade8 <R3_2_RLDetectionModeEnable+0xd4>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800ada6:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 800ada8:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800adaa:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800adac:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 800adb0:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.RLDetectionMode = true;
 800adb4:	f880 307e 	strb.w	r3, [r0, #126]	; 0x7e
}
 800adb8:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800adba:	699a      	ldr	r2, [r3, #24]
 800adbc:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800adc0:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800adc4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800adc8:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 800adca:	6a1a      	ldr	r2, [r3, #32]
 800adcc:	f022 0210 	bic.w	r2, r2, #16
 800add0:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 800add2:	6a1a      	ldr	r2, [r3, #32]
 800add4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800add8:	621a      	str	r2, [r3, #32]
}
 800adda:	e7cc      	b.n	800ad76 <R3_2_RLDetectionModeEnable+0x62>
 800addc:	0800a7b9 	.word	0x0800a7b9
 800ade0:	0800a619 	.word	0x0800a619
 800ade4:	0800a541 	.word	0x0800a541
 800ade8:	0800a5bd 	.word	0x0800a5bd

0800adec <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 800adec:	f890 307e 	ldrb.w	r3, [r0, #126]	; 0x7e
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d03c      	beq.n	800ae6e <R3_2_RLDetectionModeDisable+0x82>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800adf4:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800adf8:	681b      	ldr	r3, [r3, #0]
{
 800adfa:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800adfc:	699a      	ldr	r2, [r3, #24]
 800adfe:	4c43      	ldr	r4, [pc, #268]	; (800af0c <R3_2_RLDetectionModeDisable+0x120>)
 800ae00:	4022      	ands	r2, r4
 800ae02:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800ae06:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ae08:	6a1a      	ldr	r2, [r3, #32]
 800ae0a:	f042 0201 	orr.w	r2, r2, #1
 800ae0e:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->_Super.LowSideOutputs)
 800ae10:	f890 207b 	ldrb.w	r2, [r0, #123]	; 0x7b
 800ae14:	2a01      	cmp	r2, #1
 800ae16:	d02b      	beq.n	800ae70 <R3_2_RLDetectionModeDisable+0x84>
    else if (ES_GPIO == pHandle->_Super.LowSideOutputs)
 800ae18:	2a02      	cmp	r2, #2
 800ae1a:	d050      	beq.n	800aebe <R3_2_RLDetectionModeDisable+0xd2>
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 800ae1c:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
 800ae20:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800ae22:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ae24:	6999      	ldr	r1, [r3, #24]
 800ae26:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800ae2a:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 800ae2e:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 800ae32:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ae34:	6a19      	ldr	r1, [r3, #32]
 800ae36:	f041 0110 	orr.w	r1, r1, #16
 800ae3a:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800ae3c:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ae3e:	69d9      	ldr	r1, [r3, #28]
 800ae40:	4021      	ands	r1, r4
 800ae42:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 800ae46:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800ae48:	6a19      	ldr	r1, [r3, #32]
 800ae4a:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800ae4e:	6219      	str	r1, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800ae50:	492f      	ldr	r1, [pc, #188]	; (800af10 <R3_2_RLDetectionModeDisable+0x124>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 800ae52:	63da      	str	r2, [r3, #60]	; 0x3c
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800ae54:	4a2f      	ldr	r2, [pc, #188]	; (800af14 <R3_2_RLDetectionModeDisable+0x128>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800ae56:	6001      	str	r1, [r0, #0]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 800ae58:	492f      	ldr	r1, [pc, #188]	; (800af18 <R3_2_RLDetectionModeDisable+0x12c>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 800ae5a:	4c30      	ldr	r4, [pc, #192]	; (800af1c <R3_2_RLDetectionModeDisable+0x130>)
 800ae5c:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 800ae5e:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800ae60:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 800ae64:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 800ae68:	f880 307e 	strb.w	r3, [r0, #126]	; 0x7e
}
 800ae6c:	4770      	bx	lr
 800ae6e:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 800ae70:	6a19      	ldr	r1, [r3, #32]
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 800ae72:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
 800ae76:	f041 0104 	orr.w	r1, r1, #4
 800ae7a:	0852      	lsrs	r2, r2, #1
 800ae7c:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800ae7e:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ae80:	6999      	ldr	r1, [r3, #24]
 800ae82:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800ae86:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 800ae8a:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 800ae8e:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ae90:	6a19      	ldr	r1, [r3, #32]
 800ae92:	f041 0110 	orr.w	r1, r1, #16
 800ae96:	6219      	str	r1, [r3, #32]
 800ae98:	6a19      	ldr	r1, [r3, #32]
 800ae9a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800ae9e:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800aea0:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aea2:	69d9      	ldr	r1, [r3, #28]
 800aea4:	4021      	ands	r1, r4
 800aea6:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 800aeaa:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800aeac:	6a19      	ldr	r1, [r3, #32]
 800aeae:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800aeb2:	6219      	str	r1, [r3, #32]
 800aeb4:	6a19      	ldr	r1, [r3, #32]
 800aeb6:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800aeba:	6219      	str	r1, [r3, #32]
}
 800aebc:	e7c8      	b.n	800ae50 <R3_2_RLDetectionModeDisable+0x64>
  CLEAR_BIT(TIMx->CCER, Channels);
 800aebe:	6a19      	ldr	r1, [r3, #32]
 800aec0:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
 800aec4:	f021 0104 	bic.w	r1, r1, #4
 800aec8:	0852      	lsrs	r2, r2, #1
 800aeca:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800aecc:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aece:	6999      	ldr	r1, [r3, #24]
 800aed0:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800aed4:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 800aed8:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 800aedc:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800aede:	6a19      	ldr	r1, [r3, #32]
 800aee0:	f041 0110 	orr.w	r1, r1, #16
 800aee4:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800aee6:	6a19      	ldr	r1, [r3, #32]
 800aee8:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800aeec:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800aeee:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aef0:	69d9      	ldr	r1, [r3, #28]
 800aef2:	4021      	ands	r1, r4
 800aef4:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 800aef8:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800aefa:	6a19      	ldr	r1, [r3, #32]
 800aefc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800af00:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800af02:	6a19      	ldr	r1, [r3, #32]
 800af04:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800af08:	6219      	str	r1, [r3, #32]
}
 800af0a:	e7a1      	b.n	800ae50 <R3_2_RLDetectionModeDisable+0x64>
 800af0c:	fffeff8c 	.word	0xfffeff8c
 800af10:	0800a249 	.word	0x0800a249
 800af14:	0800a541 	.word	0x0800a541
 800af18:	0800a4a9 	.word	0x0800a4a9
 800af1c:	0800a6cd 	.word	0x0800a6cd

0800af20 <R3_2_RLDetectionModeSetDuty>:
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800af20:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800af24:	f8b0 c094 	ldrh.w	ip, [r0, #148]	; 0x94
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800af28:	6812      	ldr	r2, [r2, #0]
{
 800af2a:	4603      	mov	r3, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800af2c:	69d0      	ldr	r0, [r2, #28]
 800af2e:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800af32:	fb0c f101 	mul.w	r1, ip, r1
 800af36:	f420 40e6 	bic.w	r0, r0, #29440	; 0x7300
{
 800af3a:	b410      	push	{r4}
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800af3c:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 800af3e:	2401      	movs	r4, #1
 800af40:	f440 40e0 	orr.w	r0, r0, #28672	; 0x7000
 800af44:	f883 40a0 	strb.w	r4, [r3, #160]	; 0xa0
    pHandle->_Super.CntPhA = (uint16_t)val;
 800af48:	f8a3 1050 	strh.w	r1, [r3, #80]	; 0x50
 800af4c:	61d0      	str	r0, [r2, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 800af4e:	f8b3 0074 	ldrh.w	r0, [r3, #116]	; 0x74
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 800af52:	f8b3 4076 	ldrh.w	r4, [r3, #118]	; 0x76
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 800af56:	ebac 0000 	sub.w	r0, ip, r0
  WRITE_REG(TIMx->CCR4, CompareValue);
 800af5a:	6410      	str	r0, [r2, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 800af5c:	63d4      	str	r4, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800af5e:	6351      	str	r1, [r2, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800af60:	6851      	ldr	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800af62:	f8b3 0056 	ldrh.w	r0, [r3, #86]	; 0x56
 800af66:	f021 7100 	bic.w	r1, r1, #33554432	; 0x2000000
 800af6a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
    pHdl->Sector = SECTOR_4;
 800af6e:	f04f 0c03 	mov.w	ip, #3
 800af72:	f041 0170 	orr.w	r1, r1, #112	; 0x70
 800af76:	6051      	str	r1, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800af78:	2801      	cmp	r0, #1
    pHdl->Sector = SECTOR_4;
 800af7a:	f883 c07a 	strb.w	ip, [r3, #122]	; 0x7a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800af7e:	6852      	ldr	r2, [r2, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800af80:	d007      	beq.n	800af92 <R3_2_RLDetectionModeSetDuty+0x72>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800af82:	4b07      	ldr	r3, [pc, #28]	; (800afa0 <R3_2_RLDetectionModeSetDuty+0x80>)
}
 800af84:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800af88:	421a      	tst	r2, r3
      hAux = MC_DURATION;
 800af8a:	bf14      	ite	ne
 800af8c:	2001      	movne	r0, #1
 800af8e:	2000      	moveq	r0, #0
}
 800af90:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 800af92:	2200      	movs	r2, #0
}
 800af94:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 800af98:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800af9c:	4770      	bx	lr
 800af9e:	bf00      	nop
 800afa0:	02000070 	.word	0x02000070

0800afa4 <R3_2_RLTurnOnLowSidesAndStart>:
  }
  else
  {
#endif
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800afa4:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
 800afa8:	681b      	ldr	r3, [r3, #0]

    pHandle->ADCRegularLocked=true;
 800afaa:	2101      	movs	r1, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800afac:	f06f 0201 	mvn.w	r2, #1
{
 800afb0:	b430      	push	{r4, r5}
    pHandle->ADCRegularLocked=true;
 800afb2:	f880 10a0 	strb.w	r1, [r0, #160]	; 0xa0
 800afb6:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800afb8:	691a      	ldr	r2, [r3, #16]
 800afba:	07d1      	lsls	r1, r2, #31
 800afbc:	d5fc      	bpl.n	800afb8 <R3_2_RLTurnOnLowSidesAndStart+0x14>
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH2(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH3(TIMx, 0x0U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 800afbe:	f8b0 2094 	ldrh.w	r2, [r0, #148]	; 0x94
  WRITE_REG(TIMx->CCR1, CompareValue);
 800afc2:	2100      	movs	r1, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800afc4:	f06f 0401 	mvn.w	r4, #1
 800afc8:	3a05      	subs	r2, #5
 800afca:	611c      	str	r4, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800afcc:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800afce:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800afd0:	63d9      	str	r1, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800afd2:	641a      	str	r2, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800afd4:	691a      	ldr	r2, [r3, #16]
 800afd6:	07d2      	lsls	r2, r2, #31
 800afd8:	d5fc      	bpl.n	800afd4 <R3_2_RLTurnOnLowSidesAndStart+0x30>
    {
      /* Nothing to do */
    }

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 800afda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800afdc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800afe0:	645a      	str	r2, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800afe2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800afe4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800afe8:	645a      	str	r2, [r3, #68]	; 0x44
    LL_TIM_EnableAllOutputs (TIMx);

    if (ES_GPIO == pHandle->_Super.LowSideOutputs )
 800afea:	f890 207b 	ldrb.w	r2, [r0, #123]	; 0x7b
 800afee:	2a02      	cmp	r2, #2
 800aff0:	d10b      	bne.n	800b00a <R3_2_RLTurnOnLowSidesAndStart+0x66>
    {
      /* It is executed during calibration phase the EN signal shall stay off */
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800aff2:	e9d0 410f 	ldrd	r4, r1, [r0, #60]	; 0x3c
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 800aff6:	f8b0 5048 	ldrh.w	r5, [r0, #72]	; 0x48
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800affa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  WRITE_REG(GPIOx->BSRR, PinMask);
 800affc:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800affe:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
 800b002:	618c      	str	r4, [r1, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 800b004:	f8b0 104c 	ldrh.w	r1, [r0, #76]	; 0x4c
 800b008:	6191      	str	r1, [r2, #24]
    else
    {
      /* Nothing to do */
    }

    pHdl->Sector = SECTOR_4;
 800b00a:	2203      	movs	r2, #3
 800b00c:	f880 207a 	strb.w	r2, [r0, #122]	; 0x7a
  SET_BIT(TIMx->CCER, Channels);
 800b010:	6a1a      	ldr	r2, [r3, #32]
 800b012:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b016:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800b018:	68da      	ldr	r2, [r3, #12]
 800b01a:	f042 0201 	orr.w	r2, r2, #1

    LL_TIM_EnableIT_UPDATE(TIMx);
#ifdef NULL_PTR_CHECK_R3_2_PWM_CURR_FDB
  }
#endif
}
 800b01e:	bc30      	pop	{r4, r5}
 800b020:	60da      	str	r2, [r3, #12]
 800b022:	4770      	bx	lr

0800b024 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800b024:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 800b028:	8a42      	ldrh	r2, [r0, #18]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800b02a:	8943      	ldrh	r3, [r0, #10]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800b02c:	4494      	add	ip, r2
 800b02e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 800b032:	b430      	push	{r4, r5}
 800b034:	2500      	movs	r5, #0
 800b036:	f36c 050f 	bfi	r5, ip, #0, #16
 800b03a:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800b03e:	b14b      	cbz	r3, 800b054 <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 800b040:	6944      	ldr	r4, [r0, #20]
 800b042:	2300      	movs	r3, #0
 800b044:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800b046:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 800b048:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800b04c:	8941      	ldrh	r1, [r0, #10]
 800b04e:	b29a      	uxth	r2, r3
 800b050:	4291      	cmp	r1, r2
 800b052:	d8f7      	bhi.n	800b044 <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 800b054:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 800b056:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 800b058:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 800b05a:	bc30      	pop	{r4, r5}
 800b05c:	4770      	bx	lr
 800b05e:	bf00      	nop

0800b060 <RVBS_Init>:
{
 800b060:	b508      	push	{r3, lr}
    RVBS_Clear(pHandle);
 800b062:	f7ff ffdf 	bl	800b024 <RVBS_Clear>
}
 800b066:	bd08      	pop	{r3, pc}

0800b068 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 800b068:	8982      	ldrh	r2, [r0, #12]
 800b06a:	89c1      	ldrh	r1, [r0, #14]
 800b06c:	428a      	cmp	r2, r1
 800b06e:	d00e      	beq.n	800b08e <RVBS_CheckFaultState+0x26>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800b070:	f8b0 c006 	ldrh.w	ip, [r0, #6]
 800b074:	8a43      	ldrh	r3, [r0, #18]
 800b076:	4563      	cmp	r3, ip
 800b078:	d807      	bhi.n	800b08a <RVBS_CheckFaultState+0x22>
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 800b07a:	7c03      	ldrb	r3, [r0, #16]
 800b07c:	b98b      	cbnz	r3, 800b0a2 <RVBS_CheckFaultState+0x3a>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 800b07e:	4561      	cmp	r1, ip
 800b080:	d913      	bls.n	800b0aa <RVBS_CheckFaultState+0x42>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 800b082:	2201      	movs	r2, #1
 800b084:	7402      	strb	r2, [r0, #16]
          fault = MC_NO_ERROR;
 800b086:	4618      	mov	r0, r3
 800b088:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 800b08a:	2004      	movs	r0, #4
 800b08c:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800b08e:	88c3      	ldrh	r3, [r0, #6]
 800b090:	429a      	cmp	r2, r3
 800b092:	d30a      	bcc.n	800b0aa <RVBS_CheckFaultState+0x42>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800b094:	8a40      	ldrh	r0, [r0, #18]
 800b096:	4298      	cmp	r0, r3
 800b098:	bf94      	ite	ls
 800b09a:	2000      	movls	r0, #0
 800b09c:	2001      	movhi	r0, #1
 800b09e:	0080      	lsls	r0, r0, #2
 800b0a0:	4770      	bx	lr
          fault = MC_OVER_VOLT;
        }
      }
      else
      {
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800b0a2:	4562      	cmp	r2, ip
 800b0a4:	d303      	bcc.n	800b0ae <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 800b0a6:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 800b0a8:	4770      	bx	lr
        fault = MC_OVER_VOLT;
 800b0aa:	2002      	movs	r0, #2
 800b0ac:	4770      	bx	lr
          pHandle->OverVoltageHysteresisUpDir = false;
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	7403      	strb	r3, [r0, #16]
          fault = MC_OVER_VOLT;
 800b0b2:	2002      	movs	r0, #2
 800b0b4:	4770      	bx	lr
 800b0b6:	bf00      	nop

0800b0b8 <RVBS_CalcAvVbus>:
{
 800b0b8:	b538      	push	{r3, r4, r5, lr}
    if (0xFFFFU == hAux)
 800b0ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b0be:	4299      	cmp	r1, r3
{
 800b0c0:	4604      	mov	r4, r0
    if (0xFFFFU == hAux)
 800b0c2:	d021      	beq.n	800b108 <RVBS_CalcAvVbus+0x50>
      pHandle->aBuffer[pHandle->index] = hAux;
 800b0c4:	6943      	ldr	r3, [r0, #20]
 800b0c6:	7e45      	ldrb	r5, [r0, #25]
 800b0c8:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800b0cc:	f8b0 e00a 	ldrh.w	lr, [r0, #10]
 800b0d0:	f01e 02ff 	ands.w	r2, lr, #255	; 0xff
 800b0d4:	d00d      	beq.n	800b0f2 <RVBS_CalcAvVbus+0x3a>
 800b0d6:	3a01      	subs	r2, #1
 800b0d8:	b2d2      	uxtb	r2, r2
 800b0da:	eb03 0042 	add.w	r0, r3, r2, lsl #1
 800b0de:	3b02      	subs	r3, #2
      wtemp = 0u;
 800b0e0:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 800b0e2:	f833 cf02 	ldrh.w	ip, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800b0e6:	4298      	cmp	r0, r3
        wtemp += pHandle->aBuffer[i];
 800b0e8:	4462      	add	r2, ip
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800b0ea:	d1fa      	bne.n	800b0e2 <RVBS_CalcAvVbus+0x2a>
      wtemp /= pHandle->LowPassFilterBW;
 800b0ec:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800b0f0:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 800b0f2:	f10e 3eff 	add.w	lr, lr, #4294967295
 800b0f6:	4575      	cmp	r5, lr
        pHandle->index++;
 800b0f8:	bf34      	ite	cc
 800b0fa:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 800b0fc:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800b0fe:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 800b100:	80a1      	strh	r1, [r4, #4]
        pHandle->index++;
 800b102:	bf34      	ite	cc
 800b104:	7665      	strbcc	r5, [r4, #25]
        pHandle->index = 0U;
 800b106:	7663      	strbcs	r3, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800b108:	4620      	mov	r0, r4
 800b10a:	f7ff ffad 	bl	800b068 <RVBS_CheckFaultState>
 800b10e:	8120      	strh	r0, [r4, #8]
}
 800b110:	bd38      	pop	{r3, r4, r5, pc}
 800b112:	bf00      	nop

0800b114 <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 800b114:	2300      	movs	r3, #0
    pHandle->TargetFinal = 0;
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 800b116:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 800b118:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 800b11c:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 800b120:	6142      	str	r2, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 800b122:	4770      	bx	lr

0800b124 <SPD_GetMecAngle>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->wMecAngle);
#else
  return (pHandle->wMecAngle);
#endif
}
 800b124:	6880      	ldr	r0, [r0, #8]
 800b126:	4770      	bx	lr

0800b128 <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 800b128:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 800b12c:	4770      	bx	lr
 800b12e:	bf00      	nop

0800b130 <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 800b130:	f9b1 3000 	ldrsh.w	r3, [r1]
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800b134:	f8b0 c016 	ldrh.w	ip, [r0, #22]
{
 800b138:	b410      	push	{r4}
    if (*pMecSpeedUnit < 0)
 800b13a:	2b00      	cmp	r3, #0
      hAux = -(*pMecSpeedUnit);
 800b13c:	bfb8      	it	lt
 800b13e:	425b      	neglt	r3, r3
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
 800b140:	b29b      	uxth	r3, r3
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800b142:	459c      	cmp	ip, r3
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 800b144:	78c1      	ldrb	r1, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 800b146:	7802      	ldrb	r2, [r0, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800b148:	8a84      	ldrh	r4, [r0, #20]
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800b14a:	d819      	bhi.n	800b180 <SPD_IsMecSpeedReliable+0x50>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800b14c:	429c      	cmp	r4, r3
 800b14e:	bf2c      	ite	cs
 800b150:	2400      	movcs	r4, #0
 800b152:	2401      	movcc	r4, #1
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 800b154:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800b158:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    if (pHandle->hMecAccelUnitP < 0)
 800b15c:	2b00      	cmp	r3, #0
      hAux = -(pHandle->hMecAccelUnitP);
 800b15e:	bfb8      	it	lt
 800b160:	425b      	neglt	r3, r3
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
 800b162:	b29b      	uxth	r3, r3
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800b164:	459c      	cmp	ip, r3
 800b166:	d300      	bcc.n	800b16a <SPD_IsMecSpeedReliable+0x3a>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 800b168:	b164      	cbz	r4, 800b184 <SPD_IsMecSpeedReliable+0x54>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800b16a:	4291      	cmp	r1, r2
 800b16c:	d901      	bls.n	800b172 <SPD_IsMecSpeedReliable+0x42>
      {
        bSpeedErrorNumber++;
 800b16e:	3201      	adds	r2, #1
 800b170:	b2d2      	uxtb	r2, r2
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800b172:	7002      	strb	r2, [r0, #0]
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 800b174:	1a50      	subs	r0, r2, r1
 800b176:	bf18      	it	ne
 800b178:	2001      	movne	r0, #1
 800b17a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b17e:	4770      	bx	lr
      SpeedError = true;
 800b180:	2401      	movs	r4, #1
 800b182:	e7e7      	b.n	800b154 <SPD_IsMecSpeedReliable+0x24>
        bSpeedErrorNumber = 0u;
 800b184:	4291      	cmp	r1, r2
 800b186:	bf88      	it	hi
 800b188:	2200      	movhi	r2, #0
 800b18a:	e7f2      	b.n	800b172 <SPD_IsMecSpeedReliable+0x42>

0800b18c <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 800b18c:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 800b190:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 800b194:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 800b198:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 800b19c:	b200      	sxth	r0, r0
 800b19e:	4770      	bx	lr

0800b1a0 <SPDPOT_Init>:
 * This function must be called once before the component can be used.
 * 
 * @param pHandle Handle on the Speed Potentiometer component to initialize
 */
void SPDPOT_Init(SpeedPotentiometer_Handle_t *pHandle)
{
 800b1a0:	b510      	push	{r4, lr}
 800b1a2:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    POT_Init(&pHandle->Pot);
 800b1a4:	f7fe ff82 	bl	800a0ac <POT_Init>
    /* Nothing to do */
  }
  else
  {
#endif
    POT_Clear((Potentiometer_Handle_t *)pHandle);
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	f7fe ff91 	bl	800a0d0 <POT_Clear>

    pHandle->LastSpeedRefSet = (uint16_t)0;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	83e3      	strh	r3, [r4, #30]
    pHandle->IsRunning = false;
 800b1b2:	f884 3020 	strb.w	r3, [r4, #32]
}
 800b1b6:	bd10      	pop	{r4, pc}

0800b1b8 <SPDPOT_Run>:
 * documentation for more details.

 * @param pHandle Handle on the Speed Potentiometer component
 */
bool SPDPOT_Run( SpeedPotentiometer_Handle_t *pHandle, uint16_t rawValue)
{
 800b1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    SpeednTorqCtrl_Handle_t *pSTC = pHandle->pMCI->pSTC;
 800b1ba:	6903      	ldr	r3, [r0, #16]
 800b1bc:	681e      	ldr	r6, [r3, #0]
{
 800b1be:	4604      	mov	r4, r0

    POT_TakeMeasurement((Potentiometer_Handle_t *)pHandle, rawValue);
 800b1c0:	f7fe ff94 	bl	800a0ec <POT_TakeMeasurement>

    if (MCM_SPEED_MODE == STC_GetControlMode(pSTC))
 800b1c4:	7833      	ldrb	r3, [r6, #0]
 800b1c6:	2b03      	cmp	r3, #3
 800b1c8:	d005      	beq.n	800b1d6 <SPDPOT_Run+0x1e>
          /* Nothing to do */
        }
      }
      else
      {
        pHandle->IsRunning = false;
 800b1ca:	2000      	movs	r0, #0
 800b1cc:	f884 0020 	strb.w	r0, [r4, #32]
  bool retVal = false;
 800b1d0:	4605      	mov	r5, r0
#ifdef NULL_PTR_CHECK_SPD_POT
  }
#endif /* NULL_PTR_CHECK_SPD_POT */

  return (retVal);
}
 800b1d2:	4628      	mov	r0, r5
 800b1d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (RUN == MCI_GetSTMState(pHandle->pMCI))
 800b1d6:	6920      	ldr	r0, [r4, #16]
 800b1d8:	f7f7 f9ec 	bl	80025b4 <MCI_GetSTMState>
 800b1dc:	2806      	cmp	r0, #6
 800b1de:	d1f4      	bne.n	800b1ca <SPDPOT_Run+0x12>
        if (false == pHandle->IsRunning)
 800b1e0:	f894 3020 	ldrb.w	r3, [r4, #32]
 800b1e4:	b92b      	cbnz	r3, 800b1f2 <SPDPOT_Run+0x3a>
          pHandle->LastSpeedRefSet ^= 65535;
 800b1e6:	8be3      	ldrh	r3, [r4, #30]
          pHandle->IsRunning = true;
 800b1e8:	2201      	movs	r2, #1
          pHandle->LastSpeedRefSet ^= 65535;
 800b1ea:	43db      	mvns	r3, r3
 800b1ec:	83e3      	strh	r3, [r4, #30]
          pHandle->IsRunning = true;
 800b1ee:	f884 2020 	strb.w	r2, [r4, #32]
static inline bool POT_ValidValueAvailable(Potentiometer_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_POT
    return ((NULL == pHandle) ? 0U : pHandle->Valid);
#else /* NULL_PTR_CHECK_POT */
    return (pHandle->Valid);
 800b1f2:	7b25      	ldrb	r5, [r4, #12]
        if (POT_ValidValueAvailable((Potentiometer_Handle_t *) pHandle))
 800b1f4:	2d00      	cmp	r5, #0
 800b1f6:	d0ec      	beq.n	800b1d2 <SPDPOT_Run+0x1a>
    return ((uint16_t)(pHandle->PotValueAccumulator >> pHandle->LPFilterBandwidthPOW2));
 800b1f8:	7a23      	ldrb	r3, [r4, #8]
 800b1fa:	6867      	ldr	r7, [r4, #4]
            if ((potValue <= (pHandle->LastSpeedRefSet - pHandle->SpeedAdjustmentRange)) ||
 800b1fc:	8b61      	ldrh	r1, [r4, #26]
 800b1fe:	40df      	lsrs	r7, r3
 800b200:	8be3      	ldrh	r3, [r4, #30]
 800b202:	b2ba      	uxth	r2, r7
 800b204:	1a58      	subs	r0, r3, r1
 800b206:	4282      	cmp	r2, r0
 800b208:	dd04      	ble.n	800b214 <SPDPOT_Run+0x5c>
                (potValue >= pHandle->LastSpeedRefSet + pHandle->SpeedAdjustmentRange))
 800b20a:	440b      	add	r3, r1
            if ((potValue <= (pHandle->LastSpeedRefSet - pHandle->SpeedAdjustmentRange)) ||
 800b20c:	429a      	cmp	r2, r3
 800b20e:	da01      	bge.n	800b214 <SPDPOT_Run+0x5c>
  bool retVal = false;
 800b210:	2500      	movs	r5, #0
 800b212:	e7de      	b.n	800b1d2 <SPDPOT_Run+0x1a>
              currentSpeed = SPD_GetAvrgMecSpeedUnit(speedHandle);
 800b214:	6970      	ldr	r0, [r6, #20]
 800b216:	f7ff ff87 	bl	800b128 <SPD_GetAvrgMecSpeedUnit>
              requestedSpeed = (int16_t)((potValue / pHandle->ConversionFactor) + pHandle->MinimumSpeed);
 800b21a:	8ba3      	ldrh	r3, [r4, #28]
 800b21c:	8b21      	ldrh	r1, [r4, #24]
              deltaSpeed = (int16_t)requestedSpeed - ((currentSpeed >= 0) ? currentSpeed : -currentSpeed);
 800b21e:	ea80 72e0 	eor.w	r2, r0, r0, asr #31
 800b222:	b2bf      	uxth	r7, r7
 800b224:	eba2 72e0 	sub.w	r2, r2, r0, asr #31
              requestedSpeed = (int16_t)((potValue / pHandle->ConversionFactor) + pHandle->MinimumSpeed);
 800b228:	fbb7 f1f1 	udiv	r1, r7, r1
 800b22c:	4419      	add	r1, r3
 800b22e:	b289      	uxth	r1, r1
              deltaSpeed = (int16_t)requestedSpeed - ((currentSpeed >= 0) ? currentSpeed : -currentSpeed);
 800b230:	b292      	uxth	r2, r2
 800b232:	1a8b      	subs	r3, r1, r2
 800b234:	b21b      	sxth	r3, r3
              if (deltaSpeed < 0)
 800b236:	2b00      	cmp	r3, #0
                deltaSpeed = - deltaSpeed;
 800b238:	bfbc      	itt	lt
 800b23a:	1a52      	sublt	r2, r2, r1
 800b23c:	b213      	sxthlt	r3, r2
              if (currentSpeed < 0)
 800b23e:	2800      	cmp	r0, #0
                requestedSpeed = - requestedSpeed;
 800b240:	bfb8      	it	lt
 800b242:	4249      	neglt	r1, r1
              rampDuration = ((uint32_t)deltaSpeed * 1000U) / pHandle->RampSlope;
 800b244:	ebc3 1243 	rsb	r2, r3, r3, lsl #5
 800b248:	eb03 0282 	add.w	r2, r3, r2, lsl #2
                requestedSpeed = - requestedSpeed;
 800b24c:	bfb8      	it	lt
 800b24e:	b289      	uxthlt	r1, r1
              rampDuration = ((uint32_t)deltaSpeed * 1000U) / pHandle->RampSlope;
 800b250:	6963      	ldr	r3, [r4, #20]
 800b252:	00d2      	lsls	r2, r2, #3
              STC_ExecRamp(pSTC, requestedSpeed, rampDuration);
 800b254:	b209      	sxth	r1, r1
 800b256:	4630      	mov	r0, r6
              rampDuration = ((uint32_t)deltaSpeed * 1000U) / pHandle->RampSlope;
 800b258:	fbb2 f2f3 	udiv	r2, r2, r3
              STC_ExecRamp(pSTC, requestedSpeed, rampDuration);
 800b25c:	f000 f82a 	bl	800b2b4 <STC_ExecRamp>
              pHandle->LastSpeedRefSet = potValue;
 800b260:	83e7      	strh	r7, [r4, #30]
              retVal = true;
 800b262:	e7b6      	b.n	800b1d2 <SPDPOT_Run+0x1a>

0800b264 <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 800b264:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	; 0x2c
    pHandle->PISpeed = pPI;
 800b268:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 800b26a:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	; 0x2e
    pHandle->SPD = SPD_Handle;
 800b26e:	6142      	str	r2, [r0, #20]
{
 800b270:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 800b272:	f890 402a 	ldrb.w	r4, [r0, #42]	; 0x2a
 800b276:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 800b278:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 800b27a:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 800b27e:	0409      	lsls	r1, r1, #16
 800b280:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 800b284:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b286:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 800b28a:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 800b28c:	6183      	str	r3, [r0, #24]
}
 800b28e:	4770      	bx	lr

0800b290 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 800b290:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b292:	4770      	bx	lr

0800b294 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 800b294:	7803      	ldrb	r3, [r0, #0]
 800b296:	2b03      	cmp	r3, #3
 800b298:	d000      	beq.n	800b29c <STC_Clear+0x8>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b29a:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 800b29c:	6900      	ldr	r0, [r0, #16]
 800b29e:	2100      	movs	r1, #0
 800b2a0:	f7fe be62 	b.w	8009f68 <PID_SetIntegralTerm>

0800b2a4 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 800b2a4:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800b2a8:	4770      	bx	lr
 800b2aa:	bf00      	nop

0800b2ac <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 800b2ac:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 800b2ae:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 800b2b0:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b2b2:	4770      	bx	lr

0800b2b4 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 800b2b4:	b410      	push	{r4}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800b2b6:	7803      	ldrb	r3, [r0, #0]
 800b2b8:	2b04      	cmp	r3, #4
 800b2ba:	d019      	beq.n	800b2f0 <STC_ExecRamp+0x3c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800b2bc:	f8b0 c01e 	ldrh.w	ip, [r0, #30]
 800b2c0:	4561      	cmp	r1, ip
 800b2c2:	dd03      	ble.n	800b2cc <STC_ExecRamp+0x18>
        allowedRange = false;
 800b2c4:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 800b2c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2ca:	4770      	bx	lr
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 800b2cc:	f9b0 4024 	ldrsh.w	r4, [r0, #36]	; 0x24
 800b2d0:	428c      	cmp	r4, r1
 800b2d2:	dcf7      	bgt.n	800b2c4 <STC_ExecRamp+0x10>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 800b2d4:	8c04      	ldrh	r4, [r0, #32]
 800b2d6:	42a1      	cmp	r1, r4
 800b2d8:	da03      	bge.n	800b2e2 <STC_ExecRamp+0x2e>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 800b2da:	f9b0 4022 	ldrsh.w	r4, [r0, #34]	; 0x22
 800b2de:	428c      	cmp	r4, r1
 800b2e0:	dbf0      	blt.n	800b2c4 <STC_ExecRamp+0x10>
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800b2e2:	6844      	ldr	r4, [r0, #4]
      if (0U == hDurationms)
 800b2e4:	b9aa      	cbnz	r2, 800b312 <STC_ExecRamp+0x5e>
        if (MCM_SPEED_MODE == pHandle->Mode)
 800b2e6:	2b03      	cmp	r3, #3
 800b2e8:	d10a      	bne.n	800b300 <STC_ExecRamp+0x4c>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800b2ea:	0409      	lsls	r1, r1, #16
 800b2ec:	6041      	str	r1, [r0, #4]
 800b2ee:	e009      	b.n	800b304 <STC_ExecRamp+0x50>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 800b2f0:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800b2f2:	4299      	cmp	r1, r3
 800b2f4:	dce6      	bgt.n	800b2c4 <STC_ExecRamp+0x10>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 800b2f6:	f9b0 3028 	ldrsh.w	r3, [r0, #40]	; 0x28
 800b2fa:	428b      	cmp	r3, r1
 800b2fc:	dce2      	bgt.n	800b2c4 <STC_ExecRamp+0x10>
      if (0U == hDurationms)
 800b2fe:	b9fa      	cbnz	r2, 800b340 <STC_ExecRamp+0x8c>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 800b300:	0409      	lsls	r1, r1, #16
 800b302:	6081      	str	r1, [r0, #8]
        pHandle->RampRemainingStep = 0U;
 800b304:	2300      	movs	r3, #0
 800b306:	60c3      	str	r3, [r0, #12]
        pHandle->IncDecAmount = 0;
 800b308:	6183      	str	r3, [r0, #24]
}
 800b30a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b30e:	2001      	movs	r0, #1
 800b310:	4770      	bx	lr
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800b312:	ea4f 4c24 	mov.w	ip, r4, asr #16
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800b316:	8b83      	ldrh	r3, [r0, #28]
        wAux /= 1000U;
 800b318:	4c0b      	ldr	r4, [pc, #44]	; (800b348 <STC_ExecRamp+0x94>)
        pHandle->TargetFinal = hTargetFinal;
 800b31a:	8041      	strh	r1, [r0, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800b31c:	fb02 f303 	mul.w	r3, r2, r3
        wAux /= 1000U;
 800b320:	fba4 4303 	umull	r4, r3, r4, r3
 800b324:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 800b326:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800b328:	eba1 0c0c 	sub.w	ip, r1, ip
 800b32c:	ea4f 420c 	mov.w	r2, ip, lsl #16
        pHandle->RampRemainingStep++;
 800b330:	60c3      	str	r3, [r0, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 800b332:	fb92 f2f3 	sdiv	r2, r2, r3
}
 800b336:	f85d 4b04 	ldr.w	r4, [sp], #4
        pHandle->IncDecAmount = wAux1;
 800b33a:	6182      	str	r2, [r0, #24]
 800b33c:	2001      	movs	r0, #1
}
 800b33e:	4770      	bx	lr
  return ((int16_t)(pHandle->TorqueRef >> 16));
 800b340:	f9b0 c00a 	ldrsh.w	ip, [r0, #10]
 800b344:	e7e7      	b.n	800b316 <STC_ExecRamp+0x62>
 800b346:	bf00      	nop
 800b348:	10624dd3 	.word	0x10624dd3

0800b34c <STC_CalcTorqueReference>:
#endif
  return (hTorqueReference);
}*/

__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 800b34c:	b538      	push	{r3, r4, r5, lr}
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
    {
      wCurrentReference = pHandle->TorqueRef;
 800b34e:	e9d0 5101 	ldrd	r5, r1, [r0, #4]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800b352:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 800b354:	68c3      	ldr	r3, [r0, #12]
      wCurrentReference = pHandle->TorqueRef;
 800b356:	2a04      	cmp	r2, #4
 800b358:	bf08      	it	eq
 800b35a:	460d      	moveq	r5, r1
    if (pHandle->RampRemainingStep > 1U)
 800b35c:	2b01      	cmp	r3, #1
{
 800b35e:	4604      	mov	r4, r0
    if (pHandle->RampRemainingStep > 1U)
 800b360:	d908      	bls.n	800b374 <STC_CalcTorqueReference+0x28>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 800b362:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 800b364:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800b366:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 800b368:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 800b36a:	2a03      	cmp	r2, #3
 800b36c:	d00b      	beq.n	800b386 <STC_CalcTorqueReference+0x3a>
    {
      pHandle->TorqueRef = wCurrentReference;
      //FDCAN_Soft_FifoQ_Test(0x70, 4, wCurrentReference);
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 800b36e:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800b370:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 800b372:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 800b374:	d1f9      	bne.n	800b36a <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800b376:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800b37a:	2300      	movs	r3, #0
    if (MCM_SPEED_MODE == pHandle->Mode)
 800b37c:	2a03      	cmp	r2, #3
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800b37e:	ea4f 4505 	mov.w	r5, r5, lsl #16
      pHandle->RampRemainingStep = 0U;
 800b382:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 800b384:	d1f3      	bne.n	800b36e <STC_CalcTorqueReference+0x22>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800b386:	6960      	ldr	r0, [r4, #20]
 800b388:	f7ff fece 	bl	800b128 <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 800b38c:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 800b390:	b209      	sxth	r1, r1
 800b392:	6920      	ldr	r0, [r4, #16]
 800b394:	f7fe fe1a 	bl	8009fcc <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 800b398:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800b39a:	0405      	lsls	r5, r0, #16
 800b39c:	60a5      	str	r5, [r4, #8]
}
 800b39e:	bd38      	pop	{r3, r4, r5, pc}

0800b3a0 <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 800b3a0:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 800b3a4:	4770      	bx	lr
 800b3a6:	bf00      	nop

0800b3a8 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 800b3a8:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	b299      	uxth	r1, r3
 800b3b0:	f361 020f 	bfi	r2, r1, #0, #16
 800b3b4:	0c1b      	lsrs	r3, r3, #16
 800b3b6:	f363 421f 	bfi	r2, r3, #16, #16
{
 800b3ba:	b082      	sub	sp, #8
}
 800b3bc:	4610      	mov	r0, r2
 800b3be:	b002      	add	sp, #8
 800b3c0:	4770      	bx	lr
 800b3c2:	bf00      	nop

0800b3c4 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 800b3c4:	b510      	push	{r4, lr}
 800b3c6:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 800b3c8:	6940      	ldr	r0, [r0, #20]
 800b3ca:	f7ff fead 	bl	800b128 <SPD_GetAvrgMecSpeedUnit>
 800b3ce:	0400      	lsls	r0, r0, #16
 800b3d0:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 800b3d2:	bd10      	pop	{r4, pc}

0800b3d4 <STO_CR_CalcElAngle>:
  *         pInputs pointer to the observer inputs structure.
  * @retval int16_t rotor electrical angle (s16Degrees)
  */
//cstat !MISRAC2012-Rule-8.13
__weak int16_t STO_CR_CalcElAngle(STO_CR_Handle_t *pHandle, Observer_Inputs_t *pInputs)
{
 800b3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d8:	b085      	sub	sp, #20
    int16_t hRotor_Acceleration;
    int16_t hRotor_Angle;
    int16_t hValfa;
    int16_t hVbeta;

    int16_t hPrev_Rotor_Angle = pHandle->_Super.hElAngle;
 800b3da:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 800b3de:	9201      	str	r2, [sp, #4]
    int16_t hPrev_Rotor_Speed = pHandle->_Super.hElSpeedDpp;
    int16_t hMax_Instant_Accel = pHandle->MaxInstantElAcceleration;
 800b3e0:	f9b0 2176 	ldrsh.w	r2, [r0, #374]	; 0x176
 800b3e4:	9203      	str	r2, [sp, #12]

    if (pHandle->wBemf_alfa_est > ((int32_t)pHandle->hF2 * INT16_MAX))
 800b3e6:	f9b0 202e 	ldrsh.w	r2, [r0, #46]	; 0x2e
 800b3ea:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
    int16_t hPrev_Rotor_Speed = pHandle->_Super.hElSpeedDpp;
 800b3ec:	f9b0 b00e 	ldrsh.w	fp, [r0, #14]
    if (pHandle->wBemf_alfa_est > ((int32_t)pHandle->hF2 * INT16_MAX))
 800b3f0:	ebc2 32c2 	rsb	r2, r2, r2, lsl #15
 800b3f4:	4295      	cmp	r5, r2
{
 800b3f6:	4603      	mov	r3, r0
    if (pHandle->wBemf_alfa_est > ((int32_t)pHandle->hF2 * INT16_MAX))
 800b3f8:	f340 80f4 	ble.w	800b5e4 <STO_CR_CalcElAngle+0x210>
    {
      pHandle->wBemf_alfa_est = INT16_MAX * (int32_t)(pHandle->hF2);
 800b3fc:	63c2      	str	r2, [r0, #60]	; 0x3c
 800b3fe:	4615      	mov	r5, r2
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_CORDIC
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800b400:	f8b3 617e 	ldrh.w	r6, [r3, #382]	; 0x17e
#else
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est / pHandle->hF2);
#endif

    if (pHandle->wBemf_beta_est > (INT16_MAX * (int32_t)(pHandle->hF2)))
 800b404:	6c1c      	ldr	r4, [r3, #64]	; 0x40
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800b406:	fa45 f706 	asr.w	r7, r5, r6
    if (pHandle->wBemf_beta_est > (INT16_MAX * (int32_t)(pHandle->hF2)))
 800b40a:	42a2      	cmp	r2, r4
      hAux_Alfa = (int16_t)(pHandle->wBemf_alfa_est >> pHandle->F2LOG);
 800b40c:	b23f      	sxth	r7, r7
    if (pHandle->wBemf_beta_est > (INT16_MAX * (int32_t)(pHandle->hF2)))
 800b40e:	f2c0 80c7 	blt.w	800b5a0 <STO_CR_CalcElAngle+0x1cc>
    {
      pHandle->wBemf_beta_est = INT16_MAX * (int32_t)(pHandle->hF2);
    }
    else if (pHandle->wBemf_beta_est <= (-INT16_MAX * (int32_t)(pHandle->hF2)))
 800b412:	4252      	negs	r2, r2
 800b414:	4294      	cmp	r4, r2
 800b416:	f340 80c3 	ble.w	800b5a0 <STO_CR_CalcElAngle+0x1cc>
    {
      /* Nothing to do */
    }
#ifndef FULL_MISRA_C_COMPLIANCY_STO_CORDIC
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hAux_Beta = (int16_t)(pHandle->wBemf_beta_est >> pHandle->F2LOG);
 800b41a:	fa44 f606 	asr.w	r6, r4, r6
 800b41e:	b232      	sxth	r2, r6
 800b420:	9202      	str	r2, [sp, #8]
#else
      hAux_Beta = (int16_t)(pHandle->wBemf_beta_est / pHandle->hF2);
#endif

    if (pHandle->Ialfa_est > (INT16_MAX * (int32_t)(pHandle->hF1)))
 800b422:	f9b3 202c 	ldrsh.w	r2, [r3, #44]	; 0x2c
 800b426:	f8d3 9034 	ldr.w	r9, [r3, #52]	; 0x34
 800b42a:	ebc2 32c2 	rsb	r2, r2, r2, lsl #15
 800b42e:	4591      	cmp	r9, r2
 800b430:	f340 80de 	ble.w	800b5f0 <STO_CR_CalcElAngle+0x21c>
    {
      pHandle->Ialfa_est = INT16_MAX * (int32_t)(pHandle->hF1);
 800b434:	635a      	str	r2, [r3, #52]	; 0x34
 800b436:	4691      	mov	r9, r2
    else
    {
      /* Nothing to do */
    }

    if (pHandle->Ibeta_est > (INT16_MAX * (int32_t)(pHandle->hF1)))
 800b438:	f8d3 8038 	ldr.w	r8, [r3, #56]	; 0x38
 800b43c:	4542      	cmp	r2, r8
 800b43e:	f2c0 80ac 	blt.w	800b59a <STO_CR_CalcElAngle+0x1c6>
    {
      pHandle->Ibeta_est = INT16_MAX * (int32_t)(pHandle->hF1);
    }
    else if (pHandle->Ibeta_est <= (-INT16_MAX * (int32_t)(pHandle->hF1)))
 800b442:	4252      	negs	r2, r2
 800b444:	4590      	cmp	r8, r2
 800b446:	f340 80a8 	ble.w	800b59a <STO_CR_CalcElAngle+0x1c6>
      /* Nothing to do */
    }

#ifndef FULL_MISRA_C_COMPLIANCY_STO_CORDIC
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800b44a:	f8b3 c17c 	ldrh.w	ip, [r3, #380]	; 0x17c
    hAux = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ialfa_est / pHandle->hF1);
#endif

    wAux = (int32_t)(pHandle->hC1) * hAux;
 800b44e:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800b452:	f8b1 e004 	ldrh.w	lr, [r1, #4]
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800b456:	88ce      	ldrh	r6, [r1, #6]
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800b458:	f8b1 a008 	ldrh.w	sl, [r1, #8]
    wAux = (int32_t)(pHandle->hC1) * hAux;
 800b45c:	4610      	mov	r0, r2
    hIalfa_err = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800b45e:	fa49 f20c 	asr.w	r2, r9, ip
    hIbeta_err = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800b462:	fa48 fc0c 	asr.w	ip, r8, ip
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800b466:	eba2 0e0e 	sub.w	lr, r2, lr
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800b46a:	ebac 0606 	sub.w	r6, ip, r6
    wAux = (int32_t)(pHandle->hC1) * hAux;
 800b46e:	fb12 f200 	smulbb	r2, r2, r0
    hAux = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
#else
    hAux = (int16_t)(pHandle->Ibeta_est / pHandle->hF1);
#endif

    wAux = (int32_t)(pHandle->hC1) * hAux;
 800b472:	fb1c fc00 	smulbb	ip, ip, r0
    wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 800b476:	eba9 0202 	sub.w	r2, r9, r2
    wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 800b47a:	eba8 0c0c 	sub.w	ip, r8, ip
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800b47e:	f9b1 9000 	ldrsh.w	r9, [r1]
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800b482:	f9b1 8002 	ldrsh.w	r8, [r1, #2]
    wAux = (int32_t)(pHandle->hC2) * hIalfa_err;
 800b486:	f9b3 1022 	ldrsh.w	r1, [r3, #34]	; 0x22

    wAux = (int32_t)(pHandle->hC5) * hVbeta;
    wIbeta_est_Next += wAux;

    wAux = (int32_t)(pHandle->hC3) * hAux_Beta;
    wIbeta_est_Next -= wAux;
 800b48a:	9802      	ldr	r0, [sp, #8]
    {
      wDirection = -1;
    }

    /* Stores observed b-emfs */
    pHandle->hBemf_alfa_est = hAux_Alfa;
 800b48c:	f8a3 7044 	strh.w	r7, [r3, #68]	; 0x44
    hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 800b490:	b236      	sxth	r6, r6
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.alpha;
 800b492:	fb0a f909 	mul.w	r9, sl, r9
    wAux = (int32_t)(pInputs->Vbus) * pInputs->Valfa_beta.beta;
 800b496:	fb0a f808 	mul.w	r8, sl, r8
    wAux = (int32_t)(pHandle->hC5) * hValfa;
 800b49a:	f9b3 a028 	ldrsh.w	sl, [r3, #40]	; 0x28
    pHandle->hBemf_beta_est = hAux_Beta;
 800b49e:	f8a3 0046 	strh.w	r0, [r3, #70]	; 0x46
    wIbeta_est_Next += wAux;
 800b4a2:	fb01 cc06 	mla	ip, r1, r6, ip
    hVbeta = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b4a6:	ea4f 4828 	mov.w	r8, r8, asr #16
    wIbeta_est_Next += wAux;
 800b4aa:	fb0a cc08 	mla	ip, sl, r8, ip
    wAux = (int32_t)(pHandle->hC4) * hIalfa_err;
 800b4ae:	f9b3 8026 	ldrsh.w	r8, [r3, #38]	; 0x26
    hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 800b4b2:	fa0f fe8e 	sxth.w	lr, lr
    wIalfa_est_Next += wAux;
 800b4b6:	fb01 220e 	mla	r2, r1, lr, r2
    hValfa = (int16_t)(wAux >> 16); //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800b4ba:	ea4f 4929 	mov.w	r9, r9, asr #16
    wAux = (int32_t) hAux_Beta >> pHandle->F3POW2;
 800b4be:	8e59      	ldrh	r1, [r3, #50]	; 0x32
    wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 800b4c0:	fb0e 5e08 	mla	lr, lr, r8, r5
    wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 800b4c4:	fb08 4806 	mla	r8, r8, r6, r4
    wAux = (int32_t)(pHandle->hC3) * hAux_Alfa;
 800b4c8:	f9b3 6024 	ldrsh.w	r6, [r3, #36]	; 0x24
    wIalfa_est_Next += wAux;
 800b4cc:	fb0a 2209 	mla	r2, sl, r9, r2
    wAux = wAux * pHandle->hC6;
 800b4d0:	f9b3 902a 	ldrsh.w	r9, [r3, #42]	; 0x2a
    wIalfa_est_Next -= wAux;
 800b4d4:	fb06 2217 	mls	r2, r6, r7, r2
    wIbeta_est_Next -= wAux;
 800b4d8:	fb06 c610 	mls	r6, r6, r0, ip
    wAux = (int32_t) hAux_Beta >> pHandle->F3POW2;
 800b4dc:	fa40 fc01 	asr.w	ip, r0, r1
    wAux = wAux * pHandle->hC6;
 800b4e0:	fb0c fc09 	mul.w	ip, ip, r9
    wBemf_alfa_est_Next += wAux;
 800b4e4:	fb0c ec0b 	mla	ip, ip, fp, lr
    if (pHandle->Orig_ElSpeedDpp >= 0)
 800b4e8:	f9b3 e14e 	ldrsh.w	lr, [r3, #334]	; 0x14e
 800b4ec:	f1be 0f00 	cmp.w	lr, #0
    wAux = (int32_t) hAux_Alfa >> pHandle->F3POW2;
 800b4f0:	fa47 f101 	asr.w	r1, r7, r1
    wAux = wAux * pHandle->hC6;
 800b4f4:	bfb8      	it	lt
 800b4f6:	4264      	neglt	r4, r4
  */
static inline int16_t MCM_PhaseComputation(int32_t wBemf_alfa_est, int32_t wBemf_beta_est)
{

  /* Configure and call to CORDIC */
  WRITE_REG(CORDIC->CSR,CORDIC_CONFIG_PHASE);
 800b4f8:	4f52      	ldr	r7, [pc, #328]	; (800b644 <STO_CR_CalcElAngle+0x270>)
 800b4fa:	bfb8      	it	lt
 800b4fc:	426d      	neglt	r5, r5
 800b4fe:	fb01 f109 	mul.w	r1, r1, r9

    /* Calls the CORDIC blockset */
    wAux_Alpha = pHandle->wBemf_alfa_est * wDirection;
    wAux_Beta = pHandle->wBemf_beta_est * wDirection;

    hRotor_Angle = MCM_PhaseComputation(wAux_Alpha, -wAux_Beta);
 800b502:	f1c4 0400 	rsb	r4, r4, #0
 800b506:	f8df 9140 	ldr.w	r9, [pc, #320]	; 800b648 <STO_CR_CalcElAngle+0x274>
 800b50a:	f8c7 9000 	str.w	r9, [r7]
  WRITE_REG(CORDICx->WDATA, InData);
 800b50e:	607d      	str	r5, [r7, #4]
 800b510:	607c      	str	r4, [r7, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 800b512:	68bd      	ldr	r5, [r7, #8]

    hOrRotor_Speed = (int16_t)(hRotor_Angle - hPrev_Rotor_Angle);
 800b514:	f8bd 9004 	ldrh.w	r9, [sp, #4]
    wBemf_beta_est_Next -= wAux;
 800b518:	fb01 811b 	mls	r1, r1, fp, r8
    hOrRotor_Speed = (int16_t)(hRotor_Angle - hPrev_Rotor_Angle);
 800b51c:	ebc9 4715 	rsb	r7, r9, r5, lsr #16
      wDirection = -1;
 800b520:	bfb4      	ite	lt
 800b522:	f04f 3eff 	movlt.w	lr, #4294967295
      wDirection = 1;
 800b526:	f04f 0e01 	movge.w	lr, #1
    hRotor_Acceleration = hOrRotor_Speed - hPrev_Rotor_Speed;
 800b52a:	fa1f f88b 	uxth.w	r8, fp
 800b52e:	eba7 0408 	sub.w	r4, r7, r8

    hRotor_Speed = hOrRotor_Speed;

    if (wDirection == 1)
 800b532:	f1be 0f01 	cmp.w	lr, #1
  LL_CORDIC_WriteData(CORDIC, (uint32_t)wBemf_beta_est);

  /* Read computed angle */
  uint32_t result;
  result = LL_CORDIC_ReadData(CORDIC) >> 16U;
  return ((int16_t)result);
 800b536:	ea4f 4525 	mov.w	r5, r5, asr #16
    hOrRotor_Speed = (int16_t)(hRotor_Angle - hPrev_Rotor_Angle);
 800b53a:	b23f      	sxth	r7, r7
    hRotor_Acceleration = hOrRotor_Speed - hPrev_Rotor_Speed;
 800b53c:	b224      	sxth	r4, r4
    if (wDirection == 1)
 800b53e:	d05d      	beq.n	800b5fc <STO_CR_CalcElAngle+0x228>
        }
      }
    }
    else
    {
      if (hRotor_Speed > 0)
 800b540:	2f00      	cmp	r7, #0
 800b542:	dd30      	ble.n	800b5a6 <STO_CR_CalcElAngle+0x1d2>
        }
      }
    }


    if (hRotor_Acceleration > hMax_Instant_Accel)
 800b544:	9803      	ldr	r0, [sp, #12]
 800b546:	42a0      	cmp	r0, r4
 800b548:	da42      	bge.n	800b5d0 <STO_CR_CalcElAngle+0x1fc>
          hRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 800b54a:	4480      	add	r8, r0
 800b54c:	fa0f f788 	sxth.w	r7, r8
 800b550:	f04f 0e00 	mov.w	lr, #0
  * @param  pHandle: handler of the current instance of the STO CORDIC component
  * @retval none
  */
inline static void STO_CR_Store_Rotor_Speed(STO_CR_Handle_t *pHandle, int16_t hRotor_Speed, int16_t hOrRotor_Speed)
{
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 800b554:	f893 40c8 	ldrb.w	r4, [r3, #200]	; 0xc8

  bBuffer_index++;
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800b558:	f893 516c 	ldrb.w	r5, [r3, #364]	; 0x16c
}
 800b55c:	9801      	ldr	r0, [sp, #4]
  bBuffer_index++;
 800b55e:	3401      	adds	r4, #1
 800b560:	b2e4      	uxtb	r4, r4
  if (bBuffer_index == pHandle->SpeedBufferSizeUnit)
 800b562:	42a5      	cmp	r5, r4
 800b564:	bf0a      	itet	eq
 800b566:	2500      	moveq	r5, #0
  else
  {
    /* Nothing too do */
  }

  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800b568:	4625      	movne	r5, r4
    bBuffer_index = 0U;
 800b56a:	462c      	moveq	r4, r5
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 800b56c:	eb03 0545 	add.w	r5, r3, r5, lsl #1
 800b570:	f9b5 8048 	ldrsh.w	r8, [r5, #72]	; 0x48
 800b574:	f8a3 8168 	strh.w	r8, [r3, #360]	; 0x168
  pHandle->OrigSpeedBufferOldestEl = pHandle->Orig_Speed_Buffer[bBuffer_index];
 800b578:	f9b5 80ce 	ldrsh.w	r8, [r5, #206]	; 0xce
 800b57c:	f8a3 816a 	strh.w	r8, [r3, #362]	; 0x16a

  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 800b580:	f8a5 e048 	strh.w	lr, [r5, #72]	; 0x48
  pHandle->Orig_Speed_Buffer[bBuffer_index] = hOrRotor_Speed;
 800b584:	f8a5 70ce 	strh.w	r7, [r5, #206]	; 0xce
    pHandle->Ibeta_est = wIbeta_est_Next;
 800b588:	e9c3 6c0e 	strd	r6, ip, [r3, #56]	; 0x38
  pHandle->Speed_Buffer_Index = bBuffer_index;
 800b58c:	f883 40c8 	strb.w	r4, [r3, #200]	; 0xc8
    pHandle->Ialfa_est = wIalfa_est_Next;
 800b590:	635a      	str	r2, [r3, #52]	; 0x34
    pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 800b592:	6419      	str	r1, [r3, #64]	; 0x40
}
 800b594:	b005      	add	sp, #20
 800b596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pHandle->Ibeta_est = -INT16_MAX * (int32_t)(pHandle->hF1);
 800b59a:	639a      	str	r2, [r3, #56]	; 0x38
 800b59c:	4690      	mov	r8, r2
 800b59e:	e754      	b.n	800b44a <STO_CR_CalcElAngle+0x76>
      pHandle->wBemf_beta_est = -INT16_MAX * (int32_t)(pHandle->hF2);
 800b5a0:	641a      	str	r2, [r3, #64]	; 0x40
 800b5a2:	4614      	mov	r4, r2
 800b5a4:	e739      	b.n	800b41a <STO_CR_CalcElAngle+0x46>
        if (hRotor_Acceleration < (-hMax_Instant_Accel))
 800b5a6:	9803      	ldr	r0, [sp, #12]
 800b5a8:	4240      	negs	r0, r0
 800b5aa:	4284      	cmp	r4, r0
 800b5ac:	da36      	bge.n	800b61c <STO_CR_CalcElAngle+0x248>
          hRotor_Speed = hPrev_Rotor_Speed - hMax_Instant_Accel;
 800b5ae:	9803      	ldr	r0, [sp, #12]
 800b5b0:	b287      	uxth	r7, r0
 800b5b2:	eba8 0e07 	sub.w	lr, r8, r7
          pHandle->_Super.hElAngle = hPrev_Rotor_Angle + hRotor_Speed;
 800b5b6:	fa19 f98e 	uxtah	r9, r9, lr
 800b5ba:	fa0f f589 	sxth.w	r5, r9
    if (hRotor_Acceleration > hMax_Instant_Accel)
 800b5be:	42a0      	cmp	r0, r4
          pHandle->_Super.hElAngle = hPrev_Rotor_Angle + hRotor_Speed;
 800b5c0:	9501      	str	r5, [sp, #4]
 800b5c2:	809d      	strh	r5, [r3, #4]
          hRotor_Speed = hPrev_Rotor_Speed - hMax_Instant_Accel;
 800b5c4:	fa0f fe8e 	sxth.w	lr, lr
    if (hRotor_Acceleration > hMax_Instant_Accel)
 800b5c8:	da39      	bge.n	800b63e <STO_CR_CalcElAngle+0x26a>
          hRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 800b5ca:	4447      	add	r7, r8
 800b5cc:	b23f      	sxth	r7, r7
 800b5ce:	e7c1      	b.n	800b554 <STO_CR_CalcElAngle+0x180>
 800b5d0:	f04f 0e00 	mov.w	lr, #0
    else if (hRotor_Acceleration < (-hMax_Instant_Accel))
 800b5d4:	4245      	negs	r5, r0
 800b5d6:	42ac      	cmp	r4, r5
 800b5d8:	dabc      	bge.n	800b554 <STO_CR_CalcElAngle+0x180>
          hRotor_Speed = hPrev_Rotor_Speed - hMax_Instant_Accel;
 800b5da:	eba8 0800 	sub.w	r8, r8, r0
 800b5de:	fa0f f788 	sxth.w	r7, r8
 800b5e2:	e7b7      	b.n	800b554 <STO_CR_CalcElAngle+0x180>
    else if (pHandle->wBemf_alfa_est <= (-INT16_MAX * (int32_t)(pHandle->hF2)))
 800b5e4:	4254      	negs	r4, r2
 800b5e6:	42a5      	cmp	r5, r4
      pHandle->wBemf_alfa_est = -INT16_MAX * (int32_t)(pHandle->hF2);
 800b5e8:	bfdc      	itt	le
 800b5ea:	63c4      	strle	r4, [r0, #60]	; 0x3c
 800b5ec:	4625      	movle	r5, r4
 800b5ee:	e707      	b.n	800b400 <STO_CR_CalcElAngle+0x2c>
    else if (pHandle->Ialfa_est <= (-INT16_MAX * (int32_t)(pHandle->hF1)))
 800b5f0:	4256      	negs	r6, r2
 800b5f2:	45b1      	cmp	r9, r6
      pHandle->Ialfa_est = -INT16_MAX * (int32_t)(pHandle->hF1);
 800b5f4:	bfdc      	itt	le
 800b5f6:	635e      	strle	r6, [r3, #52]	; 0x34
 800b5f8:	46b1      	movle	r9, r6
 800b5fa:	e71d      	b.n	800b438 <STO_CR_CalcElAngle+0x64>
      if (hRotor_Speed < 0)
 800b5fc:	2f00      	cmp	r7, #0
 800b5fe:	dba1      	blt.n	800b544 <STO_CR_CalcElAngle+0x170>
        if (hRotor_Acceleration > hMax_Instant_Accel)
 800b600:	9803      	ldr	r0, [sp, #12]
 800b602:	42a0      	cmp	r0, r4
 800b604:	da14      	bge.n	800b630 <STO_CR_CalcElAngle+0x25c>
          hRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 800b606:	4480      	add	r8, r0
          pHandle->_Super.hElAngle = hPrev_Rotor_Angle + hRotor_Speed;
 800b608:	fa19 f988 	uxtah	r9, r9, r8
 800b60c:	fa0f f089 	sxth.w	r0, r9
          hRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 800b610:	fa0f fe88 	sxth.w	lr, r8
          pHandle->_Super.hElAngle = hPrev_Rotor_Angle + hRotor_Speed;
 800b614:	9001      	str	r0, [sp, #4]
 800b616:	8098      	strh	r0, [r3, #4]
 800b618:	4677      	mov	r7, lr
 800b61a:	e79b      	b.n	800b554 <STO_CR_CalcElAngle+0x180>
    if (hRotor_Acceleration > hMax_Instant_Accel)
 800b61c:	9803      	ldr	r0, [sp, #12]
          pHandle->_Super.hElAngle = hRotor_Angle;
 800b61e:	809d      	strh	r5, [r3, #4]
    if (hRotor_Acceleration > hMax_Instant_Accel)
 800b620:	42a0      	cmp	r0, r4
 800b622:	da09      	bge.n	800b638 <STO_CR_CalcElAngle+0x264>
          hRotor_Speed = hPrev_Rotor_Speed + hMax_Instant_Accel;
 800b624:	4480      	add	r8, r0
 800b626:	46be      	mov	lr, r7
 800b628:	9501      	str	r5, [sp, #4]
 800b62a:	fa0f f788 	sxth.w	r7, r8
 800b62e:	e791      	b.n	800b554 <STO_CR_CalcElAngle+0x180>
          pHandle->_Super.hElAngle = hRotor_Angle;
 800b630:	809d      	strh	r5, [r3, #4]
 800b632:	9501      	str	r5, [sp, #4]
 800b634:	46be      	mov	lr, r7
 800b636:	e7cd      	b.n	800b5d4 <STO_CR_CalcElAngle+0x200>
    if (hRotor_Acceleration > hMax_Instant_Accel)
 800b638:	9501      	str	r5, [sp, #4]
 800b63a:	46be      	mov	lr, r7
 800b63c:	e78a      	b.n	800b554 <STO_CR_CalcElAngle+0x180>
 800b63e:	4677      	mov	r7, lr
      hOrRotor_Speed = hPrev_Rotor_Speed - hMax_Instant_Accel;
 800b640:	e788      	b.n	800b554 <STO_CR_CalcElAngle+0x180>
 800b642:	bf00      	nop
 800b644:	40020c00 	.word	0x40020c00
 800b648:	00100062 	.word	0x00100062

0800b64c <STO_CR_CalcAvrgMecSpeedUnit>:
{
 800b64c:	b570      	push	{r4, r5, r6, lr}
    uint8_t bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800b64e:	f890 516c 	ldrb.w	r5, [r0, #364]	; 0x16c
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b652:	2d00      	cmp	r5, #0
 800b654:	f000 809a 	beq.w	800b78c <STO_CR_CalcAvrgMecSpeedUnit+0x140>
 800b658:	1e6b      	subs	r3, r5, #1
 800b65a:	b2db      	uxtb	r3, r3
 800b65c:	f100 0446 	add.w	r4, r0, #70	; 0x46
 800b660:	f100 0c48 	add.w	ip, r0, #72	; 0x48
 800b664:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    int32_t wAvrSpeed_dpp = (int32_t)0;
 800b668:	2200      	movs	r2, #0
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b66a:	4623      	mov	r3, r4
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800b66c:	f933 ef02 	ldrsh.w	lr, [r3, #2]!
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b670:	459c      	cmp	ip, r3
      wAvrSpeed_dpp += (int32_t)(pHandle->Speed_Buffer[i]);
 800b672:	4472      	add	r2, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b674:	d1fa      	bne.n	800b66c <STO_CR_CalcAvrgMecSpeedUnit+0x20>
      wAvrSpeed_dpp = wAvrSpeed_dpp / (int16_t)bSpeedBufferSizeUnit;
 800b676:	fb92 fef5 	sdiv	lr, r2, r5
 800b67a:	2200      	movs	r2, #0
      wError = (int32_t)(pHandle->Speed_Buffer[i]) - wAvrSpeed_dpp;
 800b67c:	f934 3f02 	ldrsh.w	r3, [r4, #2]!
 800b680:	eba3 030e 	sub.w	r3, r3, lr
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b684:	45a4      	cmp	ip, r4
      wAvrQuadraticError += wError;
 800b686:	fb03 2203 	mla	r2, r3, r3, r2
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b68a:	d1f7      	bne.n	800b67c <STO_CR_CalcAvrgMecSpeedUnit+0x30>
    wAvrQuadraticError = wAvrQuadraticError / (int16_t)bSpeedBufferSizeUnit;
 800b68c:	fbb2 f2f5 	udiv	r2, r2, r5
    wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 800b690:	fb0e f30e 	mul.w	r3, lr, lr
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800b694:	17de      	asrs	r6, r3, #31
 800b696:	f8b0 c16e 	ldrh.w	ip, [r0, #366]	; 0x16e
    wAux = wAvrSpeed_dpp * (int32_t)(pHandle->_Super.hMeasurementFrequency);
 800b69a:	8b45      	ldrh	r5, [r0, #26]
    int64_t lAvrSquareSpeed = (int64_t)(wAvrSquareSpeed) * (int64_t)pHandle->VariancePercentage;
 800b69c:	fbac 4303 	umull	r4, r3, ip, r3
 800b6a0:	fb0c 3306 	mla	r3, ip, r6, r3
    wAvrSquareSpeed = (int32_t)(lAvrSquareSpeed / (int64_t)128);
 800b6a4:	09e4      	lsrs	r4, r4, #7
 800b6a6:	ea44 6443 	orr.w	r4, r4, r3, lsl #25
    wAux = wAux * (int32_t) (pHandle->_Super.SpeedUnit);
 800b6aa:	7883      	ldrb	r3, [r0, #2]
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 800b6ac:	f890 615c 	ldrb.w	r6, [r0, #348]	; 0x15c
    wAux = wAvrSpeed_dpp * (int32_t)(pHandle->_Super.hMeasurementFrequency);
 800b6b0:	fb0e f505 	mul.w	r5, lr, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800b6b4:	4294      	cmp	r4, r2
    wAux = wAux * (int32_t) (pHandle->_Super.SpeedUnit);
 800b6b6:	fb05 f303 	mul.w	r3, r5, r3
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800b6ba:	bfd8      	it	le
 800b6bc:	f04f 0c00 	movle.w	ip, #0
    wAux = wAux / (int32_t)(pHandle->_Super.DPPConvFactor);
 800b6c0:	69c5      	ldr	r5, [r0, #28]
 800b6c2:	fb93 f3f5 	sdiv	r3, r3, r5
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800b6c6:	bfc8      	it	gt
 800b6c8:	f04f 0c01 	movgt.w	ip, #1
    wAux = wAux / (int16_t)(pHandle->_Super.bElToMecRatio);
 800b6cc:	7845      	ldrb	r5, [r0, #1]
 800b6ce:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wAux;
 800b6d2:	b21d      	sxth	r5, r3
 800b6d4:	800d      	strh	r5, [r1, #0]
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wAux;
 800b6d6:	8185      	strh	r5, [r0, #12]
    if (wAvrQuadraticError < wAvrSquareSpeed)
 800b6d8:	f880 c0c9 	strb.w	ip, [r0, #201]	; 0xc9
    if (true == pHandle->EnableDualCheck) /*do algorithm if it's enabled*/
 800b6dc:	b99e      	cbnz	r6, 800b706 <STO_CR_CalcAvrgMecSpeedUnit+0xba>
    if (pHandle->IsAlgorithmConverged == false)
 800b6de:	f890 30cc 	ldrb.w	r3, [r0, #204]	; 0xcc
 800b6e2:	b343      	cbz	r3, 800b736 <STO_CR_CalcAvrgMecSpeedUnit+0xea>
      if ((pHandle->IsSpeedReliable == false) || (bIs_Bemf_Consistent == false))
 800b6e4:	4294      	cmp	r4, r2
 800b6e6:	dc23      	bgt.n	800b730 <STO_CR_CalcAvrgMecSpeedUnit+0xe4>
        pHandle->ReliabilityCounter++;
 800b6e8:	f890 30cb 	ldrb.w	r3, [r0, #203]	; 0xcb
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800b6ec:	78c2      	ldrb	r2, [r0, #3]
        pHandle->ReliabilityCounter++;
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	b2db      	uxtb	r3, r3
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800b6f2:	4293      	cmp	r3, r2
        pHandle->ReliabilityCounter++;
 800b6f4:	f880 30cb 	strb.w	r3, [r0, #203]	; 0xcb
        if (pHandle->ReliabilityCounter >= pHandle->_Super.bMaximumSpeedErrorsNumber)
 800b6f8:	d31d      	bcc.n	800b736 <STO_CR_CalcAvrgMecSpeedUnit+0xea>
          pHandle->ReliabilityCounter = 0U;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	f880 30cb 	strb.w	r3, [r0, #203]	; 0xcb
          pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 800b700:	7002      	strb	r2, [r0, #0]
}
 800b702:	4618      	mov	r0, r3
 800b704:	bd70      	pop	{r4, r5, r6, pc}
      wAux = ((wAux < 0) ? (-wAux) : (wAux));  //cstat !MISRAC2012-Rule-14.3_b !RED-cond-never !RED-cmp-never
 800b706:	2b00      	cmp	r3, #0
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800b708:	f8b0 517a 	ldrh.w	r5, [r0, #378]	; 0x17a
      wAux = ((wAux < 0) ? (-wAux) : (wAux));  //cstat !MISRAC2012-Rule-14.3_b !RED-cond-never !RED-cmp-never
 800b70c:	bfb8      	it	lt
 800b70e:	425b      	neglt	r3, r3
      if (wAux < (int32_t)(pHandle->MaxAppPositiveMecSpeedUnit))
 800b710:	429d      	cmp	r5, r3
 800b712:	dc14      	bgt.n	800b73e <STO_CR_CalcAvrgMecSpeedUnit+0xf2>
    bool bIs_Bemf_Consistent = false;
 800b714:	2500      	movs	r5, #0
    int32_t wEstBemfSq = 0;
 800b716:	462b      	mov	r3, r5
    int32_t wObsBemfSq = 0;
 800b718:	462e      	mov	r6, r5
      pHandle->Est_Bemf_Level = wEstBemfSq;
 800b71a:	e9c0 6355 	strd	r6, r3, [r0, #340]	; 0x154
    if (pHandle->IsAlgorithmConverged == false)
 800b71e:	f890 30cc 	ldrb.w	r3, [r0, #204]	; 0xcc
      pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 800b722:	f880 5150 	strb.w	r5, [r0, #336]	; 0x150
    if (pHandle->IsAlgorithmConverged == false)
 800b726:	b133      	cbz	r3, 800b736 <STO_CR_CalcAvrgMecSpeedUnit+0xea>
      if ((pHandle->IsSpeedReliable == false) || (bIs_Bemf_Consistent == false))
 800b728:	4294      	cmp	r4, r2
 800b72a:	dddd      	ble.n	800b6e8 <STO_CR_CalcAvrgMecSpeedUnit+0x9c>
 800b72c:	2d00      	cmp	r5, #0
 800b72e:	d0db      	beq.n	800b6e8 <STO_CR_CalcAvrgMecSpeedUnit+0x9c>
        pHandle->ReliabilityCounter = 0U;
 800b730:	2300      	movs	r3, #0
 800b732:	f880 30cb 	strb.w	r3, [r0, #203]	; 0xcb
}
 800b736:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        bAux = SPD_IsMecSpeedReliable (&pHandle->_Super, pMecSpeedUnit);
 800b73a:	f7ff bcf9 	b.w	800b130 <SPD_IsMecSpeedReliable>
        wObsBemf = (int32_t)(pHandle->hBemf_alfa_est);
 800b73e:	f9b0 5044 	ldrsh.w	r5, [r0, #68]	; 0x44
        wObsBemf = (int32_t)(pHandle->hBemf_beta_est);
 800b742:	f9b0 6046 	ldrsh.w	r6, [r0, #70]	; 0x46
        wObsBemfSq = wObsBemf * wObsBemf;
 800b746:	fb05 fc05 	mul.w	ip, r5, r5
        wEstBemfSq = (wEstBemf * (int32_t)(pHandle->BemfConsistencyGain)) / 64;
 800b74a:	f890 5179 	ldrb.w	r5, [r0, #377]	; 0x179
        wObsBemfSq += wObsBemf * wObsBemf;
 800b74e:	fb06 c606 	mla	r6, r6, r6, ip
        wEstBemf = (wAux * 32767) / (int16_t)(pHandle->_Super.hMaxReliableMecSpeedUnit);
 800b752:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 800b756:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 800b75a:	fb93 f3fc 	sdiv	r3, r3, ip
        wEstBemfSq = (wEstBemf * (int32_t)(pHandle->BemfConsistencyGain)) / 64;
 800b75e:	fb03 f505 	mul.w	r5, r3, r5
 800b762:	2d00      	cmp	r5, #0
 800b764:	bfb8      	it	lt
 800b766:	353f      	addlt	r5, #63	; 0x3f
 800b768:	11ad      	asrs	r5, r5, #6
        wEstBemfSq *= wEstBemf;
 800b76a:	fb05 f303 	mul.w	r3, r5, r3
        wEstBemfSqLo = wEstBemfSq - ((wEstBemfSq / 64) * (int32_t)(pHandle->BemfConsistencyCheck));
 800b76e:	2b00      	cmp	r3, #0
 800b770:	461d      	mov	r5, r3
 800b772:	f890 c178 	ldrb.w	ip, [r0, #376]	; 0x178
 800b776:	bfb8      	it	lt
 800b778:	f103 053f 	addlt.w	r5, r3, #63	; 0x3f
 800b77c:	11ad      	asrs	r5, r5, #6
 800b77e:	fb0c 3515 	mls	r5, ip, r5, r3
        if (wObsBemfSq > wEstBemfSqLo)
 800b782:	42ae      	cmp	r6, r5
 800b784:	bfd4      	ite	le
 800b786:	2500      	movle	r5, #0
 800b788:	2501      	movgt	r5, #1
 800b78a:	e7c6      	b.n	800b71a <STO_CR_CalcAvrgMecSpeedUnit+0xce>
    for (i = 0U; i < bSpeedBufferSizeUnit; i++)
 800b78c:	462a      	mov	r2, r5
 800b78e:	462b      	mov	r3, r5
 800b790:	462e      	mov	r6, r5
    int32_t wAvrSpeed_dpp = (int32_t)0;
 800b792:	46ae      	mov	lr, r5
 800b794:	e77f      	b.n	800b696 <STO_CR_CalcAvrgMecSpeedUnit+0x4a>
 800b796:	bf00      	nop

0800b798 <STO_CR_Clear>:
{
 800b798:	b530      	push	{r4, r5, lr}
  * @retval none
  */
static void STO_CR_InitSpeedBuffer(STO_CR_Handle_t *pHandle)
{
  uint8_t b_i;
  uint8_t bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 800b79a:	f890 216c 	ldrb.w	r2, [r0, #364]	; 0x16c
    pHandle->Ialfa_est = (int32_t)0;
 800b79e:	2500      	movs	r5, #0
    pHandle->Ibeta_est = (int32_t)0;
 800b7a0:	e9c0 550d 	strd	r5, r5, [r0, #52]	; 0x34
    pHandle->wBemf_beta_est = (int32_t)0;
 800b7a4:	e9c0 550f 	strd	r5, r5, [r0, #60]	; 0x3c
    pHandle->Est_Bemf_Level = (int32_t)0;
 800b7a8:	e9c0 5555 	strd	r5, r5, [r0, #340]	; 0x154
    pHandle->DppOrigBufferSum = (int32_t)0;
 800b7ac:	e9c0 5558 	strd	r5, r5, [r0, #352]	; 0x160
{
 800b7b0:	b083      	sub	sp, #12
 800b7b2:	4604      	mov	r4, r0
    pHandle->_Super.hElAngle = (int16_t)0;
 800b7b4:	8085      	strh	r5, [r0, #4]
    pHandle->_Super.hElSpeedDpp = (int16_t)0;
 800b7b6:	81c5      	strh	r5, [r0, #14]
    pHandle->Orig_ElSpeedDpp = (int16_t)0;
 800b7b8:	f8a0 514e 	strh.w	r5, [r0, #334]	; 0x14e
    pHandle->ConsistencyCounter = 0u;
 800b7bc:	f8a0 50ca 	strh.w	r5, [r0, #202]	; 0xca
    pHandle->IsAlgorithmConverged = false;
 800b7c0:	f880 50cc 	strb.w	r5, [r0, #204]	; 0xcc
    pHandle->IsBemfConsistent = false;
 800b7c4:	f880 5150 	strb.w	r5, [r0, #336]	; 0x150
    pHandle->ForceConvergency = false;
 800b7c8:	f8a0 5182 	strh.w	r5, [r0, #386]	; 0x182

  /*init speed buffer*/
  for (b_i = 0U; b_i < bSpeedBufferSizeUnit; b_i++)
 800b7cc:	b15a      	cbz	r2, 800b7e6 <STO_CR_Clear+0x4e>
  {
    pHandle->Speed_Buffer[b_i] = (int16_t)0;
 800b7ce:	0052      	lsls	r2, r2, #1
 800b7d0:	4629      	mov	r1, r5
 800b7d2:	3048      	adds	r0, #72	; 0x48
 800b7d4:	9201      	str	r2, [sp, #4]
 800b7d6:	f000 fbc9 	bl	800bf6c <memset>
    pHandle->Orig_Speed_Buffer[b_i] = (int16_t)0;
 800b7da:	9a01      	ldr	r2, [sp, #4]
 800b7dc:	4629      	mov	r1, r5
 800b7de:	f104 00ce 	add.w	r0, r4, #206	; 0xce
 800b7e2:	f000 fbc3 	bl	800bf6c <memset>
  }

  pHandle->Speed_Buffer_Index = 0u;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	f884 30c8 	strb.w	r3, [r4, #200]	; 0xc8
  pHandle->SpeedBufferOldestEl = (int16_t)0;
 800b7ec:	f8c4 3168 	str.w	r3, [r4, #360]	; 0x168
}
 800b7f0:	b003      	add	sp, #12
 800b7f2:	bd30      	pop	{r4, r5, pc}

0800b7f4 <STO_CR_Init>:
{
 800b7f4:	b510      	push	{r4, lr}
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800b7f6:	f890 1174 	ldrb.w	r1, [r0, #372]	; 0x174
    htempk = (int16_t)(C6_COMP_CONST1 / (pHandle->hF2));
 800b7fa:	4b17      	ldr	r3, [pc, #92]	; (800b858 <STO_CR_Init+0x64>)
 800b7fc:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	; 0x2e
    pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 800b800:	f880 10ca 	strb.w	r1, [r0, #202]	; 0xca
    pHandle->EnableDualCheck = true;
 800b804:	2201      	movs	r2, #1
    pHandle->F3POW2 = 0u;
 800b806:	2100      	movs	r1, #0
    htempk = (int16_t)(C6_COMP_CONST1 / (pHandle->hF2));
 800b808:	fb93 f3fe 	sdiv	r3, r3, lr
 800b80c:	b21b      	sxth	r3, r3
{
 800b80e:	4604      	mov	r4, r0
    pHandle->EnableDualCheck = true;
 800b810:	f880 215c 	strb.w	r2, [r0, #348]	; 0x15c
    pHandle->F3POW2 = 0u;
 800b814:	8641      	strh	r1, [r0, #50]	; 0x32
    while (htempk != 0)
 800b816:	b1eb      	cbz	r3, 800b854 <STO_CR_Init+0x60>
    wAux = (int32_t)1;
 800b818:	4611      	mov	r1, r2
      htempk /= (int16_t)2;
 800b81a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    while (htempk != 0)
 800b81e:	f102 0c01 	add.w	ip, r2, #1
 800b822:	105b      	asrs	r3, r3, #1
 800b824:	4610      	mov	r0, r2
      wAux *= (int32_t)2;
 800b826:	ea4f 0141 	mov.w	r1, r1, lsl #1
    while (htempk != 0)
 800b82a:	fa1f f28c 	uxth.w	r2, ip
 800b82e:	d1f4      	bne.n	800b81a <STO_CR_Init+0x26>
    pHandle->hF3 = (int16_t)wAux;
 800b830:	b20a      	sxth	r2, r1
 800b832:	8660      	strh	r0, [r4, #50]	; 0x32
    wAux = (int32_t)(pHandle->hF2) * pHandle->hF3;
 800b834:	fb0e f102 	mul.w	r1, lr, r2
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800b838:	4808      	ldr	r0, [pc, #32]	; (800b85c <STO_CR_Init+0x68>)
    pHandle->hF3 = (int16_t)wAux;
 800b83a:	8622      	strh	r2, [r4, #48]	; 0x30
    pHandle->hC6 = (int16_t)(wAux / C6_COMP_CONST2);
 800b83c:	17cb      	asrs	r3, r1, #31
 800b83e:	fb80 0101 	smull	r0, r1, r0, r1
 800b842:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 800b846:	8563      	strh	r3, [r4, #42]	; 0x2a
    STO_CR_Clear(pHandle);
 800b848:	4620      	mov	r0, r4
 800b84a:	f7ff ffa5 	bl	800b798 <STO_CR_Clear>
    pHandle->_Super.hMecAccelUnitP = 0;
 800b84e:	2300      	movs	r3, #0
 800b850:	8263      	strh	r3, [r4, #18]
}
 800b852:	bd10      	pop	{r4, pc}
 800b854:	4671      	mov	r1, lr
 800b856:	e7ef      	b.n	800b838 <STO_CR_Init+0x44>
 800b858:	000fea5e 	.word	0x000fea5e
 800b85c:	06488dc5 	.word	0x06488dc5

0800b860 <STO_CR_GetEstimatedBemf>:
    Vaux.alpha = pHandle->hBemf_alfa_est;
    Vaux.beta = pHandle->hBemf_beta_est;
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
  return (Vaux);
 800b860:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800b862:	2200      	movs	r2, #0
 800b864:	b299      	uxth	r1, r3
 800b866:	f361 020f 	bfi	r2, r1, #0, #16
 800b86a:	0c1b      	lsrs	r3, r3, #16
 800b86c:	f363 421f 	bfi	r2, r3, #16, #16
{
 800b870:	b082      	sub	sp, #8
}
 800b872:	4610      	mov	r0, r2
 800b874:	b002      	add	sp, #8
 800b876:	4770      	bx	lr

0800b878 <STO_CR_GetEstimatedCurrent>:
    Iaux.alpha = (int16_t)(pHandle->Ialfa_est / (pHandle->hF1));
#endif

#ifndef FULL_MISRA_C_COMPLIANCY_STO_CORDIC
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    Iaux.beta = (int16_t)(pHandle->Ibeta_est >> pHandle->F1LOG);
 800b878:	e9d0 230d 	ldrd	r2, r3, [r0, #52]	; 0x34
    Iaux.alpha = (int16_t)(pHandle->Ialfa_est >> pHandle->F1LOG);
 800b87c:	f8b0 c17c 	ldrh.w	ip, [r0, #380]	; 0x17c
 800b880:	fa42 f20c 	asr.w	r2, r2, ip
    Iaux.beta = (int16_t)(pHandle->Ibeta_est / (pHandle->hF1));
#endif
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
  return (Iaux);
 800b884:	fa43 f30c 	asr.w	r3, r3, ip
 800b888:	b292      	uxth	r2, r2
 800b88a:	2100      	movs	r1, #0
 800b88c:	f362 010f 	bfi	r1, r2, #0, #16
 800b890:	b29b      	uxth	r3, r3
 800b892:	f363 411f 	bfi	r1, r3, #16, #16
{
 800b896:	b082      	sub	sp, #8
}
 800b898:	4608      	mov	r0, r1
 800b89a:	b002      	add	sp, #8
 800b89c:	4770      	bx	lr
 800b89e:	bf00      	nop

0800b8a0 <STO_CR_GetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    *phC2 = pHandle->hC2;
 800b8a0:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
 800b8a4:	800b      	strh	r3, [r1, #0]
    *phC4 = pHandle->hC4;
 800b8a6:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	; 0x26
 800b8aa:	8013      	strh	r3, [r2, #0]
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
}
 800b8ac:	4770      	bx	lr
 800b8ae:	bf00      	nop

0800b8b0 <STO_CR_SetObserverGains>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hC2 = hhC1;
 800b8b0:	8441      	strh	r1, [r0, #34]	; 0x22
    pHandle->hC4 = hhC2;
 800b8b2:	84c2      	strh	r2, [r0, #38]	; 0x26
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
}
 800b8b4:	4770      	bx	lr
 800b8b6:	bf00      	nop

0800b8b8 <STO_CR_CalcAvrgElSpeedDpp>:
#endif
    int32_t wSum = pHandle->DppBufferSum;
    int32_t wSumOrig = pHandle->DppOrigBufferSum;
    int32_t wAvrSpeed_dpp;
    int16_t hSpeedBufferSizedpp = (int16_t)(pHandle->SpeedBufferSizedpp);
    int16_t hSpeedBufferSizeUnit = (int16_t)(pHandle->SpeedBufferSizeUnit);
 800b8b8:	f890 c16c 	ldrb.w	ip, [r0, #364]	; 0x16c
    int16_t hBufferSizeDiff;
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
    int16_t hIndexOld;
    int16_t hIndexOldTemp;

    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800b8bc:	f890 316d 	ldrb.w	r3, [r0, #365]	; 0x16d
    int32_t wSumOrig = pHandle->DppOrigBufferSum;
 800b8c0:	f8d0 1164 	ldr.w	r1, [r0, #356]	; 0x164
    int16_t hIndexNew = (int16_t)pHandle->Speed_Buffer_Index;
 800b8c4:	f890 20c8 	ldrb.w	r2, [r0, #200]	; 0xc8
    hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 800b8c8:	ebac 0303 	sub.w	r3, ip, r3
 800b8cc:	b29b      	uxth	r3, r3
{
 800b8ce:	b530      	push	{r4, r5, lr}
    int32_t wSum = pHandle->DppBufferSum;
 800b8d0:	f8d0 4160 	ldr.w	r4, [r0, #352]	; 0x160

    if (0 == hBufferSizeDiff)
 800b8d4:	b9d3      	cbnz	r3, 800b90c <STO_CR_CalcAvrgElSpeedDpp+0x54>
    {
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800b8d6:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800b8da:	f9b2 3048 	ldrsh.w	r3, [r2, #72]	; 0x48
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 800b8de:	f9b2 20ce 	ldrsh.w	r2, [r2, #206]	; 0xce
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800b8e2:	4423      	add	r3, r4
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 800b8e4:	440a      	add	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800b8e6:	f9b0 4168 	ldrsh.w	r4, [r0, #360]	; 0x168
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 800b8ea:	f9b0 116a 	ldrsh.w	r1, [r0, #362]	; 0x16a
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->SpeedBufferOldestEl;
 800b8ee:	1b1b      	subs	r3, r3, r4
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->OrigSpeedBufferOldestEl;
 800b8f0:	1a52      	subs	r2, r2, r1
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->Orig_Speed_Buffer[hIndexOld];
    }

#ifndef FULL_MISRA_C_COMPLIANCY_STO_CORDIC
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wAvrSpeed_dpp = (int32_t)(wSum >> pHandle->SpeedBufferSizedppLOG);
 800b8f2:	f8b0 1180 	ldrh.w	r1, [r0, #384]	; 0x180
    }
#endif

    pHandle->Orig_ElSpeedDpp = (int16_t)wAvrSpeed_dpp;

    pHandle->DppBufferSum = wSum;
 800b8f6:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
    wAvrSpeed_dpp = (int32_t)(wSum >> pHandle->SpeedBufferSizedppLOG);
 800b8fa:	410b      	asrs	r3, r1
    wAvrSpeed_dpp = (int32_t)(wSumOrig >> pHandle->SpeedBufferSizedppLOG);
 800b8fc:	fa42 f101 	asr.w	r1, r2, r1
    pHandle->_Super.hElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 800b900:	81c3      	strh	r3, [r0, #14]
    pHandle->Orig_ElSpeedDpp = (int16_t)wAvrSpeed_dpp;
 800b902:	f8a0 114e 	strh.w	r1, [r0, #334]	; 0x14e

    pHandle->DppOrigBufferSum = wSumOrig;
 800b906:	f8c0 2164 	str.w	r2, [r0, #356]	; 0x164
#ifdef NULL_PTR_CHECK_STO_COR_SPD_POS_FDB
  }
#endif
}
 800b90a:	bd30      	pop	{r4, r5, pc}
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 800b90c:	4413      	add	r3, r2
 800b90e:	fa0f fe83 	sxth.w	lr, r3
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800b912:	45f4      	cmp	ip, lr
      hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 800b914:	b29b      	uxth	r3, r3
      if (hIndexOldTemp >= hSpeedBufferSizeUnit)
 800b916:	dc04      	bgt.n	800b922 <STO_CR_CalcAvrgElSpeedDpp+0x6a>
 800b918:	fa1f f58c 	uxth.w	r5, ip
        hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 800b91c:	1b5b      	subs	r3, r3, r5
 800b91e:	fa0f fe83 	sxth.w	lr, r3
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 800b922:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800b926:	eb00 0e4e 	add.w	lr, r0, lr, lsl #1
 800b92a:	f9b2 3048 	ldrsh.w	r3, [r2, #72]	; 0x48
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->Orig_Speed_Buffer[hIndexOld];
 800b92e:	f9b2 20ce 	ldrsh.w	r2, [r2, #206]	; 0xce
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 800b932:	4423      	add	r3, r4
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->Orig_Speed_Buffer[hIndexOld];
 800b934:	440a      	add	r2, r1
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 800b936:	f9be 4048 	ldrsh.w	r4, [lr, #72]	; 0x48
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->Orig_Speed_Buffer[hIndexOld];
 800b93a:	f9be 10ce 	ldrsh.w	r1, [lr, #206]	; 0xce
      wSum = wSum + pHandle->Speed_Buffer[hIndexNew] - pHandle->Speed_Buffer[hIndexOld];
 800b93e:	1b1b      	subs	r3, r3, r4
      wSumOrig = wSumOrig + pHandle->Orig_Speed_Buffer[hIndexNew] - pHandle->Orig_Speed_Buffer[hIndexOld];
 800b940:	1a52      	subs	r2, r2, r1
 800b942:	e7d6      	b.n	800b8f2 <STO_CR_CalcAvrgElSpeedDpp+0x3a>

0800b944 <TC_Init>:
 
  */
void TC_Init(PosCtrl_Handle_t *pHandle, PID_Handle_t *pPIDPosReg, SpeednTorqCtrl_Handle_t *pSTC, ENCODER_Handle_t *pENC)
{

  pHandle->MovementDuration = 0.0f;
 800b944:	f04f 0c00 	mov.w	ip, #0
  pHandle->ElapseTime = 0.0f;

  pHandle->PositionControlRegulation = DISABLE;
  pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;

  pHandle->pENC = pENC;
 800b948:	6643      	str	r3, [r0, #100]	; 0x64
  pHandle->TcTick = 0;
 800b94a:	2300      	movs	r3, #0
  pHandle->pSTC = pSTC;
 800b94c:	e9c0 211a 	strd	r2, r1, [r0, #104]	; 0x68
  pHandle->MovementDuration = 0.0f;
 800b950:	f8c0 c000 	str.w	ip, [r0]
  pHandle->AngleStep = 0.0f;
 800b954:	f8c0 c00c 	str.w	ip, [r0, #12]
  pHandle->SubStep[0] = 0.0f;
 800b958:	f8c0 c010 	str.w	ip, [r0, #16]
  pHandle->SubStep[1] = 0.0f;
 800b95c:	f8c0 c014 	str.w	ip, [r0, #20]
  pHandle->SubStep[2] = 0.0f;
 800b960:	f8c0 c018 	str.w	ip, [r0, #24]
  pHandle->SubStep[3] = 0.0f;
 800b964:	f8c0 c01c 	str.w	ip, [r0, #28]
  pHandle->SubStep[4] = 0.0f;
 800b968:	f8c0 c020 	str.w	ip, [r0, #32]
  pHandle->SubStep[5] = 0.0f;
 800b96c:	f8c0 c024 	str.w	ip, [r0, #36]	; 0x24
  pHandle->SubStepDuration = 0;
 800b970:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
  pHandle->ElapseTime = 0.0f;
 800b974:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
  pHandle->Jerk = 0.0f;
 800b978:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
  pHandle->CruiseSpeed = 0.0f;
 800b97c:	f8c0 c038 	str.w	ip, [r0, #56]	; 0x38
  pHandle->Acceleration = 0.0f;
 800b980:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
  pHandle->Omega = 0.0f;
 800b984:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
  pHandle->OmegaPrev = 0.0f;
 800b988:	f8c0 c044 	str.w	ip, [r0, #68]	; 0x44
  pHandle->Theta = 0.0f;
 800b98c:	f8c0 c048 	str.w	ip, [r0, #72]	; 0x48
  pHandle->ThetaPrev = 0.0f;
 800b990:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
  pHandle->TcTick = 0;
 800b994:	6583      	str	r3, [r0, #88]	; 0x58
  pHandle->ReceivedTh = 0.0f;
 800b996:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
  pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800b99a:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
  pHandle->PIDPosRegulator = pPIDPosReg;

  pHandle->MecAngleOffset = 0;
 800b99e:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
}
 800b9a2:	4770      	bx	lr

0800b9a4 <TC_MoveCommand>:
  * This function implements the Trajectory Control mode. When fDuration is different from 0,
  * the trajectory of the movement, and therefore its acceleration and speed, are computed. 
  * 
  */
bool TC_MoveCommand(PosCtrl_Handle_t *pHandle, float startingAngle, float angleStep, float movementDuration)
{
 800b9a4:	4603      	mov	r3, r0

  bool RetConfigStatus = false;
  float fMinimumStepDuration;

  if ((pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING) && (movementDuration > 0))
 800b9a6:	f890 0060 	ldrb.w	r0, [r0, #96]	; 0x60
 800b9aa:	2803      	cmp	r0, #3
 800b9ac:	d061      	beq.n	800ba72 <TC_MoveCommand+0xce>
  else
  {
    /* Nothing to do */
  }

  if ((pHandle->PositionCtrlStatus == TC_READY_FOR_COMMAND) && (movementDuration > 0))
 800b9ae:	b108      	cbz	r0, 800b9b4 <TC_MoveCommand+0x10>
  bool RetConfigStatus = false;
 800b9b0:	2000      	movs	r0, #0
  else
  {
    /* Nothing to do */
  }
  return (RetConfigStatus);
}
 800b9b2:	4770      	bx	lr
  if ((pHandle->PositionCtrlStatus == TC_READY_FOR_COMMAND) && (movementDuration > 0))
 800b9b4:	eeb5 1ac0 	vcmpe.f32	s2, #0.0
 800b9b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9bc:	ddf9      	ble.n	800b9b2 <TC_MoveCommand+0xe>
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800b9be:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b9c2:	ed9f 4a2f 	vldr	s8, [pc, #188]	; 800ba80 <TC_MoveCommand+0xdc>
    pHandle->StartingAngle = startingAngle;
 800b9c6:	ed83 0a01 	vstr	s0, [r3, #4]
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800b9ca:	eef2 7a02 	vmov.f32	s15, #34	; 0x41100000  9.0
 800b9ce:	ee66 6aa7 	vmul.f32	s13, s13, s15
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800b9d2:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800ba84 <TC_MoveCommand+0xe0>
    pHandle->AngleStep = angleStep;
 800b9d6:	edc3 0a03 	vstr	s1, [r3, #12]
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b9da:	ee81 7a26 	vdiv.f32	s14, s2, s13
    pHandle->ElapseTime = 0.0f;
 800b9de:	2200      	movs	r2, #0
    pHandle->PositionControlRegulation = ENABLE;
 800b9e0:	2001      	movs	r0, #1
 800b9e2:	f883 0051 	strb.w	r0, [r3, #81]	; 0x51
    pHandle->ElapseTime = 0.0f;
 800b9e6:	62da      	str	r2, [r3, #44]	; 0x2c
    pHandle->Omega = 0.0f;
 800b9e8:	641a      	str	r2, [r3, #64]	; 0x40
    pHandle->Acceleration = 0.0f;
 800b9ea:	63da      	str	r2, [r3, #60]	; 0x3c
    pHandle->PositionCtrlStatus = TC_MOVEMENT_ON_GOING;   /* new trajectory has been programmed */
 800b9ec:	f883 0060 	strb.w	r0, [r3, #96]	; 0x60
    pHandle->FinalAngle = startingAngle + angleStep;
 800b9f0:	ee70 3a20 	vadd.f32	s7, s0, s1
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b9f4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b9f8:	ee20 4a84 	vmul.f32	s8, s1, s8
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b9fc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    pHandle->FinalAngle = startingAngle + angleStep;
 800ba00:	edc3 3a02 	vstr	s7, [r3, #8]
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800ba04:	ee27 7a26 	vmul.f32	s14, s14, s13
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800ba08:	eeb2 6a00 	vmov.f32	s12, #32	; 0x41000000  8.0
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800ba0c:	ee67 7a27 	vmul.f32	s15, s14, s15
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800ba10:	ed83 7a00 	vstr	s14, [r3]
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800ba14:	ee27 7aa7 	vmul.f32	s14, s15, s15
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800ba18:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800ba1c:	ee67 6a27 	vmul.f32	s13, s14, s15
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800ba20:	ee37 7a07 	vadd.f32	s14, s14, s14
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800ba24:	eec4 3a26 	vdiv.f32	s7, s8, s13
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800ba28:	eeb1 5a08 	vmov.f32	s10, #24	; 0x40c00000  6.0
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800ba2c:	eef1 5a0c 	vmov.f32	s11, #28	; 0x40e00000  7.0
    pHandle->SubStep[1] = 2 * pHandle->SubStepDuration;   /* Sub-step 2 of acceleration phase */
 800ba30:	ee37 3aa7 	vadd.f32	s6, s15, s15
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800ba34:	ee67 4aa4 	vmul.f32	s9, s15, s9
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800ba38:	ee27 5a85 	vmul.f32	s10, s15, s10
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800ba3c:	ee67 5aa5 	vmul.f32	s11, s15, s11
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800ba40:	ee67 6a86 	vmul.f32	s13, s15, s12
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800ba44:	ee27 7a23 	vmul.f32	s14, s14, s7
    pHandle->Theta = startingAngle;
 800ba48:	ed83 0a12 	vstr	s0, [r3, #72]	; 0x48
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800ba4c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    pHandle->SubStep[0] = 1 * pHandle->SubStepDuration;   /* Sub-step 1 of acceleration phase */
 800ba50:	edc3 7a04 	vstr	s15, [r3, #16]
    pHandle->SubStep[1] = 2 * pHandle->SubStepDuration;   /* Sub-step 2 of acceleration phase */
 800ba54:	ed83 3a05 	vstr	s6, [r3, #20]
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800ba58:	edc3 4a06 	vstr	s9, [r3, #24]
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800ba5c:	ed83 5a07 	vstr	s10, [r3, #28]
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800ba60:	edc3 5a08 	vstr	s11, [r3, #32]
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800ba64:	edc3 6a09 	vstr	s13, [r3, #36]	; 0x24
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800ba68:	edc3 3a0d 	vstr	s7, [r3, #52]	; 0x34
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800ba6c:	ed83 7a0e 	vstr	s14, [r3, #56]	; 0x38
  return (RetConfigStatus);
 800ba70:	4770      	bx	lr
  if ((pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING) && (movementDuration > 0))
 800ba72:	eeb5 1ac0 	vcmpe.f32	s2, #0.0
 800ba76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba7a:	dca0      	bgt.n	800b9be <TC_MoveCommand+0x1a>
 800ba7c:	e798      	b.n	800b9b0 <TC_MoveCommand+0xc>
 800ba7e:	bf00      	nop
 800ba80:	3daaaaab 	.word	0x3daaaaab
 800ba84:	3de38e39 	.word	0x3de38e39

0800ba88 <TC_FollowCommand>:
void TC_FollowCommand(PosCtrl_Handle_t *pHandle, float Angle)
{
  float omega = 0, acceleration = 0, dt = 0;

  /* Estimate speed */
  if (pHandle->ReceivedTh > 0)
 800ba88:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800ba8c:	b9b3      	cbnz	r3, 800babc <TC_FollowCommand+0x34>
  float omega = 0, acceleration = 0, dt = 0;
 800ba8e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800bb10 <TC_FollowCommand+0x88>
 800ba92:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800bb10 <TC_FollowCommand+0x88>
  {
    /* Nothing to do */
  }

  /* Update state variable */
  pHandle->ThetaPrev  = Angle;
 800ba96:	ed80 0a13 	vstr	s0, [r0, #76]	; 0x4c
  pHandle->OmegaPrev = omega;
  if (pHandle->ReceivedTh < 2)
  {
    pHandle->ReceivedTh++;
 800ba9a:	3301      	adds	r3, #1
  pHandle->OmegaPrev = omega;
 800ba9c:	ed80 7a11 	vstr	s14, [r0, #68]	; 0x44
    pHandle->ReceivedTh++;
 800baa0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  pHandle->Acceleration = acceleration;
  pHandle->Omega = omega;
  pHandle->Theta = Angle;

  pHandle->PositionCtrlStatus = TC_FOLLOWING_ON_GOING;   /* follow mode has been programmed */
  pHandle->MovementDuration = 0;
 800baa4:	2300      	movs	r3, #0
  pHandle->PositionCtrlStatus = TC_FOLLOWING_ON_GOING;   /* follow mode has been programmed */
 800baa6:	2203      	movs	r2, #3
  pHandle->Acceleration = acceleration;
 800baa8:	edc0 6a0f 	vstr	s13, [r0, #60]	; 0x3c
  pHandle->Omega = omega;
 800baac:	ed80 7a10 	vstr	s14, [r0, #64]	; 0x40
  pHandle->Theta = Angle;
 800bab0:	ed80 0a12 	vstr	s0, [r0, #72]	; 0x48
  pHandle->PositionCtrlStatus = TC_FOLLOWING_ON_GOING;   /* follow mode has been programmed */
 800bab4:	f880 2060 	strb.w	r2, [r0, #96]	; 0x60
  pHandle->MovementDuration = 0;
 800bab8:	6003      	str	r3, [r0, #0]
}
 800baba:	4770      	bx	lr
    dt = pHandle->TcTick * pHandle->SysTickPeriod;
 800babc:	edd0 7a16 	vldr	s15, [r0, #88]	; 0x58
 800bac0:	ed90 7a17 	vldr	s14, [r0, #92]	; 0x5c
 800bac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
    pHandle->TcTick = 0;
 800bac8:	2200      	movs	r2, #0
    dt = pHandle->TcTick * pHandle->SysTickPeriod;
 800baca:	ee67 7a87 	vmul.f32	s15, s15, s14
    pHandle->TcTick = 0;
 800bace:	6582      	str	r2, [r0, #88]	; 0x58
    if (dt > 0)
 800bad0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bad8:	dd12      	ble.n	800bb00 <TC_FollowCommand+0x78>
      omega = (Angle - pHandle->ThetaPrev) / dt;
 800bada:	edd0 6a13 	vldr	s13, [r0, #76]	; 0x4c
 800bade:	ee70 6a66 	vsub.f32	s13, s0, s13
  if (pHandle->ReceivedTh > 1)
 800bae2:	2b01      	cmp	r3, #1
      omega = (Angle - pHandle->ThetaPrev) / dt;
 800bae4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  if (pHandle->ReceivedTh > 1)
 800bae8:	d0d3      	beq.n	800ba92 <TC_FollowCommand+0xa>
      acceleration = (omega - pHandle->OmegaPrev) / dt;
 800baea:	ed90 6a11 	vldr	s12, [r0, #68]	; 0x44
 800baee:	ee37 6a46 	vsub.f32	s12, s14, s12
 800baf2:	eec6 6a27 	vdiv.f32	s13, s12, s15
  pHandle->ThetaPrev  = Angle;
 800baf6:	ed80 0a13 	vstr	s0, [r0, #76]	; 0x4c
  pHandle->OmegaPrev = omega;
 800bafa:	ed80 7a11 	vstr	s14, [r0, #68]	; 0x44
  if (pHandle->ReceivedTh < 2)
 800bafe:	e7d1      	b.n	800baa4 <TC_FollowCommand+0x1c>
  if (pHandle->ReceivedTh > 1)
 800bb00:	2b01      	cmp	r3, #1
 800bb02:	d0c4      	beq.n	800ba8e <TC_FollowCommand+0x6>
  float omega = 0, acceleration = 0, dt = 0;
 800bb04:	ed9f 7a02 	vldr	s14, [pc, #8]	; 800bb10 <TC_FollowCommand+0x88>
 800bb08:	eef0 6a47 	vmov.f32	s13, s14
 800bb0c:	e7f3      	b.n	800baf6 <TC_FollowCommand+0x6e>
 800bb0e:	bf00      	nop
 800bb10:	00000000 	.word	0x00000000

0800bb14 <TC_MoveExecution>:
void TC_MoveExecution(PosCtrl_Handle_t *pHandle)
{

  float jerkApplied = 0;

  if (pHandle->ElapseTime < pHandle->SubStep[0])            /* 1st Sub-Step interval time of acceleration phase */
 800bb14:	edd0 7a0b 	vldr	s15, [r0, #44]	; 0x2c
 800bb18:	ed90 7a04 	vldr	s14, [r0, #16]
 800bb1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb24:	d535      	bpl.n	800bb92 <TC_MoveExecution+0x7e>
  {
    jerkApplied = pHandle->Jerk;
 800bb26:	ed90 5a0d 	vldr	s10, [r0, #52]	; 0x34
  }
  else if (pHandle->ElapseTime < pHandle->SubStep[5])       /* 2nd Sub-Step interval time of deceleration phase */
  {

  }
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800bb2a:	edd0 6a00 	vldr	s13, [r0]
  {
    pHandle->Theta = pHandle->FinalAngle;
    pHandle->PositionCtrlStatus = TC_TARGET_POSITION_REACHED;
  }

  if (TC_MOVEMENT_ON_GOING == pHandle->PositionCtrlStatus)
 800bb2e:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
  {
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800bb32:	ed90 7a0c 	vldr	s14, [r0, #48]	; 0x30
  if (TC_MOVEMENT_ON_GOING == pHandle->PositionCtrlStatus)
 800bb36:	2b01      	cmp	r3, #1
 800bb38:	d113      	bne.n	800bb62 <TC_MoveExecution+0x4e>
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800bb3a:	edd0 5a0f 	vldr	s11, [r0, #60]	; 0x3c
    pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800bb3e:	ed90 6a10 	vldr	s12, [r0, #64]	; 0x40
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800bb42:	eee7 5a05 	vfma.f32	s11, s14, s10
    pHandle->Theta += pHandle->Omega * pHandle->SamplingTime;
 800bb46:	ed90 5a12 	vldr	s10, [r0, #72]	; 0x48
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800bb4a:	edc0 5a0f 	vstr	s11, [r0, #60]	; 0x3c
    pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800bb4e:	eea7 6a25 	vfma.f32	s12, s14, s11
    pHandle->Theta += pHandle->Omega * pHandle->SamplingTime;
 800bb52:	eef0 5a45 	vmov.f32	s11, s10
 800bb56:	eee7 5a06 	vfma.f32	s11, s14, s12
    pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800bb5a:	ed80 6a10 	vstr	s12, [r0, #64]	; 0x40
    pHandle->Theta += pHandle->Omega * pHandle->SamplingTime;
 800bb5e:	edc0 5a12 	vstr	s11, [r0, #72]	; 0x48
  else
  {
    /* Nothing to do */
  }

  pHandle->ElapseTime += pHandle->SamplingTime;
 800bb62:	ee77 7a87 	vadd.f32	s15, s15, s14
static inline bool TC_RampCompleted(PosCtrl_Handle_t *pHandle)
{
  bool retVal = false;

  /* Check that entire sequence (Acceleration - Cruise - Deceleration) is completed */
  if (pHandle->ElapseTime > pHandle->MovementDuration + pHandle->SamplingTime)
 800bb66:	ee76 6a87 	vadd.f32	s13, s13, s14
  pHandle->ElapseTime += pHandle->SamplingTime;
 800bb6a:	edc0 7a0b 	vstr	s15, [r0, #44]	; 0x2c
  if (pHandle->ElapseTime > pHandle->MovementDuration + pHandle->SamplingTime)
 800bb6e:	eef4 7ae6 	vcmpe.f32	s15, s13
 800bb72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb76:	dd0b      	ble.n	800bb90 <TC_MoveExecution+0x7c>
    if (TC_ZERO_ALIGNMENT_START == pHandle->AlignmentStatus)
 800bb78:	f890 3062 	ldrb.w	r3, [r0, #98]	; 0x62
 800bb7c:	2b01      	cmp	r3, #1
      pHandle->AlignmentStatus = TC_ALIGNMENT_ERROR;
 800bb7e:	bf04      	itt	eq
 800bb80:	2305      	moveq	r3, #5
 800bb82:	f880 3062 	strbeq.w	r3, [r0, #98]	; 0x62
    pHandle->ElapseTime = 0;
 800bb86:	2200      	movs	r2, #0
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800bb88:	2300      	movs	r3, #0
    pHandle->ElapseTime = 0;
 800bb8a:	62c2      	str	r2, [r0, #44]	; 0x2c
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800bb8c:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
}
 800bb90:	4770      	bx	lr
  else if (pHandle->ElapseTime < pHandle->SubStep[1])       /* 2nd Sub-Step interval time of acceleration phase */
 800bb92:	ed90 7a05 	vldr	s14, [r0, #20]
 800bb96:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb9e:	d504      	bpl.n	800bbaa <TC_MoveExecution+0x96>
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800bba0:	edd0 6a00 	vldr	s13, [r0]
  float jerkApplied = 0;
 800bba4:	ed9f 5a21 	vldr	s10, [pc, #132]	; 800bc2c <TC_MoveExecution+0x118>
 800bba8:	e7c1      	b.n	800bb2e <TC_MoveExecution+0x1a>
  else if (pHandle->ElapseTime < pHandle->SubStep[2])       /* 3rd Sub-Step interval time of acceleration phase */
 800bbaa:	ed90 7a06 	vldr	s14, [r0, #24]
 800bbae:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbb6:	d418      	bmi.n	800bbea <TC_MoveExecution+0xd6>
  else if (pHandle->ElapseTime < pHandle->SubStep[3])       /* Speed Cruise phase (after acceleration and before
 800bbb8:	ed90 7a07 	vldr	s14, [r0, #28]
 800bbbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbc4:	d50a      	bpl.n	800bbdc <TC_MoveExecution+0xc8>
    pHandle->Acceleration = 0.0f;
 800bbc6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800bc2c <TC_MoveExecution+0x118>
    pHandle->Omega = pHandle->CruiseSpeed;
 800bbca:	6b83      	ldr	r3, [r0, #56]	; 0x38
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800bbcc:	edd0 6a00 	vldr	s13, [r0]
    pHandle->Acceleration = 0.0f;
 800bbd0:	ed80 7a0f 	vstr	s14, [r0, #60]	; 0x3c
  float jerkApplied = 0;
 800bbd4:	eeb0 5a47 	vmov.f32	s10, s14
    pHandle->Omega = pHandle->CruiseSpeed;
 800bbd8:	6403      	str	r3, [r0, #64]	; 0x40
 800bbda:	e7a8      	b.n	800bb2e <TC_MoveExecution+0x1a>
  else if (pHandle->ElapseTime < pHandle->SubStep[4])       /* 1st Sub-Step interval time of deceleration phase */
 800bbdc:	ed90 7a08 	vldr	s14, [r0, #32]
 800bbe0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bbe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbe8:	d506      	bpl.n	800bbf8 <TC_MoveExecution+0xe4>
    jerkApplied = -(pHandle->Jerk);
 800bbea:	ed90 5a0d 	vldr	s10, [r0, #52]	; 0x34
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800bbee:	edd0 6a00 	vldr	s13, [r0]
    jerkApplied = -(pHandle->Jerk);
 800bbf2:	eeb1 5a45 	vneg.f32	s10, s10
 800bbf6:	e79a      	b.n	800bb2e <TC_MoveExecution+0x1a>
  else if (pHandle->ElapseTime < pHandle->SubStep[5])       /* 2nd Sub-Step interval time of deceleration phase */
 800bbf8:	ed90 7a09 	vldr	s14, [r0, #36]	; 0x24
 800bbfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc04:	d4cc      	bmi.n	800bba0 <TC_MoveExecution+0x8c>
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800bc06:	edd0 6a00 	vldr	s13, [r0]
 800bc0a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800bc0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc12:	d502      	bpl.n	800bc1a <TC_MoveExecution+0x106>
    jerkApplied = pHandle->Jerk;
 800bc14:	ed90 5a0d 	vldr	s10, [r0, #52]	; 0x34
 800bc18:	e789      	b.n	800bb2e <TC_MoveExecution+0x1a>
    pHandle->Theta = pHandle->FinalAngle;
 800bc1a:	6882      	ldr	r2, [r0, #8]
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800bc1c:	ed90 7a0c 	vldr	s14, [r0, #48]	; 0x30
    pHandle->Theta = pHandle->FinalAngle;
 800bc20:	6482      	str	r2, [r0, #72]	; 0x48
    pHandle->PositionCtrlStatus = TC_TARGET_POSITION_REACHED;
 800bc22:	2302      	movs	r3, #2
 800bc24:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
  if (TC_MOVEMENT_ON_GOING == pHandle->PositionCtrlStatus)
 800bc28:	e79b      	b.n	800bb62 <TC_MoveExecution+0x4e>
 800bc2a:	bf00      	nop
 800bc2c:	00000000 	.word	0x00000000

0800bc30 <TC_PositionRegulation>:
{
 800bc30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (pHandle->PositionCtrlStatus == TC_MOVEMENT_ON_GOING)
 800bc34:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 800bc38:	2b01      	cmp	r3, #1
{
 800bc3a:	b082      	sub	sp, #8
 800bc3c:	4604      	mov	r4, r0
  if (pHandle->PositionCtrlStatus == TC_MOVEMENT_ON_GOING)
 800bc3e:	d054      	beq.n	800bcea <TC_PositionRegulation+0xba>
  if (pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING)
 800bc40:	2b03      	cmp	r3, #3
 800bc42:	d10f      	bne.n	800bc64 <TC_PositionRegulation+0x34>
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800bc44:	edd4 6a0c 	vldr	s13, [r4, #48]	; 0x30
 800bc48:	edd4 7a10 	vldr	s15, [r4, #64]	; 0x40
 800bc4c:	ed94 6a0f 	vldr	s12, [r4, #60]	; 0x3c
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 800bc50:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800bc54:	eee6 7a26 	vfma.f32	s15, s12, s13
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 800bc58:	eea6 7aa7 	vfma.f32	s14, s13, s15
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800bc5c:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 800bc60:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
  if (pHandle->PositionControlRegulation == ENABLE)
 800bc64:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800bc68:	b913      	cbnz	r3, 800bc70 <TC_PositionRegulation+0x40>
}
 800bc6a:	b002      	add	sp, #8
 800bc6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    wMecAngleRef = (int32_t)(pHandle->Theta * RADTOS16);
 800bc70:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800bcf4 <TC_PositionRegulation+0xc4>
 800bc74:	edd4 7a12 	vldr	s15, [r4, #72]	; 0x48
 800bc78:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800bc7a:	ee67 7a87 	vmul.f32	s15, s15, s14
    wMecAngle = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800bc7e:	6958      	ldr	r0, [r3, #20]
    wMecAngleRef = (int32_t)(pHandle->Theta * RADTOS16);
 800bc80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bc84:	ee17 5a90 	vmov	r5, s15
    wMecAngle = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800bc88:	f7ff fa4c 	bl	800b124 <SPD_GetMecAngle>
    wError = wMecAngleRef - wMecAngle;
 800bc8c:	eba5 0800 	sub.w	r8, r5, r0
    wMecAngle = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800bc90:	4607      	mov	r7, r0
    hTorqueRef_Pos = PID_Controller(pHandle->PIDPosRegulator, wError);
 800bc92:	4641      	mov	r1, r8
 800bc94:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800bc96:	f7fe f9ed 	bl	800a074 <PID_Controller>
    STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 800bc9a:	2104      	movs	r1, #4
    hTorqueRef_Pos = PID_Controller(pHandle->PIDPosRegulator, wError);
 800bc9c:	4606      	mov	r6, r0
    STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 800bc9e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800bca0:	f7ff fb04 	bl	800b2ac <STC_SetControlMode>
    STC_ExecRamp(pHandle->pSTC, hTorqueRef_Pos, 0);
 800bca4:	4631      	mov	r1, r6
 800bca6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800bca8:	2200      	movs	r2, #0
 800bcaa:	f7ff fb03 	bl	800b2b4 <STC_ExecRamp>
    FDCAN_Soft_FifoQ_Test(0x45, 4, wMecAngle);
 800bcae:	463a      	mov	r2, r7
 800bcb0:	2104      	movs	r1, #4
 800bcb2:	2045      	movs	r0, #69	; 0x45
 800bcb4:	f7f5 fe02 	bl	80018bc <FDCAN_Soft_FifoQ_Test>
    memcpy(d, &pHandle->Theta, sizeof(float));
 800bcb8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800bcba:	9300      	str	r3, [sp, #0]
    FDCAN_Soft_FifoQ_Test(0x46, 4, wMecAngleRef);
 800bcbc:	462a      	mov	r2, r5
 800bcbe:	2104      	movs	r1, #4
 800bcc0:	2046      	movs	r0, #70	; 0x46
 800bcc2:	f7f5 fdfb 	bl	80018bc <FDCAN_Soft_FifoQ_Test>
    FDCAN_Soft_FifoQ_Test(0x49, 4, d);
 800bcc6:	466a      	mov	r2, sp
 800bcc8:	2104      	movs	r1, #4
 800bcca:	2049      	movs	r0, #73	; 0x49
 800bccc:	f7f5 fdf6 	bl	80018bc <FDCAN_Soft_FifoQ_Test>
    FDCAN_Soft_FifoQ_Test(0x47, 4, wError);
 800bcd0:	4642      	mov	r2, r8
 800bcd2:	2104      	movs	r1, #4
 800bcd4:	2047      	movs	r0, #71	; 0x47
 800bcd6:	f7f5 fdf1 	bl	80018bc <FDCAN_Soft_FifoQ_Test>
    FDCAN_Soft_FifoQ_Test(0x48, 4, hTorqueRef_Pos);
 800bcda:	4632      	mov	r2, r6
 800bcdc:	2104      	movs	r1, #4
 800bcde:	2048      	movs	r0, #72	; 0x48
 800bce0:	f7f5 fdec 	bl	80018bc <FDCAN_Soft_FifoQ_Test>
}
 800bce4:	b002      	add	sp, #8
 800bce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    TC_MoveExecution(pHandle);
 800bcea:	f7ff ff13 	bl	800bb14 <TC_MoveExecution>
  if (pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING)
 800bcee:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 800bcf2:	e7a5      	b.n	800bc40 <TC_PositionRegulation+0x10>
 800bcf4:	4622f983 	.word	0x4622f983

0800bcf8 <TC_EncAlignmentCommand>:
{
 800bcf8:	b510      	push	{r4, lr}
  if (TC_ALIGNMENT_COMPLETED == pHandle->AlignmentStatus)
 800bcfa:	f890 3062 	ldrb.w	r3, [r0, #98]	; 0x62
 800bcfe:	2b02      	cmp	r3, #2
{
 800bd00:	b082      	sub	sp, #8
 800bd02:	4604      	mov	r4, r0
  if (TC_ALIGNMENT_COMPLETED == pHandle->AlignmentStatus)
 800bd04:	d010      	beq.n	800bd28 <TC_EncAlignmentCommand+0x30>
    if (pHandle->AlignmentCfg == TC_ABSOLUTE_ALIGNMENT_SUPPORTED)
 800bd06:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 800bd0a:	2b04      	cmp	r3, #4
 800bd0c:	d011      	beq.n	800bd32 <TC_EncAlignmentCommand+0x3a>
      pHandle->pENC->_Super.wMecAngle = 0;
 800bd0e:	6e40      	ldr	r0, [r0, #100]	; 0x64
 800bd10:	2300      	movs	r3, #0
      pHandle->AlignmentStatus = TC_ALIGNMENT_COMPLETED;
 800bd12:	2102      	movs	r1, #2
      pHandle->PositionControlRegulation = ENABLE;
 800bd14:	2201      	movs	r2, #1
      pHandle->pENC->_Super.wMecAngle = 0;
 800bd16:	6083      	str	r3, [r0, #8]
      pHandle->AlignmentStatus = TC_ALIGNMENT_COMPLETED;
 800bd18:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
      pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800bd1c:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
      pHandle->PositionControlRegulation = ENABLE;
 800bd20:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
}
 800bd24:	b002      	add	sp, #8
 800bd26:	bd10      	pop	{r4, pc}
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
}
 800bd2e:	b002      	add	sp, #8
 800bd30:	bd10      	pop	{r4, pc}
 800bd32:	6e82      	ldr	r2, [r0, #104]	; 0x68
      pHandle->EncoderAbsoluteAligned = false;
 800bd34:	2300      	movs	r3, #0
      wMecAngleRef = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800bd36:	6950      	ldr	r0, [r2, #20]
      pHandle->EncoderAbsoluteAligned = false;
 800bd38:	f884 3052 	strb.w	r3, [r4, #82]	; 0x52
      wMecAngleRef = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800bd3c:	f7ff f9f2 	bl	800b124 <SPD_GetMecAngle>
  if ((pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING) && (movementDuration > 0))
 800bd40:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
      wMecAngleRef = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800bd44:	9001      	str	r0, [sp, #4]
  if ((pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING) && (movementDuration > 0))
 800bd46:	2b03      	cmp	r3, #3
 800bd48:	d005      	beq.n	800bd56 <TC_EncAlignmentCommand+0x5e>
  if ((pHandle->PositionCtrlStatus == TC_READY_FOR_COMMAND) && (movementDuration > 0))
 800bd4a:	b123      	cbz	r3, 800bd56 <TC_EncAlignmentCommand+0x5e>
      pHandle->AlignmentStatus = TC_ZERO_ALIGNMENT_START;
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 800bd52:	b002      	add	sp, #8
 800bd54:	bd10      	pop	{r4, pc}
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800bd56:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800bd5a:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800be20 <TC_EncAlignmentCommand+0x128>
      TC_MoveCommand(pHandle, (float)(wMecAngleRef) / RADTOS16, Z_ALIGNMENT_NB_ROTATION, Z_ALIGNMENT_DURATION);
 800bd5e:	eddf 5a31 	vldr	s11, [pc, #196]	; 800be24 <TC_EncAlignmentCommand+0x12c>
    pHandle->AngleStep = angleStep;
 800bd62:	eddf 3a31 	vldr	s7, [pc, #196]	; 800be28 <TC_EncAlignmentCommand+0x130>
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800bd66:	ed9f 2a31 	vldr	s4, [pc, #196]	; 800be2c <TC_EncAlignmentCommand+0x134>
    pHandle->AngleStep = angleStep;
 800bd6a:	edc4 3a03 	vstr	s7, [r4, #12]
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800bd6e:	eec6 6a27 	vdiv.f32	s13, s12, s15
    pHandle->ElapseTime = 0.0f;
 800bd72:	2300      	movs	r3, #0
    pHandle->PositionControlRegulation = ENABLE;
 800bd74:	2201      	movs	r2, #1
 800bd76:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
    pHandle->ElapseTime = 0.0f;
 800bd7a:	62e3      	str	r3, [r4, #44]	; 0x2c
    pHandle->Omega = 0.0f;
 800bd7c:	6423      	str	r3, [r4, #64]	; 0x40
    pHandle->Acceleration = 0.0f;
 800bd7e:	63e3      	str	r3, [r4, #60]	; 0x3c
    pHandle->PositionCtrlStatus = TC_MOVEMENT_ON_GOING;   /* new trajectory has been programmed */
 800bd80:	f884 2060 	strb.w	r2, [r4, #96]	; 0x60
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800bd84:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800bd88:	eefd 6ae6 	vcvt.s32.f32	s13, s13
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800bd8c:	ee27 6a87 	vmul.f32	s12, s15, s14
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800bd90:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800bd94:	eddf 7a26 	vldr	s15, [pc, #152]	; 800be30 <TC_EncAlignmentCommand+0x138>
      TC_MoveCommand(pHandle, (float)(wMecAngleRef) / RADTOS16, Z_ALIGNMENT_NB_ROTATION, Z_ALIGNMENT_DURATION);
 800bd98:	ed9d 7a01 	vldr	s14, [sp, #4]
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800bd9c:	ee66 6a86 	vmul.f32	s13, s13, s12
      TC_MoveCommand(pHandle, (float)(wMecAngleRef) / RADTOS16, Z_ALIGNMENT_NB_ROTATION, Z_ALIGNMENT_DURATION);
 800bda0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800bda4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800bda8:	edc4 6a00 	vstr	s13, [r4]
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800bdac:	ee67 6aa7 	vmul.f32	s13, s15, s15
      TC_MoveCommand(pHandle, (float)(wMecAngleRef) / RADTOS16, Z_ALIGNMENT_NB_ROTATION, Z_ALIGNMENT_DURATION);
 800bdb0:	ee27 7a25 	vmul.f32	s14, s14, s11
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800bdb4:	ee26 6aa7 	vmul.f32	s12, s13, s15
    pHandle->FinalAngle = startingAngle + angleStep;
 800bdb8:	ee77 2a23 	vadd.f32	s5, s14, s7
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800bdbc:	eec2 3a06 	vdiv.f32	s7, s4, s12
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800bdc0:	ee76 6aa6 	vadd.f32	s13, s13, s13
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800bdc4:	eeb0 4a08 	vmov.f32	s8, #8	; 0x40400000  3.0
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800bdc8:	eef1 4a08 	vmov.f32	s9, #24	; 0x40c00000  6.0
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800bdcc:	eeb1 5a0c 	vmov.f32	s10, #28	; 0x40e00000  7.0
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800bdd0:	eef2 5a00 	vmov.f32	s11, #32	; 0x41000000  8.0
    pHandle->SubStep[1] = 2 * pHandle->SubStepDuration;   /* Sub-step 2 of acceleration phase */
 800bdd4:	ee37 3aa7 	vadd.f32	s6, s15, s15
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800bdd8:	ee27 4a84 	vmul.f32	s8, s15, s8
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800bddc:	ee67 4aa4 	vmul.f32	s9, s15, s9
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800bde0:	ee27 5a85 	vmul.f32	s10, s15, s10
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800bde4:	ee27 6aa5 	vmul.f32	s12, s15, s11
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800bde8:	ee66 6aa3 	vmul.f32	s13, s13, s7
    pHandle->StartingAngle = startingAngle;
 800bdec:	ed84 7a01 	vstr	s14, [r4, #4]
    pHandle->FinalAngle = startingAngle + angleStep;
 800bdf0:	edc4 2a02 	vstr	s5, [r4, #8]
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800bdf4:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
    pHandle->SubStep[0] = 1 * pHandle->SubStepDuration;   /* Sub-step 1 of acceleration phase */
 800bdf8:	edc4 7a04 	vstr	s15, [r4, #16]
    pHandle->SubStep[1] = 2 * pHandle->SubStepDuration;   /* Sub-step 2 of acceleration phase */
 800bdfc:	ed84 3a05 	vstr	s6, [r4, #20]
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800be00:	ed84 4a06 	vstr	s8, [r4, #24]
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800be04:	edc4 4a07 	vstr	s9, [r4, #28]
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800be08:	ed84 5a08 	vstr	s10, [r4, #32]
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800be0c:	ed84 6a09 	vstr	s12, [r4, #36]	; 0x24
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800be10:	edc4 3a0d 	vstr	s7, [r4, #52]	; 0x34
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800be14:	edc4 6a0e 	vstr	s13, [r4, #56]	; 0x38
    pHandle->Theta = startingAngle;
 800be18:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
  return (RetConfigStatus);
 800be1c:	e796      	b.n	800bd4c <TC_EncAlignmentCommand+0x54>
 800be1e:	bf00      	nop
 800be20:	3e638e39 	.word	0x3e638e39
 800be24:	38c90fdb 	.word	0x38c90fdb
 800be28:	40c90fdb 	.word	0x40c90fdb
 800be2c:	3f060a92 	.word	0x3f060a92
 800be30:	3de38e39 	.word	0x3de38e39

0800be34 <TC_EncoderReset>:
  * @brief  Set the absolute zero mechanical position.
  * @param  pHandle: handler of the current instance of the Position Control component.
  */
void TC_EncoderReset(PosCtrl_Handle_t *pHandle)
{
  if ((!pHandle->EncoderAbsoluteAligned) && (pHandle->AlignmentStatus == TC_ZERO_ALIGNMENT_START))
 800be34:	f890 2052 	ldrb.w	r2, [r0, #82]	; 0x52
{
 800be38:	4603      	mov	r3, r0
  if ((!pHandle->EncoderAbsoluteAligned) && (pHandle->AlignmentStatus == TC_ZERO_ALIGNMENT_START))
 800be3a:	b922      	cbnz	r2, 800be46 <TC_EncoderReset+0x12>
 800be3c:	f890 c062 	ldrb.w	ip, [r0, #98]	; 0x62
 800be40:	f1bc 0f01 	cmp.w	ip, #1
 800be44:	d000      	beq.n	800be48 <TC_EncoderReset+0x14>
  }
  else
  {
    /* Nothing to do */
  }
}
 800be46:	4770      	bx	lr
    pHandle->MecAngleOffset = pHandle->pENC->_Super.hMecAngle;
 800be48:	6e40      	ldr	r0, [r0, #100]	; 0x64
 800be4a:	f9b0 1006 	ldrsh.w	r1, [r0, #6]
 800be4e:	f8a3 1054 	strh.w	r1, [r3, #84]	; 0x54
    pHandle->pENC->_Super.wMecAngle = 0;
 800be52:	6082      	str	r2, [r0, #8]
    pHandle->EncoderAbsoluteAligned = true;
 800be54:	f883 c052 	strb.w	ip, [r3, #82]	; 0x52
    pHandle->AlignmentStatus = TC_ALIGNMENT_COMPLETED;
 800be58:	f04f 0c02 	mov.w	ip, #2
 800be5c:	f883 c062 	strb.w	ip, [r3, #98]	; 0x62
    pHandle->Theta = 0.0f;
 800be60:	f04f 0c00 	mov.w	ip, #0
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800be64:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    pHandle->Theta = 0.0f;
 800be68:	f8c3 c048 	str.w	ip, [r3, #72]	; 0x48
    ENC_SetMecAngle(pHandle->pENC, pHandle->MecAngleOffset);
 800be6c:	f7fd be70 	b.w	8009b50 <ENC_SetMecAngle>

0800be70 <TC_GetCurrentPosition>:
  * @brief  Returns the current rotor mechanical angle, expressed in radiant.
  * @param  pHandle: handler of the current instance of the Position Control component.
  * @retval current mechanical position
  */
float TC_GetCurrentPosition(PosCtrl_Handle_t *pHandle)
{
 800be70:	b508      	push	{r3, lr}
 800be72:	6e83      	ldr	r3, [r0, #104]	; 0x68

  return ((float)((SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16));
 800be74:	6958      	ldr	r0, [r3, #20]
 800be76:	f7ff f955 	bl	800b124 <SPD_GetMecAngle>
 800be7a:	ee07 0a90 	vmov	s15, r0
 800be7e:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800be82:	eddf 7a02 	vldr	s15, [pc, #8]	; 800be8c <TC_GetCurrentPosition+0x1c>
}
 800be86:	ee20 0a27 	vmul.f32	s0, s0, s15
 800be8a:	bd08      	pop	{r3, pc}
 800be8c:	38c90fdb 	.word	0x38c90fdb

0800be90 <TC_GetTargetPosition>:
  * @retval Target mechanical position
  */
float TC_GetTargetPosition(PosCtrl_Handle_t *pHandle)
{
  return (pHandle->FinalAngle);
}
 800be90:	ed90 0a02 	vldr	s0, [r0, #8]
 800be94:	4770      	bx	lr
 800be96:	bf00      	nop

0800be98 <TC_GetMoveDuration>:
  * @retval Duration of programmed movement
  */
float TC_GetMoveDuration(PosCtrl_Handle_t *pHandle)
{
  return (pHandle->MovementDuration);
}
 800be98:	ed90 0a00 	vldr	s0, [r0]
 800be9c:	4770      	bx	lr
 800be9e:	bf00      	nop

0800bea0 <TC_GetControlPositionStatus>:
  * @retval Position Control Status
  */
PosCtrlStatus_t TC_GetControlPositionStatus(PosCtrl_Handle_t *pHandle)
{
  return (pHandle->PositionCtrlStatus);
}
 800bea0:	f890 0060 	ldrb.w	r0, [r0, #96]	; 0x60
 800bea4:	4770      	bx	lr
 800bea6:	bf00      	nop

0800bea8 <TC_GetAlignmentStatus>:
  * @param  pHandle handler of the current instance of the Position Control component.
  */
AlignStatus_t TC_GetAlignmentStatus(PosCtrl_Handle_t *pHandle)
{
  return (pHandle->AlignmentStatus);
}
 800bea8:	f890 0062 	ldrb.w	r0, [r0, #98]	; 0x62
 800beac:	4770      	bx	lr
 800beae:	bf00      	nop

0800beb0 <TC_IncTick>:
  * @brief  Increments Tick counter used in follow mode.
  * @param  pHandle handler of the current instance of the Position Control component.
  */
void TC_IncTick(PosCtrl_Handle_t *pHandle)
{
  pHandle->TcTick++;
 800beb0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800beb2:	3301      	adds	r3, #1
 800beb4:	6583      	str	r3, [r0, #88]	; 0x58
}
 800beb6:	4770      	bx	lr

0800beb8 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800beb8:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800beba:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800bebc:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 800bebe:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 800bec2:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 800bec4:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 800bec6:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 800bec8:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->bTransitionStarted = false;
 800beca:	8583      	strh	r3, [r0, #44]	; 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800becc:	85c2      	strh	r2, [r0, #46]	; 0x2e
    pHandle->hElAngleAccu = 0;
 800bece:	6303      	str	r3, [r0, #48]	; 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 800bed0:	4770      	bx	lr
 800bed2:	bf00      	nop

0800bed4 <VSS_Init>:
{
 800bed4:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 800bed6:	f7ff ffef 	bl	800beb8 <VSS_Clear>
}
 800beda:	bd08      	pop	{r3, pc}

0800bedc <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 800bedc:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800bee0:	b99b      	cbnz	r3, 800bf0a <VSS_SetMecAcceleration+0x2e>
{
 800bee2:	b510      	push	{r4, lr}
    {
      if (0U == hDurationms)
 800bee4:	b992      	cbnz	r2, 800bf0c <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800bee6:	8b43      	ldrh	r3, [r0, #26]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800bee8:	69c4      	ldr	r4, [r0, #28]
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 800beea:	8181      	strh	r1, [r0, #12]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800beec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800bef0:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800bef4:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 800bef6:	fb9c f3f3 	sdiv	r3, ip, r3

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800befa:	f890 c001 	ldrb.w	ip, [r0, #1]

        pHandle->hRemainingStep = 0U;
 800befe:	8502      	strh	r2, [r0, #40]	; 0x28
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800bf00:	fb1c f303 	smulbb	r3, ip, r3
 800bf04:	81c3      	strh	r3, [r0, #14]

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800bf06:	8541      	strh	r1, [r0, #42]	; 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 800bf08:	bd10      	pop	{r4, pc}
 800bf0a:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 800bf0c:	8e83      	ldrh	r3, [r0, #52]	; 0x34
 800bf0e:	4c16      	ldr	r4, [pc, #88]	; (800bf68 <VSS_SetMecAcceleration+0x8c>)
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800bf10:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 800bf14:	fb02 f303 	mul.w	r3, r2, r3
 800bf18:	fba4 4303 	umull	r4, r3, r4, r3
 800bf1c:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 800bf20:	3301      	adds	r3, #1
 800bf22:	b29b      	uxth	r3, r3
        pHandle->hRemainingStep = hNbrStep;
 800bf24:	8503      	strh	r3, [r0, #40]	; 0x28
        if (0U == hNbrStep)
 800bf26:	b923      	cbnz	r3, 800bf32 <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800bf28:	ea4f 430c 	mov.w	r3, ip, lsl #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800bf2c:	8541      	strh	r1, [r0, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800bf2e:	6243      	str	r3, [r0, #36]	; 0x24
}
 800bf30:	bd10      	pop	{r4, pc}
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800bf32:	8b42      	ldrh	r2, [r0, #26]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800bf34:	7844      	ldrb	r4, [r0, #1]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800bf36:	8541      	strh	r1, [r0, #42]	; 0x2a
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800bf38:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800bf3c:	ea4f 0e42 	mov.w	lr, r2, lsl #1
        hFinalMecSpeedDpp = (int16_t)((((int32_t )hFinalMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800bf40:	69c2      	ldr	r2, [r0, #28]
 800bf42:	fb01 f202 	mul.w	r2, r1, r2
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800bf46:	fb92 f2fe 	sdiv	r2, r2, lr
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800bf4a:	fb9c fef4 	sdiv	lr, ip, r4
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800bf4e:	eba2 020e 	sub.w	r2, r2, lr
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 800bf52:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800bf54:	fb92 f3f3 	sdiv	r3, r2, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 800bf58:	fb04 f303 	mul.w	r3, r4, r3
 800bf5c:	6203      	str	r3, [r0, #32]
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800bf5e:	ea4f 430c 	mov.w	r3, ip, lsl #16
 800bf62:	6243      	str	r3, [r0, #36]	; 0x24
    }
 800bf64:	e7e4      	b.n	800bf30 <VSS_SetMecAcceleration+0x54>
 800bf66:	bf00      	nop
 800bf68:	10624dd3 	.word	0x10624dd3

0800bf6c <memset>:
 800bf6c:	4402      	add	r2, r0
 800bf6e:	4603      	mov	r3, r0
 800bf70:	4293      	cmp	r3, r2
 800bf72:	d100      	bne.n	800bf76 <memset+0xa>
 800bf74:	4770      	bx	lr
 800bf76:	f803 1b01 	strb.w	r1, [r3], #1
 800bf7a:	e7f9      	b.n	800bf70 <memset+0x4>

0800bf7c <__libc_init_array>:
 800bf7c:	b570      	push	{r4, r5, r6, lr}
 800bf7e:	4d0d      	ldr	r5, [pc, #52]	; (800bfb4 <__libc_init_array+0x38>)
 800bf80:	4c0d      	ldr	r4, [pc, #52]	; (800bfb8 <__libc_init_array+0x3c>)
 800bf82:	1b64      	subs	r4, r4, r5
 800bf84:	10a4      	asrs	r4, r4, #2
 800bf86:	2600      	movs	r6, #0
 800bf88:	42a6      	cmp	r6, r4
 800bf8a:	d109      	bne.n	800bfa0 <__libc_init_array+0x24>
 800bf8c:	4d0b      	ldr	r5, [pc, #44]	; (800bfbc <__libc_init_array+0x40>)
 800bf8e:	4c0c      	ldr	r4, [pc, #48]	; (800bfc0 <__libc_init_array+0x44>)
 800bf90:	f000 f826 	bl	800bfe0 <_init>
 800bf94:	1b64      	subs	r4, r4, r5
 800bf96:	10a4      	asrs	r4, r4, #2
 800bf98:	2600      	movs	r6, #0
 800bf9a:	42a6      	cmp	r6, r4
 800bf9c:	d105      	bne.n	800bfaa <__libc_init_array+0x2e>
 800bf9e:	bd70      	pop	{r4, r5, r6, pc}
 800bfa0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfa4:	4798      	blx	r3
 800bfa6:	3601      	adds	r6, #1
 800bfa8:	e7ee      	b.n	800bf88 <__libc_init_array+0xc>
 800bfaa:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfae:	4798      	blx	r3
 800bfb0:	3601      	adds	r6, #1
 800bfb2:	e7f2      	b.n	800bf9a <__libc_init_array+0x1e>
 800bfb4:	0800c43c 	.word	0x0800c43c
 800bfb8:	0800c43c 	.word	0x0800c43c
 800bfbc:	0800c43c 	.word	0x0800c43c
 800bfc0:	0800c440 	.word	0x0800c440

0800bfc4 <memcpy>:
 800bfc4:	440a      	add	r2, r1
 800bfc6:	4291      	cmp	r1, r2
 800bfc8:	f100 33ff 	add.w	r3, r0, #4294967295
 800bfcc:	d100      	bne.n	800bfd0 <memcpy+0xc>
 800bfce:	4770      	bx	lr
 800bfd0:	b510      	push	{r4, lr}
 800bfd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfd6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bfda:	4291      	cmp	r1, r2
 800bfdc:	d1f9      	bne.n	800bfd2 <memcpy+0xe>
 800bfde:	bd10      	pop	{r4, pc}

0800bfe0 <_init>:
 800bfe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfe2:	bf00      	nop
 800bfe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfe6:	bc08      	pop	{r3}
 800bfe8:	469e      	mov	lr, r3
 800bfea:	4770      	bx	lr

0800bfec <_fini>:
 800bfec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfee:	bf00      	nop
 800bff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bff2:	bc08      	pop	{r3}
 800bff4:	469e      	mov	lr, r3
 800bff6:	4770      	bx	lr
