INFO-FLOW: Workspace E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1 opened at Sat Aug 01 17:11:03 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.101 sec.
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.148 sec.
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.152 sec.
Command     ap_source done; 0.152 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.282 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./deblur_IP/solution1/directives.tcl 
Execute     set_directive_stream -depth 4 -dim 1 WienerDeblur src_bw 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsrc_bw depth=4 dim=1 
Execute     set_directive_stream -depth 4 -dim 1 WienerDeblur res 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsrc_bw depth=4 dim=1 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredres depth=4 dim=1 
Execute     set_directive_stream -depth 4 -dim 1 WienerDeblur res_imag 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsrc_bw depth=4 dim=1 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredres depth=4 dim=1 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredres_imag depth=4 dim=1 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'WienerDeblur.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling WienerDeblur.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted WienerDeblur.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_Webpack/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "WienerDeblur.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp" 
INFO-FLOW: exec D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_Webpack/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E WienerDeblur.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp
Command       clang done; 1.049 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.99 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Vivado_Webpack/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp"  -o "E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_Webpack/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/useless.bc
Command       clang done; 3.653 sec.
INFO-FLOW: Done: GCC PP time: 5.7 seconds per iteration
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsrc_bw depth=4 dim=1 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredres depth=4 dim=1 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredres_imag depth=4 dim=1 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredsrc_bw depth=4 dim=1 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredres depth=4 dim=1 
INFO-FLOW: Setting directive 'STREAM' variable=positionBooleanTextRequiredres_imag depth=4 dim=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp std=gnu++98 -directive=E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.85 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp std=gnu++98 -directive=E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.701 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/xilinx-dataflow-lawyer.WienerDeblur.pp.0.cpp.diag.yml E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/xilinx-dataflow-lawyer.WienerDeblur.pp.0.cpp.out.log 2> E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/xilinx-dataflow-lawyer.WienerDeblur.pp.0.cpp.err.log 
Command       ap_eval done; 0.805 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/tidy-3.1.WienerDeblur.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/tidy-3.1.WienerDeblur.pp.0.cpp.out.log 2> E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/tidy-3.1.WienerDeblur.pp.0.cpp.err.log 
Command         ap_eval done; 2.144 sec.
Execute         ap_eval exec -ignorestderr D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/xilinx-legacy-rewriter.WienerDeblur.pp.0.cpp.out.log 2> E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/xilinx-legacy-rewriter.WienerDeblur.pp.0.cpp.err.log 
Command         ap_eval done; 0.914 sec.
Command       tidy_31 done; 3.142 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.201 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Vivado_Webpack/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot" -I "D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.bc" 
INFO-FLOW: exec D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Vivado_Webpack/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot -I D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.bc
Command       clang done; 3.59 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.g.bc -hls-opt -except-internalize WienerDeblur -LD:/Vivado_Webpack/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.546 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 104.320 ; gain = 19.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 104.320 ; gain = 19.258
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.pp.bc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.798 sec.
Execute         llvm-ld E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Vivado_Webpack/Vivado/2018.3/win64/lib -lfloatconversion -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.676 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top WienerDeblur -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g.0.bc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<1080, 1920, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<1080, 1920, 0>::read()' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::init' into 'hls::Mat<1080, 1920, 0>::Mat.1' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::write' into 'hls::Mat<1080, 1920, 0>::operator<<' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::write' into 'WienerDeblur' (WienerDeblur.cpp:79).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::write' into 'WienerDeblur' (WienerDeblur.cpp:78).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::write' into 'WienerDeblur' (WienerDeblur.cpp:77).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::write' into 'WienerDeblur' (WienerDeblur.cpp:76).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::read' into 'hls::Mat<1080, 1920, 0>::operator>>' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::read' into 'WienerDeblur' (WienerDeblur.cpp:270).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::read' into 'WienerDeblur' (WienerDeblur.cpp:269).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::read' into 'WienerDeblur' (WienerDeblur.cpp:268).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::read' into 'WienerDeblur' (WienerDeblur.cpp:267).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'WienerDeblur' (WienerDeblur.cpp:89).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'WienerDeblur' (WienerDeblur.cpp:258).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'WienerDeblur' (WienerDeblur.cpp:257).
Command         transform done; 5.237 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 323.387 ; gain = 238.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g.1.bc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:16) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:323) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:333) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:372) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:374) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'matrix_modulus' (WienerDeblur.cpp:475) automatically.
Command         transform done; 3.067 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.768 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 420.539 ; gain = 335.477
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.g.1.bc to E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.o.1.bc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (WienerDeblur.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (WienerDeblur.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V' (WienerDeblur.cpp:54).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.1' (WienerDeblur.cpp:54).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.2' (WienerDeblur.cpp:54).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src_bw.data_stream.V.3' (WienerDeblur.cpp:54).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'res.data_stream.V' (WienerDeblur.cpp:57).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'res_imag.data_stream.V' (WienerDeblur.cpp:58).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config1.data.V' (WienerDeblur.cpp:361).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'fft_config1.data.V.1' (WienerDeblur.cpp:361).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-12' (WienerDeblur.cpp:263) in function 'WienerDeblur' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (WienerDeblur.cpp:449) in function 'InnerProd' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (WienerDeblur.cpp:449) in function 'InnerProd.1' for pipelining.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-12.1' (WienerDeblur.cpp:265) in function 'WienerDeblur': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (WienerDeblur.cpp:451) in function 'InnerProd' completely with a factor of 256.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (WienerDeblur.cpp:451) in function 'InnerProd.1' completely with a factor of 256.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src_bw.data_stream.V' (WienerDeblur.cpp:54) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'res.data_stream.V' (WienerDeblur.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'res_imag.data_stream.V' (WienerDeblur.cpp:58) .
INFO: [XFORM 203-101] Partitioning array 'pixel_gd1.val' (WienerDeblur.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'element_pixel.val' (WienerDeblur.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'element_pixel_imag.val' (WienerDeblur.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.13'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.14'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.15'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'this.assign.16'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.2' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.3' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.4' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_bw.data_stream.V' (WienerDeblur.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.data_stream.V' (WienerDeblur.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_imag.data_stream.V' (WienerDeblur.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'dummy_proc_middle.1' (WienerDeblur.cpp:332) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isinf<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:16) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_isnan<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:236) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:323) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE4expvEv6' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:333) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:372) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:374) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:411) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'matrix_modulus' (WienerDeblur.cpp:475) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'WienerDeblur' (WienerDeblur.cpp:255) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'res_imag.data_stream[0].V' (WienerDeblur.cpp:58) is invalid: it has no data consumer.
WARNING: [XFORM 203-124] Array  'in1' : Some entries have both read and write access.
WARNING: [XFORM 203-124] Array  'in2' : Some entries have both read and write access.
WARNING: [XFORM 203-124] Array  'in3' : Some entries have both read and write access.
WARNING: [XFORM 203-124] Array  'in4' : Some entries have both read and write access.
WARNING: [XFORM 203-124] Array  'in5' : Some entries have both read and write access.
WARNING: [XFORM 203-124] Array  'in6' : Some entries have both read and write access.
WARNING: [XFORM 203-124] Array  'xn1._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xn1._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xk2._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xk2._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xk1._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'xk1._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'middle2._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'middle2._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'middle._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'middle._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'kernel._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'kernel._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fft_kernel_modu2._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fft_kernel_modu2._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fft_kernel._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fft_kernel._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'G1._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'G1._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
Command         transform done; 24.856 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:319:19) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:406:5) in function 'pow_reduce::pow_generic<double>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:449:5) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:455:5) in function 'pow_reduce::pow_generic<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:487:26) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:656:5) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WienerDeblur.cpp:330:33) to (WienerDeblur.cpp:327:30) in function 'dummy_proc_middle.1400'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (WienerDeblur.cpp:330:33) to (WienerDeblur.cpp:327:30) in function 'dummy_proc_middle.1394'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:547) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:319)...7 expression(s) balanced.
Command         transform done; 6.187 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 961.414 ; gain = 876.352
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.o.2.bc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-12' (WienerDeblur.cpp:263:20) in function 'WienerDeblur'.
WARNING: [XFORM 203-124] Array  'gauss_blur._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'gauss_blur._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fft_kernel_modu._M_real' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'fft_kernel_modu._M_imag' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-631] Renaming function 'std::operator/<float>' to 'operator/<float>' 
WARNING: [XFORM 203-631] Renaming function 'std::operator*<float>397' to 'operator*<float>397' 
WARNING: [XFORM 203-631] Renaming function 'std::operator*<float>.1' to 'operator*<float>.1' 
WARNING: [XFORM 203-631] Renaming function 'std::operator*<float>' to 'operator*<float>' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::real379' to 'real379' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::real.1' to 'real.1' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::real' to 'real' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::operator/=<float>' to 'operator/=<float>' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::operator*=<float>398' to 'operator*=<float>398' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::operator*=<float>' to 'operator*=<float>' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::imag380' to 'imag380' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::imag.1' to 'imag.1' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::imag' to 'imag' 
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:319)
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h:1457)
INFO: [XFORM 203-531] Rewinding loop (WienerDeblur.cpp:449) in function 'InnerProd382'.
INFO: [XFORM 203-531] Rewinding loop (WienerDeblur.cpp:449) in function 'InnerProd381'.
INFO: [XFORM 203-531] Rewinding loop (WienerDeblur.cpp:449) in function 'InnerProd.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'InnerProd382'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'InnerProd381'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'InnerProd.1'.
Command         transform done; 35.819 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:42 . Memory (MB): peak = 1050.391 ; gain = 965.328
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 79.485 sec.
Command     elaborate done; 100.79 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'WienerDeblur' ...
Execute       ap_set_top_model WienerDeblur 
WARNING: [SYN 201-103] Legalizing function name 'real.1' to 'real_1'.
WARNING: [SYN 201-103] Legalizing function name 'imag.1' to 'imag_1'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_fe.1395' to 'dummy_proc_fe_1395'.
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dummy_proc_middle.1394' to 'dummy_proc_middle_1394'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=<float>398' to 'operator_float_398'.
WARNING: [SYN 201-103] Legalizing function name 'operator*<float>397' to 'operator_float_397'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'real' to 'real_r'.
WARNING: [SYN 201-103] Legalizing function name 'operator*=<float>' to 'operator_mul_assign_float'.
WARNING: [SYN 201-103] Legalizing function name 'operator*<float>.1' to 'operator_float_1'.
WARNING: [SYN 201-103] Legalizing function name 'InnerProd.1' to 'InnerProd_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/=<float>' to 'operator_div_assign_float'.
WARNING: [SYN 201-103] Legalizing function name 'operator/<float>' to 'operator_div_float'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_div.1' to 'matrix_div_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*<float>' to 'operator_mul_float'.
Command       ap_set_top_model done; 0.188 sec.
Execute       get_model_list WienerDeblur -filter all-wo-channel -topdown 
Execute       preproc_iomode -model WienerDeblur 
Execute       preproc_iomode -model InnerProd381 
Execute       preproc_iomode -model operator*<float> 
Execute       preproc_iomode -model matrix_div 
Execute       preproc_iomode -model matrix_div.1 
Execute       preproc_iomode -model operator/<float> 
Execute       preproc_iomode -model operator/=<float> 
Execute       preproc_iomode -model matrix_plus_SNR 
Execute       preproc_iomode -model InnerProd.1 
Execute       preproc_iomode -model operator*<float>.1 
Execute       preproc_iomode -model operator*=<float> 
Execute       preproc_iomode -model matrix_modulus 
Execute       preproc_iomode -model imag 
Execute       preproc_iomode -model real 
Execute       preproc_iomode -model pow_generic<double> 
Execute       preproc_iomode -model InnerProd382 
Execute       preproc_iomode -model operator*<float>397 
Execute       preproc_iomode -model operator*=<float>398 
Execute       preproc_iomode -model KernelMaker 
Execute       preproc_iomode -model fft_top 
Execute       preproc_iomode -model dummy_proc_middle.1394 
Execute       preproc_iomode -model fft<config1> 
Execute       preproc_iomode -model dummy_proc_fe.1395 
Execute       preproc_iomode -model imag.1 
Execute       preproc_iomode -model real.1 
Execute       preproc_iomode -model imag380 
Execute       preproc_iomode -model real379 
Execute       get_model_list WienerDeblur -filter all-wo-channel 
INFO-FLOW: Model list for configure: real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur
INFO-FLOW: Configuring Module : real379 ...
Execute       set_default_model real379 
Execute       apply_spec_resource_limit real379 
INFO-FLOW: Configuring Module : imag380 ...
Execute       set_default_model imag380 
Execute       apply_spec_resource_limit imag380 
INFO-FLOW: Configuring Module : real.1 ...
Execute       set_default_model real.1 
Execute       apply_spec_resource_limit real.1 
INFO-FLOW: Configuring Module : imag.1 ...
Execute       set_default_model imag.1 
Execute       apply_spec_resource_limit imag.1 
INFO-FLOW: Configuring Module : dummy_proc_fe.1395 ...
Execute       set_default_model dummy_proc_fe.1395 
Execute       apply_spec_resource_limit dummy_proc_fe.1395 
INFO-FLOW: Configuring Module : fft<config1> ...
Execute       set_default_model fft<config1> 
Execute       apply_spec_resource_limit fft<config1> 
INFO-FLOW: Configuring Module : dummy_proc_middle.1394 ...
Execute       set_default_model dummy_proc_middle.1394 
Execute       apply_spec_resource_limit dummy_proc_middle.1394 
INFO-FLOW: Configuring Module : fft_top ...
Execute       set_default_model fft_top 
Execute       apply_spec_resource_limit fft_top 
INFO-FLOW: Configuring Module : KernelMaker ...
Execute       set_default_model KernelMaker 
Execute       apply_spec_resource_limit KernelMaker 
INFO-FLOW: Configuring Module : operator*=<float>398 ...
Execute       set_default_model operator*=<float>398 
Execute       apply_spec_resource_limit operator*=<float>398 
INFO-FLOW: Configuring Module : operator*<float>397 ...
Execute       set_default_model operator*<float>397 
Execute       apply_spec_resource_limit operator*<float>397 
INFO-FLOW: Configuring Module : InnerProd382 ...
Execute       set_default_model InnerProd382 
Execute       apply_spec_resource_limit InnerProd382 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : real ...
Execute       set_default_model real 
Execute       apply_spec_resource_limit real 
INFO-FLOW: Configuring Module : imag ...
Execute       set_default_model imag 
Execute       apply_spec_resource_limit imag 
INFO-FLOW: Configuring Module : matrix_modulus ...
Execute       set_default_model matrix_modulus 
Execute       apply_spec_resource_limit matrix_modulus 
INFO-FLOW: Configuring Module : operator*=<float> ...
Execute       set_default_model operator*=<float> 
Execute       apply_spec_resource_limit operator*=<float> 
INFO-FLOW: Configuring Module : operator*<float>.1 ...
Execute       set_default_model operator*<float>.1 
Execute       apply_spec_resource_limit operator*<float>.1 
INFO-FLOW: Configuring Module : InnerProd.1 ...
Execute       set_default_model InnerProd.1 
Execute       apply_spec_resource_limit InnerProd.1 
INFO-FLOW: Configuring Module : matrix_plus_SNR ...
Execute       set_default_model matrix_plus_SNR 
Execute       apply_spec_resource_limit matrix_plus_SNR 
INFO-FLOW: Configuring Module : operator/=<float> ...
Execute       set_default_model operator/=<float> 
Execute       apply_spec_resource_limit operator/=<float> 
INFO-FLOW: Configuring Module : operator/<float> ...
Execute       set_default_model operator/<float> 
Execute       apply_spec_resource_limit operator/<float> 
INFO-FLOW: Configuring Module : matrix_div.1 ...
Execute       set_default_model matrix_div.1 
Execute       apply_spec_resource_limit matrix_div.1 
INFO-FLOW: Configuring Module : matrix_div ...
Execute       set_default_model matrix_div 
Execute       apply_spec_resource_limit matrix_div 
INFO-FLOW: Configuring Module : operator*<float> ...
Execute       set_default_model operator*<float> 
Execute       apply_spec_resource_limit operator*<float> 
INFO-FLOW: Configuring Module : InnerProd381 ...
Execute       set_default_model InnerProd381 
Execute       apply_spec_resource_limit InnerProd381 
INFO-FLOW: Configuring Module : WienerDeblur ...
Execute       set_default_model WienerDeblur 
Execute       apply_spec_resource_limit WienerDeblur 
INFO-FLOW: Model list for preprocess: real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur
INFO-FLOW: Preprocessing Module: real379 ...
Execute       set_default_model real379 
Execute       cdfg_preprocess -model real379 
Execute       rtl_gen_preprocess real379 
INFO-FLOW: Preprocessing Module: imag380 ...
Execute       set_default_model imag380 
Execute       cdfg_preprocess -model imag380 
Execute       rtl_gen_preprocess imag380 
INFO-FLOW: Preprocessing Module: real.1 ...
Execute       set_default_model real.1 
Execute       cdfg_preprocess -model real.1 
Execute       rtl_gen_preprocess real.1 
INFO-FLOW: Preprocessing Module: imag.1 ...
Execute       set_default_model imag.1 
Execute       cdfg_preprocess -model imag.1 
Execute       rtl_gen_preprocess imag.1 
INFO-FLOW: Preprocessing Module: dummy_proc_fe.1395 ...
Execute       set_default_model dummy_proc_fe.1395 
Execute       cdfg_preprocess -model dummy_proc_fe.1395 
Execute       rtl_gen_preprocess dummy_proc_fe.1395 
INFO-FLOW: Preprocessing Module: fft<config1> ...
Execute       set_default_model fft<config1> 
Execute       cdfg_preprocess -model fft<config1> 
Execute       rtl_gen_preprocess fft<config1> 
INFO-FLOW: Preprocessing Module: dummy_proc_middle.1394 ...
Execute       set_default_model dummy_proc_middle.1394 
Execute       cdfg_preprocess -model dummy_proc_middle.1394 
Execute       rtl_gen_preprocess dummy_proc_middle.1394 
INFO-FLOW: Preprocessing Module: fft_top ...
Execute       set_default_model fft_top 
Execute       cdfg_preprocess -model fft_top 
Execute       rtl_gen_preprocess fft_top 
INFO-FLOW: Preprocessing Module: KernelMaker ...
Execute       set_default_model KernelMaker 
Execute       cdfg_preprocess -model KernelMaker 
Execute       rtl_gen_preprocess KernelMaker 
INFO-FLOW: Preprocessing Module: operator*=<float>398 ...
Execute       set_default_model operator*=<float>398 
Execute       cdfg_preprocess -model operator*=<float>398 
Execute       rtl_gen_preprocess operator*=<float>398 
INFO-FLOW: Preprocessing Module: operator*<float>397 ...
Execute       set_default_model operator*<float>397 
Execute       cdfg_preprocess -model operator*<float>397 
Execute       rtl_gen_preprocess operator*<float>397 
INFO-FLOW: Preprocessing Module: InnerProd382 ...
Execute       set_default_model InnerProd382 
Execute       cdfg_preprocess -model InnerProd382 
Command       cdfg_preprocess done; 0.515 sec.
Execute       rtl_gen_preprocess InnerProd382 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: real ...
Execute       set_default_model real 
Execute       cdfg_preprocess -model real 
Execute       rtl_gen_preprocess real 
INFO-FLOW: Preprocessing Module: imag ...
Execute       set_default_model imag 
Execute       cdfg_preprocess -model imag 
Execute       rtl_gen_preprocess imag 
INFO-FLOW: Preprocessing Module: matrix_modulus ...
Execute       set_default_model matrix_modulus 
Execute       cdfg_preprocess -model matrix_modulus 
Execute       rtl_gen_preprocess matrix_modulus 
INFO-FLOW: Preprocessing Module: operator*=<float> ...
Execute       set_default_model operator*=<float> 
Execute       cdfg_preprocess -model operator*=<float> 
Execute       rtl_gen_preprocess operator*=<float> 
INFO-FLOW: Preprocessing Module: operator*<float>.1 ...
Execute       set_default_model operator*<float>.1 
Execute       cdfg_preprocess -model operator*<float>.1 
Execute       rtl_gen_preprocess operator*<float>.1 
INFO-FLOW: Preprocessing Module: InnerProd.1 ...
Execute       set_default_model InnerProd.1 
Execute       cdfg_preprocess -model InnerProd.1 
Command       cdfg_preprocess done; 1.178 sec.
Execute       rtl_gen_preprocess InnerProd.1 
INFO-FLOW: Preprocessing Module: matrix_plus_SNR ...
Execute       set_default_model matrix_plus_SNR 
Execute       cdfg_preprocess -model matrix_plus_SNR 
Execute       rtl_gen_preprocess matrix_plus_SNR 
INFO-FLOW: Preprocessing Module: operator/=<float> ...
Execute       set_default_model operator/=<float> 
Execute       cdfg_preprocess -model operator/=<float> 
Execute       rtl_gen_preprocess operator/=<float> 
INFO-FLOW: Preprocessing Module: operator/<float> ...
Execute       set_default_model operator/<float> 
Execute       cdfg_preprocess -model operator/<float> 
Execute       rtl_gen_preprocess operator/<float> 
INFO-FLOW: Preprocessing Module: matrix_div.1 ...
Execute       set_default_model matrix_div.1 
Execute       cdfg_preprocess -model matrix_div.1 
Execute       rtl_gen_preprocess matrix_div.1 
INFO-FLOW: Preprocessing Module: matrix_div ...
Execute       set_default_model matrix_div 
Execute       cdfg_preprocess -model matrix_div 
Execute       rtl_gen_preprocess matrix_div 
INFO-FLOW: Preprocessing Module: operator*<float> ...
Execute       set_default_model operator*<float> 
Execute       cdfg_preprocess -model operator*<float> 
Execute       rtl_gen_preprocess operator*<float> 
INFO-FLOW: Preprocessing Module: InnerProd381 ...
Execute       set_default_model InnerProd381 
Execute       cdfg_preprocess -model InnerProd381 
Command       cdfg_preprocess done; 1.25 sec.
Execute       rtl_gen_preprocess InnerProd381 
INFO-FLOW: Preprocessing Module: WienerDeblur ...
Execute       set_default_model WienerDeblur 
Execute       cdfg_preprocess -model WienerDeblur 
Execute       rtl_gen_preprocess WienerDeblur 
INFO-FLOW: Model list for synthesis: real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real379 
Execute       schedule -model real379 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.462 seconds; current allocated memory: 936.701 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.sched.adb -f 
INFO-FLOW: Finish scheduling real379.
Execute       set_default_model real379 
Execute       bind -model real379 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=real379
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 936.749 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.bind.adb -f 
INFO-FLOW: Finish binding real379.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imag380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model imag380 
Execute       schedule -model imag380 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 936.776 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.sched.adb -f 
Command       db_write done; 0.175 sec.
INFO-FLOW: Finish scheduling imag380.
Execute       set_default_model imag380 
Execute       bind -model imag380 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=imag380
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 936.818 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.bind.adb -f 
INFO-FLOW: Finish binding imag380.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real.1 
Execute       schedule -model real.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 936.852 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.sched.adb -f 
INFO-FLOW: Finish scheduling real.1.
Execute       set_default_model real.1 
Execute       bind -model real.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=real.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 936.904 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.bind.adb -f 
INFO-FLOW: Finish binding real.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imag_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model imag.1 
Execute       schedule -model imag.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 936.923 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.sched.adb -f 
INFO-FLOW: Finish scheduling imag.1.
Execute       set_default_model imag.1 
Execute       bind -model imag.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=imag.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 936.975 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.bind.adb -f 
INFO-FLOW: Finish binding imag.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe_1395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dummy_proc_fe.1395 
Execute       schedule -model dummy_proc_fe.1395 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 937.013 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.sched.adb -f 
INFO-FLOW: Finish scheduling dummy_proc_fe.1395.
Execute       set_default_model dummy_proc_fe.1395 
Execute       bind -model dummy_proc_fe.1395 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dummy_proc_fe.1395
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 937.097 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.bind.adb -f 
INFO-FLOW: Finish binding dummy_proc_fe.1395.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft<config1> 
Execute       schedule -model fft<config1> 
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 937.162 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.sched.adb -f 
INFO-FLOW: Finish scheduling fft<config1>.
Execute       set_default_model fft<config1> 
Execute       bind -model fft<config1> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=fft<config1>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 937.180 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.bind.adb -f 
INFO-FLOW: Finish binding fft<config1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_middle_1394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dummy_proc_middle.1394 
Execute       schedule -model dummy_proc_middle.1394 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 937.561 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.sched.adb -f 
INFO-FLOW: Finish scheduling dummy_proc_middle.1394.
Execute       set_default_model dummy_proc_middle.1394 
Execute       bind -model dummy_proc_middle.1394 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dummy_proc_middle.1394
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 937.952 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.verbose.bind.rpt -verbose -f 
Command       report done; 0.146 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.bind.adb -f 
Command       db_write done; 0.135 sec.
INFO-FLOW: Finish binding dummy_proc_middle.1394.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_top 
Execute       schedule -model fft_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 938.073 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.sched.adb -f 
INFO-FLOW: Finish scheduling fft_top.
Execute       set_default_model fft_top 
Execute       bind -model fft_top 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=fft_top
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.158 sec.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 938.579 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.verbose.bind.rpt -verbose -f 
Command       report done; 0.156 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.bind.adb -f 
INFO-FLOW: Finish binding fft_top.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KernelMaker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KernelMaker 
Execute       schedule -model KernelMaker 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.1365ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'KernelMaker' consists of the following:
	'fptrunc' operation ('tmp_102', WienerDeblur.cpp:397) [40]  (6.5 ns)
	'call' operation (WienerDeblur.cpp:397) to 'real379' [41]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 938.999 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.sched.adb -f 
INFO-FLOW: Finish scheduling KernelMaker.
Execute       set_default_model KernelMaker 
Execute       bind -model KernelMaker 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=KernelMaker
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 939.263 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.bind.adb -f 
INFO-FLOW: Finish binding KernelMaker.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*=<float>398 
Execute       schedule -model operator*=<float>398 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*=<float>398'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 939.441 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.verbose.sched.rpt -verbose -f 
Command       report done; 0.188 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.sched.adb -f 
INFO-FLOW: Finish scheduling operator*=<float>398.
Execute       set_default_model operator*=<float>398 
Execute       bind -model operator*=<float>398 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=operator*=<float>398
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 939.568 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.bind.adb -f 
INFO-FLOW: Finish binding operator*=<float>398.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*<float>397 
Execute       schedule -model operator*<float>397 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*<float>397'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 939.605 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.sched.adb -f 
INFO-FLOW: Finish scheduling operator*<float>397.
Execute       set_default_model operator*<float>397 
Execute       bind -model operator*<float>397 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=operator*<float>397
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 939.674 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.bind.adb -f 
Command       db_write done; 0.159 sec.
INFO-FLOW: Finish binding operator*<float>397.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InnerProd382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model InnerProd382 
Execute       schedule -model InnerProd382 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd382': Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453) and fifo write on port 'gauss_blur_M_real' (WienerDeblur.cpp:453).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 267.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 31.658 sec.
INFO: [HLS 200-111]  Elapsed time: 32.243 seconds; current allocated memory: 941.260 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.verbose.sched.rpt -verbose -f 
Command       report done; 1.617 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.sched.adb -f 
Command       db_write done; 0.243 sec.
INFO-FLOW: Finish scheduling InnerProd382.
Execute       set_default_model InnerProd382 
Execute       bind -model InnerProd382 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=InnerProd382
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.887 sec.
INFO: [HLS 200-111]  Elapsed time: 3.022 seconds; current allocated memory: 942.895 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.verbose.bind.rpt -verbose -f 
Command       report done; 0.668 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.bind.adb -f 
Command       db_write done; 0.286 sec.
INFO-FLOW: Finish binding InnerProd382.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 67.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[237] ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) [234]  (3.36 ns)
	'add' operation of DSP[237] ('ret.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) [237]  (3.02 ns)
	'icmp' operation ('tmp_17', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) [241]  (2.43 ns)
	'select' operation ('tmp_26', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) [243]  (0 ns)
	'select' operation ('r_exp.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) [244]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.977 sec.
INFO: [HLS 200-111]  Elapsed time: 2.251 seconds; current allocated memory: 944.337 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.238 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
Command       db_write done; 0.189 sec.
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pow_generic<double>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.157 sec.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 945.721 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.421 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
Command       db_write done; 0.197 sec.
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real 
Execute       schedule -model real 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 945.884 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.sched.adb -f 
INFO-FLOW: Finish scheduling real.
Execute       set_default_model real 
Execute       bind -model real 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=real
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 945.925 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.bind.adb -f 
INFO-FLOW: Finish binding real.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model imag 
Execute       schedule -model imag 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 945.935 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.sched.adb -f 
INFO-FLOW: Finish scheduling imag.
Execute       set_default_model imag 
Execute       bind -model imag 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=imag
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 945.973 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.bind.adb -f 
INFO-FLOW: Finish binding imag.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_modulus' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_modulus 
Execute       schedule -model matrix_modulus 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.1365ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_modulus' consists of the following:
	'fptrunc' operation ('tmp_40', WienerDeblur.cpp:476) [42]  (6.5 ns)
	'call' operation (WienerDeblur.cpp:476) to 'real' [43]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 946.314 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.verbose.sched.rpt -verbose -f 
Command       report done; 0.119 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_modulus.
Execute       set_default_model matrix_modulus 
Execute       bind -model matrix_modulus 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=matrix_modulus
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.933 sec.
INFO: [HLS 200-111]  Elapsed time: 1.397 seconds; current allocated memory: 947.350 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.verbose.bind.rpt -verbose -f 
Command       report done; 0.534 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.bind.adb -f 
INFO-FLOW: Finish binding matrix_modulus.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*=<float> 
Execute       schedule -model operator*=<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*=<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.112 seconds; current allocated memory: 947.580 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.sched.adb -f 
INFO-FLOW: Finish scheduling operator*=<float>.
Execute       set_default_model operator*=<float> 
Execute       bind -model operator*=<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=operator*=<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 947.744 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.bind.adb -f 
INFO-FLOW: Finish binding operator*=<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*<float>.1 
Execute       schedule -model operator*<float>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'operator_float_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp11') to 'operator*=<float>' and fifo read on port 'fft_kernel_modu_M_r'.
WARNING: [SCHED 204-68] The II Violation in module 'operator_float_1': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp11') to 'operator*=<float>' and fifo read on port 'fft_kernel_modu_M_r'.
WARNING: [SCHED 204-68] The II Violation in module 'operator_float_1': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp11') to 'operator*=<float>' and fifo read on port 'fft_kernel_modu_M_r'.
WARNING: [SCHED 204-68] The II Violation in module 'operator_float_1': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp11') to 'operator*=<float>' and fifo read on port 'fft_kernel_modu_M_r'.
WARNING: [SCHED 204-68] The II Violation in module 'operator_float_1': Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('tmp11') to 'operator*=<float>' and fifo read on port 'fft_kernel_modu_M_r'.
WARNING: [SCHED 204-68] The II Violation in module 'operator_float_1': Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'call' operation ('tmp11') to 'operator*=<float>' and fifo read on port 'fft_kernel_modu_M_r'.
WARNING: [SCHED 204-68] The II Violation in module 'operator_float_1': Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'call' operation ('tmp11') to 'operator*=<float>' and fifo read on port 'fft_kernel_modu_M_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 11, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 947.804 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.sched.adb -f 
INFO-FLOW: Finish scheduling operator*<float>.1.
Execute       set_default_model operator*<float>.1 
Execute       bind -model operator*<float>.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=operator*<float>.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 947.881 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.bind.adb -f 
INFO-FLOW: Finish binding operator*<float>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InnerProd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model InnerProd.1 
Execute       schedule -model InnerProd.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'call' operation ('tmp_360') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1)
   between 'call' operation ('tmp_360') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1)
   between 'call' operation ('tmp_360') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1)
   between 'call' operation ('tmp_360') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 135, distance = 1, offset = 1)
   between 'call' operation ('tmp_371') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 196, distance = 1, offset = 1)
   between 'call' operation ('tmp_376') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1)
   between 'call' operation ('tmp_379') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('tmp_380') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_381') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_382') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_382') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd_1': Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_382') to 'operator*<float>.1' and 'call' operation ('tmp_s') to 'operator*<float>.1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 133.94 sec.
INFO: [HLS 200-111]  Elapsed time: 134.357 seconds; current allocated memory: 956.250 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.verbose.sched.rpt -verbose -f 
Command       report done; 18.102 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.sched.adb -f 
Command       db_write done; 1.183 sec.
INFO-FLOW: Finish scheduling InnerProd.1.
Execute       set_default_model InnerProd.1 
Execute       bind -model InnerProd.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=InnerProd.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 18.694 sec.
INFO: [HLS 200-111]  Elapsed time: 38.291 seconds; current allocated memory: 1002.811 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.verbose.bind.rpt -verbose -f 
Command       report done; 4.903 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.bind.adb -f 
Command       db_write done; 1.479 sec.
INFO-FLOW: Finish binding InnerProd.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_plus_SNR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_plus_SNR 
Execute       schedule -model matrix_plus_SNR 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.89ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'matrix_plus_SNR' consists of the following:
	'fadd' operation ('tmp_s', WienerDeblur.cpp:489) [24]  (7.26 ns)
	'call' operation (WienerDeblur.cpp:489) to 'real379' [25]  (3.63 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111]  Elapsed time: 6.911 seconds; current allocated memory: 1003.338 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.verbose.sched.rpt -verbose -f 
Command       report done; 0.119 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_plus_SNR.
Execute       set_default_model matrix_plus_SNR 
Execute       bind -model matrix_plus_SNR 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=matrix_plus_SNR
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1003.444 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.bind.adb -f 
INFO-FLOW: Finish binding matrix_plus_SNR.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/=<float> 
Execute       schedule -model operator/=<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.166 sec.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 1003.574 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.sched.adb -f 
INFO-FLOW: Finish scheduling operator/=<float>.
Execute       set_default_model operator/=<float> 
Execute       bind -model operator/=<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=operator/=<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 1003.781 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.verbose.bind.rpt -verbose -f 
Command       report done; 0.125 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.bind.adb -f 
INFO-FLOW: Finish binding operator/=<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator/<float> 
Execute       schedule -model operator/<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 1003.832 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.sched.adb -f 
INFO-FLOW: Finish scheduling operator/<float>.
Execute       set_default_model operator/<float> 
Execute       bind -model operator/<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=operator/<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 1003.889 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.verbose.bind.rpt -verbose -f 
Command       report done; 0.188 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.bind.adb -f 
INFO-FLOW: Finish binding operator/<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_div_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_div.1 
Execute       schedule -model matrix_div.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 1003.946 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_div.1.
Execute       set_default_model matrix_div.1 
Execute       bind -model matrix_div.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=matrix_div.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 1004.051 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.bind.adb -f 
INFO-FLOW: Finish binding matrix_div.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model matrix_div 
Execute       schedule -model matrix_div 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 1004.109 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_div.
Execute       set_default_model matrix_div 
Execute       bind -model matrix_div 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=matrix_div
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 1004.252 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.bind.adb -f 
INFO-FLOW: Finish binding matrix_div.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*<float> 
Execute       schedule -model operator*<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 1004.289 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.verbose.sched.rpt -verbose -f 
Command       report done; 0.14 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.sched.adb -f 
INFO-FLOW: Finish scheduling operator*<float>.
Execute       set_default_model operator*<float> 
Execute       bind -model operator*<float> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=operator*<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 1004.357 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.bind.adb -f 
INFO-FLOW: Finish binding operator*<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InnerProd381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model InnerProd381 
Execute       schedule -model InnerProd381 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('tmp_105') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('tmp_105') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('tmp_105') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('tmp_105') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'call' operation ('tmp_117') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between 'call' operation ('tmp_123') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between 'call' operation ('tmp_126') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between 'call' operation ('tmp_128') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between 'call' operation ('tmp_128') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between 'call' operation ('tmp_129') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between 'call' operation ('tmp_129') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
WARNING: [SCHED 204-68] The II Violation in module 'InnerProd381': Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between 'call' operation ('tmp_129') to 'operator*<float>' and 'call' operation ('tmp_104') to 'operator*<float>'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 131.342 sec.
INFO: [HLS 200-111]  Elapsed time: 131.791 seconds; current allocated memory: 1012.332 MB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.verbose.sched.rpt -verbose -f 
Command       report done; 16.616 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.sched.adb -f 
Command       db_write done; 1.183 sec.
INFO-FLOW: Finish scheduling InnerProd381.
Execute       set_default_model InnerProd381 
Execute       bind -model InnerProd381 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=InnerProd381
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 16.153 sec.
INFO: [HLS 200-111]  Elapsed time: 34.283 seconds; current allocated memory: 1.028 GB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.verbose.bind.rpt -verbose -f 
Command       report done; 4.462 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.bind.adb -f 
Command       db_write done; 1.307 sec.
INFO-FLOW: Finish binding InnerProd381.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WienerDeblur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model WienerDeblur 
Execute       schedule -model WienerDeblur 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.536 sec.
INFO: [HLS 200-111]  Elapsed time: 6.671 seconds; current allocated memory: 1.030 GB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.verbose.sched.rpt -verbose -f 
Command       report done; 0.489 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.sched.adb -f 
Command       db_write done; 0.249 sec.
INFO-FLOW: Finish scheduling WienerDeblur.
Execute       set_default_model WienerDeblur 
Execute       bind -model WienerDeblur 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=WienerDeblur
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.475 sec.
INFO: [HLS 200-111]  Elapsed time: 3.54 seconds; current allocated memory: 1.033 GB.
Execute       report -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.verbose.bind.rpt -verbose -f 
Command       report done; 1.232 sec.
Execute       db_write -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.bind.adb -f 
Command       db_write done; 0.272 sec.
INFO-FLOW: Finish binding WienerDeblur.
Execute       get_model_list WienerDeblur -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess real379 
Execute       rtl_gen_preprocess imag380 
Execute       rtl_gen_preprocess real.1 
Execute       rtl_gen_preprocess imag.1 
Execute       rtl_gen_preprocess dummy_proc_fe.1395 
Execute       rtl_gen_preprocess fft<config1> 
Execute       rtl_gen_preprocess dummy_proc_middle.1394 
Execute       rtl_gen_preprocess fft_top 
Execute       rtl_gen_preprocess KernelMaker 
Execute       rtl_gen_preprocess operator*=<float>398 
Execute       rtl_gen_preprocess operator*<float>397 
Execute       rtl_gen_preprocess InnerProd382 
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess real 
Execute       rtl_gen_preprocess imag 
Execute       rtl_gen_preprocess matrix_modulus 
Execute       rtl_gen_preprocess operator*=<float> 
Execute       rtl_gen_preprocess operator*<float>.1 
Execute       rtl_gen_preprocess InnerProd.1 
Execute       rtl_gen_preprocess matrix_plus_SNR 
Execute       rtl_gen_preprocess operator/=<float> 
Execute       rtl_gen_preprocess operator/<float> 
Execute       rtl_gen_preprocess matrix_div.1 
Execute       rtl_gen_preprocess matrix_div 
Execute       rtl_gen_preprocess operator*<float> 
Execute       rtl_gen_preprocess InnerProd381 
Execute       rtl_gen_preprocess WienerDeblur 
INFO-FLOW: Model list for RTL generation: real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real379' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model real379 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'real379'.
INFO: [HLS 200-111]  Elapsed time: 1.902 seconds; current allocated memory: 1.033 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl real379 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/real379 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Command       gen_rtl done; 0.146 sec.
Execute       gen_rtl real379 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/real379 
Execute       gen_rtl real379 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/real379 
Execute       gen_tb_info real379 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model real379 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/real379_csynth.rpt -f 
Execute       report -model real379 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/real379_csynth.xml -f -x 
Execute       report -model real379 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.verbose.rpt -verbose -f 
Execute       db_write -model real379 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imag380' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model imag380 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'imag380'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.033 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl imag380 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/imag380 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl imag380 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/imag380 
Execute       gen_rtl imag380 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/imag380 
Execute       gen_tb_info imag380 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model imag380 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/imag380_csynth.rpt -f 
Execute       report -model imag380 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/imag380_csynth.xml -f -x 
Execute       report -model imag380 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.verbose.rpt -verbose -f 
Execute       db_write -model imag380 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model real.1 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_1'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 1.034 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl real.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/real_1 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl real.1 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/real_1 
Execute       gen_rtl real.1 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/real_1 
Execute       gen_tb_info real.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model real.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/real_1_csynth.rpt -f 
Execute       report -model real.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/real_1_csynth.xml -f -x 
Execute       report -model real.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.verbose.rpt -verbose -f 
Execute       db_write -model real.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imag_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model imag.1 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'imag_1'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 1.034 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl imag.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/imag_1 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl imag.1 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/imag_1 
Execute       gen_rtl imag.1 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/imag_1 
Execute       gen_tb_info imag.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model imag.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/imag_1_csynth.rpt -f 
Execute       report -model imag.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/imag_1_csynth.xml -f -x 
Execute       report -model imag.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.verbose.rpt -verbose -f 
Execute       db_write -model imag.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe_1395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model dummy_proc_fe.1395 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe_1395'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 1.034 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl dummy_proc_fe.1395 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/dummy_proc_fe_1395 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl dummy_proc_fe.1395 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/dummy_proc_fe_1395 
Execute       gen_rtl dummy_proc_fe.1395 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/dummy_proc_fe_1395 
Execute       gen_tb_info dummy_proc_fe.1395 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model dummy_proc_fe.1395 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/dummy_proc_fe_1395_csynth.rpt -f 
Execute       report -model dummy_proc_fe.1395 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/dummy_proc_fe_1395_csynth.xml -f -x 
Execute       report -model dummy_proc_fe.1395 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.verbose.rpt -verbose -f 
Execute       db_write -model dummy_proc_fe.1395 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model fft<config1> -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 1.034 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft<config1> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/fft_config1_s -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl fft<config1> -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/fft_config1_s 
Execute       gen_rtl fft<config1> -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/fft_config1_s 
Execute       gen_tb_info fft<config1> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model fft<config1> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/fft_config1_s_csynth.rpt -f 
Execute       report -model fft<config1> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/fft_config1_s_csynth.xml -f -x 
Execute       report -model fft<config1> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.verbose.rpt -verbose -f 
Execute       db_write -model fft<config1> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_middle_1394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model dummy_proc_middle.1394 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_fsub_32ns_32ns_32_5_full_dsp_1' to 'WienerDeblur_fsubbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_sitofp_32ns_32_6_1' to 'WienerDeblur_sitocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_fcmp_32ns_32ns_1_1_1' to 'WienerDeblur_fcmpdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fcmpdEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fsubbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_sitocud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_middle_1394'.
Command       create_rtl_model done; 0.154 sec.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 1.035 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl dummy_proc_middle.1394 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/dummy_proc_middle_1394 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl dummy_proc_middle.1394 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/dummy_proc_middle_1394 
Execute       gen_rtl dummy_proc_middle.1394 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/dummy_proc_middle_1394 
Execute       gen_tb_info dummy_proc_middle.1394 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model dummy_proc_middle.1394 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/dummy_proc_middle_1394_csynth.rpt -f 
Execute       report -model dummy_proc_middle.1394 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/dummy_proc_middle_1394_csynth.xml -f -x 
Execute       report -model dummy_proc_middle.1394 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model dummy_proc_middle.1394 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.adb -f 
Command       db_write done; 0.116 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model fft_top -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 1.035 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_top -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/fft_top -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Command       gen_rtl done; 0.15 sec.
Execute       gen_rtl fft_top -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/fft_top 
Execute       gen_rtl fft_top -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/fft_top 
Execute       gen_tb_info fft_top -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model fft_top -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/fft_top_csynth.rpt -f 
Execute       report -model fft_top -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/fft_top_csynth.xml -f -x 
Execute       report -model fft_top -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.verbose.rpt -verbose -f 
Command       report done; 0.162 sec.
Execute       db_write -model fft_top -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KernelMaker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model KernelMaker -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_fptrunc_64ns_32_1_1' to 'WienerDeblur_fptreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_sitodp_32s_64_6_1' to 'WienerDeblur_sitofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_dexp_64ns_64ns_64_18_full_dsp_1' to 'WienerDeblur_dexpg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mac_muladd_9s_9s_17ns_17_1_1' to 'WienerDeblur_mac_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_dexpg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fptreOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mac_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_sitofYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KernelMaker'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 1.036 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl KernelMaker -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/KernelMaker -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl KernelMaker -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/KernelMaker 
Command       gen_rtl done; 0.172 sec.
Execute       gen_rtl KernelMaker -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/KernelMaker 
Execute       gen_tb_info KernelMaker -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model KernelMaker -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/KernelMaker_csynth.rpt -f 
Execute       report -model KernelMaker -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/KernelMaker_csynth.xml -f -x 
Execute       report -model KernelMaker -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.verbose.rpt -verbose -f 
Command       report done; 0.106 sec.
Execute       db_write -model KernelMaker -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.adb -f 
Command       db_write done; 0.151 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model operator*=<float>398 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_fadd_32ns_32ns_32_5_full_dsp_1' to 'WienerDeblur_faddibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_fmul_32ns_32ns_32_4_max_dsp_1' to 'WienerDeblur_fmuljbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_faddibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fmuljbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_398'.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111]  Elapsed time: 1.091 seconds; current allocated memory: 1.036 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator*=<float>398 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/operator_float_398 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl operator*=<float>398 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/operator_float_398 
Execute       gen_rtl operator*=<float>398 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/operator_float_398 
Execute       gen_tb_info operator*=<float>398 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model operator*=<float>398 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_float_398_csynth.rpt -f 
Execute       report -model operator*=<float>398 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_float_398_csynth.xml -f -x 
Execute       report -model operator*=<float>398 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.verbose.rpt -verbose -f 
Execute       db_write -model operator*=<float>398 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model operator*<float>397 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_397'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.037 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator*<float>397 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/operator_float_397 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl operator*<float>397 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/operator_float_397 
Execute       gen_rtl operator*<float>397 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/operator_float_397 
Execute       gen_tb_info operator*<float>397 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model operator*<float>397 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_float_397_csynth.rpt -f 
Command       report done; 0.152 sec.
Execute       report -model operator*<float>397 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_float_397_csynth.xml -f -x 
Execute       report -model operator*<float>397 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.verbose.rpt -verbose -f 
Execute       db_write -model operator*<float>397 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InnerProd382' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model InnerProd382 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InnerProd382'.
Command       create_rtl_model done; 0.711 sec.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 1.048 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl InnerProd382 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/InnerProd382 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl InnerProd382 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/InnerProd382 
Command       gen_rtl done; 0.16 sec.
Execute       gen_rtl InnerProd382 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/InnerProd382 
Command       gen_rtl done; 0.137 sec.
Execute       gen_tb_info InnerProd382 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model InnerProd382 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/InnerProd382_csynth.rpt -f 
Execute       report -model InnerProd382 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/InnerProd382_csynth.xml -f -x 
Execute       report -model InnerProd382 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.verbose.rpt -verbose -f 
Command       report done; 0.66 sec.
Execute       db_write -model InnerProd382 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.adb -f 
Command       db_write done; 0.306 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model pow_generic<double> -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doublncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doublsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doubltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_54s_6ns_54_2_1' to 'WienerDeblur_mul_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_71ns_4ns_75_5_1' to 'WienerDeblur_mul_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_73ns_6ns_79_5_1' to 'WienerDeblur_mul_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_83ns_6ns_89_5_1' to 'WienerDeblur_mul_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_92ns_6ns_98_5_1' to 'WienerDeblur_mul_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_87ns_6ns_93_5_1' to 'WienerDeblur_mul_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_82ns_6ns_88_5_1' to 'WienerDeblur_mul_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_77ns_6ns_83_5_1' to 'WienerDeblur_mul_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_80ns_12s_90_5_1' to 'WienerDeblur_mul_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_72ns_13s_83_5_1' to 'WienerDeblur_mul_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_43ns_36ns_79_2_1' to 'WienerDeblur_mul_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_49ns_44ns_93_2_1' to 'WienerDeblur_mul_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mul_50ns_50ns_100_2_1' to 'WienerDeblur_mul_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_mac_muladd_16ns_16s_19s_31_1_1' to 'WienerDeblur_mac_JfO' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 11134 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mac_JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_mul_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command       create_rtl_model done; 1.149 sec.
INFO: [HLS 200-111]  Elapsed time: 3.397 seconds; current allocated memory: 1.052 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/pow_generic_double_s -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/pow_generic_double_s 
Execute       gen_tb_info pow_generic<double> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Command       gen_tb_info done; 0.11 sec.
Execute       report -model pow_generic<double> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/pow_generic_double_s_csynth.rpt -f 
Command       report done; 0.113 sec.
Execute       report -model pow_generic<double> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/pow_generic_double_s_csynth.xml -f -x 
Command       report done; 0.109 sec.
Execute       report -model pow_generic<double> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt -verbose -f 
Command       report done; 0.517 sec.
Execute       db_write -model pow_generic<double> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.adb -f 
Command       db_write done; 0.381 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model real -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_r'.
INFO: [HLS 200-111]  Elapsed time: 1.837 seconds; current allocated memory: 1.052 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl real -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/real_r -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl real -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/real_r 
Execute       gen_rtl real -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/real_r 
Execute       gen_tb_info real -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model real -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/real_r_csynth.rpt -f 
Execute       report -model real -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/real_r_csynth.xml -f -x 
Execute       report -model real -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.verbose.rpt -verbose -f 
Execute       db_write -model real -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imag' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model imag -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'imag'.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 1.052 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl imag -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/imag -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl imag -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/imag 
Execute       gen_rtl imag -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/imag 
Execute       gen_tb_info imag -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model imag -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/imag_csynth.rpt -f 
Execute       report -model imag -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/imag_csynth.xml -f -x 
Execute       report -model imag -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.verbose.rpt -verbose -f 
Execute       db_write -model imag -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_modulus' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model matrix_modulus -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_fpext_32ns_64_1_1' to 'WienerDeblur_fpexKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_dadd_64ns_64ns_64_5_full_dsp_1' to 'WienerDeblur_daddLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_dsqrt_64ns_64ns_64_31_1' to 'WienerDeblur_dsqrMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_daddLf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_dsqrMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fpexKfY': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fptreOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_modulus'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 1.054 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_modulus -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/matrix_modulus -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl matrix_modulus -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/matrix_modulus 
Execute       gen_rtl matrix_modulus -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/matrix_modulus 
Execute       gen_tb_info matrix_modulus -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Command       gen_tb_info done; 0.121 sec.
Execute       report -model matrix_modulus -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/matrix_modulus_csynth.rpt -f 
Execute       report -model matrix_modulus -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/matrix_modulus_csynth.xml -f -x 
Execute       report -model matrix_modulus -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.verbose.rpt -verbose -f 
Command       report done; 0.535 sec.
Execute       db_write -model matrix_modulus -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.adb -f 
Command       db_write done; 0.162 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model operator*=<float> -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_faddibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fmuljbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul_assign_float'.
INFO: [HLS 200-111]  Elapsed time: 1.446 seconds; current allocated memory: 1.054 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator*=<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/operator_mul_assign_float -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl operator*=<float> -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/operator_mul_assign_float 
Execute       gen_rtl operator*=<float> -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/operator_mul_assign_float 
Execute       gen_tb_info operator*=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model operator*=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_mul_assign_float_csynth.rpt -f 
Execute       report -model operator*=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_mul_assign_float_csynth.xml -f -x 
Execute       report -model operator*=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.verbose.rpt -verbose -f 
Command       report done; 0.125 sec.
Execute       db_write -model operator*=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.adb -f 
Command       db_write done; 0.136 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model operator*<float>.1 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_1'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 1.054 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator*<float>.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/operator_float_1 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl operator*<float>.1 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/operator_float_1 
Execute       gen_rtl operator*<float>.1 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/operator_float_1 
Execute       gen_tb_info operator*<float>.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model operator*<float>.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_float_1_csynth.rpt -f 
Execute       report -model operator*<float>.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_float_1_csynth.xml -f -x 
Execute       report -model operator*<float>.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.verbose.rpt -verbose -f 
Execute       db_write -model operator*<float>.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InnerProd_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model InnerProd.1 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InnerProd_1'.
Command       create_rtl_model done; 6.202 sec.
INFO: [HLS 200-111]  Elapsed time: 6.884 seconds; current allocated memory: 1.099 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl InnerProd.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/InnerProd_1 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Command       gen_rtl done; 1.335 sec.
Execute       gen_rtl InnerProd.1 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/InnerProd_1 
Command       gen_rtl done; 1.334 sec.
Execute       gen_rtl InnerProd.1 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/InnerProd_1 
Command       gen_rtl done; 1.565 sec.
Execute       gen_tb_info InnerProd.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model InnerProd.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/InnerProd_1_csynth.rpt -f 
Execute       report -model InnerProd.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/InnerProd_1_csynth.xml -f -x 
Execute       report -model InnerProd.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.verbose.rpt -verbose -f 
Command       report done; 4.813 sec.
Execute       db_write -model InnerProd.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.adb -f 
Command       db_write done; 1.451 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_plus_SNR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model matrix_plus_SNR -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_faddibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_plus_SNR'.
INFO: [HLS 200-111]  Elapsed time: 11.944 seconds; current allocated memory: 1.098 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_plus_SNR -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/matrix_plus_SNR -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl matrix_plus_SNR -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/matrix_plus_SNR 
Execute       gen_rtl matrix_plus_SNR -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/matrix_plus_SNR 
Execute       gen_tb_info matrix_plus_SNR -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model matrix_plus_SNR -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/matrix_plus_SNR_csynth.rpt -f 
Execute       report -model matrix_plus_SNR -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/matrix_plus_SNR_csynth.xml -f -x 
Execute       report -model matrix_plus_SNR -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.verbose.rpt -verbose -f 
Execute       db_write -model matrix_plus_SNR -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.adb -f 
Command       db_write done; 0.125 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model operator/=<float> -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_fdiv_32ns_32ns_32_16_1' to 'WienerDeblur_fdivNgs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_faddibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fdivNgs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fmuljbC': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fsubbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div_assign_float'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 1.099 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/=<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/operator_div_assign_float -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl operator/=<float> -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/operator_div_assign_float 
Execute       gen_rtl operator/=<float> -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/operator_div_assign_float 
Execute       gen_tb_info operator/=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model operator/=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_div_assign_float_csynth.rpt -f 
Execute       report -model operator/=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_div_assign_float_csynth.xml -f -x 
Execute       report -model operator/=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.verbose.rpt -verbose -f 
Command       report done; 0.13 sec.
Execute       db_write -model operator/=<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.adb -f 
Command       db_write done; 0.195 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model operator/<float> -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div_float'.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 1.099 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator/<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/operator_div_float -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl operator/<float> -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/operator_div_float 
Command       gen_rtl done; 0.128 sec.
Execute       gen_rtl operator/<float> -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/operator_div_float 
Execute       gen_tb_info operator/<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model operator/<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_div_float_csynth.rpt -f 
Execute       report -model operator/<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_div_float_csynth.xml -f -x 
Execute       report -model operator/<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.verbose.rpt -verbose -f 
Execute       db_write -model operator/<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_div_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model matrix_div.1 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_div_1'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 1.099 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_div.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/matrix_div_1 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl matrix_div.1 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/matrix_div_1 
Execute       gen_rtl matrix_div.1 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/matrix_div_1 
Execute       gen_tb_info matrix_div.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model matrix_div.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/matrix_div_1_csynth.rpt -f 
Execute       report -model matrix_div.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/matrix_div_1_csynth.xml -f -x 
Execute       report -model matrix_div.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.verbose.rpt -verbose -f 
Execute       db_write -model matrix_div.1 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model matrix_div -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_div'.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 1.100 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl matrix_div -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/matrix_div -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Command       gen_rtl done; 0.147 sec.
Execute       gen_rtl matrix_div -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/matrix_div 
Execute       gen_rtl matrix_div -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/matrix_div 
Execute       gen_tb_info matrix_div -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model matrix_div -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/matrix_div_csynth.rpt -f 
Execute       report -model matrix_div -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/matrix_div_csynth.xml -f -x 
Execute       report -model matrix_div -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.verbose.rpt -verbose -f 
Execute       db_write -model matrix_div -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model operator*<float> -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul_float'.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 1.100 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl operator*<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/operator_mul_float -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl operator*<float> -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/operator_mul_float 
Execute       gen_rtl operator*<float> -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/operator_mul_float 
Execute       gen_tb_info operator*<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model operator*<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_mul_float_csynth.rpt -f 
Execute       report -model operator*<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/operator_mul_float_csynth.xml -f -x 
Execute       report -model operator*<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.verbose.rpt -verbose -f 
Execute       db_write -model operator*<float> -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InnerProd381' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model InnerProd381 -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InnerProd381'.
Command       create_rtl_model done; 5.363 sec.
INFO: [HLS 200-111]  Elapsed time: 6.033 seconds; current allocated memory: 1.137 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl InnerProd381 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/InnerProd381 -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Command       gen_rtl done; 1.047 sec.
Execute       gen_rtl InnerProd381 -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/InnerProd381 
Command       gen_rtl done; 1.039 sec.
Execute       gen_rtl InnerProd381 -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/InnerProd381 
Command       gen_rtl done; 1.412 sec.
Execute       gen_tb_info InnerProd381 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381 -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model InnerProd381 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/InnerProd381_csynth.rpt -f 
Execute       report -model InnerProd381 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/InnerProd381_csynth.xml -f -x 
Execute       report -model InnerProd381 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.verbose.rpt -verbose -f 
Command       report done; 4.789 sec.
Execute       db_write -model InnerProd381 -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.adb -f 
Command       db_write done; 1.6 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WienerDeblur' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model WienerDeblur -vendor xilinx -mg_file E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'WienerDeblur/INPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'WienerDeblur/INPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'WienerDeblur/INPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'WienerDeblur/OUTPUT_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'WienerDeblur/OUTPUT_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'WienerDeblur/OUTPUT_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'WienerDeblur/rows_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'WienerDeblur/cols_V' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'WienerDeblur' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_W' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'rows_V', 'cols_V' and 'return' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Generated clock port 'AXI_LITE_clk' for AXI-Lite bundle 'CONTROL_BUS'.
INFO: [SYN 201-210] Renamed object name 'WienerDeblur_uitofp_32ns_32_6_1' to 'WienerDeblur_uitoOgC' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d256_A' is changed to 'fifo_w64_d256_A_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_fmuljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'WienerDeblur_uitoOgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'WienerDeblur'.
Command       create_rtl_model done; 0.944 sec.
INFO: [HLS 200-111]  Elapsed time: 12.423 seconds; current allocated memory: 1.140 GB.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       gen_rtl WienerDeblur -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/systemc/WienerDeblur -synmodules real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur 
Execute       gen_rtl WienerDeblur -istop -style xilinx -f -lang vhdl -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/vhdl/WienerDeblur 
Command       gen_rtl done; 0.386 sec.
Execute       gen_rtl WienerDeblur -istop -style xilinx -f -lang vlog -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/verilog/WienerDeblur 
Command       gen_rtl done; 0.21 sec.
Execute       export_constraint_db -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.constraint.tcl -f -tool general 
Execute       report -model WienerDeblur -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.design.xml -verbose -f -dv 
Command       report done; 0.899 sec.
Execute       report -model WienerDeblur -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.541 sec.
Execute       gen_tb_info WienerDeblur -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur -p E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db 
Execute       report -model WienerDeblur -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/WienerDeblur_csynth.rpt -f 
Command       report done; 0.193 sec.
Execute       report -model WienerDeblur -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/syn/report/WienerDeblur_csynth.xml -f -x 
Command       report done; 0.165 sec.
Execute       report -model WienerDeblur -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.verbose.rpt -verbose -f 
Command       report done; 1.494 sec.
Execute       db_write -model WienerDeblur -o E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.adb -f 
Command       db_write done; 0.613 sec.
Execute       sc_get_clocks WienerDeblur 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain WienerDeblur 
INFO-FLOW: Model list for RTL component generation: real379 imag380 real.1 imag.1 dummy_proc_fe.1395 fft<config1> dummy_proc_middle.1394 fft_top KernelMaker operator*=<float>398 operator*<float>397 InnerProd382 pow_generic<double> real imag matrix_modulus operator*=<float> operator*<float>.1 InnerProd.1 matrix_plus_SNR operator/=<float> operator/<float> matrix_div.1 matrix_div operator*<float> InnerProd381 WienerDeblur
INFO-FLOW: Handling components in module [real379] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.compgen.tcl 
INFO-FLOW: Handling components in module [imag380] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.compgen.tcl 
INFO-FLOW: Handling components in module [real_1] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.compgen.tcl 
INFO-FLOW: Handling components in module [imag_1] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.compgen.tcl 
INFO-FLOW: Handling components in module [dummy_proc_fe_1395] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.compgen.tcl 
INFO-FLOW: Handling components in module [fft_config1_s] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
INFO-FLOW: Found component fft_config1_s.
INFO-FLOW: Append model fft_config1_s
INFO-FLOW: Handling components in module [dummy_proc_middle_1394] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.compgen.tcl 
INFO-FLOW: Found component WienerDeblur_fsubbkb.
INFO-FLOW: Append model WienerDeblur_fsubbkb
INFO-FLOW: Found component WienerDeblur_sitocud.
INFO-FLOW: Append model WienerDeblur_sitocud
INFO-FLOW: Found component WienerDeblur_fcmpdEe.
INFO-FLOW: Append model WienerDeblur_fcmpdEe
INFO-FLOW: Handling components in module [fft_top] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d256_A.
INFO-FLOW: Append model fifo_w64_d256_A
INFO-FLOW: Found component fifo_w64_d256_A.
INFO-FLOW: Append model fifo_w64_d256_A
INFO-FLOW: Handling components in module [KernelMaker] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.compgen.tcl 
INFO-FLOW: Found component WienerDeblur_fptreOg.
INFO-FLOW: Append model WienerDeblur_fptreOg
INFO-FLOW: Found component WienerDeblur_sitofYi.
INFO-FLOW: Append model WienerDeblur_sitofYi
INFO-FLOW: Found component WienerDeblur_dexpg8j.
INFO-FLOW: Append model WienerDeblur_dexpg8j
INFO-FLOW: Found component WienerDeblur_mac_hbi.
INFO-FLOW: Append model WienerDeblur_mac_hbi
INFO-FLOW: Handling components in module [operator_float_398] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.compgen.tcl 
INFO-FLOW: Found component WienerDeblur_faddibs.
INFO-FLOW: Append model WienerDeblur_faddibs
INFO-FLOW: Found component WienerDeblur_fmuljbC.
INFO-FLOW: Append model WienerDeblur_fmuljbC
INFO-FLOW: Handling components in module [operator_float_397] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.compgen.tcl 
INFO-FLOW: Handling components in module [InnerProd382] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.compgen.tcl 
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component WienerDeblur_mul_wdI.
INFO-FLOW: Append model WienerDeblur_mul_wdI
INFO-FLOW: Found component WienerDeblur_mul_xdS.
INFO-FLOW: Append model WienerDeblur_mul_xdS
INFO-FLOW: Found component WienerDeblur_mul_yd2.
INFO-FLOW: Append model WienerDeblur_mul_yd2
INFO-FLOW: Found component WienerDeblur_mul_zec.
INFO-FLOW: Append model WienerDeblur_mul_zec
INFO-FLOW: Found component WienerDeblur_mul_Aem.
INFO-FLOW: Append model WienerDeblur_mul_Aem
INFO-FLOW: Found component WienerDeblur_mul_Bew.
INFO-FLOW: Append model WienerDeblur_mul_Bew
INFO-FLOW: Found component WienerDeblur_mul_CeG.
INFO-FLOW: Append model WienerDeblur_mul_CeG
INFO-FLOW: Found component WienerDeblur_mul_DeQ.
INFO-FLOW: Append model WienerDeblur_mul_DeQ
INFO-FLOW: Found component WienerDeblur_mul_Ee0.
INFO-FLOW: Append model WienerDeblur_mul_Ee0
INFO-FLOW: Found component WienerDeblur_mul_Ffa.
INFO-FLOW: Append model WienerDeblur_mul_Ffa
INFO-FLOW: Found component WienerDeblur_mul_Gfk.
INFO-FLOW: Append model WienerDeblur_mul_Gfk
INFO-FLOW: Found component WienerDeblur_mul_Hfu.
INFO-FLOW: Append model WienerDeblur_mul_Hfu
INFO-FLOW: Found component WienerDeblur_mul_IfE.
INFO-FLOW: Append model WienerDeblur_mul_IfE
INFO-FLOW: Found component WienerDeblur_mac_JfO.
INFO-FLOW: Append model WienerDeblur_mac_JfO
INFO-FLOW: Found component pow_generic_doublkbM.
INFO-FLOW: Append model pow_generic_doublkbM
INFO-FLOW: Found component pow_generic_doubllbW.
INFO-FLOW: Append model pow_generic_doubllbW
INFO-FLOW: Found component pow_generic_doublmb6.
INFO-FLOW: Append model pow_generic_doublmb6
INFO-FLOW: Found component pow_generic_doublncg.
INFO-FLOW: Append model pow_generic_doublncg
INFO-FLOW: Found component pow_generic_doublocq.
INFO-FLOW: Append model pow_generic_doublocq
INFO-FLOW: Found component pow_generic_doublpcA.
INFO-FLOW: Append model pow_generic_doublpcA
INFO-FLOW: Found component pow_generic_doublqcK.
INFO-FLOW: Append model pow_generic_doublqcK
INFO-FLOW: Found component pow_generic_doublrcU.
INFO-FLOW: Append model pow_generic_doublrcU
INFO-FLOW: Found component pow_generic_doublsc4.
INFO-FLOW: Append model pow_generic_doublsc4
INFO-FLOW: Found component pow_generic_doubltde.
INFO-FLOW: Append model pow_generic_doubltde
INFO-FLOW: Found component pow_generic_doubludo.
INFO-FLOW: Append model pow_generic_doubludo
INFO-FLOW: Found component pow_generic_doublvdy.
INFO-FLOW: Append model pow_generic_doublvdy
INFO-FLOW: Handling components in module [real_r] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.compgen.tcl 
INFO-FLOW: Handling components in module [imag] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.compgen.tcl 
INFO-FLOW: Handling components in module [matrix_modulus] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.compgen.tcl 
INFO-FLOW: Found component WienerDeblur_fpexKfY.
INFO-FLOW: Append model WienerDeblur_fpexKfY
INFO-FLOW: Found component WienerDeblur_daddLf8.
INFO-FLOW: Append model WienerDeblur_daddLf8
INFO-FLOW: Found component WienerDeblur_dsqrMgi.
INFO-FLOW: Append model WienerDeblur_dsqrMgi
INFO-FLOW: Handling components in module [operator_mul_assign_float] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.compgen.tcl 
INFO-FLOW: Handling components in module [operator_float_1] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.compgen.tcl 
INFO-FLOW: Handling components in module [InnerProd_1] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.compgen.tcl 
INFO-FLOW: Handling components in module [matrix_plus_SNR] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.compgen.tcl 
INFO-FLOW: Handling components in module [operator_div_assign_float] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.compgen.tcl 
INFO-FLOW: Found component WienerDeblur_fdivNgs.
INFO-FLOW: Append model WienerDeblur_fdivNgs
INFO-FLOW: Handling components in module [operator_div_float] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.compgen.tcl 
INFO-FLOW: Handling components in module [matrix_div_1] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.compgen.tcl 
INFO-FLOW: Handling components in module [matrix_div] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.compgen.tcl 
INFO-FLOW: Handling components in module [operator_mul_float] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
INFO-FLOW: Handling components in module [InnerProd381] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.compgen.tcl 
INFO-FLOW: Handling components in module [WienerDeblur] ... 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.compgen.tcl 
INFO-FLOW: Found component WienerDeblur_uitoOgC.
INFO-FLOW: Append model WienerDeblur_uitoOgC
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w64_d256_A_x.
INFO-FLOW: Append model fifo_w64_d256_A_x
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w32_d65536_A.
INFO-FLOW: Append model fifo_w32_d65536_A
INFO-FLOW: Found component fifo_w8_d4_A.
INFO-FLOW: Append model fifo_w8_d4_A
INFO-FLOW: Found component fifo_w8_d4_A.
INFO-FLOW: Append model fifo_w8_d4_A
INFO-FLOW: Found component WienerDeblur_CONTROL_BUS_s_axi.
INFO-FLOW: Append model WienerDeblur_CONTROL_BUS_s_axi
INFO-FLOW: Append model real379
INFO-FLOW: Append model imag380
INFO-FLOW: Append model real_1
INFO-FLOW: Append model imag_1
INFO-FLOW: Append model dummy_proc_fe_1395
INFO-FLOW: Append model fft_config1_s
INFO-FLOW: Append model dummy_proc_middle_1394
INFO-FLOW: Append model fft_top
INFO-FLOW: Append model KernelMaker
INFO-FLOW: Append model operator_float_398
INFO-FLOW: Append model operator_float_397
INFO-FLOW: Append model InnerProd382
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model real_r
INFO-FLOW: Append model imag
INFO-FLOW: Append model matrix_modulus
INFO-FLOW: Append model operator_mul_assign_float
INFO-FLOW: Append model operator_float_1
INFO-FLOW: Append model InnerProd_1
INFO-FLOW: Append model matrix_plus_SNR
INFO-FLOW: Append model operator_div_assign_float
INFO-FLOW: Append model operator_div_float
INFO-FLOW: Append model matrix_div_1
INFO-FLOW: Append model matrix_div
INFO-FLOW: Append model operator_mul_float
INFO-FLOW: Append model InnerProd381
INFO-FLOW: Append model WienerDeblur
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft_config1_s WienerDeblur_fsubbkb WienerDeblur_sitocud WienerDeblur_fcmpdEe fifo_w64_d256_A fifo_w64_d256_A WienerDeblur_fptreOg WienerDeblur_sitofYi WienerDeblur_dexpg8j WienerDeblur_mac_hbi WienerDeblur_faddibs WienerDeblur_fmuljbC WienerDeblur_mul_wdI WienerDeblur_mul_xdS WienerDeblur_mul_yd2 WienerDeblur_mul_zec WienerDeblur_mul_Aem WienerDeblur_mul_Bew WienerDeblur_mul_CeG WienerDeblur_mul_DeQ WienerDeblur_mul_Ee0 WienerDeblur_mul_Ffa WienerDeblur_mul_Gfk WienerDeblur_mul_Hfu WienerDeblur_mul_IfE WienerDeblur_mac_JfO pow_generic_doublkbM pow_generic_doubllbW pow_generic_doublmb6 pow_generic_doublncg pow_generic_doublocq pow_generic_doublpcA pow_generic_doublqcK pow_generic_doublrcU pow_generic_doublsc4 pow_generic_doubltde pow_generic_doubludo pow_generic_doublvdy WienerDeblur_fpexKfY WienerDeblur_daddLf8 WienerDeblur_dsqrMgi WienerDeblur_fdivNgs WienerDeblur_uitoOgC fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w64_d256_A_x fifo_w64_d256_A_x fifo_w32_d65536_A fifo_w32_d65536_A fifo_w64_d256_A_x fifo_w64_d256_A_x fifo_w32_d65536_A fifo_w32_d65536_A fifo_w64_d256_A_x fifo_w64_d256_A_x fifo_w64_d256_A_x fifo_w64_d256_A_x fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w32_d65536_A fifo_w64_d256_A_x fifo_w64_d256_A_x fifo_w32_d65536_A fifo_w32_d65536_A fifo_w64_d256_A_x fifo_w64_d256_A_x fifo_w32_d65536_A fifo_w32_d65536_A fifo_w8_d4_A fifo_w8_d4_A WienerDeblur_CONTROL_BUS_s_axi real379 imag380 real_1 imag_1 dummy_proc_fe_1395 fft_config1_s dummy_proc_middle_1394 fft_top KernelMaker operator_float_398 operator_float_397 InnerProd382 pow_generic_double_s real_r imag matrix_modulus operator_mul_assign_float operator_float_1 InnerProd_1 matrix_plus_SNR operator_div_assign_float operator_div_float matrix_div_1 matrix_div operator_mul_float InnerProd381 WienerDeblur
INFO-FLOW: To file: write model fft_config1_s
INFO-FLOW: To file: write model WienerDeblur_fsubbkb
INFO-FLOW: To file: write model WienerDeblur_sitocud
INFO-FLOW: To file: write model WienerDeblur_fcmpdEe
INFO-FLOW: To file: write model fifo_w64_d256_A
INFO-FLOW: To file: write model fifo_w64_d256_A
INFO-FLOW: To file: write model WienerDeblur_fptreOg
INFO-FLOW: To file: write model WienerDeblur_sitofYi
INFO-FLOW: To file: write model WienerDeblur_dexpg8j
INFO-FLOW: To file: write model WienerDeblur_mac_hbi
INFO-FLOW: To file: write model WienerDeblur_faddibs
INFO-FLOW: To file: write model WienerDeblur_fmuljbC
INFO-FLOW: To file: write model WienerDeblur_mul_wdI
INFO-FLOW: To file: write model WienerDeblur_mul_xdS
INFO-FLOW: To file: write model WienerDeblur_mul_yd2
INFO-FLOW: To file: write model WienerDeblur_mul_zec
INFO-FLOW: To file: write model WienerDeblur_mul_Aem
INFO-FLOW: To file: write model WienerDeblur_mul_Bew
INFO-FLOW: To file: write model WienerDeblur_mul_CeG
INFO-FLOW: To file: write model WienerDeblur_mul_DeQ
INFO-FLOW: To file: write model WienerDeblur_mul_Ee0
INFO-FLOW: To file: write model WienerDeblur_mul_Ffa
INFO-FLOW: To file: write model WienerDeblur_mul_Gfk
INFO-FLOW: To file: write model WienerDeblur_mul_Hfu
INFO-FLOW: To file: write model WienerDeblur_mul_IfE
INFO-FLOW: To file: write model WienerDeblur_mac_JfO
INFO-FLOW: To file: write model pow_generic_doublkbM
INFO-FLOW: To file: write model pow_generic_doubllbW
INFO-FLOW: To file: write model pow_generic_doublmb6
INFO-FLOW: To file: write model pow_generic_doublncg
INFO-FLOW: To file: write model pow_generic_doublocq
INFO-FLOW: To file: write model pow_generic_doublpcA
INFO-FLOW: To file: write model pow_generic_doublqcK
INFO-FLOW: To file: write model pow_generic_doublrcU
INFO-FLOW: To file: write model pow_generic_doublsc4
INFO-FLOW: To file: write model pow_generic_doubltde
INFO-FLOW: To file: write model pow_generic_doubludo
INFO-FLOW: To file: write model pow_generic_doublvdy
INFO-FLOW: To file: write model WienerDeblur_fpexKfY
INFO-FLOW: To file: write model WienerDeblur_daddLf8
INFO-FLOW: To file: write model WienerDeblur_dsqrMgi
INFO-FLOW: To file: write model WienerDeblur_fdivNgs
INFO-FLOW: To file: write model WienerDeblur_uitoOgC
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w64_d256_A_x
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w32_d65536_A
INFO-FLOW: To file: write model fifo_w8_d4_A
INFO-FLOW: To file: write model fifo_w8_d4_A
INFO-FLOW: To file: write model WienerDeblur_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model real379
INFO-FLOW: To file: write model imag380
INFO-FLOW: To file: write model real_1
INFO-FLOW: To file: write model imag_1
INFO-FLOW: To file: write model dummy_proc_fe_1395
INFO-FLOW: To file: write model fft_config1_s
INFO-FLOW: To file: write model dummy_proc_middle_1394
INFO-FLOW: To file: write model fft_top
INFO-FLOW: To file: write model KernelMaker
INFO-FLOW: To file: write model operator_float_398
INFO-FLOW: To file: write model operator_float_397
INFO-FLOW: To file: write model InnerProd382
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model real_r
INFO-FLOW: To file: write model imag
INFO-FLOW: To file: write model matrix_modulus
INFO-FLOW: To file: write model operator_mul_assign_float
INFO-FLOW: To file: write model operator_float_1
INFO-FLOW: To file: write model InnerProd_1
INFO-FLOW: To file: write model matrix_plus_SNR
INFO-FLOW: To file: write model operator_div_assign_float
INFO-FLOW: To file: write model operator_div_float
INFO-FLOW: To file: write model matrix_div_1
INFO-FLOW: To file: write model matrix_div
INFO-FLOW: To file: write model operator_mul_float
INFO-FLOW: To file: write model InnerProd381
INFO-FLOW: To file: write model WienerDeblur
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source done; 0.129 sec.
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.159 sec.
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.163 sec.
Command       ap_source done; 0.164 sec.
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.compgen.tcl 
Command       ap_source done; 0.548 sec.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'xn1_U(fifo_w64_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk1_U(fifo_w64_d256_A)' using Block RAMs.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.compgen.tcl 
Command       ap_source done; 0.459 sec.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.compgen.tcl 
Command       ap_source done; 0.266 sec.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_wdI_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_xdS_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_yd2_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_zec_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_Aem_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_Bew_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_CeG_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_DeQ_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_Ee0_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_Ffa_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_Gfk_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_Hfu_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'WienerDeblur_mul_IfE_MulnS_12'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublncg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublpcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublrcU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublsc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubltde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubludo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublvdy_rom' using auto ROMs.
Command       ap_source done; 2.548 sec.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.compgen.tcl 
Command       ap_source done; 0.288 sec.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'kernel_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'kernel_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xn1_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xn1_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in1_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out1_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'middle_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'middle_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in2_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out2_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk1_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk1_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in3_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out3_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in4_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out4_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fft_kernel_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fft_kernel_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'gauss_blur_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'gauss_blur_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fft_kernel_modu_M_r_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fft_kernel_modu_M_i_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fft_kernel_modu2_M_s_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fft_kernel_modu2_M_1_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'G1_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'G1_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'G_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'G_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in5_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out5_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'middle2_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'middle2_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in6_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out6_U(fifo_w64_d256_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk2_M_real_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'xk2_M_imag_U(fifo_w32_d65536_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src_bw_data_stream_0_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'res_data_stream_0_V_U(fifo_w8_d4_A)' using Shift Registers.
Execute         source ./CONTROL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 1.857 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.148 sec.
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.153 sec.
Command       ap_source done; 0.154 sec.
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=WienerDeblur xml_exists=0
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.rtl_wrap.cfg.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.tbgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.compgen.tcl 
Command       ap_source done; 0.238 sec.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.compgen.tcl 
Command       ap_source done; 0.12 sec.
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real379.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag380.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_fe_1395.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/dummy_proc_middle_1394.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/KernelMaker.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_398.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_397.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd382.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/real_r.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/imag.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_modulus.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_assign_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_float_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_plus_SNR.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_assign_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_div_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div_1.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/matrix_div.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/operator_mul_float.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/InnerProd381.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.compgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.constraint.tcl 
Execute       get_config_export -vivado_clock 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=109 #gSsdmPorts=12
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.tbgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.tbgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.tbgen.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/WienerDeblur.constraint.tcl 
Execute       sc_get_clocks WienerDeblur 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/fft_config1_s_core_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_dexp_16_full_dsp_64_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_dsqrt_29_no_dsp_64_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_fsub_3_full_dsp_32_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_sitodp_4_no_dsp_32_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/impl/misc/WienerDeblur_ap_uitofp_4_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:57 ; elapsed = 00:10:05 . Memory (MB): peak = 1381.910 ; gain = 1296.848
INFO: [SYSC 207-301] Generating SystemC RTL for WienerDeblur.
INFO: [VHDL 208-304] Generating VHDL RTL for WienerDeblur.
INFO: [VLOG 209-307] Generating Verilog RTL for WienerDeblur.
Command     autosyn done; 503.511 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 604.321 sec.
Command ap_source done; 604.681 sec.
Execute cleanup_all 
Command cleanup_all done; 0.368 sec.
INFO-FLOW: Workspace E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1 opened at Sat Aug 01 17:29:57 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.141 sec.
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.201 sec.
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.207 sec.
Command     ap_source done; 0.207 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.43 sec.
Execute   csim_design -quiet 
Execute     source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur_tb.cpp 
Execute     is_xip E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur_tb.cpp 
Execute     is_encrypted E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur.cpp 
Execute     is_xip E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 1.411 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 23.499 sec.
Command ap_source done; 23.946 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1 opened at Sat Aug 01 17:31:17 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.124 sec.
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.189 sec.
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.193 sec.
Command     ap_source done; 0.193 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.334 sec.
Execute   csim_design -quiet 
Execute     source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur_tb.cpp 
Execute     is_xip E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur_tb.cpp 
Execute     is_encrypted E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur.cpp 
Execute     is_xip E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 1.119 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.9 sec.
Command ap_source done; 12.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1 opened at Sat Aug 01 17:32:16 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.154 sec.
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     ap_source done; 0.159 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Vivado_Webpack/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.29 sec.
Execute   csim_design -quiet 
Execute     source E:/FPGA/SummerSchool/project_things/deblur_IP/deblur_IP/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur_tb.cpp 
Execute     is_xip E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur_tb.cpp 
Execute     is_encrypted E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur.cpp 
Execute     is_xip E:/FPGA/SummerSchool/project_things/deblur_IP/WienerDeblur.cpp 
Execute     get_default_platform 
Execute     source run_sim.tcl 
Command     ap_source done; 1.181 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.206 sec.
Command ap_source done; 12.503 sec.
Execute cleanup_all 
