

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_78_1'
================================================================
* Date:           Fri Jun  2 02:54:06 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  10.851 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.720 us|  0.720 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1  |       22|       22|         8|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 11 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %p"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_1 = load i5 %p" [DNN.cpp:84]   --->   Operation 14 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln78 = icmp_eq  i5 %p_1, i5 16" [DNN.cpp:78]   --->   Operation 16 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%add_ln78 = add i5 %p_1, i5 1" [DNN.cpp:78]   --->   Operation 18 'add' 'add_ln78' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %.split24, void %_Z11maxPooling2PA2_A2_fPA1_A1_f.exit.preheader.exitStub" [DNN.cpp:78]   --->   Operation 19 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %p_1, i2 0" [DNN.cpp:81]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %tmp_s" [DNN.cpp:81]   --->   Operation 21 'zext' 'zext_ln81' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv2_output_addr = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln81" [DNN.cpp:81]   --->   Operation 22 'getelementptr' 'conv2_output_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln84_6 = or i7 %tmp_s, i7 1" [DNN.cpp:84]   --->   Operation 23 'or' 'or_ln84_6' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_6" [DNN.cpp:84]   --->   Operation 24 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv2_output_addr_1 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_1" [DNN.cpp:84]   --->   Operation 25 'getelementptr' 'conv2_output_addr_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln84_7 = or i7 %tmp_s, i7 2" [DNN.cpp:84]   --->   Operation 26 'or' 'or_ln84_7' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_7" [DNN.cpp:84]   --->   Operation 27 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv2_output_addr_2 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_2" [DNN.cpp:84]   --->   Operation 28 'getelementptr' 'conv2_output_addr_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln84_8 = or i7 %tmp_s, i7 3" [DNN.cpp:84]   --->   Operation 29 'or' 'or_ln84_8' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln84_8" [DNN.cpp:84]   --->   Operation 30 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_output_addr_3 = getelementptr i32 %conv2_output, i64 0, i64 %tmp_3" [DNN.cpp:84]   --->   Operation 31 'getelementptr' 'conv2_output_addr_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%max_value = load i6 %conv2_output_addr" [DNN.cpp:81]   --->   Operation 32 'load' 'max_value' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%conv2_output_load = load i6 %conv2_output_addr_1" [DNN.cpp:84]   --->   Operation 33 'load' 'conv2_output_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%conv2_output_load_1 = load i6 %conv2_output_addr_2" [DNN.cpp:84]   --->   Operation 34 'load' 'conv2_output_load_1' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%conv2_output_load_2 = load i6 %conv2_output_addr_3" [DNN.cpp:84]   --->   Operation 35 'load' 'conv2_output_load_2' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln78 = store i5 %add_ln78, i5 %p" [DNN.cpp:78]   --->   Operation 36 'store' 'store_ln78' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%max_value = load i6 %conv2_output_addr" [DNN.cpp:81]   --->   Operation 37 'load' 'max_value' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%conv2_output_load = load i6 %conv2_output_addr_1" [DNN.cpp:84]   --->   Operation 38 'load' 'conv2_output_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i32 %conv2_output_load" [DNN.cpp:84]   --->   Operation 39 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 40 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = trunc i32 %bitcast_ln84" [DNN.cpp:84]   --->   Operation 41 'trunc' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln84_1 = bitcast i32 %max_value" [DNN.cpp:84]   --->   Operation 42 'bitcast' 'bitcast_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_1, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 43 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = trunc i32 %bitcast_ln84_1" [DNN.cpp:84]   --->   Operation 44 'trunc' 'trunc_ln84_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.55ns)   --->   "%icmp_ln84 = icmp_ne  i8 %tmp_4, i8 255" [DNN.cpp:84]   --->   Operation 45 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.44ns)   --->   "%icmp_ln84_1 = icmp_eq  i23 %trunc_ln84_2, i23 0" [DNN.cpp:84]   --->   Operation 46 'icmp' 'icmp_ln84_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.55ns)   --->   "%icmp_ln84_2 = icmp_ne  i8 %tmp_5, i8 255" [DNN.cpp:84]   --->   Operation 47 'icmp' 'icmp_ln84_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.44ns)   --->   "%icmp_ln84_3 = icmp_eq  i23 %trunc_ln84_3, i23 0" [DNN.cpp:84]   --->   Operation 48 'icmp' 'icmp_ln84_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %conv2_output_load, i32 %max_value" [DNN.cpp:84]   --->   Operation 49 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%conv2_output_load_1 = load i6 %conv2_output_addr_2" [DNN.cpp:84]   --->   Operation 50 'load' 'conv2_output_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/2] (3.25ns)   --->   "%conv2_output_load_2 = load i6 %conv2_output_addr_3" [DNN.cpp:84]   --->   Operation 51 'load' 'conv2_output_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 9.66>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_1)   --->   "%or_ln84 = or i1 %icmp_ln84_1, i1 %icmp_ln84" [DNN.cpp:84]   --->   Operation 52 'or' 'or_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_1)   --->   "%or_ln84_1 = or i1 %icmp_ln84_3, i1 %icmp_ln84_2" [DNN.cpp:84]   --->   Operation 53 'or' 'or_ln84_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_1)   --->   "%and_ln84 = and i1 %or_ln84, i1 %or_ln84_1" [DNN.cpp:84]   --->   Operation 54 'and' 'and_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %conv2_output_load, i32 %max_value" [DNN.cpp:84]   --->   Operation 55 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln84_1 = and i1 %and_ln84, i1 %tmp_6" [DNN.cpp:84]   --->   Operation 56 'and' 'and_ln84_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i1.i1, i5 %p_1, i1 0, i1 %and_ln84_1" [DNN.cpp:84]   --->   Operation 57 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %tmp_7" [DNN.cpp:84]   --->   Operation 58 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%conv2_output_addr_4 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84" [DNN.cpp:84]   --->   Operation 59 'getelementptr' 'conv2_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%conv2_output_load_4 = load i6 %conv2_output_addr_4" [DNN.cpp:84]   --->   Operation 60 'load' 'conv2_output_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%conv2_output_load_4 = load i6 %conv2_output_addr_4" [DNN.cpp:84]   --->   Operation 61 'load' 'conv2_output_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln84_2 = bitcast i32 %conv2_output_load_1" [DNN.cpp:84]   --->   Operation 62 'bitcast' 'bitcast_ln84_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_2, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 63 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln84_5 = trunc i32 %bitcast_ln84_2" [DNN.cpp:84]   --->   Operation 64 'trunc' 'trunc_ln84_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln84_3 = bitcast i32 %conv2_output_load_4" [DNN.cpp:84]   --->   Operation 65 'bitcast' 'bitcast_ln84_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_3, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 66 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln84_6 = trunc i32 %bitcast_ln84_3" [DNN.cpp:84]   --->   Operation 67 'trunc' 'trunc_ln84_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.55ns)   --->   "%icmp_ln84_4 = icmp_ne  i8 %tmp_8, i8 255" [DNN.cpp:84]   --->   Operation 68 'icmp' 'icmp_ln84_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.44ns)   --->   "%icmp_ln84_5 = icmp_eq  i23 %trunc_ln84_5, i23 0" [DNN.cpp:84]   --->   Operation 69 'icmp' 'icmp_ln84_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.55ns)   --->   "%icmp_ln84_6 = icmp_ne  i8 %tmp_9, i8 255" [DNN.cpp:84]   --->   Operation 70 'icmp' 'icmp_ln84_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (2.44ns)   --->   "%icmp_ln84_7 = icmp_eq  i23 %trunc_ln84_6, i23 0" [DNN.cpp:84]   --->   Operation 71 'icmp' 'icmp_ln84_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv2_output_load_1, i32 %conv2_output_load_4" [DNN.cpp:84]   --->   Operation 72 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.8>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%trunc_ln84 = trunc i7 %or_ln84_7" [DNN.cpp:84]   --->   Operation 73 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%trunc_ln84_4 = trunc i5 %p_1" [DNN.cpp:84]   --->   Operation 74 'trunc' 'trunc_ln84_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%tmp_67_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1, i4 %trunc_ln84_4, i1 0, i1 %and_ln84_1" [DNN.cpp:84]   --->   Operation 75 'bitconcatenate' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%or_ln84_2 = or i1 %icmp_ln84_5, i1 %icmp_ln84_4" [DNN.cpp:84]   --->   Operation 76 'or' 'or_ln84_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%or_ln84_3 = or i1 %icmp_ln84_7, i1 %icmp_ln84_6" [DNN.cpp:84]   --->   Operation 77 'or' 'or_ln84_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_3)   --->   "%and_ln84_2 = and i1 %or_ln84_2, i1 %or_ln84_3" [DNN.cpp:84]   --->   Operation 78 'and' 'and_ln84_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_ogt  i32 %conv2_output_load_1, i32 %conv2_output_load_4" [DNN.cpp:84]   --->   Operation 79 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln84_3 = and i1 %and_ln84_2, i1 %tmp_10" [DNN.cpp:84]   --->   Operation 80 'and' 'and_ln84_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln84 = select i1 %and_ln84_3, i6 %trunc_ln84, i6 %tmp_67_cast" [DNN.cpp:84]   --->   Operation 81 'select' 'select_ln84' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i6 %select_ln84" [DNN.cpp:84]   --->   Operation 82 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%conv2_output_addr_5 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84_1" [DNN.cpp:84]   --->   Operation 83 'getelementptr' 'conv2_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%conv2_output_load_5 = load i6 %conv2_output_addr_5" [DNN.cpp:84]   --->   Operation 84 'load' 'conv2_output_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%conv2_output_load_5 = load i6 %conv2_output_addr_5" [DNN.cpp:84]   --->   Operation 85 'load' 'conv2_output_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln84_4 = bitcast i32 %conv2_output_load_2" [DNN.cpp:84]   --->   Operation 86 'bitcast' 'bitcast_ln84_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_4, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 87 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln84_7 = trunc i32 %bitcast_ln84_4" [DNN.cpp:84]   --->   Operation 88 'trunc' 'trunc_ln84_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln84_5 = bitcast i32 %conv2_output_load_5" [DNN.cpp:84]   --->   Operation 89 'bitcast' 'bitcast_ln84_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln84_5, i32 23, i32 30" [DNN.cpp:84]   --->   Operation 90 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln84_8 = trunc i32 %bitcast_ln84_5" [DNN.cpp:84]   --->   Operation 91 'trunc' 'trunc_ln84_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln84_8 = icmp_ne  i8 %tmp_11, i8 255" [DNN.cpp:84]   --->   Operation 92 'icmp' 'icmp_ln84_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln84_9 = icmp_eq  i23 %trunc_ln84_7, i23 0" [DNN.cpp:84]   --->   Operation 93 'icmp' 'icmp_ln84_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.55ns)   --->   "%icmp_ln84_10 = icmp_ne  i8 %tmp_12, i8 255" [DNN.cpp:84]   --->   Operation 94 'icmp' 'icmp_ln84_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.44ns)   --->   "%icmp_ln84_11 = icmp_eq  i23 %trunc_ln84_8, i23 0" [DNN.cpp:84]   --->   Operation 95 'icmp' 'icmp_ln84_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_ogt  i32 %conv2_output_load_2, i32 %conv2_output_load_5" [DNN.cpp:84]   --->   Operation 96 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.8>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln84_1)   --->   "%trunc_ln84_1 = trunc i7 %or_ln84_8" [DNN.cpp:84]   --->   Operation 97 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_5)   --->   "%or_ln84_4 = or i1 %icmp_ln84_9, i1 %icmp_ln84_8" [DNN.cpp:84]   --->   Operation 98 'or' 'or_ln84_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_5)   --->   "%or_ln84_5 = or i1 %icmp_ln84_11, i1 %icmp_ln84_10" [DNN.cpp:84]   --->   Operation 99 'or' 'or_ln84_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln84_5)   --->   "%and_ln84_4 = and i1 %or_ln84_4, i1 %or_ln84_5" [DNN.cpp:84]   --->   Operation 100 'and' 'and_ln84_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_ogt  i32 %conv2_output_load_2, i32 %conv2_output_load_5" [DNN.cpp:84]   --->   Operation 101 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln84_5 = and i1 %and_ln84_4, i1 %tmp_13" [DNN.cpp:84]   --->   Operation 102 'and' 'and_ln84_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln84_1 = select i1 %and_ln84_5, i6 %trunc_ln84_1, i6 %select_ln84" [DNN.cpp:84]   --->   Operation 103 'select' 'select_ln84_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i6 %select_ln84_1" [DNN.cpp:84]   --->   Operation 104 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%conv2_output_addr_6 = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln84_2" [DNN.cpp:84]   --->   Operation 105 'getelementptr' 'conv2_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (3.25ns)   --->   "%conv2_output_load_6 = load i6 %conv2_output_addr_6" [DNN.cpp:84]   --->   Operation 106 'load' 'conv2_output_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%p_1_cast = zext i5 %p_1" [DNN.cpp:84]   --->   Operation 107 'zext' 'p_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [DNN.cpp:76]   --->   Operation 108 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/2] (3.25ns)   --->   "%conv2_output_load_6 = load i6 %conv2_output_addr_6" [DNN.cpp:84]   --->   Operation 109 'load' 'conv2_output_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%pool2_output_0_0_addr = getelementptr i32 %pool2_output_0_0, i64 0, i64 %p_1_cast" [DNN.cpp:90]   --->   Operation 110 'getelementptr' 'pool2_output_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln90 = store i32 %conv2_output_load_6, i4 %pool2_output_0_0_addr" [DNN.cpp:90]   --->   Operation 111 'store' 'store_ln90' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12convolution2PA4_fPA3_A3_KfPA2_A2_f.exit"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('p') [3]  (0 ns)
	'load' operation ('p', DNN.cpp:84) on local variable 'p' [7]  (0 ns)
	'add' operation ('add_ln78', DNN.cpp:78) [11]  (1.78 ns)
	'store' operation ('store_ln78', DNN.cpp:78) of variable 'add_ln78', DNN.cpp:78 on local variable 'p' [95]  (1.59 ns)

 <State 2>: 8.69ns
The critical path consists of the following:
	'load' operation ('max_value', DNN.cpp:81) on array 'conv2_output' [30]  (3.25 ns)
	'fcmp' operation ('tmp_6', DNN.cpp:84) [45]  (5.43 ns)

 <State 3>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', DNN.cpp:84) [45]  (5.43 ns)
	'and' operation ('and_ln84_1', DNN.cpp:84) [46]  (0.978 ns)
	'getelementptr' operation ('conv2_output_addr_4', DNN.cpp:84) [51]  (0 ns)
	'load' operation ('conv2_output_load_4', DNN.cpp:84) on array 'conv2_output' [52]  (3.25 ns)

 <State 4>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv2_output_load_4', DNN.cpp:84) on array 'conv2_output' [52]  (3.25 ns)
	'fcmp' operation ('tmp_10', DNN.cpp:84) [67]  (5.43 ns)

 <State 5>: 10.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', DNN.cpp:84) [67]  (5.43 ns)
	'and' operation ('and_ln84_3', DNN.cpp:84) [68]  (0.978 ns)
	'select' operation ('select_ln84', DNN.cpp:84) [69]  (1.19 ns)
	'getelementptr' operation ('conv2_output_addr_5', DNN.cpp:84) [71]  (0 ns)
	'load' operation ('conv2_output_load_5', DNN.cpp:84) on array 'conv2_output' [72]  (3.25 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv2_output_load_5', DNN.cpp:84) on array 'conv2_output' [72]  (3.25 ns)
	'fcmp' operation ('tmp_13', DNN.cpp:84) [87]  (5.43 ns)

 <State 7>: 10.9ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13', DNN.cpp:84) [87]  (5.43 ns)
	'and' operation ('and_ln84_5', DNN.cpp:84) [88]  (0.978 ns)
	'select' operation ('select_ln84_1', DNN.cpp:84) [89]  (1.19 ns)
	'getelementptr' operation ('conv2_output_addr_6', DNN.cpp:84) [91]  (0 ns)
	'load' operation ('conv2_output_load_6', DNN.cpp:84) on array 'conv2_output' [92]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('conv2_output_load_6', DNN.cpp:84) on array 'conv2_output' [92]  (3.25 ns)
	'store' operation ('store_ln90', DNN.cpp:90) of variable 'conv2_output_load_6', DNN.cpp:84 on array 'pool2_output_0_0' [94]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
