<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/cache_subsystem/wt_dcache_mem.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Michael Schaffner &lt;schaffner@iis.ee.ethz.ch&gt;, ETH Zurich</span>
<a name="l-12"></a><span class="c1">// Date: 13.09.2018</span>
<a name="l-13"></a><span class="c1">// Description: Memory arrays, arbiter and tag comparison for wb dcache.</span>
<a name="l-14"></a><span class="c1">//</span>
<a name="l-15"></a><span class="c1">//</span>
<a name="l-16"></a><span class="c1">// Notes: 1) all ports can trigger a readout of all ways, and the way where the tag hits is selected</span>
<a name="l-17"></a><span class="c1">//</span>
<a name="l-18"></a><span class="c1">//        2) only port0 can write full cache lines. higher ports are read only. also, port0 can only read the tag array,</span>
<a name="l-19"></a><span class="c1">//           and does not trigger a cache line readout.</span>
<a name="l-20"></a><span class="c1">//</span>
<a name="l-21"></a><span class="c1">//        3) the single word write port is a separate port without access to the tag memory.</span>
<a name="l-22"></a><span class="c1">//           these single word writes can interleave with read operations if they go to different</span>
<a name="l-23"></a><span class="c1">//           cacheline offsets, since each word offset is placed into a different SRAM bank.</span>
<a name="l-24"></a><span class="c1">//</span>
<a name="l-25"></a><span class="c1">//        4) Read ports with same priority are RR arbited. but high prio ports (rd_prio_i[port_nr] = &#39;1b1) will stall</span>
<a name="l-26"></a><span class="c1">//           low prio ports (rd_prio_i[port_nr] = &#39;1b0)</span>
<a name="l-27"></a>
<a name="l-28"></a>
<a name="l-29"></a><span class="k">module</span> <span class="n">wt_dcache_mem</span> <span class="k">import</span> <span class="n">ariane_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="k">import</span> <span class="n">wt_cache_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">#(</span>
<a name="l-30"></a>  <span class="k">parameter</span> <span class="kt">bit</span>          <span class="n">Axi64BitCompliant</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">,</span> <span class="c1">// set this to 1 when using in conjunction with 64bit AXI bus adapter</span>
<a name="l-31"></a>  <span class="k">parameter</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">NumPorts</span>           <span class="o">=</span> <span class="mi">3</span>
<a name="l-32"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-33"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                              <span class="n">clk_i</span><span class="p">,</span>
<a name="l-34"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                              <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-35"></a>
<a name="l-36"></a>  <span class="c1">// ports</span>
<a name="l-37"></a>  <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">NumPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">rd_tag_i</span><span class="p">,</span>           <span class="c1">// tag in - comes one cycle later</span>
<a name="l-38"></a>  <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">NumPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">rd_idx_i</span><span class="p">,</span>
<a name="l-39"></a>  <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">NumPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">rd_off_i</span><span class="p">,</span>
<a name="l-40"></a>  <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">NumPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                              <span class="n">rd_req_i</span><span class="p">,</span>           <span class="c1">// read the word at offset off_i[:3] in all ways</span>
<a name="l-41"></a>  <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">NumPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                              <span class="n">rd_tag_only_i</span><span class="p">,</span>      <span class="c1">// only do a tag/valid lookup, no access to data arrays</span>
<a name="l-42"></a>  <span class="k">input</span>  <span class="kt">logic</span>  <span class="p">[</span><span class="n">NumPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                              <span class="n">rd_prio_i</span><span class="p">,</span>          <span class="c1">// 0: low prio, 1: high prio</span>
<a name="l-43"></a>  <span class="k">output</span> <span class="kt">logic</span>  <span class="p">[</span><span class="n">NumPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                              <span class="n">rd_ack_o</span><span class="p">,</span>
<a name="l-44"></a>  <span class="k">output</span> <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">rd_vld_bits_o</span><span class="p">,</span>
<a name="l-45"></a>  <span class="k">output</span> <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">rd_hit_oh_o</span><span class="p">,</span>
<a name="l-46"></a>  <span class="k">output</span> <span class="kt">logic</span>                <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                        <span class="n">rd_data_o</span><span class="p">,</span>
<a name="l-47"></a>
<a name="l-48"></a>  <span class="c1">// only available on port 0, uses address signals of port 0</span>
<a name="l-49"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                              <span class="n">wr_cl_vld_i</span><span class="p">,</span>
<a name="l-50"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                              <span class="n">wr_cl_nc_i</span><span class="p">,</span>         <span class="c1">// noncacheable access</span>
<a name="l-51"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">wr_cl_we_i</span><span class="p">,</span>         <span class="c1">// writes a full cacheline</span>
<a name="l-52"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">wr_cl_tag_i</span><span class="p">,</span>
<a name="l-53"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">wr_cl_idx_i</span><span class="p">,</span>
<a name="l-54"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">wr_cl_off_i</span><span class="p">,</span>
<a name="l-55"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_LINE_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">wr_cl_data_i</span><span class="p">,</span>
<a name="l-56"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_LINE_WIDTH</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">wr_cl_data_be_i</span><span class="p">,</span>
<a name="l-57"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">wr_vld_bits_i</span><span class="p">,</span>
<a name="l-58"></a>
<a name="l-59"></a>  <span class="c1">// separate port for single word write, no tag access</span>
<a name="l-60"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>        <span class="n">wr_req_i</span><span class="p">,</span>           <span class="c1">// write a single word to offset off_i[:3]</span>
<a name="l-61"></a>  <span class="k">output</span> <span class="kt">logic</span>                                              <span class="n">wr_ack_o</span><span class="p">,</span>
<a name="l-62"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">wr_idx_i</span><span class="p">,</span>
<a name="l-63"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">wr_off_i</span><span class="p">,</span>
<a name="l-64"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                        <span class="n">wr_data_i</span><span class="p">,</span>
<a name="l-65"></a>  <span class="k">input</span>  <span class="kt">logic</span>                <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                         <span class="n">wr_data_be_i</span><span class="p">,</span>
<a name="l-66"></a>
<a name="l-67"></a>  <span class="c1">// forwarded wbuffer</span>
<a name="l-68"></a>  <span class="k">input</span> <span class="n">wbuffer_t</span>             <span class="p">[</span><span class="n">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">wbuffer_data_i</span>
<a name="l-69"></a><span class="p">);</span>
<a name="l-70"></a>
<a name="l-71"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_NUM_BANKS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                  <span class="n">bank_req</span><span class="p">;</span>
<a name="l-72"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_NUM_BANKS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                  <span class="n">bank_we</span><span class="p">;</span>
<a name="l-73"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_NUM_BANKS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">bank_be</span><span class="p">;</span>
<a name="l-74"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_NUM_BANKS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">bank_idx</span><span class="p">;</span>
<a name="l-75"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                               <span class="n">bank_idx_d</span><span class="p">,</span> <span class="n">bank_idx_q</span><span class="p">;</span>
<a name="l-76"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                               <span class="n">bank_off_d</span><span class="p">,</span> <span class="n">bank_off_q</span><span class="p">;</span>
<a name="l-77"></a>
<a name="l-78"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_NUM_BANKS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>      <span class="n">bank_wdata</span><span class="p">;</span>                   <span class="c1">//</span>
<a name="l-79"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_NUM_BANKS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>      <span class="n">bank_rdata</span><span class="p">;</span>                   <span class="c1">//</span>
<a name="l-80"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                            <span class="n">rdata_cl</span><span class="p">;</span>                     <span class="c1">// selected word from each cacheline</span>
<a name="l-81"></a>
<a name="l-82"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                  <span class="n">rd_tag</span><span class="p">;</span>
<a name="l-83"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                  <span class="n">vld_req</span><span class="p">;</span>                      <span class="c1">// bit enable for valid regs</span>
<a name="l-84"></a>  <span class="kt">logic</span>                                                         <span class="n">vld_we</span><span class="p">;</span>                       <span class="c1">// valid bits write enable</span>
<a name="l-85"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                  <span class="n">vld_wdata</span><span class="p">;</span>                    <span class="c1">// valid bits to write</span>
<a name="l-86"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>            <span class="n">tag_rdata</span><span class="p">;</span>                    <span class="c1">// these are the tags coming from the tagmem</span>
<a name="l-87"></a>  <span class="kt">logic</span>                       <span class="p">[</span><span class="n">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">vld_addr</span><span class="p">;</span>                     <span class="c1">// valid bit</span>
<a name="l-88"></a>
<a name="l-89"></a>  <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">NumPorts</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                  <span class="n">vld_sel_d</span><span class="p">,</span> <span class="n">vld_sel_q</span><span class="p">;</span>
<a name="l-90"></a>
<a name="l-91"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                 <span class="n">wbuffer_hit_oh</span><span class="p">;</span>
<a name="l-92"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                                   <span class="n">wbuffer_be</span><span class="p">;</span>
<a name="l-93"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                                  <span class="n">wbuffer_rdata</span><span class="p">,</span> <span class="n">rdata</span><span class="p">;</span>
<a name="l-94"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                                  <span class="n">wbuffer_cmp_addr</span><span class="p">;</span>
<a name="l-95"></a>
<a name="l-96"></a>  <span class="kt">logic</span>                                                         <span class="n">cmp_en_d</span><span class="p">,</span> <span class="n">cmp_en_q</span><span class="p">;</span>
<a name="l-97"></a>  <span class="kt">logic</span>                                                         <span class="n">rd_acked</span><span class="p">;</span>
<a name="l-98"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NumPorts</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                                          <span class="n">bank_collision</span><span class="p">,</span> <span class="n">rd_req_masked</span><span class="p">,</span> <span class="n">rd_req_prio</span><span class="p">;</span>
<a name="l-99"></a>
<a name="l-100"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-101"></a><span class="c1">// arbiter</span>
<a name="l-102"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-103"></a>
<a name="l-104"></a>  <span class="c1">// Priority is highest for lowest read port index</span>
<a name="l-105"></a>  <span class="c1">//</span>
<a name="l-106"></a>  <span class="c1">// SRAM bank mapping:</span>
<a name="l-107"></a>  <span class="c1">//</span>
<a name="l-108"></a>  <span class="c1">// Bank 0                   Bank 2</span>
<a name="l-109"></a>  <span class="c1">// [way0, w0] [way1, w0] .. [way0, w1] [way1, w1] ..</span>
<a name="l-110"></a>
<a name="l-111"></a>  <span class="c1">// byte enable mapping</span>
<a name="l-112"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">k</span><span class="o">&lt;</span><span class="n">DCACHE_NUM_BANKS</span><span class="p">;</span><span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_bank</span>
<a name="l-113"></a>    <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">j</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">j</span><span class="o">&lt;</span><span class="n">DCACHE_SET_ASSOC</span><span class="p">;</span><span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_bank_way</span>
<a name="l-114"></a>      <span class="k">assign</span> <span class="n">bank_be</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">]</span>   <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_we_i</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">wr_cl_vld_i</span><span class="p">)</span>  <span class="o">?</span> <span class="n">wr_cl_data_be_i</span><span class="p">[</span><span class="n">k</span><span class="o">*</span><span class="mi">8</span> <span class="o">+:</span> <span class="mi">8</span><span class="p">]</span> <span class="o">:</span>
<a name="l-115"></a>                               <span class="p">(</span><span class="n">wr_req_i</span><span class="p">[</span><span class="n">j</span><span class="p">]</span>   <span class="o">&amp;</span> <span class="n">wr_ack_o</span><span class="p">)</span>     <span class="o">?</span> <span class="n">wr_data_be_i</span>              <span class="o">:</span>
<a name="l-116"></a>                                                                <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-117"></a>
<a name="l-118"></a>      <span class="k">assign</span> <span class="n">bank_wdata</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_we_i</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">wr_cl_vld_i</span><span class="p">)</span> <span class="o">?</span>  <span class="n">wr_cl_data_i</span><span class="p">[</span><span class="n">k</span><span class="o">*</span><span class="mi">64</span> <span class="o">+:</span> <span class="mi">64</span><span class="p">]</span> <span class="o">:</span>
<a name="l-119"></a>                                                                 <span class="n">wr_data_i</span><span class="p">;</span>
<a name="l-120"></a>    <span class="k">end</span>
<a name="l-121"></a>  <span class="k">end</span>
<a name="l-122"></a>
<a name="l-123"></a>  <span class="k">assign</span> <span class="n">vld_wdata</span>  <span class="o">=</span> <span class="n">wr_vld_bits_i</span><span class="p">;</span>
<a name="l-124"></a>  <span class="k">assign</span> <span class="n">vld_addr</span>   <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_vld_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">wr_cl_idx_i</span>   <span class="o">:</span> <span class="n">rd_idx_i</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">];</span>
<a name="l-125"></a>  <span class="k">assign</span> <span class="n">rd_tag</span>     <span class="o">=</span> <span class="n">rd_tag_i</span><span class="p">[</span><span class="n">vld_sel_q</span><span class="p">];</span> <span class="c1">//delayed by one cycle</span>
<a name="l-126"></a>  <span class="k">assign</span> <span class="n">bank_off_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_vld_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">wr_cl_off_i</span>   <span class="o">:</span> <span class="n">rd_off_i</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">];</span>
<a name="l-127"></a>  <span class="k">assign</span> <span class="n">bank_idx_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_vld_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">wr_cl_idx_i</span>   <span class="o">:</span> <span class="n">rd_idx_i</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">];</span>
<a name="l-128"></a>  <span class="k">assign</span> <span class="n">vld_req</span>    <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_vld_i</span><span class="p">)</span> <span class="o">?</span> <span class="n">wr_cl_we_i</span>    <span class="o">:</span> <span class="p">(</span><span class="n">rd_acked</span><span class="p">)</span> <span class="o">?</span> <span class="m">&#39;1</span> <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-129"></a>
<a name="l-130"></a>
<a name="l-131"></a>  <span class="c1">// priority masking</span>
<a name="l-132"></a>  <span class="c1">// disable low prio requests when any of the high prio reqs is present</span>
<a name="l-133"></a>  <span class="k">assign</span> <span class="n">rd_req_prio</span>   <span class="o">=</span> <span class="n">rd_req_i</span> <span class="o">&amp;</span> <span class="n">rd_prio_i</span><span class="p">;</span>
<a name="l-134"></a>  <span class="k">assign</span> <span class="n">rd_req_masked</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">rd_req_prio</span><span class="p">)</span> <span class="o">?</span> <span class="n">rd_req_prio</span> <span class="o">:</span> <span class="n">rd_req_i</span><span class="p">;</span>
<a name="l-135"></a>
<a name="l-136"></a>  <span class="kt">logic</span> <span class="n">rd_req</span><span class="p">;</span>
<a name="l-137"></a>  <span class="n">rr_arb_tree</span> <span class="p">#(</span>
<a name="l-138"></a>    <span class="p">.</span><span class="n">NumIn</span>     <span class="p">(</span><span class="n">NumPorts</span><span class="p">),</span>
<a name="l-139"></a>    <span class="p">.</span><span class="n">DataWidth</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>
<a name="l-140"></a>  <span class="p">)</span> <span class="n">i_rr_arb_tree</span> <span class="p">(</span>
<a name="l-141"></a>    <span class="p">.</span><span class="n">clk_i</span>  <span class="p">(</span><span class="n">clk_i</span>   <span class="p">),</span>
<a name="l-142"></a>    <span class="p">.</span><span class="n">rst_ni</span> <span class="p">(</span><span class="n">rst_ni</span>  <span class="p">),</span>
<a name="l-143"></a>    <span class="p">.</span><span class="n">flush_i</span><span class="p">(</span><span class="m">&#39;0</span>      <span class="p">),</span>
<a name="l-144"></a>    <span class="p">.</span><span class="n">rr_i</span>   <span class="p">(</span><span class="m">&#39;0</span>      <span class="p">),</span>
<a name="l-145"></a>    <span class="p">.</span><span class="n">req_i</span>  <span class="p">(</span><span class="n">rd_req_masked</span> <span class="p">),</span>
<a name="l-146"></a>    <span class="p">.</span><span class="n">gnt_o</span>  <span class="p">(</span><span class="n">rd_ack_o</span>      <span class="p">),</span>
<a name="l-147"></a>    <span class="p">.</span><span class="n">data_i</span> <span class="p">(</span><span class="m">&#39;0</span>            <span class="p">),</span>
<a name="l-148"></a>    <span class="p">.</span><span class="n">gnt_i</span>  <span class="p">(</span><span class="o">~</span><span class="n">wr_cl_vld_i</span>  <span class="p">),</span>
<a name="l-149"></a>    <span class="p">.</span><span class="n">req_o</span>  <span class="p">(</span><span class="n">rd_req</span>        <span class="p">),</span>
<a name="l-150"></a>    <span class="p">.</span><span class="n">data_o</span> <span class="p">(</span>              <span class="p">),</span>
<a name="l-151"></a>    <span class="p">.</span><span class="n">idx_o</span>  <span class="p">(</span><span class="n">vld_sel_d</span>     <span class="p">)</span>
<a name="l-152"></a>  <span class="p">);</span>
<a name="l-153"></a>
<a name="l-154"></a>  <span class="k">assign</span> <span class="n">rd_acked</span> <span class="o">=</span> <span class="n">rd_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wr_cl_vld_i</span><span class="p">;</span>
<a name="l-155"></a>
<a name="l-156"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_bank_req</span>
<a name="l-157"></a>    <span class="n">vld_we</span>   <span class="o">=</span> <span class="n">wr_cl_vld_i</span><span class="p">;</span>
<a name="l-158"></a>    <span class="n">bank_req</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-159"></a>    <span class="n">wr_ack_o</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-160"></a>    <span class="n">bank_we</span>  <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-161"></a>    <span class="n">bank_idx</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span><span class="n">wr_idx_i</span><span class="p">};</span>
<a name="l-162"></a>
<a name="l-163"></a>    <span class="k">for</span><span class="p">(</span><span class="kt">int</span> <span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="n">NumPorts</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-164"></a>      <span class="n">bank_collision</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">rd_off_i</span><span class="p">[</span><span class="n">k</span><span class="p">][</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">]</span> <span class="o">==</span> <span class="n">wr_off_i</span><span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">];</span>
<a name="l-165"></a>    <span class="k">end</span>
<a name="l-166"></a>
<a name="l-167"></a>    <span class="k">if</span><span class="p">(</span><span class="n">wr_cl_vld_i</span> <span class="o">&amp;</span> <span class="o">|</span><span class="n">wr_cl_we_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-168"></a>      <span class="n">bank_req</span> <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-169"></a>      <span class="n">bank_we</span>  <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-170"></a>      <span class="n">bank_idx</span> <span class="o">=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span><span class="n">wr_cl_idx_i</span><span class="p">};</span>
<a name="l-171"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-172"></a>      <span class="k">if</span><span class="p">(</span><span class="n">rd_acked</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-173"></a>        <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rd_tag_only_i</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-174"></a>          <span class="n">bank_req</span>                                               <span class="o">=</span> <span class="n">dcache_cl_bin2oh</span><span class="p">(</span><span class="n">rd_off_i</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">][</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">]);</span>
<a name="l-175"></a>          <span class="n">bank_idx</span><span class="p">[</span><span class="n">rd_off_i</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">][</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">]]</span> <span class="o">=</span> <span class="n">rd_idx_i</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">];</span>
<a name="l-176"></a>        <span class="k">end</span>
<a name="l-177"></a>      <span class="k">end</span>
<a name="l-178"></a>
<a name="l-179"></a>      <span class="k">if</span><span class="p">(</span><span class="o">|</span><span class="n">wr_req_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-180"></a>        <span class="k">if</span><span class="p">(</span><span class="n">rd_tag_only_i</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">]</span> <span class="o">||</span> <span class="o">!</span><span class="p">(</span><span class="n">rd_ack_o</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">bank_collision</span><span class="p">[</span><span class="n">vld_sel_d</span><span class="p">]))</span> <span class="k">begin</span>
<a name="l-181"></a>          <span class="n">wr_ack_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-182"></a>          <span class="n">bank_req</span> <span class="o">|=</span> <span class="n">dcache_cl_bin2oh</span><span class="p">(</span><span class="n">wr_off_i</span><span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">]);</span>
<a name="l-183"></a>          <span class="n">bank_we</span>   <span class="o">=</span> <span class="n">dcache_cl_bin2oh</span><span class="p">(</span><span class="n">wr_off_i</span><span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">]);</span>
<a name="l-184"></a>        <span class="k">end</span>
<a name="l-185"></a>      <span class="k">end</span>
<a name="l-186"></a>    <span class="k">end</span>
<a name="l-187"></a>  <span class="k">end</span>
<a name="l-188"></a>
<a name="l-189"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-190"></a><span class="c1">// tag comparison, hit generatio, readoud muxes</span>
<a name="l-191"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-192"></a>
<a name="l-193"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">wr_cl_off</span><span class="p">;</span>
<a name="l-194"></a>  <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DCACHE_WBUF_DEPTH</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">wbuffer_hit_idx</span><span class="p">;</span>
<a name="l-195"></a>  <span class="kt">logic</span> <span class="p">[$</span><span class="n">clog2</span><span class="p">(</span><span class="n">DCACHE_SET_ASSOC</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">rd_hit_idx</span><span class="p">;</span>
<a name="l-196"></a>
<a name="l-197"></a>  <span class="k">assign</span> <span class="n">cmp_en_d</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">vld_req</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">vld_we</span><span class="p">;</span>
<a name="l-198"></a>
<a name="l-199"></a>  <span class="c1">// word tag comparison in write buffer</span>
<a name="l-200"></a>  <span class="k">assign</span> <span class="n">wbuffer_cmp_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_vld_i</span><span class="p">)</span> <span class="o">?</span> <span class="p">{</span><span class="n">wr_cl_tag_i</span><span class="p">,</span> <span class="n">wr_cl_idx_i</span><span class="p">,</span> <span class="n">wr_cl_off_i</span><span class="p">}</span> <span class="o">:</span>
<a name="l-201"></a>                                            <span class="p">{</span><span class="n">rd_tag</span><span class="p">,</span> <span class="n">bank_idx_q</span><span class="p">,</span> <span class="n">bank_off_q</span><span class="p">};</span>
<a name="l-202"></a>  <span class="c1">// hit generation</span>
<a name="l-203"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="n">DCACHE_SET_ASSOC</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_tag_cmpsel</span>
<a name="l-204"></a>    <span class="c1">// tag comparison of ways &gt;0</span>
<a name="l-205"></a>    <span class="k">assign</span> <span class="n">rd_hit_oh_o</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rd_tag</span> <span class="o">==</span> <span class="n">tag_rdata</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">rd_vld_bits_o</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>  <span class="o">&amp;</span> <span class="n">cmp_en_q</span><span class="p">;</span>
<a name="l-206"></a>    <span class="c1">// byte offset mux of ways &gt;0</span>
<a name="l-207"></a>    <span class="k">assign</span> <span class="n">rdata_cl</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">bank_rdata</span><span class="p">[</span><span class="n">bank_off_q</span><span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">]][</span><span class="n">i</span><span class="p">];</span>
<a name="l-208"></a>  <span class="k">end</span>
<a name="l-209"></a>
<a name="l-210"></a>  <span class="k">for</span><span class="p">(</span><span class="k">genvar</span> <span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="n">DCACHE_WBUF_DEPTH</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_wbuffer_hit</span>
<a name="l-211"></a>    <span class="k">assign</span> <span class="n">wbuffer_hit_oh</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">wbuffer_data_i</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">valid</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">wbuffer_data_i</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">wtag</span> <span class="o">==</span> <span class="p">(</span><span class="n">wbuffer_cmp_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">));</span>
<a name="l-212"></a>  <span class="k">end</span>
<a name="l-213"></a>
<a name="l-214"></a>  <span class="n">lzc</span> <span class="p">#(</span>
<a name="l-215"></a>    <span class="p">.</span><span class="n">WIDTH</span> <span class="p">(</span> <span class="n">DCACHE_WBUF_DEPTH</span> <span class="p">)</span>
<a name="l-216"></a>  <span class="p">)</span> <span class="n">i_lzc_wbuffer_hit</span> <span class="p">(</span>
<a name="l-217"></a>    <span class="p">.</span><span class="n">in_i</span>    <span class="p">(</span> <span class="n">wbuffer_hit_oh</span>   <span class="p">),</span>
<a name="l-218"></a>    <span class="p">.</span><span class="n">cnt_o</span>   <span class="p">(</span> <span class="n">wbuffer_hit_idx</span>  <span class="p">),</span>
<a name="l-219"></a>    <span class="p">.</span><span class="n">empty_o</span> <span class="p">(</span>                  <span class="p">)</span>
<a name="l-220"></a>  <span class="p">);</span>
<a name="l-221"></a>
<a name="l-222"></a>  <span class="n">lzc</span> <span class="p">#(</span>
<a name="l-223"></a>    <span class="p">.</span><span class="n">WIDTH</span> <span class="p">(</span> <span class="n">DCACHE_SET_ASSOC</span> <span class="p">)</span>
<a name="l-224"></a>  <span class="p">)</span> <span class="n">i_lzc_rd_hit</span> <span class="p">(</span>
<a name="l-225"></a>    <span class="p">.</span><span class="n">in_i</span>    <span class="p">(</span> <span class="n">rd_hit_oh_o</span>  <span class="p">),</span>
<a name="l-226"></a>    <span class="p">.</span><span class="n">cnt_o</span>   <span class="p">(</span> <span class="n">rd_hit_idx</span>   <span class="p">),</span>
<a name="l-227"></a>    <span class="p">.</span><span class="n">empty_o</span> <span class="p">(</span>              <span class="p">)</span>
<a name="l-228"></a>  <span class="p">);</span>
<a name="l-229"></a>
<a name="l-230"></a>  <span class="k">assign</span> <span class="n">wbuffer_rdata</span> <span class="o">=</span> <span class="n">wbuffer_data_i</span><span class="p">[</span><span class="n">wbuffer_hit_idx</span><span class="p">].</span><span class="n">data</span><span class="p">;</span>
<a name="l-231"></a>  <span class="k">assign</span> <span class="n">wbuffer_be</span>    <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">wbuffer_hit_oh</span><span class="p">)</span> <span class="o">?</span> <span class="n">wbuffer_data_i</span><span class="p">[</span><span class="n">wbuffer_hit_idx</span><span class="p">].</span><span class="n">valid</span> <span class="o">:</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-232"></a>
<a name="l-233"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">Axi64BitCompliant</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_axi_off</span>
<a name="l-234"></a>      <span class="k">assign</span> <span class="n">wr_cl_off</span>     <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_nc_i</span><span class="p">)</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">wr_cl_off_i</span><span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">];</span>
<a name="l-235"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>  <span class="o">:</span> <span class="n">gen_piton_off</span>
<a name="l-236"></a>      <span class="k">assign</span> <span class="n">wr_cl_off</span>     <span class="o">=</span> <span class="n">wr_cl_off_i</span><span class="p">[</span><span class="n">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">3</span><span class="p">];</span>
<a name="l-237"></a>  <span class="k">end</span>
<a name="l-238"></a>
<a name="l-239"></a>  <span class="k">assign</span> <span class="n">rdata</span>         <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_vld_i</span><span class="p">)</span>  <span class="o">?</span> <span class="n">wr_cl_data_i</span><span class="p">[</span><span class="n">wr_cl_off</span><span class="o">*</span><span class="mi">64</span> <span class="o">+:</span> <span class="mi">64</span><span class="p">]</span> <span class="o">:</span>
<a name="l-240"></a>                                          <span class="n">rdata_cl</span><span class="p">[</span><span class="n">rd_hit_idx</span><span class="p">];</span>
<a name="l-241"></a>
<a name="l-242"></a>  <span class="c1">// overlay bytes that hit in the write buffer</span>
<a name="l-243"></a>  <span class="k">for</span><span class="p">(</span><span class="k">genvar</span> <span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="mi">8</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_rd_data</span>
<a name="l-244"></a>    <span class="k">assign</span> <span class="n">rd_data_o</span><span class="p">[</span><span class="mi">8</span><span class="o">*</span><span class="n">k</span> <span class="o">+:</span> <span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">wbuffer_be</span><span class="p">[</span><span class="n">k</span><span class="p">])</span> <span class="o">?</span> <span class="n">wbuffer_rdata</span><span class="p">[</span><span class="mi">8</span><span class="o">*</span><span class="n">k</span> <span class="o">+:</span> <span class="mi">8</span><span class="p">]</span> <span class="o">:</span> <span class="n">rdata</span><span class="p">[</span><span class="mi">8</span><span class="o">*</span><span class="n">k</span> <span class="o">+:</span> <span class="mi">8</span><span class="p">];</span>
<a name="l-245"></a>  <span class="k">end</span>
<a name="l-246"></a>
<a name="l-247"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-248"></a><span class="c1">// memory arrays and regs</span>
<a name="l-249"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-250"></a>
<a name="l-251"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="nl">DCACHE_TAG_WIDTH:</span><span class="mi">0</span><span class="p">]</span> <span class="n">vld_tag_rdata</span> <span class="p">[</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-252"></a>
<a name="l-253"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;</span> <span class="n">DCACHE_NUM_BANKS</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_data_banks</span>
<a name="l-254"></a>    <span class="c1">// Data RAM</span>
<a name="l-255"></a>    <span class="n">sram</span> <span class="p">#(</span>
<a name="l-256"></a>      <span class="p">.</span><span class="n">DATA_WIDTH</span> <span class="p">(</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_SET_ASSOC</span> <span class="o">*</span> <span class="mi">64</span> <span class="p">),</span>
<a name="l-257"></a>      <span class="p">.</span><span class="n">NUM_WORDS</span>  <span class="p">(</span> <span class="n">wt_cache_pkg</span><span class="o">::</span><span class="n">DCACHE_NUM_WORDS</span>    <span class="p">)</span>
<a name="l-258"></a>    <span class="p">)</span> <span class="n">i_data_sram</span> <span class="p">(</span>
<a name="l-259"></a>      <span class="p">.</span><span class="n">clk_i</span>      <span class="p">(</span> <span class="n">clk_i</span>               <span class="p">),</span>
<a name="l-260"></a>      <span class="p">.</span><span class="n">rst_ni</span>     <span class="p">(</span> <span class="n">rst_ni</span>              <span class="p">),</span>
<a name="l-261"></a>      <span class="p">.</span><span class="n">req_i</span>      <span class="p">(</span> <span class="n">bank_req</span>   <span class="p">[</span><span class="n">k</span><span class="p">]</span>      <span class="p">),</span>
<a name="l-262"></a>      <span class="p">.</span><span class="n">we_i</span>       <span class="p">(</span> <span class="n">bank_we</span>    <span class="p">[</span><span class="n">k</span><span class="p">]</span>      <span class="p">),</span>
<a name="l-263"></a>      <span class="p">.</span><span class="n">addr_i</span>     <span class="p">(</span> <span class="n">bank_idx</span>   <span class="p">[</span><span class="n">k</span><span class="p">]</span>      <span class="p">),</span>
<a name="l-264"></a>      <span class="p">.</span><span class="n">wdata_i</span>    <span class="p">(</span> <span class="n">bank_wdata</span> <span class="p">[</span><span class="n">k</span><span class="p">]</span>      <span class="p">),</span>
<a name="l-265"></a>      <span class="p">.</span><span class="n">be_i</span>       <span class="p">(</span> <span class="n">bank_be</span>    <span class="p">[</span><span class="n">k</span><span class="p">]</span>      <span class="p">),</span>
<a name="l-266"></a>      <span class="p">.</span><span class="n">rdata_o</span>    <span class="p">(</span> <span class="n">bank_rdata</span> <span class="p">[</span><span class="n">k</span><span class="p">]</span>      <span class="p">)</span>
<a name="l-267"></a>    <span class="p">);</span>
<a name="l-268"></a>  <span class="k">end</span>
<a name="l-269"></a>
<a name="l-270"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DCACHE_SET_ASSOC</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_tag_srams</span>
<a name="l-271"></a>
<a name="l-272"></a>    <span class="k">assign</span> <span class="n">tag_rdata</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>     <span class="o">=</span> <span class="n">vld_tag_rdata</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-273"></a>    <span class="k">assign</span> <span class="n">rd_vld_bits_o</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">vld_tag_rdata</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="n">DCACHE_TAG_WIDTH</span><span class="p">];</span>
<a name="l-274"></a>
<a name="l-275"></a>    <span class="c1">// Tag RAM</span>
<a name="l-276"></a>    <span class="n">sram</span> <span class="p">#(</span>
<a name="l-277"></a>      <span class="c1">// tag + valid bit</span>
<a name="l-278"></a>      <span class="p">.</span><span class="n">DATA_WIDTH</span> <span class="p">(</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_TAG_WIDTH</span> <span class="o">+</span> <span class="mi">1</span> <span class="p">),</span>
<a name="l-279"></a>      <span class="p">.</span><span class="n">NUM_WORDS</span>  <span class="p">(</span> <span class="n">wt_cache_pkg</span><span class="o">::</span><span class="n">DCACHE_NUM_WORDS</span>   <span class="p">)</span>
<a name="l-280"></a>    <span class="p">)</span> <span class="n">i_tag_sram</span> <span class="p">(</span>
<a name="l-281"></a>      <span class="p">.</span><span class="n">clk_i</span>     <span class="p">(</span> <span class="n">clk_i</span>               <span class="p">),</span>
<a name="l-282"></a>      <span class="p">.</span><span class="n">rst_ni</span>    <span class="p">(</span> <span class="n">rst_ni</span>              <span class="p">),</span>
<a name="l-283"></a>      <span class="p">.</span><span class="n">req_i</span>     <span class="p">(</span> <span class="n">vld_req</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>          <span class="p">),</span>
<a name="l-284"></a>      <span class="p">.</span><span class="n">we_i</span>      <span class="p">(</span> <span class="n">vld_we</span>              <span class="p">),</span>
<a name="l-285"></a>      <span class="p">.</span><span class="n">addr_i</span>    <span class="p">(</span> <span class="n">vld_addr</span>            <span class="p">),</span>
<a name="l-286"></a>      <span class="p">.</span><span class="n">wdata_i</span>   <span class="p">(</span> <span class="p">{</span><span class="n">vld_wdata</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">wr_cl_tag_i</span><span class="p">}</span> <span class="p">),</span>
<a name="l-287"></a>      <span class="p">.</span><span class="n">be_i</span>      <span class="p">(</span> <span class="m">&#39;1</span>                  <span class="p">),</span>
<a name="l-288"></a>      <span class="p">.</span><span class="n">rdata_o</span>   <span class="p">(</span> <span class="n">vld_tag_rdata</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>    <span class="p">)</span>
<a name="l-289"></a>    <span class="p">);</span>
<a name="l-290"></a>  <span class="k">end</span>
<a name="l-291"></a>
<a name="l-292"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_regs</span>
<a name="l-293"></a>    <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-294"></a>      <span class="n">bank_idx_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-295"></a>      <span class="n">bank_off_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-296"></a>      <span class="n">vld_sel_q</span>  <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-297"></a>      <span class="n">cmp_en_q</span>   <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-298"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-299"></a>      <span class="n">bank_idx_q</span> <span class="o">&lt;=</span> <span class="n">bank_idx_d</span><span class="p">;</span>
<a name="l-300"></a>      <span class="n">bank_off_q</span> <span class="o">&lt;=</span> <span class="n">bank_off_d</span><span class="p">;</span>
<a name="l-301"></a>      <span class="n">vld_sel_q</span>  <span class="o">&lt;=</span> <span class="n">vld_sel_d</span> <span class="p">;</span>
<a name="l-302"></a>      <span class="n">cmp_en_q</span>   <span class="o">&lt;=</span> <span class="n">cmp_en_d</span><span class="p">;</span>
<a name="l-303"></a>    <span class="k">end</span>
<a name="l-304"></a>  <span class="k">end</span>
<a name="l-305"></a>
<a name="l-306"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-307"></a><span class="c1">// assertions</span>
<a name="l-308"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-309"></a>
<a name="l-310"></a><span class="c1">//pragma translate_off</span>
<a name="l-311"></a><span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-312"></a>
<a name="l-313"></a>  <span class="nl">hit_hot1:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-314"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">vld_req</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="n">vld_we</span> <span class="o">|=&gt;</span> <span class="p">$</span><span class="n">onehot0</span><span class="p">(</span><span class="n">rd_hit_oh_o</span><span class="p">))</span>
<a name="l-315"></a>      <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache] rd_hit_oh_o signal must be hot1&quot;</span><span class="p">);</span>
<a name="l-316"></a>
<a name="l-317"></a>  <span class="nl">word_write_hot1:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-318"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">wr_ack_o</span> <span class="o">|-&gt;</span> <span class="p">$</span><span class="n">onehot0</span><span class="p">(</span><span class="n">wr_req_i</span><span class="p">))</span>
<a name="l-319"></a>      <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache] wr_req_i signal must be hot1&quot;</span><span class="p">);</span>
<a name="l-320"></a>
<a name="l-321"></a>  <span class="nl">wbuffer_hit_hot1:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-322"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">vld_req</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="n">vld_we</span> <span class="o">|=&gt;</span> <span class="p">$</span><span class="n">onehot0</span><span class="p">(</span><span class="n">wbuffer_hit_oh</span><span class="p">))</span>
<a name="l-323"></a>      <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache] wbuffer_hit_oh signal must be hot1&quot;</span><span class="p">);</span>
<a name="l-324"></a>
<a name="l-325"></a>  <span class="c1">// this is only used for verification!</span>
<a name="l-326"></a>  <span class="kt">logic</span>                                    <span class="n">vld_mirror</span><span class="p">[</span><span class="n">wt_cache_pkg</span><span class="o">::</span><span class="n">DCACHE_NUM_WORDS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-327"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">tag_mirror</span><span class="p">[</span><span class="n">wt_cache_pkg</span><span class="o">::</span><span class="n">DCACHE_NUM_WORDS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-328"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">tag_write_duplicate_test</span><span class="p">;</span>
<a name="l-329"></a>
<a name="l-330"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_mirror</span>
<a name="l-331"></a>    <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-332"></a>      <span class="n">vld_mirror</span> <span class="o">&lt;=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span><span class="m">&#39;0</span><span class="p">};</span>
<a name="l-333"></a>      <span class="n">tag_mirror</span> <span class="o">&lt;=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span><span class="m">&#39;0</span><span class="p">};</span>
<a name="l-334"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-335"></a>      <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DCACHE_SET_ASSOC</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-336"></a>        <span class="k">if</span><span class="p">(</span><span class="n">vld_req</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">vld_we</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-337"></a>          <span class="n">vld_mirror</span><span class="p">[</span><span class="n">vld_addr</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">vld_wdata</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-338"></a>          <span class="n">tag_mirror</span><span class="p">[</span><span class="n">vld_addr</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">wr_cl_tag_i</span><span class="p">;</span>
<a name="l-339"></a>        <span class="k">end</span>
<a name="l-340"></a>      <span class="k">end</span>
<a name="l-341"></a>    <span class="k">end</span>
<a name="l-342"></a>  <span class="k">end</span>
<a name="l-343"></a>
<a name="l-344"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DCACHE_SET_ASSOC</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_tag_dubl_test</span>
<a name="l-345"></a>      <span class="k">assign</span> <span class="n">tag_write_duplicate_test</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">tag_mirror</span><span class="p">[</span><span class="n">vld_addr</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">wr_cl_tag_i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">vld_mirror</span><span class="p">[</span><span class="n">vld_addr</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">|</span><span class="n">vld_wdata</span><span class="p">);</span>
<a name="l-346"></a>  <span class="k">end</span>
<a name="l-347"></a>
<a name="l-348"></a>  <span class="nl">tag_write_duplicate:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-349"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="o">|</span><span class="n">vld_req</span> <span class="o">|-&gt;</span> <span class="n">vld_we</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="p">(</span><span class="o">|</span><span class="n">tag_write_duplicate_test</span><span class="p">))</span>
<a name="l-350"></a>      <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache] cannot allocate a CL that is already present in the cache&quot;</span><span class="p">);</span>
<a name="l-351"></a>
<a name="l-352"></a><span class="no">`endif</span>
<a name="l-353"></a><span class="c1">//pragma translate_on</span>
<a name="l-354"></a>
<a name="l-355"></a><span class="k">endmodule</span> <span class="c1">// wt_dcache_mem</span>
</pre></div>
</td></tr></table>
  </body>
</html>