{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 15:24:59 2024 " "Info: Processing started: Sat May 18 15:24:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MICRO_AD -c MICRO_AD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MICRO_AD -c MICRO_AD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR3 LD 16.736 ns Longest " "Info: Longest tpd from source pin \"IR3\" to destination pin \"LD\" is 16.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns IR3 1 PIN PIN_67 4 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 4; PIN Node = 'IR3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR3 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MICRO_AD/MICRO_AD.bdf" { { 544 664 832 560 "IR3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.883 ns) + CELL(0.624 ns) 8.501 ns inst19~280 2 COMB LCCOMB_X23_Y3_N16 1 " "Info: 2: + IC(6.883 ns) + CELL(0.624 ns) = 8.501 ns; Loc. = LCCOMB_X23_Y3_N16; Fanout = 1; COMB Node = 'inst19~280'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.507 ns" { IR3 inst19~280 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MICRO_AD/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.651 ns) 9.542 ns inst19~281 3 COMB LCCOMB_X23_Y3_N18 1 " "Info: 3: + IC(0.390 ns) + CELL(0.651 ns) = 9.542 ns; Loc. = LCCOMB_X23_Y3_N18; Fanout = 1; COMB Node = 'inst19~281'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { inst19~280 inst19~281 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MICRO_AD/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 10.098 ns inst19~282 4 COMB LCCOMB_X23_Y3_N20 1 " "Info: 4: + IC(0.350 ns) + CELL(0.206 ns) = 10.098 ns; Loc. = LCCOMB_X23_Y3_N20; Fanout = 1; COMB Node = 'inst19~282'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { inst19~281 inst19~282 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MICRO_AD/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.358 ns) + CELL(3.280 ns) 16.736 ns LD 5 PIN PIN_151 0 " "Info: 5: + IC(3.358 ns) + CELL(3.280 ns) = 16.736 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'LD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { inst19~282 LD } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/MICRO_AD/MICRO_AD.bdf" { { 1008 2608 2784 1024 "LD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.755 ns ( 34.39 % ) " "Info: Total cell delay = 5.755 ns ( 34.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.981 ns ( 65.61 % ) " "Info: Total interconnect delay = 10.981 ns ( 65.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.736 ns" { IR3 inst19~280 inst19~281 inst19~282 LD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.736 ns" { IR3 {} IR3~combout {} inst19~280 {} inst19~281 {} inst19~282 {} LD {} } { 0.000ns 0.000ns 6.883ns 0.390ns 0.350ns 3.358ns } { 0.000ns 0.994ns 0.624ns 0.651ns 0.206ns 3.280ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 15:25:00 2024 " "Info: Processing ended: Sat May 18 15:25:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
