# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../state_machine.srcs/sources_1/new/machine.v" \
"../../../../state_machine.srcs/sim_1/new/read_data.v" \
"../../../../state_machine.srcs/sim_1/new/save_data.v" \
"../../../../state_machine.srcs/sim_1/new/tb_machine.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
