CAPI=2:

name: ::rv_sopc:0
description: RISC V system on programmable chip example

filesets:
  rtl:
    depend:
      - gpio
      - wb_ram
      - wb_intercon
      - picorv32
    files:
      - data/sw/mem.hex: {is_include_file: true, copyto: mem.hex}
      - rtl/verilog/bus.v
      - rtl/verilog/bus.vh: {is_include_file: true}
      - rtl/verilog/rv_sopc.v
    file_type: verilogSource

  tb:
    files:
      - bench/verilog/rv_sopc_tb.v
    file_type: verilogSource

targets:
  sim:
    default_tool: icarus
    tools:
      verilator:
        verilator_options: [--trace]
      icarus: {}
    filesets: [rtl, tb]
    toplevel: [rv_sopc_tb]
