`timescale 1ns/1ps

module fifo_ram_design(

);
endmodule