# do FullAdder.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:16 on Feb 10,2020
# vlog -work work FullAdder.vo 
# -- Compiling module FullAdder
# -- Compiling module hard_block
# 
# Top level modules:
# 	FullAdder
# End time: 19:15:17 on Feb 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:17 on Feb 10,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module FullAdder_vlg_vec_tst
# 
# Top level modules:
# 	FullAdder_vlg_vec_tst
# End time: 19:15:18 on Feb 10,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.FullAdder_vlg_vec_tst 
# Start time: 19:15:18 on Feb 10,2020
# Loading work.FullAdder_vlg_vec_tst
# Loading work.FullAdder
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from FullAdder_v.sdo
# Loading timing data from FullAdder_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /FullAdder_vlg_vec_tst File: Waveform.vwf.vt
# after#24
# ** Note: $finish    : Waveform.vwf.vt(50)
#    Time: 800 ns  Iteration: 0  Instance: /FullAdder_vlg_vec_tst
# End time: 19:15:18 on Feb 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
