<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\gowin\RISCV\impl\gwsynthesis\RISCV.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\gowin\RISCV\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Sep 27 12:23:52 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6571</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6529</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>733</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">28.892(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-8525.372</td>
<td>733</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-14.611</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>mem/memory_out_0_s55/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-14.609</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.435</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-14.609</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[6]_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.565</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-14.593</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[33]_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-14.593</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[33]_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-14.578</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[15]_2_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-14.578</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[15]_0_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-14.545</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[33]_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-14.540</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[15]_1_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.497</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-14.531</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[6]_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-14.527</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
<td>text/charMemory[7]_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-14.493</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[27]_6_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-14.464</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/Q</td>
<td>text/charMemory[20]_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.421</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-14.463</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.289</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-14.448</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[27]_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.404</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-14.438</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[15]_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.395</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-14.437</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[15]_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-14.427</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[26]_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.384</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-14.427</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[26]_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.384</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-14.377</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>text/charMemory[34]_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.333</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-14.339</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/Q</td>
<td>text/charMemory[14]_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-14.332</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-14.332</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-14.332</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>bm/data_out_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.289</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-14.329</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.929</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>ssd/counter_0_s0/Q</td>
<td>ssd/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>scr/i2c_inst/bitToSend_2_s1/Q</td>
<td>scr/i2c_inst/bitToSend_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>scr/en_api_s5/Q</td>
<td>scr/en_api_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>scr/txCounter_0_s1/Q</td>
<td>scr/txCounter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>scr/pixelCounter_1_s1/Q</td>
<td>scr/pixelCounter_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>scr/commandIndex_7_s0/Q</td>
<td>scr/commandIndex_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>bm/txCounter_10_s3/Q</td>
<td>bm/txCounter_10_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>bm/txCounter_6_s3/Q</td>
<td>bm/txCounter_6_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>bm/txCounter_5_s3/Q</td>
<td>bm/txCounter_5_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>mem/cnt_1_s3/Q</td>
<td>mem/cnt_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>mem/cnt_2_s0/Q</td>
<td>mem/cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>txCounter_22_s3/Q</td>
<td>txCounter_22_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>txCounter_4_s2/Q</td>
<td>txCounter_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>txCounter_8_s2/Q</td>
<td>txCounter_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>txCounter_9_s2/Q</td>
<td>txCounter_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>txCounter_13_s2/Q</td>
<td>txCounter_13_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>txCounter_17_s2/Q</td>
<td>txCounter_17_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>txCounter_20_s2/Q</td>
<td>txCounter_20_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>txCounter_21_s2/Q</td>
<td>txCounter_21_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>scr/i2c_api_inst/processStarted_s13/Q</td>
<td>scr/i2c_api_inst/processStarted_s13/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>scr/i2c_inst/clockDivider_2_s1/Q</td>
<td>scr/i2c_inst/clockDivider_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>scr/commandIndex_5_s0/Q</td>
<td>scr/commandIndex_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>text/charMemory[63]_4_s1/Q</td>
<td>text/charMemory[63]_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>text/charMemory[63]_5_s1/Q</td>
<td>text/charMemory[63]_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>bm/txCounter_20_s3/Q</td>
<td>bm/txCounter_20_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.648</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_24_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.308</td>
</tr>
<tr>
<td>2</td>
<td>13.655</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_3_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.302</td>
</tr>
<tr>
<td>3</td>
<td>13.655</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_21_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.302</td>
</tr>
<tr>
<td>4</td>
<td>13.655</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_25_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.302</td>
</tr>
<tr>
<td>5</td>
<td>13.655</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_26_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.302</td>
</tr>
<tr>
<td>6</td>
<td>13.664</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_21_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.293</td>
</tr>
<tr>
<td>7</td>
<td>13.958</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_28_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.999</td>
</tr>
<tr>
<td>8</td>
<td>13.958</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_29_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.999</td>
</tr>
<tr>
<td>9</td>
<td>13.963</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_11_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.994</td>
</tr>
<tr>
<td>10</td>
<td>13.963</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_16_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.994</td>
</tr>
<tr>
<td>11</td>
<td>13.975</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.982</td>
</tr>
<tr>
<td>12</td>
<td>13.979</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_30_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.977</td>
</tr>
<tr>
<td>13</td>
<td>14.139</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_7_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>14</td>
<td>14.139</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_15_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>15</td>
<td>14.139</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_18_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.817</td>
</tr>
<tr>
<td>16</td>
<td>14.144</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_14_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.813</td>
</tr>
<tr>
<td>17</td>
<td>14.603</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.354</td>
</tr>
<tr>
<td>18</td>
<td>14.619</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_5_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.337</td>
</tr>
<tr>
<td>19</td>
<td>14.624</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_17_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.333</td>
</tr>
<tr>
<td>20</td>
<td>14.633</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_4_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.324</td>
</tr>
<tr>
<td>21</td>
<td>14.947</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.010</td>
</tr>
<tr>
<td>22</td>
<td>15.087</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.869</td>
</tr>
<tr>
<td>23</td>
<td>15.092</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.865</td>
</tr>
<tr>
<td>24</td>
<td>15.092</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.865</td>
</tr>
<tr>
<td>25</td>
<td>15.092</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.865</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.201</td>
<td>cpu_1/PC_14_s0/Q</td>
<td>cpu_1/PC_OLD_14_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.213</td>
</tr>
<tr>
<td>2</td>
<td>1.217</td>
<td>cpu_1/PC_3_s0/Q</td>
<td>cpu_1/PC_OLD_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.230</td>
</tr>
<tr>
<td>3</td>
<td>1.366</td>
<td>cpu_1/PC_12_s0/Q</td>
<td>cpu_1/PC_OLD_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.378</td>
</tr>
<tr>
<td>4</td>
<td>1.393</td>
<td>cpu_1/PC_8_s0/Q</td>
<td>cpu_1/PC_OLD_8_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.406</td>
</tr>
<tr>
<td>5</td>
<td>1.393</td>
<td>cpu_1/PC_8_s0/Q</td>
<td>cpu_1/PC_OLD_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.406</td>
</tr>
<tr>
<td>6</td>
<td>1.393</td>
<td>cpu_1/PC_22_s0/Q</td>
<td>cpu_1/PC_OLD_22_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.406</td>
</tr>
<tr>
<td>7</td>
<td>1.486</td>
<td>cpu_1/PC_17_s0/Q</td>
<td>cpu_1/PC_OLD_17_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.499</td>
</tr>
<tr>
<td>8</td>
<td>1.498</td>
<td>cpu_1/PC_13_s0/Q</td>
<td>cpu_1/PC_OLD_13_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.510</td>
</tr>
<tr>
<td>9</td>
<td>1.499</td>
<td>cpu_1/PC_10_s0/Q</td>
<td>cpu_1/PC_OLD_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.511</td>
</tr>
<tr>
<td>10</td>
<td>1.523</td>
<td>cpu_1/PC_9_s0/Q</td>
<td>cpu_1/PC_OLD_9_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.535</td>
</tr>
<tr>
<td>11</td>
<td>1.523</td>
<td>cpu_1/PC_15_s0/Q</td>
<td>cpu_1/PC_OLD_15_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.535</td>
</tr>
<tr>
<td>12</td>
<td>1.545</td>
<td>cpu_1/PC_6_s0/Q</td>
<td>cpu_1/PC_OLD_6_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>13</td>
<td>1.545</td>
<td>cpu_1/PC_6_s0/Q</td>
<td>cpu_1/PC_OLD_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.558</td>
</tr>
<tr>
<td>14</td>
<td>1.552</td>
<td>cpu_1/PC_12_s0/Q</td>
<td>cpu_1/PC_OLD_12_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.565</td>
</tr>
<tr>
<td>15</td>
<td>1.563</td>
<td>cpu_1/PC_22_s0/Q</td>
<td>cpu_1/PC_OLD_22_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.576</td>
</tr>
<tr>
<td>16</td>
<td>1.583</td>
<td>cpu_1/PC_9_s0/Q</td>
<td>cpu_1/PC_OLD_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.596</td>
</tr>
<tr>
<td>17</td>
<td>1.669</td>
<td>cpu_1/PC_24_s0/Q</td>
<td>cpu_1/PC_OLD_24_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.682</td>
</tr>
<tr>
<td>18</td>
<td>1.670</td>
<td>cpu_1/PC_10_s0/Q</td>
<td>cpu_1/PC_OLD_10_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.682</td>
</tr>
<tr>
<td>19</td>
<td>1.690</td>
<td>cpu_1/PC_20_s0/Q</td>
<td>cpu_1/PC_OLD_20_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.703</td>
</tr>
<tr>
<td>20</td>
<td>1.695</td>
<td>cpu_1/PC_26_s0/Q</td>
<td>cpu_1/PC_OLD_26_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.708</td>
</tr>
<tr>
<td>21</td>
<td>1.766</td>
<td>cpu_1/PC_31_s0/Q</td>
<td>cpu_1/PC_OLD_31_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.778</td>
</tr>
<tr>
<td>22</td>
<td>1.766</td>
<td>cpu_1/PC_31_s0/Q</td>
<td>cpu_1/PC_OLD_31_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.778</td>
</tr>
<tr>
<td>23</td>
<td>1.780</td>
<td>cpu_1/PC_29_s0/Q</td>
<td>cpu_1/PC_OLD_29_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.793</td>
</tr>
<tr>
<td>24</td>
<td>1.784</td>
<td>cpu_1/PC_27_s0/Q</td>
<td>cpu_1/PC_OLD_27_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.796</td>
</tr>
<tr>
<td>25</td>
<td>1.787</td>
<td>cpu_1/PC_20_s0/Q</td>
<td>cpu_1/PC_OLD_20_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.799</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_4_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_21_s2</td>
</tr>
<tr>
<td>4</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_13_s2</td>
</tr>
<tr>
<td>5</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>state_0_s3</td>
</tr>
<tr>
<td>6</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/delayed_instr_31_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/MEMWB_ALUOut_28_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/IFID_PC_7_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/EXMEM_BranchALUOut_7_s1</td>
</tr>
<tr>
<td>10</td>
<td>7.750</td>
<td>9.000</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/cpu_regs/data[17]_19_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/memory_out_0_s55</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/SUM</td>
</tr>
<tr>
<td>19.187</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>cpu_1/n2037_s15/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>20.408</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>cpu_1/n2037_s11/I3</td>
</tr>
<tr>
<td>21.034</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s11/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>cpu_1/n2037_s10/I3</td>
</tr>
<tr>
<td>22.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s10/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>23.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>24.863</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>cpu_1/n2037_s14/I3</td>
</tr>
<tr>
<td>25.488</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s14/F</td>
</tr>
<tr>
<td>25.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>cpu_1/n2037_s3/I1</td>
</tr>
<tr>
<td>26.733</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>28.022</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>bm/n19_s14/I0</td>
</tr>
<tr>
<td>28.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">bm/n19_s14/F</td>
</tr>
<tr>
<td>30.762</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>mem/n173_s11/I0</td>
</tr>
<tr>
<td>31.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>32.900</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[3][B]</td>
<td>mem/memory_out_0_s66/I0</td>
</tr>
<tr>
<td>33.526</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C10[3][B]</td>
<td style=" background: #97FFFF;">mem/memory_out_0_s66/F</td>
</tr>
<tr>
<td>33.531</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[1][B]</td>
<td>mem/memory_out_0_s63/I0</td>
</tr>
<tr>
<td>34.563</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R20C10[1][B]</td>
<td style=" background: #97FFFF;">mem/memory_out_0_s63/F</td>
</tr>
<tr>
<td>36.543</td>
<td>1.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td style=" font-weight:bold;">mem/memory_out_0_s55/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>mem/memory_out_0_s55/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C14[2][B]</td>
<td>mem/memory_out_0_s55</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.587, 39.715%; route: 20.166, 58.945%; tC2Q: 0.458, 1.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/SUM</td>
</tr>
<tr>
<td>19.187</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>cpu_1/n2037_s15/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>20.408</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>cpu_1/n2037_s11/I3</td>
</tr>
<tr>
<td>21.034</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s11/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>cpu_1/n2037_s10/I3</td>
</tr>
<tr>
<td>22.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s10/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>23.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>24.863</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>cpu_1/n2037_s14/I3</td>
</tr>
<tr>
<td>25.488</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s14/F</td>
</tr>
<tr>
<td>25.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>cpu_1/n2037_s3/I1</td>
</tr>
<tr>
<td>26.733</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>28.022</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>bm/n19_s14/I0</td>
</tr>
<tr>
<td>28.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">bm/n19_s14/F</td>
</tr>
<tr>
<td>30.762</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>mem/n173_s11/I0</td>
</tr>
<tr>
<td>31.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>32.427</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>mem/data_mem_0_s4/I0</td>
</tr>
<tr>
<td>33.053</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C9[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s4/F</td>
</tr>
<tr>
<td>34.539</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C13[1][B]</td>
<td>mem/data_mem_3_s3/I2</td>
</tr>
<tr>
<td>35.565</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C13[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s3/F</td>
</tr>
<tr>
<td>36.767</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>22.158</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.581, 39.440%; route: 20.396, 59.229%; tC2Q: 0.458, 1.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[6]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>31.234</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>text/n3842_s1/I2</td>
</tr>
<tr>
<td>32.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">text/n3842_s1/F</td>
</tr>
<tr>
<td>34.230</td>
<td>2.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>text/n3850_s0/I2</td>
</tr>
<tr>
<td>34.855</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">text/n3850_s0/F</td>
</tr>
<tr>
<td>36.897</td>
<td>2.042</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td style=" font-weight:bold;">text/charMemory[6]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>text/charMemory[6]_3_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C13[1][B]</td>
<td>text/charMemory[6]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.051, 37.757%; route: 21.056, 60.917%; tC2Q: 0.458, 1.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[33]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>31.234</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>text/n3842_s1/I2</td>
</tr>
<tr>
<td>32.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">text/n3842_s1/F</td>
</tr>
<tr>
<td>34.230</td>
<td>2.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>text/n5412_s0/I2</td>
</tr>
<tr>
<td>35.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">text/n5412_s0/F</td>
</tr>
<tr>
<td>36.881</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" font-weight:bold;">text/charMemory[33]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td>text/charMemory[33]_1_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C6[1][B]</td>
<td>text/charMemory[33]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.452, 38.936%; route: 20.639, 59.738%; tC2Q: 0.458, 1.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[33]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>31.234</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>text/n3842_s1/I2</td>
</tr>
<tr>
<td>32.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">text/n3842_s1/F</td>
</tr>
<tr>
<td>34.230</td>
<td>2.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>text/n5412_s0/I2</td>
</tr>
<tr>
<td>35.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">text/n5412_s0/F</td>
</tr>
<tr>
<td>36.881</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[33]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>text/charMemory[33]_2_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>text/charMemory[33]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.452, 38.936%; route: 20.639, 59.738%; tC2Q: 0.458, 1.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[15]_2_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.687</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>text/n3778_s4/I0</td>
</tr>
<tr>
<td>33.786</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">text/n3778_s4/F</td>
</tr>
<tr>
<td>35.081</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>text/charMemory[15]_0_s8/I2</td>
</tr>
<tr>
<td>35.706</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R6C12[1][A]</td>
<td style=" background: #97FFFF;">text/charMemory[15]_0_s8/F</td>
</tr>
<tr>
<td>36.866</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[15]_2_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>text/charMemory[15]_2_s6/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>text/charMemory[15]_2_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.328, 38.593%; route: 20.748, 60.080%; tC2Q: 0.458, 1.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[15]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.687</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>text/n3778_s4/I0</td>
</tr>
<tr>
<td>33.786</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">text/n3778_s4/F</td>
</tr>
<tr>
<td>35.081</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>text/charMemory[15]_0_s8/I2</td>
</tr>
<tr>
<td>35.706</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R6C12[1][A]</td>
<td style=" background: #97FFFF;">text/charMemory[15]_0_s8/F</td>
</tr>
<tr>
<td>36.866</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">text/charMemory[15]_0_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>text/charMemory[15]_0_s6/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>text/charMemory[15]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.328, 38.593%; route: 20.748, 60.080%; tC2Q: 0.458, 1.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[33]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>31.234</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>text/n3842_s1/I2</td>
</tr>
<tr>
<td>32.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">text/n3842_s1/F</td>
</tr>
<tr>
<td>34.230</td>
<td>2.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>text/n5412_s0/I2</td>
</tr>
<tr>
<td>35.256</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">text/n5412_s0/F</td>
</tr>
<tr>
<td>36.834</td>
<td>1.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td style=" font-weight:bold;">text/charMemory[33]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][B]</td>
<td>text/charMemory[33]_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[0][B]</td>
<td>text/charMemory[33]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.452, 38.989%; route: 20.591, 59.682%; tC2Q: 0.458, 1.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[15]_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.687</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>text/n3778_s4/I0</td>
</tr>
<tr>
<td>33.786</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">text/n3778_s4/F</td>
</tr>
<tr>
<td>35.081</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>text/charMemory[15]_0_s8/I2</td>
</tr>
<tr>
<td>35.706</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R6C12[1][A]</td>
<td style=" background: #97FFFF;">text/charMemory[15]_0_s8/F</td>
</tr>
<tr>
<td>36.829</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">text/charMemory[15]_1_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>text/charMemory[15]_1_s6/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>text/charMemory[15]_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.328, 38.636%; route: 20.710, 60.036%; tC2Q: 0.458, 1.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[6]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>31.234</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>text/n3842_s1/I2</td>
</tr>
<tr>
<td>32.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">text/n3842_s1/F</td>
</tr>
<tr>
<td>34.230</td>
<td>2.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>text/n3850_s0/I2</td>
</tr>
<tr>
<td>34.855</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">text/n3850_s0/F</td>
</tr>
<tr>
<td>36.820</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[6]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>text/charMemory[6]_0_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>text/charMemory[6]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.051, 37.842%; route: 20.979, 60.829%; tC2Q: 0.458, 1.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[7]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_3_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R17C26[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_3_s0/Q</td>
</tr>
<tr>
<td>4.271</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>cpu_1/cpu_regs/n5119_s2/I0</td>
</tr>
<tr>
<td>5.093</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n5119_s2/F</td>
</tr>
<tr>
<td>6.887</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[3][B]</td>
<td>cpu_1/ALUInA_0_s5/I0</td>
</tr>
<tr>
<td>7.986</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R18C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_0_s5/F</td>
</tr>
<tr>
<td>9.503</td>
<td>1.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/ALUInA_11_s2/I1</td>
</tr>
<tr>
<td>10.602</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s2/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][B]</td>
<td>cpu_1/ALUInA_3_s1/I1</td>
</tr>
<tr>
<td>11.639</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s1/F</td>
</tr>
<tr>
<td>12.449</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>cpu_1/ALUInA_3_s0/I0</td>
</tr>
<tr>
<td>13.075</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C20[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_3_s0/F</td>
</tr>
<tr>
<td>15.354</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>cpu_1/cpu_alu/n100_s2/I0</td>
</tr>
<tr>
<td>16.399</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n100_s2/COUT</td>
</tr>
<tr>
<td>16.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][A]</td>
<td>cpu_1/cpu_alu/n99_s2/CIN</td>
</tr>
<tr>
<td>16.456</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n99_s2/COUT</td>
</tr>
<tr>
<td>16.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[2][B]</td>
<td>cpu_1/cpu_alu/n98_s2/CIN</td>
</tr>
<tr>
<td>16.513</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n98_s2/COUT</td>
</tr>
<tr>
<td>16.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td>cpu_1/cpu_alu/n97_s2/CIN</td>
</tr>
<tr>
<td>17.076</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n97_s2/SUM</td>
</tr>
<tr>
<td>17.880</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>cpu_1/data_addr_Z_6_s14/I0</td>
</tr>
<tr>
<td>18.702</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s14/F</td>
</tr>
<tr>
<td>19.506</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>cpu_1/data_addr_Z_6_s13/I3</td>
</tr>
<tr>
<td>20.328</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s13/F</td>
</tr>
<tr>
<td>20.334</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td>cpu_1/data_addr_Z_6_s11/I2</td>
</tr>
<tr>
<td>21.433</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C20[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s11/F</td>
</tr>
<tr>
<td>22.237</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>cpu_1/data_addr_Z_6_s8/I3</td>
</tr>
<tr>
<td>23.269</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s8/F</td>
</tr>
<tr>
<td>26.352</td>
<td>3.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td>cpu_1/data_addr_Z_6_s7/I1</td>
</tr>
<tr>
<td>27.384</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_6_s7/F</td>
</tr>
<tr>
<td>28.539</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>bu/data_read_24_s18/I1</td>
</tr>
<tr>
<td>29.165</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s18/F</td>
</tr>
<tr>
<td>29.171</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][A]</td>
<td>bu/data_read_24_s11/I0</td>
</tr>
<tr>
<td>29.993</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C7[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s11/F</td>
</tr>
<tr>
<td>30.973</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td>text/n3666_s15/I3</td>
</tr>
<tr>
<td>31.795</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>90</td>
<td>R16C9[0][B]</td>
<td style=" background: #97FFFF;">text/n3666_s15/F</td>
</tr>
<tr>
<td>33.799</td>
<td>2.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[3][B]</td>
<td>text/n3842_s0/I1</td>
</tr>
<tr>
<td>34.860</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C2[3][B]</td>
<td style=" background: #97FFFF;">text/n3842_s0/F</td>
</tr>
<tr>
<td>36.816</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[7]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>text/charMemory[7]_0_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>text/charMemory[7]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.538, 42.159%; route: 19.488, 56.512%; tC2Q: 0.458, 1.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[27]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.699</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>text/n3682_s3/I0</td>
</tr>
<tr>
<td>33.760</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">text/n3682_s3/F</td>
</tr>
<tr>
<td>34.181</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>text/n3682_s0/I2</td>
</tr>
<tr>
<td>35.242</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">text/n3682_s0/F</td>
</tr>
<tr>
<td>36.782</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[27]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>text/charMemory[27]_6_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>text/charMemory[27]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.726, 39.843%; route: 20.266, 58.826%; tC2Q: 0.458, 1.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[20]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_2_s1/Q</td>
</tr>
<tr>
<td>5.216</td>
<td>2.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/I1</td>
</tr>
<tr>
<td>6.261</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>cpu_1/ALUInA_10_s3/I2</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_10_s3/F</td>
</tr>
<tr>
<td>9.804</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>cpu_1/ALUInA_11_s3/I3</td>
</tr>
<tr>
<td>10.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s3/F</td>
</tr>
<tr>
<td>10.908</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>cpu_1/ALUInA_11_s4/I3</td>
</tr>
<tr>
<td>12.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s4/F</td>
</tr>
<tr>
<td>13.956</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>14.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>15.893</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>cpu_1/cpu_alu/n51_s6/I1</td>
</tr>
<tr>
<td>16.992</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s6/F</td>
</tr>
<tr>
<td>18.462</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>cpu_1/n2033_s15/I1</td>
</tr>
<tr>
<td>19.488</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2033_s15/F</td>
</tr>
<tr>
<td>19.907</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu_1/n2033_s7/I3</td>
</tr>
<tr>
<td>21.006</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2033_s7/F</td>
</tr>
<tr>
<td>21.837</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>cpu_1/n2025_s10/I3</td>
</tr>
<tr>
<td>22.898</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s10/F</td>
</tr>
<tr>
<td>23.323</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>bu/data_read_24_s23/I0</td>
</tr>
<tr>
<td>23.948</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s23/F</td>
</tr>
<tr>
<td>24.367</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[3][B]</td>
<td>bu/data_read_24_s19/I3</td>
</tr>
<tr>
<td>25.189</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R24C18[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s19/F</td>
</tr>
<tr>
<td>26.996</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][A]</td>
<td>mem/state_0_s9/I3</td>
</tr>
<tr>
<td>28.028</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C9[3][A]</td>
<td style=" background: #97FFFF;">mem/state_0_s9/F</td>
</tr>
<tr>
<td>29.333</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>text/n3666_s5/I1</td>
</tr>
<tr>
<td>30.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">text/n3666_s5/F</td>
</tr>
<tr>
<td>30.438</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>text/n3666_s1/I2</td>
</tr>
<tr>
<td>31.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">text/n3666_s1/F</td>
</tr>
<tr>
<td>34.148</td>
<td>2.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>text/n3738_s0/I0</td>
</tr>
<tr>
<td>35.174</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">text/n3738_s0/F</td>
</tr>
<tr>
<td>36.753</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[20]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>text/charMemory[20]_4_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>text/charMemory[20]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.527, 42.204%; route: 19.435, 56.464%; tC2Q: 0.458, 1.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/SUM</td>
</tr>
<tr>
<td>19.187</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>cpu_1/n2037_s15/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>20.408</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>cpu_1/n2037_s11/I3</td>
</tr>
<tr>
<td>21.034</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s11/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>cpu_1/n2037_s10/I3</td>
</tr>
<tr>
<td>22.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s10/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>23.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>24.863</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>cpu_1/n2037_s14/I3</td>
</tr>
<tr>
<td>25.488</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s14/F</td>
</tr>
<tr>
<td>25.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>cpu_1/n2037_s3/I1</td>
</tr>
<tr>
<td>26.733</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>28.022</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>bm/n19_s14/I0</td>
</tr>
<tr>
<td>28.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">bm/n19_s14/F</td>
</tr>
<tr>
<td>30.762</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>mem/n173_s11/I0</td>
</tr>
<tr>
<td>31.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>32.427</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][B]</td>
<td>mem/data_mem_0_s4/I0</td>
</tr>
<tr>
<td>33.053</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C9[1][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s4/F</td>
</tr>
<tr>
<td>34.358</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td>mem/data_mem_1_s3/I3</td>
</tr>
<tr>
<td>35.419</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C11[2][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_1_s3/F</td>
</tr>
<tr>
<td>36.621</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">mem/data_mem_1_data_mem_1_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>22.158</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.616, 39.710%; route: 20.215, 58.954%; tC2Q: 0.458, 1.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[27]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.699</td>
<td>2.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>text/n3682_s3/I0</td>
</tr>
<tr>
<td>33.760</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">text/n3682_s3/F</td>
</tr>
<tr>
<td>34.181</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>text/n3682_s0/I2</td>
</tr>
<tr>
<td>35.242</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">text/n3682_s0/F</td>
</tr>
<tr>
<td>36.736</td>
<td>1.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td style=" font-weight:bold;">text/charMemory[27]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>text/charMemory[27]_0_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[2][B]</td>
<td>text/charMemory[27]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.726, 39.896%; route: 20.220, 58.772%; tC2Q: 0.458, 1.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.438</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[15]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.687</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>text/n3778_s4/I0</td>
</tr>
<tr>
<td>33.748</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">text/n3778_s4/F</td>
</tr>
<tr>
<td>34.169</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td>text/n3778_s0/I2</td>
</tr>
<tr>
<td>35.230</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C8[3][A]</td>
<td style=" background: #97FFFF;">text/n3778_s0/F</td>
</tr>
<tr>
<td>36.727</td>
<td>1.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">text/charMemory[15]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>text/charMemory[15]_4_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>text/charMemory[15]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.726, 39.907%; route: 20.210, 58.760%; tC2Q: 0.458, 1.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[15]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.687</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>text/n3778_s4/I0</td>
</tr>
<tr>
<td>33.748</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">text/n3778_s4/F</td>
</tr>
<tr>
<td>34.169</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td>text/n3778_s0/I2</td>
</tr>
<tr>
<td>35.230</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C8[3][A]</td>
<td style=" background: #97FFFF;">text/n3778_s0/F</td>
</tr>
<tr>
<td>36.726</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">text/charMemory[15]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>text/charMemory[15]_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>text/charMemory[15]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.726, 39.909%; route: 20.209, 58.759%; tC2Q: 0.458, 1.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[26]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.215</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>text/n3690_s3/I0</td>
</tr>
<tr>
<td>33.314</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][B]</td>
<td style=" background: #97FFFF;">text/n3690_s3/F</td>
</tr>
<tr>
<td>34.144</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>text/n3690_s0/I2</td>
</tr>
<tr>
<td>35.170</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">text/n3690_s0/F</td>
</tr>
<tr>
<td>36.716</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td style=" font-weight:bold;">text/charMemory[26]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>text/charMemory[26]_4_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C2[2][B]</td>
<td>text/charMemory[26]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.729, 39.929%; route: 20.196, 58.738%; tC2Q: 0.458, 1.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[26]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>32.215</td>
<td>2.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>text/n3690_s3/I0</td>
</tr>
<tr>
<td>33.314</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C11[1][B]</td>
<td style=" background: #97FFFF;">text/n3690_s3/F</td>
</tr>
<tr>
<td>34.144</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>text/n3690_s0/I2</td>
</tr>
<tr>
<td>35.170</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">text/n3690_s0/F</td>
</tr>
<tr>
<td>36.716</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" font-weight:bold;">text/charMemory[26]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>text/charMemory[26]_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C2[2][A]</td>
<td>text/charMemory[26]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.729, 39.929%; route: 20.196, 58.738%; tC2Q: 0.458, 1.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[34]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>17.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>17.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>17.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C28[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/SUM</td>
</tr>
<tr>
<td>19.636</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][A]</td>
<td>cpu_1/n2035_s10/I1</td>
</tr>
<tr>
<td>20.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s10/F</td>
</tr>
<tr>
<td>21.602</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][A]</td>
<td>cpu_1/n2035_s7/I3</td>
</tr>
<tr>
<td>22.634</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2035_s7/F</td>
</tr>
<tr>
<td>24.412</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>bu/data_read_24_s20/I1</td>
</tr>
<tr>
<td>25.234</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s20/F</td>
</tr>
<tr>
<td>25.240</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>bu/data_read_24_s16/I2</td>
</tr>
<tr>
<td>26.339</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s16/F</td>
</tr>
<tr>
<td>27.809</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td>bm/n19_s19/I3</td>
</tr>
<tr>
<td>28.611</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C9[0][A]</td>
<td style=" background: #97FFFF;">bm/n19_s19/F</td>
</tr>
<tr>
<td>29.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[3][B]</td>
<td>bm/n19_s9/I3</td>
</tr>
<tr>
<td>30.062</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R20C9[3][B]</td>
<td style=" background: #97FFFF;">bm/n19_s9/F</td>
</tr>
<tr>
<td>31.234</td>
<td>1.172</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>text/n3842_s1/I2</td>
</tr>
<tr>
<td>32.056</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R16C7[0][B]</td>
<td style=" background: #97FFFF;">text/n3842_s1/F</td>
</tr>
<tr>
<td>34.072</td>
<td>2.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>text/n5396_s0/I2</td>
</tr>
<tr>
<td>35.133</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">text/n5396_s0/F</td>
</tr>
<tr>
<td>36.665</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td style=" font-weight:bold;">text/charMemory[34]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>text/charMemory[34]_7_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>text/charMemory[34]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.487, 39.282%; route: 20.388, 59.383%; tC2Q: 0.458, 1.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[14]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[0][B]</td>
<td>cpu_1/IDEX_instr_rs1_2_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C21[0][B]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs1_2_s1/Q</td>
</tr>
<tr>
<td>5.216</td>
<td>2.426</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][A]</td>
<td>cpu_1/control_bypass_ex/n9_s0/I1</td>
</tr>
<tr>
<td>6.261</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>6.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[1][B]</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>6.318</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>6.318</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C26[2][A]</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>6.372</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[0][A]</td>
<td>cpu_1/ALUInA_10_s3/I2</td>
</tr>
<tr>
<td>7.945</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R17C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_10_s3/F</td>
</tr>
<tr>
<td>9.804</td>
<td>1.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>cpu_1/ALUInA_11_s3/I3</td>
</tr>
<tr>
<td>10.903</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s3/F</td>
</tr>
<tr>
<td>10.908</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][B]</td>
<td>cpu_1/ALUInA_11_s4/I3</td>
</tr>
<tr>
<td>12.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s4/F</td>
</tr>
<tr>
<td>13.956</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>cpu_1/ALUInA_11_s0/I0</td>
</tr>
<tr>
<td>14.582</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_11_s0/F</td>
</tr>
<tr>
<td>15.893</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>cpu_1/cpu_alu/n51_s6/I1</td>
</tr>
<tr>
<td>16.992</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C17[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n51_s6/F</td>
</tr>
<tr>
<td>18.462</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>cpu_1/n2033_s15/I1</td>
</tr>
<tr>
<td>19.488</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2033_s15/F</td>
</tr>
<tr>
<td>19.907</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[3][B]</td>
<td>cpu_1/n2033_s7/I3</td>
</tr>
<tr>
<td>21.006</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C18[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2033_s7/F</td>
</tr>
<tr>
<td>21.837</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][B]</td>
<td>cpu_1/n2025_s10/I3</td>
</tr>
<tr>
<td>22.898</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2025_s10/F</td>
</tr>
<tr>
<td>23.323</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td>bu/data_read_24_s23/I0</td>
</tr>
<tr>
<td>23.948</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C18[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s23/F</td>
</tr>
<tr>
<td>24.367</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[3][B]</td>
<td>bu/data_read_24_s19/I3</td>
</tr>
<tr>
<td>25.189</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R24C18[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s19/F</td>
</tr>
<tr>
<td>26.996</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[3][A]</td>
<td>mem/state_0_s9/I3</td>
</tr>
<tr>
<td>28.028</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C9[3][A]</td>
<td style=" background: #97FFFF;">mem/state_0_s9/F</td>
</tr>
<tr>
<td>29.333</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td>text/n3666_s5/I1</td>
</tr>
<tr>
<td>30.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[2][B]</td>
<td style=" background: #97FFFF;">text/n3666_s5/F</td>
</tr>
<tr>
<td>30.438</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>text/n3666_s1/I2</td>
</tr>
<tr>
<td>31.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>96</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">text/n3666_s1/F</td>
</tr>
<tr>
<td>34.023</td>
<td>2.553</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>text/n3786_s0/I0</td>
</tr>
<tr>
<td>35.049</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">text/n3786_s0/F</td>
</tr>
<tr>
<td>36.628</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" font-weight:bold;">text/charMemory[14]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>text/charMemory[14]_4_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>text/charMemory[14]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.527, 42.358%; route: 19.310, 56.306%; tC2Q: 0.458, 1.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/SUM</td>
</tr>
<tr>
<td>19.187</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>cpu_1/n2037_s15/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>20.408</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>cpu_1/n2037_s11/I3</td>
</tr>
<tr>
<td>21.034</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s11/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>cpu_1/n2037_s10/I3</td>
</tr>
<tr>
<td>22.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s10/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>23.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>24.863</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>cpu_1/n2037_s14/I3</td>
</tr>
<tr>
<td>25.488</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s14/F</td>
</tr>
<tr>
<td>25.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>cpu_1/n2037_s3/I1</td>
</tr>
<tr>
<td>26.733</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>28.022</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>bm/n19_s14/I0</td>
</tr>
<tr>
<td>28.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">bm/n19_s14/F</td>
</tr>
<tr>
<td>30.762</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>mem/n173_s11/I0</td>
</tr>
<tr>
<td>31.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>32.442</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>33.068</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>35.232</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[1][B]</td>
<td>bu/data_read_27_s/I3</td>
</tr>
<tr>
<td>36.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s/F</td>
</tr>
<tr>
<td>36.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C12[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.587, 40.042%; route: 19.887, 58.607%; tC2Q: 0.458, 1.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/SUM</td>
</tr>
<tr>
<td>19.187</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>cpu_1/n2037_s15/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>20.408</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>cpu_1/n2037_s11/I3</td>
</tr>
<tr>
<td>21.034</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s11/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>cpu_1/n2037_s10/I3</td>
</tr>
<tr>
<td>22.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s10/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>23.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>24.863</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>cpu_1/n2037_s14/I3</td>
</tr>
<tr>
<td>25.488</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s14/F</td>
</tr>
<tr>
<td>25.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>cpu_1/n2037_s3/I1</td>
</tr>
<tr>
<td>26.733</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>28.022</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>bm/n19_s14/I0</td>
</tr>
<tr>
<td>28.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">bm/n19_s14/F</td>
</tr>
<tr>
<td>30.762</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>mem/n173_s11/I0</td>
</tr>
<tr>
<td>31.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>32.442</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>33.068</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>35.232</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>bu/data_read_21_s/I3</td>
</tr>
<tr>
<td>36.264</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_21_s/F</td>
</tr>
<tr>
<td>36.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.587, 40.042%; route: 19.887, 58.607%; tC2Q: 0.458, 1.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bm/data_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/SUM</td>
</tr>
<tr>
<td>19.187</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>cpu_1/n2037_s15/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>20.408</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>cpu_1/n2037_s11/I3</td>
</tr>
<tr>
<td>21.034</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s11/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>cpu_1/n2037_s10/I3</td>
</tr>
<tr>
<td>22.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s10/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>23.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>24.863</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>cpu_1/n2037_s14/I3</td>
</tr>
<tr>
<td>25.488</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s14/F</td>
</tr>
<tr>
<td>25.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>cpu_1/n2037_s3/I1</td>
</tr>
<tr>
<td>26.733</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>28.022</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>bm/n19_s14/I0</td>
</tr>
<tr>
<td>28.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">bm/n19_s14/F</td>
</tr>
<tr>
<td>30.762</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>mem/n173_s11/I0</td>
</tr>
<tr>
<td>31.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>32.427</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[0][B]</td>
<td>mem/saved_data_addr_8_s18/I0</td>
</tr>
<tr>
<td>33.249</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C9[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_8_s18/F</td>
</tr>
<tr>
<td>34.891</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>bu/btn_ren_Z_s/I1</td>
</tr>
<tr>
<td>35.917</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td style=" background: #97FFFF;">bu/btn_ren_Z_s/F</td>
</tr>
<tr>
<td>36.620</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td style=" font-weight:bold;">bm/data_out_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>bm/data_out_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>bm/data_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.777, 40.180%; route: 20.053, 58.484%; tC2Q: 0.458, 1.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_DMemOut_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_31_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C8[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_31_s0/Q</td>
</tr>
<tr>
<td>4.583</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>cpu_1/wRegData_31_s4/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s4/F</td>
</tr>
<tr>
<td>6.542</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>cpu_1/wRegData_31_s1/I1</td>
</tr>
<tr>
<td>7.364</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_31_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>cpu_1/wRegData_12_s0/I0</td>
</tr>
<tr>
<td>9.525</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R13C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/wRegData_12_s0/F</td>
</tr>
<tr>
<td>11.024</td>
<td>1.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>cpu_1/n2112_s5/I2</td>
</tr>
<tr>
<td>11.846</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2112_s5/F</td>
</tr>
<tr>
<td>11.857</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][A]</td>
<td>cpu_1/ALUInB_12_s3/I1</td>
</tr>
<tr>
<td>12.483</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s3/F</td>
</tr>
<tr>
<td>13.941</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>cpu_1/ALUInB_12_s2/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_12_s2/F</td>
</tr>
<tr>
<td>16.557</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I1</td>
</tr>
<tr>
<td>17.107</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>17.107</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C27[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>17.164</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>17.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>17.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>17.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>17.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>17.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>17.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C27[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>17.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/SUM</td>
</tr>
<tr>
<td>19.187</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>cpu_1/n2037_s15/I0</td>
</tr>
<tr>
<td>19.989</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>20.408</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td>cpu_1/n2037_s11/I3</td>
</tr>
<tr>
<td>21.034</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s11/F</td>
</tr>
<tr>
<td>21.838</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>cpu_1/n2037_s10/I3</td>
</tr>
<tr>
<td>22.464</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s10/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>23.569</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>24.863</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][B]</td>
<td>cpu_1/n2037_s14/I3</td>
</tr>
<tr>
<td>25.488</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s14/F</td>
</tr>
<tr>
<td>25.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>cpu_1/n2037_s3/I1</td>
</tr>
<tr>
<td>26.733</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>28.022</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>bm/n19_s14/I0</td>
</tr>
<tr>
<td>28.648</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">bm/n19_s14/F</td>
</tr>
<tr>
<td>30.762</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][B]</td>
<td>mem/n173_s11/I0</td>
</tr>
<tr>
<td>31.584</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R17C9[0][B]</td>
<td style=" background: #97FFFF;">mem/n173_s11/F</td>
</tr>
<tr>
<td>32.442</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>bu/data_read_24_s3/I0</td>
</tr>
<tr>
<td>33.068</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_24_s3/F</td>
</tr>
<tr>
<td>35.229</td>
<td>2.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>bu/data_read_11_s/I3</td>
</tr>
<tr>
<td>36.261</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_11_s/F</td>
</tr>
<tr>
<td>36.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_11_s0/CLK</td>
</tr>
<tr>
<td>21.932</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.587, 40.045%; route: 19.884, 58.604%; tC2Q: 0.458, 1.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>ssd/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ssd/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>ssd/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">ssd/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>ssd/n20_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" background: #97FFFF;">ssd/n20_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">ssd/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>ssd/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>ssd/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_inst/bitToSend_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_inst/bitToSend_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>scr/i2c_inst/bitToSend_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C3[1][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/bitToSend_2_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>scr/i2c_inst/n108_s2/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td style=" background: #97FFFF;">scr/i2c_inst/n108_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/bitToSend_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>scr/i2c_inst/bitToSend_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>scr/i2c_inst/bitToSend_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/en_api_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/en_api_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>scr/en_api_s5/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C13[0][A]</td>
<td style=" font-weight:bold;">scr/en_api_s5/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>scr/n330_s16/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">scr/n330_s16/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td style=" font-weight:bold;">scr/en_api_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>scr/en_api_s5/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C13[0][A]</td>
<td>scr/en_api_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/txCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/txCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>scr/txCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C12[1][A]</td>
<td style=" font-weight:bold;">scr/txCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>scr/n273_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td style=" background: #97FFFF;">scr/n273_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td style=" font-weight:bold;">scr/txCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>scr/txCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[1][A]</td>
<td>scr/txCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/pixelCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>scr/pixelCounter_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C14[1][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_1_s1/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>scr/n349_s10/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td style=" background: #97FFFF;">scr/n349_s10/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>scr/pixelCounter_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>scr/pixelCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/commandIndex_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/commandIndex_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>scr/commandIndex_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C9[0][A]</td>
<td style=" font-weight:bold;">scr/commandIndex_7_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>scr/n46_s1/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" background: #97FFFF;">scr/n46_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" font-weight:bold;">scr/commandIndex_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>scr/commandIndex_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>scr/commandIndex_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>bm/txCounter_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bm/txCounter_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[1][A]</td>
<td>bm/txCounter_10_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C3[1][A]</td>
<td style=" font-weight:bold;">bm/txCounter_10_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[1][A]</td>
<td>bm/n178_s13/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C3[1][A]</td>
<td style=" background: #97FFFF;">bm/n178_s13/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C3[1][A]</td>
<td style=" font-weight:bold;">bm/txCounter_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[1][A]</td>
<td>bm/txCounter_10_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C3[1][A]</td>
<td>bm/txCounter_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>bm/txCounter_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bm/txCounter_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td>bm/txCounter_6_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C3[1][A]</td>
<td style=" font-weight:bold;">bm/txCounter_6_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td>bm/n182_s13/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td style=" background: #97FFFF;">bm/n182_s13/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td style=" font-weight:bold;">bm/txCounter_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][A]</td>
<td>bm/txCounter_6_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C3[1][A]</td>
<td>bm/txCounter_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>bm/txCounter_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bm/txCounter_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>bm/txCounter_5_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C3[0][A]</td>
<td style=" font-weight:bold;">bm/txCounter_5_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>bm/n183_s13/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td style=" background: #97FFFF;">bm/n183_s13/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td style=" font-weight:bold;">bm/txCounter_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>bm/txCounter_5_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C3[0][A]</td>
<td>bm/txCounter_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>mem/cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">mem/cnt_1_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>mem/n216_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" background: #97FFFF;">mem/n216_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">mem/cnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>mem/cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>mem/cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>mem/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>mem/n215_s1/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" background: #97FFFF;">mem/n215_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>mem/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>mem/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_22_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_22_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>txCounter_22_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C5[0][A]</td>
<td style=" font-weight:bold;">txCounter_22_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>n624_s12/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">n624_s12/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" font-weight:bold;">txCounter_22_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>txCounter_22_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>txCounter_22_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[0][A]</td>
<td>txCounter_4_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C7[0][A]</td>
<td style=" font-weight:bold;">txCounter_4_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[0][A]</td>
<td>n660_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C7[0][A]</td>
<td style=" background: #97FFFF;">n660_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[0][A]</td>
<td style=" font-weight:bold;">txCounter_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[0][A]</td>
<td>txCounter_4_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C7[0][A]</td>
<td>txCounter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C7[1][A]</td>
<td style=" font-weight:bold;">txCounter_8_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>n652_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" background: #97FFFF;">n652_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td style=" font-weight:bold;">txCounter_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C7[1][A]</td>
<td>txCounter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>txCounter_9_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C6[0][A]</td>
<td style=" font-weight:bold;">txCounter_9_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>n650_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td style=" background: #97FFFF;">n650_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td style=" font-weight:bold;">txCounter_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>txCounter_9_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>txCounter_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_13_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>txCounter_13_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C6[0][A]</td>
<td style=" font-weight:bold;">txCounter_13_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>n642_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">n642_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td style=" font-weight:bold;">txCounter_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>txCounter_13_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>txCounter_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_17_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>txCounter_17_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">txCounter_17_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>n634_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">n634_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">txCounter_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>txCounter_17_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>txCounter_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_20_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">txCounter_20_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>n628_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" background: #97FFFF;">n628_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">txCounter_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>txCounter_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_21_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>txCounter_21_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C6[1][A]</td>
<td style=" font-weight:bold;">txCounter_21_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>n626_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td style=" background: #97FFFF;">n626_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td style=" font-weight:bold;">txCounter_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>txCounter_21_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>txCounter_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_api_inst/processStarted_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_api_inst/processStarted_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>scr/i2c_api_inst/processStarted_s13/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C3[1][A]</td>
<td style=" font-weight:bold;">scr/i2c_api_inst/processStarted_s13/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>scr/i2c_api_inst/n20_s5/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">scr/i2c_api_inst/n20_s5/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" font-weight:bold;">scr/i2c_api_inst/processStarted_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>scr/i2c_api_inst/processStarted_s13/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>scr/i2c_api_inst/processStarted_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/i2c_inst/clockDivider_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/i2c_inst/clockDivider_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>scr/i2c_inst/clockDivider_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_2_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>scr/i2c_inst/n311_s14/I0</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td style=" background: #97FFFF;">scr/i2c_inst/n311_s14/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td style=" font-weight:bold;">scr/i2c_inst/clockDivider_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>scr/i2c_inst/clockDivider_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C2[0][A]</td>
<td>scr/i2c_inst/clockDivider_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/commandIndex_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/commandIndex_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[0][A]</td>
<td>scr/commandIndex_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C8[0][A]</td>
<td style=" font-weight:bold;">scr/commandIndex_5_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[0][A]</td>
<td>scr/n48_s1/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C8[0][A]</td>
<td style=" background: #97FFFF;">scr/n48_s1/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[0][A]</td>
<td style=" font-weight:bold;">scr/commandIndex_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[0][A]</td>
<td>scr/commandIndex_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C8[0][A]</td>
<td>scr/commandIndex_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>text/charMemory[63]_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[63]_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>text/charMemory[63]_4_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[63]_4_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>text/n1666_s0/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" background: #97FFFF;">text/n1666_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td style=" font-weight:bold;">text/charMemory[63]_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>text/charMemory[63]_4_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[1][A]</td>
<td>text/charMemory[63]_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>text/charMemory[63]_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[63]_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>text/charMemory[63]_5_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[63]_5_s1/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>text/n1665_s0/I1</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">text/n1665_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">text/charMemory[63]_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>text/charMemory[63]_5_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>text/charMemory[63]_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>bm/txCounter_20_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bm/txCounter_20_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>bm/txCounter_20_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C4[1][A]</td>
<td style=" font-weight:bold;">bm/txCounter_20_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>bm/n168_s13/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">bm/n168_s13/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" font-weight:bold;">bm/txCounter_20_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>bm/txCounter_20_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>bm/txCounter_20_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td>cpu_1/n2683_s1/I1</td>
</tr>
<tr>
<td>6.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2683_s1/F</td>
</tr>
<tr>
<td>8.640</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>cpu_1/PC_OLD_24_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>cpu_1/PC_OLD_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.422%; route: 4.751, 75.313%; tC2Q: 0.458, 7.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu_1/n2765_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2765_s1/F</td>
</tr>
<tr>
<td>8.634</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>cpu_1/PC_OLD_3_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.439%; route: 4.745, 75.288%; tC2Q: 0.458, 7.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td>cpu_1/n2695_s1/I1</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2695_s1/F</td>
</tr>
<tr>
<td>8.634</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>cpu_1/PC_OLD_21_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>cpu_1/PC_OLD_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.439%; route: 4.745, 75.288%; tC2Q: 0.458, 7.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td>cpu_1/n2677_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2677_s1/F</td>
</tr>
<tr>
<td>8.634</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_25_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>cpu_1/PC_OLD_25_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>cpu_1/PC_OLD_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.439%; route: 4.745, 75.288%; tC2Q: 0.458, 7.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td>cpu_1/n2673_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2673_s1/F</td>
</tr>
<tr>
<td>8.634</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_26_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/PC_OLD_26_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>cpu_1/PC_OLD_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.439%; route: 4.745, 75.288%; tC2Q: 0.458, 7.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>cpu_1/n2693_s1/I0</td>
</tr>
<tr>
<td>6.851</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2693_s1/F</td>
</tr>
<tr>
<td>8.625</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_21_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>cpu_1/PC_OLD_21_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>cpu_1/PC_OLD_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 17.464%; route: 4.736, 75.253%; tC2Q: 0.458, 7.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>cpu_1/n2665_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2665_s1/F</td>
</tr>
<tr>
<td>8.330</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>cpu_1/PC_OLD_28_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.321%; route: 4.441, 74.038%; tC2Q: 0.458, 7.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>cpu_1/n2661_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2661_s1/F</td>
</tr>
<tr>
<td>8.330</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_29_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>cpu_1/PC_OLD_29_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[1][A]</td>
<td>cpu_1/PC_OLD_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.321%; route: 4.441, 74.038%; tC2Q: 0.458, 7.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td>cpu_1/n2733_s1/I0</td>
</tr>
<tr>
<td>6.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2733_s1/F</td>
</tr>
<tr>
<td>8.326</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>cpu_1/PC_OLD_11_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>cpu_1/PC_OLD_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.335%; route: 4.437, 74.018%; tC2Q: 0.458, 7.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td>cpu_1/n2713_s1/I0</td>
</tr>
<tr>
<td>6.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2713_s1/F</td>
</tr>
<tr>
<td>8.326</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_16_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>cpu_1/PC_OLD_16_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>cpu_1/PC_OLD_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.335%; route: 4.437, 74.018%; tC2Q: 0.458, 7.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>cpu_1/n2773_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2773_s1/F</td>
</tr>
<tr>
<td>8.314</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>cpu_1/PC_OLD_1_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>cpu_1/PC_OLD_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.372%; route: 4.425, 73.967%; tC2Q: 0.458, 7.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>cpu_1/n2657_s1/I0</td>
</tr>
<tr>
<td>6.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2657_s1/F</td>
</tr>
<tr>
<td>8.309</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_30_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>cpu_1/PC_OLD_30_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>cpu_1/PC_OLD_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.386%; route: 4.420, 73.947%; tC2Q: 0.458, 7.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>cpu_1/n2749_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2749_s1/F</td>
</tr>
<tr>
<td>8.149</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>cpu_1/PC_OLD_7_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.891%; route: 4.260, 73.230%; tC2Q: 0.458, 7.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td>cpu_1/n2717_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2717_s1/F</td>
</tr>
<tr>
<td>8.149</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>cpu_1/PC_OLD_15_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>cpu_1/PC_OLD_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.891%; route: 4.260, 73.230%; tC2Q: 0.458, 7.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td>cpu_1/n2705_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C16[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2705_s1/F</td>
</tr>
<tr>
<td>8.149</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_18_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>cpu_1/PC_OLD_18_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>cpu_1/PC_OLD_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.891%; route: 4.260, 73.230%; tC2Q: 0.458, 7.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>cpu_1/n2723_s2/I1</td>
</tr>
<tr>
<td>6.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2723_s2/F</td>
</tr>
<tr>
<td>8.145</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>cpu_1/PC_OLD_14_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>cpu_1/PC_OLD_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 18.906%; route: 4.256, 73.209%; tC2Q: 0.458, 7.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.766</td>
<td>2.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>cpu_1/n2759_s1/I1</td>
</tr>
<tr>
<td>6.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2759_s1/F</td>
</tr>
<tr>
<td>7.686</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>cpu_1/PC_OLD_5_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>cpu_1/PC_OLD_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.527%; route: 3.797, 70.913%; tC2Q: 0.458, 8.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.766</td>
<td>2.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][A]</td>
<td>cpu_1/n2757_s1/I0</td>
</tr>
<tr>
<td>6.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2757_s1/F</td>
</tr>
<tr>
<td>7.669</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cpu_1/PC_OLD_5_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cpu_1/PC_OLD_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.590%; route: 3.780, 70.823%; tC2Q: 0.458, 8.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>cpu_1/n2709_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2709_s1/F</td>
</tr>
<tr>
<td>7.665</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_17_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>cpu_1/PC_OLD_17_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>cpu_1/PC_OLD_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.608%; route: 3.776, 70.798%; tC2Q: 0.458, 8.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>cpu_1/n2761_s1/I0</td>
</tr>
<tr>
<td>6.851</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2761_s1/F</td>
</tr>
<tr>
<td>7.656</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>cpu_1/PC_OLD_4_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>cpu_1/PC_OLD_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 20.643%; route: 3.766, 70.748%; tC2Q: 0.458, 8.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[3][B]</td>
<td>cpu_1/n2743_s1/I1</td>
</tr>
<tr>
<td>6.851</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2743_s1/F</td>
</tr>
<tr>
<td>7.341</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C24[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[2][B]</td>
<td>cpu_1/PC_OLD_9_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C24[2][B]</td>
<td>cpu_1/PC_OLD_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 21.938%; route: 3.452, 68.912%; tC2Q: 0.458, 9.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.766</td>
<td>2.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>cpu_1/n2771_s2/I1</td>
</tr>
<tr>
<td>6.865</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2771_s2/F</td>
</tr>
<tr>
<td>7.201</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>cpu_1/PC_OLD_2_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>cpu_1/PC_OLD_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.569%; route: 3.312, 68.018%; tC2Q: 0.458, 9.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>cpu_1/n2777_s1/I0</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2777_s1/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>cpu_1/PC_OLD_0_s1/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.591%; route: 3.308, 67.988%; tC2Q: 0.458, 9.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td>cpu_1/n2779_s1/I1</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2779_s1/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>cpu_1/PC_OLD_0_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.591%; route: 3.308, 67.988%; tC2Q: 0.458, 9.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1748</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][B]</td>
<td>cpu_1/n2775_s1/I1</td>
</tr>
<tr>
<td>6.861</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2775_s1/F</td>
</tr>
<tr>
<td>7.197</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>cpu_1/PC_OLD_1_s0/CLK</td>
</tr>
<tr>
<td>22.289</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>cpu_1/PC_OLD_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.591%; route: 3.308, 67.988%; tC2Q: 0.458, 9.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[2][B]</td>
<td>cpu_1/PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R2C27[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_14_s0/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>cpu_1/n2721_s1/I1</td>
</tr>
<tr>
<td>2.553</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2721_s1/F</td>
</tr>
<tr>
<td>2.790</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>cpu_1/PC_OLD_14_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>cpu_1/PC_OLD_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.730%; route: 0.495, 40.797%; tC2Q: 0.333, 27.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>cpu_1/PC_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_3_s0/Q</td>
</tr>
<tr>
<td>2.185</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>cpu_1/n2767_s1/I0</td>
</tr>
<tr>
<td>2.570</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2767_s1/F</td>
</tr>
<tr>
<td>2.806</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>cpu_1/PC_OLD_3_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[2][A]</td>
<td>cpu_1/PC_OLD_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.308%; route: 0.511, 41.585%; tC2Q: 0.333, 27.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>cpu_1/PC_12_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R3C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_12_s0/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td>cpu_1/n2731_s2/I0</td>
</tr>
<tr>
<td>2.718</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C22[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2731_s2/F</td>
</tr>
<tr>
<td>2.955</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>cpu_1/PC_OLD_12_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[1][A]</td>
<td>cpu_1/PC_OLD_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 40.334%; route: 0.489, 35.485%; tC2Q: 0.333, 24.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>cpu_1/PC_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C21[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_8_s0/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>cpu_1/n2745_s1/I1</td>
</tr>
<tr>
<td>2.746</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2745_s1/F</td>
</tr>
<tr>
<td>2.982</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>cpu_1/PC_OLD_8_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[2][A]</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 39.549%; route: 0.517, 36.741%; tC2Q: 0.333, 23.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>cpu_1/PC_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C21[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_8_s0/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][B]</td>
<td>cpu_1/n2747_s1/I0</td>
</tr>
<tr>
<td>2.746</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2747_s1/F</td>
</tr>
<tr>
<td>2.982</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>cpu_1/PC_OLD_8_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 39.549%; route: 0.517, 36.741%; tC2Q: 0.333, 23.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>cpu_1/PC_22_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_22_s0/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>0.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td>cpu_1/n2689_s1/I1</td>
</tr>
<tr>
<td>2.746</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2689_s1/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_22_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>cpu_1/PC_OLD_22_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>cpu_1/PC_OLD_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 39.545%; route: 0.517, 36.747%; tC2Q: 0.333, 23.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[1][A]</td>
<td>cpu_1/PC_17_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R2C21[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_17_s0/Q</td>
</tr>
<tr>
<td>2.453</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td>cpu_1/n2711_s2/I0</td>
</tr>
<tr>
<td>2.838</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C17[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2711_s2/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>cpu_1/PC_OLD_17_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>cpu_1/PC_OLD_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.691%; route: 0.780, 52.066%; tC2Q: 0.333, 22.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][B]</td>
<td>cpu_1/PC_13_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R3C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_13_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>cpu_1/n2725_s1/I1</td>
</tr>
<tr>
<td>2.850</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2725_s1/F</td>
</tr>
<tr>
<td>3.087</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td>cpu_1/PC_OLD_13_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C20[1][A]</td>
<td>cpu_1/PC_OLD_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.490%; route: 0.792, 52.441%; tC2Q: 0.333, 22.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>cpu_1/PC_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R3C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_10_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>cpu_1/n2739_s1/I0</td>
</tr>
<tr>
<td>2.851</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2739_s1/F</td>
</tr>
<tr>
<td>3.088</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>cpu_1/PC_OLD_10_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>cpu_1/PC_OLD_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.474%; route: 0.793, 52.471%; tC2Q: 0.333, 22.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td>cpu_1/PC_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C24[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_9_s0/Q</td>
</tr>
<tr>
<td>2.490</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td>cpu_1/n2741_s1/I1</td>
</tr>
<tr>
<td>2.875</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C23[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2741_s1/F</td>
</tr>
<tr>
<td>3.112</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>cpu_1/PC_OLD_9_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C23[2][A]</td>
<td>cpu_1/PC_OLD_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.079%; route: 0.817, 53.208%; tC2Q: 0.333, 21.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C23[0][B]</td>
<td>cpu_1/PC_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R3C23[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_15_s0/Q</td>
</tr>
<tr>
<td>2.490</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td>cpu_1/n2719_s2/I0</td>
</tr>
<tr>
<td>2.875</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2719_s2/F</td>
</tr>
<tr>
<td>3.112</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[2][A]</td>
<td>cpu_1/PC_OLD_15_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[2][A]</td>
<td>cpu_1/PC_OLD_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 25.079%; route: 0.817, 53.208%; tC2Q: 0.333, 21.713%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>cpu_1/PC_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R2C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_6_s0/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>cpu_1/n2753_s1/I1</td>
</tr>
<tr>
<td>2.897</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2753_s1/F</td>
</tr>
<tr>
<td>3.134</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>cpu_1/PC_OLD_6_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 46.611%; route: 0.498, 31.988%; tC2Q: 0.333, 21.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>cpu_1/PC_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R2C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_6_s0/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>cpu_1/n2755_s1/I0</td>
</tr>
<tr>
<td>2.897</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2755_s1/F</td>
</tr>
<tr>
<td>3.134</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>cpu_1/PC_OLD_6_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 46.611%; route: 0.498, 31.988%; tC2Q: 0.333, 21.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>cpu_1/PC_12_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R3C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_12_s0/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td>cpu_1/n2729_s1/I1</td>
</tr>
<tr>
<td>2.904</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2729_s1/F</td>
</tr>
<tr>
<td>3.141</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[2][A]</td>
<td>cpu_1/PC_OLD_12_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C22[2][A]</td>
<td>cpu_1/PC_OLD_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 46.402%; route: 0.505, 32.294%; tC2Q: 0.333, 21.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>cpu_1/PC_22_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_22_s0/Q</td>
</tr>
<tr>
<td>2.190</td>
<td>0.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>cpu_1/n2691_s1/I0</td>
</tr>
<tr>
<td>2.916</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2691_s1/F</td>
</tr>
<tr>
<td>3.153</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>cpu_1/PC_OLD_22_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>cpu_1/PC_OLD_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 46.066%; route: 0.517, 32.783%; tC2Q: 0.333, 21.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C24[1][B]</td>
<td>cpu_1/PC_9_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C24[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_9_s0/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[3][B]</td>
<td>cpu_1/n2743_s1/I0</td>
</tr>
<tr>
<td>2.907</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2743_s1/F</td>
</tr>
<tr>
<td>3.172</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[2][B]</td>
<td>cpu_1/PC_OLD_9_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C24[2][B]</td>
<td>cpu_1/PC_OLD_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 45.503%; route: 0.536, 33.605%; tC2Q: 0.333, 20.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>cpu_1/PC_24_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_24_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>cpu_1/n2681_s1/I1</td>
</tr>
<tr>
<td>3.022</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2681_s1/F</td>
</tr>
<tr>
<td>3.258</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>cpu_1/PC_OLD_24_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 33.058%; route: 0.793, 47.123%; tC2Q: 0.333, 19.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>cpu_1/PC_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R3C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_10_s0/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td>cpu_1/n2737_s1/I1</td>
</tr>
<tr>
<td>3.022</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2737_s1/F</td>
</tr>
<tr>
<td>3.259</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>cpu_1/PC_OLD_10_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>cpu_1/PC_OLD_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 33.049%; route: 0.793, 47.137%; tC2Q: 0.333, 19.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>cpu_1/PC_20_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C20[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_20_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>cpu_1/n2699_s1/I0</td>
</tr>
<tr>
<td>3.043</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2699_s1/F</td>
</tr>
<tr>
<td>3.279</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>cpu_1/PC_OLD_20_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>cpu_1/PC_OLD_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 32.650%; route: 0.814, 47.776%; tC2Q: 0.333, 19.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.695</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>cpu_1/PC_26_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_26_s0/Q</td>
</tr>
<tr>
<td>2.491</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[3][B]</td>
<td>cpu_1/n2675_s1/I0</td>
</tr>
<tr>
<td>3.047</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2675_s1/F</td>
</tr>
<tr>
<td>3.284</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][A]</td>
<td>cpu_1/PC_OLD_26_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[2][A]</td>
<td>cpu_1/PC_OLD_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 32.561%; route: 0.818, 47.918%; tC2Q: 0.333, 19.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>cpu_1/PC_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_31_s0/Q</td>
</tr>
<tr>
<td>2.733</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td>cpu_1/n2652_s1/I1</td>
</tr>
<tr>
<td>3.118</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2652_s1/F</td>
</tr>
<tr>
<td>3.355</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_31_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][A]</td>
<td>cpu_1/PC_OLD_31_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C25[1][A]</td>
<td>cpu_1/PC_OLD_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.652%; route: 1.060, 59.602%; tC2Q: 0.333, 18.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>cpu_1/PC_31_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_31_s0/Q</td>
</tr>
<tr>
<td>2.733</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>cpu_1/n2654_s1/I0</td>
</tr>
<tr>
<td>3.118</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2654_s1/F</td>
</tr>
<tr>
<td>3.355</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>cpu_1/PC_OLD_31_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>cpu_1/PC_OLD_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.652%; route: 1.060, 59.602%; tC2Q: 0.333, 18.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>cpu_1/PC_29_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_29_s0/Q</td>
</tr>
<tr>
<td>2.748</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>cpu_1/n2663_s1/I0</td>
</tr>
<tr>
<td>3.133</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2663_s1/F</td>
</tr>
<tr>
<td>3.370</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>cpu_1/PC_OLD_29_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>cpu_1/PC_OLD_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.473%; route: 1.075, 59.937%; tC2Q: 0.333, 18.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][A]</td>
<td>cpu_1/PC_27_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R13C25[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_27_s0/Q</td>
</tr>
<tr>
<td>2.751</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td>cpu_1/n2669_s1/I1</td>
</tr>
<tr>
<td>3.136</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2669_s1/F</td>
</tr>
<tr>
<td>3.373</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>cpu_1/PC_OLD_27_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.436%; route: 1.078, 60.005%; tC2Q: 0.333, 18.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>cpu_1/PC_20_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C20[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_20_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>cpu_1/n2697_s1/I1</td>
</tr>
<tr>
<td>3.139</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2697_s1/F</td>
</tr>
<tr>
<td>3.376</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2332</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td>cpu_1/PC_OLD_20_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][B]</td>
<td>cpu_1/PC_OLD_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.396%; route: 1.081, 60.079%; tC2Q: 0.333, 18.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_21_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_21_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_21_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_13_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_13_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_13_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/delayed_instr_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/delayed_instr_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/delayed_instr_31_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/MEMWB_ALUOut_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/MEMWB_ALUOut_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/MEMWB_ALUOut_28_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/IFID_PC_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/IFID_PC_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/IFID_PC_7_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/EXMEM_BranchALUOut_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/EXMEM_BranchALUOut_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/EXMEM_BranchALUOut_7_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/cpu_regs/data[17]_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.576</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/cpu_regs/data[17]_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/cpu_regs/data[17]_19_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2332</td>
<td>clk_d</td>
<td>-14.611</td>
<td>0.262</td>
</tr>
<tr>
<td>1748</td>
<td>reset</td>
<td>9.713</td>
<td>3.293</td>
</tr>
<tr>
<td>519</td>
<td>imm_j[11]</td>
<td>5.163</td>
<td>7.239</td>
</tr>
<tr>
<td>516</td>
<td>imm_j[15]</td>
<td>6.187</td>
<td>4.600</td>
</tr>
<tr>
<td>270</td>
<td>EXMEM_ALUOut_31_9</td>
<td>11.137</td>
<td>3.128</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>5.845</td>
<td>4.952</td>
</tr>
<tr>
<td>260</td>
<td>imm_j[16]</td>
<td>5.283</td>
<td>9.828</td>
</tr>
<tr>
<td>258</td>
<td>pixelAddress[3]</td>
<td>2.828</td>
<td>2.708</td>
</tr>
<tr>
<td>157</td>
<td>memReady</td>
<td>9.048</td>
<td>3.788</td>
</tr>
<tr>
<td>154</td>
<td>PCSrc</td>
<td>4.752</td>
<td>3.132</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C23</td>
<td>95.83%</td>
</tr>
<tr>
<td>R14C17</td>
<td>91.67%</td>
</tr>
<tr>
<td>R16C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R14C25</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C12</td>
<td>88.89%</td>
</tr>
<tr>
<td>R6C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C10</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C20</td>
<td>87.50%</td>
</tr>
<tr>
<td>R8C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C21</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
