Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Mon Aug 20 17:43:36 2018
| Host         : pcminn34.cern.ch running 64-bit Scientific Linux CERN SLC release 6.10 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TowerPeaks_timing_summary_routed.rpt -rpx TowerPeaks_timing_summary_routed.rpx
| Design       : TowerPeaks
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1090 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 273 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.080        0.000                      0                 8829        0.058        0.000                      0                 8829        4.600        0.000                       0                  4984  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.080        0.000                      0                 8829        0.058        0.000                      0                 8829        4.600        0.000                       0                  4984  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClusterPhi2_14_reg_8238_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.765ns  (logic 2.016ns (20.646%)  route 7.749ns (79.354%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 11.205 - 10.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.225     1.225    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X128Y251       FDRE                                         r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.236     1.461 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/Q
                         net (fo=6, routed)           0.681     2.142    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458[1]
    SLICE_X130Y253       LUT4 (Prop_lut4_I1_O)        0.123     2.265 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265/O
                         net (fo=1, routed)           0.000     2.265    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265_n_0
    SLICE_X130Y253       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.511 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000     2.511    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169_n_0
    SLICE_X130Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.565 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64/CO[3]
                         net (fo=72, routed)          0.624     3.189    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64_n_0
    SLICE_X132Y256       LUT3 (Prop_lut3_I1_O)        0.045     3.234 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118/O
                         net (fo=3, routed)           0.378     3.612    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118_n_0
    SLICE_X132Y256       LUT6 (Prop_lut6_I1_O)        0.132     3.744 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164/O
                         net (fo=1, routed)           0.372     4.116    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164_n_0
    SLICE_X131Y254       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.385 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63/CO[3]
                         net (fo=72, routed)          0.719     5.104    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I3_O)        0.043     5.147 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_241/O
                         net (fo=6, routed)           0.535     5.681    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_241_n_0
    SLICE_X130Y256       LUT4 (Prop_lut4_I1_O)        0.043     5.724 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_188/O
                         net (fo=1, routed)           0.000     5.724    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_188_n_0
    SLICE_X130Y256       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.970 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.970    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_92_n_0
    SLICE_X130Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.024 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_21/CO[3]
                         net (fo=56, routed)          0.744     6.768    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_21_n_0
    SLICE_X125Y259       LUT3 (Prop_lut3_I1_O)        0.054     6.822 f  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_31/O
                         net (fo=1, routed)           0.372     7.194    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_31_n_0
    SLICE_X125Y260       LUT6 (Prop_lut6_I1_O)        0.137     7.331 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_8/O
                         net (fo=1, routed)           0.208     7.538    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_8_n_0
    SLICE_X126Y260       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.821 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           0.728     8.549    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_0_in
    SLICE_X130Y262       LUT5 (Prop_lut5_I3_O)        0.051     8.600 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ClusterPhi2_14_reg_8238[1]_i_1/O
                         net (fo=4, routed)           2.389    10.990    grp_getTowerPeaks3x4_fu_1228_ap_return_5[1]
    SLICE_X109Y349       FDRE                                         r  ClusterPhi2_14_reg_8238_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.205    11.205    ap_clk
    SLICE_X109Y349       FDRE                                         r  ClusterPhi2_14_reg_8238_reg[1]/C
                         clock pessimism              0.013    11.218    
                         clock uncertainty           -0.035    11.183    
    SLICE_X109Y349       FDRE (Setup_fdre_C_D)       -0.113    11.070    ClusterPhi2_14_reg_8238_reg[1]
  -------------------------------------------------------------------
                         required time                         11.070    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_71_reg_7048_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 1.931ns (19.396%)  route 8.024ns (80.604%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 11.337 - 10.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.221     1.221    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X121Y228       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y228       FDRE (Prop_fdre_C_Q)         0.223     1.444 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/Q
                         net (fo=6, routed)           0.753     2.197    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373[9]
    SLICE_X120Y233       LUT4 (Prop_lut4_I0_O)        0.043     2.240 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40/O
                         net (fo=1, routed)           0.000     2.240    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40_n_0
    SLICE_X120Y233       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.486 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7/CO[3]
                         net (fo=72, routed)          0.528     3.015    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7_n_0
    SLICE_X119Y234       LUT3 (Prop_lut3_I1_O)        0.050     3.065 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144/O
                         net (fo=1, routed)           0.287     3.352    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144_n_0
    SLICE_X119Y235       LUT6 (Prop_lut6_I1_O)        0.135     3.487 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45/O
                         net (fo=1, routed)           0.387     3.874    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45_n_0
    SLICE_X119Y232       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.143 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8/CO[3]
                         net (fo=40, routed)          0.772     4.915    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8_n_0
    SLICE_X119Y230       LUT5 (Prop_lut5_I3_O)        0.043     4.958 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160/O
                         net (fo=6, routed)           0.717     5.675    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160_n_0
    SLICE_X110Y232       LUT4 (Prop_lut4_I2_O)        0.043     5.718 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56/O
                         net (fo=1, routed)           0.000     5.718    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56_n_0
    SLICE_X110Y232       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.974 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.974    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9_n_0
    SLICE_X110Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.028 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3/CO[3]
                         net (fo=80, routed)          0.621     6.649    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3_n_0
    SLICE_X108Y232       LUT3 (Prop_lut3_I1_O)        0.051     6.700 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46/O
                         net (fo=1, routed)           0.404     7.104    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46_n_0
    SLICE_X111Y232       LUT6 (Prop_lut6_I0_O)        0.138     7.242 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16/O
                         net (fo=1, routed)           0.286     7.528    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16_n_0
    SLICE_X110Y234       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.811 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.811    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4_n_0
    SLICE_X110Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.865 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           0.760     8.625    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_0_in
    SLICE_X114Y243       LUT5 (Prop_lut5_I4_O)        0.043     8.668 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[0]_i_1/O
                         net (fo=4, routed)           2.508    11.176    grp_getTowerPeaks3x4_fu_1256_ap_return_6[0]
    SLICE_X111Y354       FDRE                                         r  tmp_71_reg_7048_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.337    11.337    ap_clk
    SLICE_X111Y354       FDRE                                         r  tmp_71_reg_7048_reg[0]/C
                         clock pessimism              0.000    11.337    
                         clock uncertainty           -0.035    11.302    
    SLICE_X111Y354       FDRE (Setup_fdre_C_D)       -0.019    11.283    tmp_71_reg_7048_reg[0]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClusterPhi2_7_2_reg_6864_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 1.931ns (19.398%)  route 8.024ns (80.602%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 11.335 - 10.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.221     1.221    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X121Y228       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y228       FDRE (Prop_fdre_C_Q)         0.223     1.444 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/Q
                         net (fo=6, routed)           0.753     2.197    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373[9]
    SLICE_X120Y233       LUT4 (Prop_lut4_I0_O)        0.043     2.240 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40/O
                         net (fo=1, routed)           0.000     2.240    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40_n_0
    SLICE_X120Y233       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.486 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7/CO[3]
                         net (fo=72, routed)          0.528     3.015    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7_n_0
    SLICE_X119Y234       LUT3 (Prop_lut3_I1_O)        0.050     3.065 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144/O
                         net (fo=1, routed)           0.287     3.352    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144_n_0
    SLICE_X119Y235       LUT6 (Prop_lut6_I1_O)        0.135     3.487 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45/O
                         net (fo=1, routed)           0.387     3.874    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45_n_0
    SLICE_X119Y232       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.143 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8/CO[3]
                         net (fo=40, routed)          0.772     4.915    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8_n_0
    SLICE_X119Y230       LUT5 (Prop_lut5_I3_O)        0.043     4.958 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160/O
                         net (fo=6, routed)           0.717     5.675    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160_n_0
    SLICE_X110Y232       LUT4 (Prop_lut4_I2_O)        0.043     5.718 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56/O
                         net (fo=1, routed)           0.000     5.718    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56_n_0
    SLICE_X110Y232       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.974 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.974    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9_n_0
    SLICE_X110Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.028 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3/CO[3]
                         net (fo=80, routed)          0.621     6.649    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3_n_0
    SLICE_X108Y232       LUT3 (Prop_lut3_I1_O)        0.051     6.700 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46/O
                         net (fo=1, routed)           0.404     7.104    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46_n_0
    SLICE_X111Y232       LUT6 (Prop_lut6_I0_O)        0.138     7.242 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16/O
                         net (fo=1, routed)           0.286     7.528    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16_n_0
    SLICE_X110Y234       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.811 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.811    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4_n_0
    SLICE_X110Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.865 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           0.760     8.625    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_0_in
    SLICE_X114Y243       LUT5 (Prop_lut5_I4_O)        0.043     8.668 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[0]_i_1/O
                         net (fo=4, routed)           2.508    11.176    grp_getTowerPeaks3x4_fu_1256_ap_return_6[0]
    SLICE_X106Y354       FDRE                                         r  ClusterPhi2_7_2_reg_6864_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.335    11.335    ap_clk
    SLICE_X106Y354       FDRE                                         r  ClusterPhi2_7_2_reg_6864_reg[0]/C
                         clock pessimism              0.000    11.335    
                         clock uncertainty           -0.035    11.300    
    SLICE_X106Y354       FDRE (Setup_fdre_C_D)        0.000    11.300    ClusterPhi2_7_2_reg_6864_reg[0]
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_39_reg_7033_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 2.119ns (21.537%)  route 7.720ns (78.463%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF8=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 11.337 - 10.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.225     1.225    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X128Y251       FDRE                                         r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.236     1.461 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/Q
                         net (fo=6, routed)           0.681     2.142    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458[1]
    SLICE_X130Y253       LUT4 (Prop_lut4_I1_O)        0.123     2.265 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265/O
                         net (fo=1, routed)           0.000     2.265    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265_n_0
    SLICE_X130Y253       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.511 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000     2.511    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169_n_0
    SLICE_X130Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.565 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64/CO[3]
                         net (fo=72, routed)          0.624     3.189    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64_n_0
    SLICE_X132Y256       LUT3 (Prop_lut3_I1_O)        0.045     3.234 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118/O
                         net (fo=3, routed)           0.378     3.612    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118_n_0
    SLICE_X132Y256       LUT6 (Prop_lut6_I1_O)        0.132     3.744 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164/O
                         net (fo=1, routed)           0.372     4.116    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164_n_0
    SLICE_X131Y254       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.385 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63/CO[3]
                         net (fo=72, routed)          0.719     5.104    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I1_O)        0.047     5.151 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_221/O
                         net (fo=2, routed)           0.403     5.554    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_221_n_0
    SLICE_X133Y254       LUT6 (Prop_lut6_I0_O)        0.134     5.688 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_133/O
                         net (fo=1, routed)           0.330     6.018    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_133_n_0
    SLICE_X132Y254       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     6.301 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.301    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_52_n_0
    SLICE_X132Y255       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.355 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_14/CO[3]
                         net (fo=28, routed)          0.657     7.012    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_2_in
    SLICE_X134Y257       LUT5 (Prop_lut5_I3_O)        0.043     7.055 f  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_47/O
                         net (fo=2, routed)           0.266     7.320    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_47_n_0
    SLICE_X135Y258       LUT6 (Prop_lut6_I5_O)        0.043     7.363 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_9/O
                         net (fo=1, routed)           0.378     7.741    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_9_n_0
    SLICE_X133Y258       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     8.010 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           0.343     8.353    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_6_in
    SLICE_X133Y259       MUXF8 (Prop_muxf8_S_O)       0.141     8.494 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[0]_i_1/O
                         net (fo=4, routed)           2.570    11.064    grp_getTowerPeaks3x4_fu_1228_ap_return_4[0]
    SLICE_X113Y357       FDRE                                         r  tmp_39_reg_7033_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.337    11.337    ap_clk
    SLICE_X113Y357       FDRE                                         r  tmp_39_reg_7033_reg[0]/C
                         clock pessimism              0.013    11.350    
                         clock uncertainty           -0.035    11.315    
    SLICE_X113Y357       FDRE (Setup_fdre_C_D)       -0.114    11.201    tmp_39_reg_7033_reg[0]
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_85_reg_8478_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 1.935ns (19.952%)  route 7.763ns (80.048%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 11.207 - 10.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.221     1.221    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X121Y228       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y228       FDRE (Prop_fdre_C_Q)         0.223     1.444 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/Q
                         net (fo=6, routed)           0.753     2.197    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373[9]
    SLICE_X120Y233       LUT4 (Prop_lut4_I0_O)        0.043     2.240 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40/O
                         net (fo=1, routed)           0.000     2.240    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40_n_0
    SLICE_X120Y233       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.486 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7/CO[3]
                         net (fo=72, routed)          0.528     3.015    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7_n_0
    SLICE_X119Y234       LUT3 (Prop_lut3_I1_O)        0.050     3.065 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144/O
                         net (fo=1, routed)           0.287     3.352    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144_n_0
    SLICE_X119Y235       LUT6 (Prop_lut6_I1_O)        0.135     3.487 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45/O
                         net (fo=1, routed)           0.387     3.874    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45_n_0
    SLICE_X119Y232       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.143 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8/CO[3]
                         net (fo=40, routed)          0.772     4.915    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8_n_0
    SLICE_X119Y230       LUT5 (Prop_lut5_I3_O)        0.043     4.958 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160/O
                         net (fo=6, routed)           0.717     5.675    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160_n_0
    SLICE_X110Y232       LUT4 (Prop_lut4_I2_O)        0.043     5.718 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56/O
                         net (fo=1, routed)           0.000     5.718    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56_n_0
    SLICE_X110Y232       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.974 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.974    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9_n_0
    SLICE_X110Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.028 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3/CO[3]
                         net (fo=80, routed)          0.621     6.649    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3_n_0
    SLICE_X108Y232       LUT3 (Prop_lut3_I1_O)        0.051     6.700 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46/O
                         net (fo=1, routed)           0.404     7.104    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46_n_0
    SLICE_X111Y232       LUT6 (Prop_lut6_I0_O)        0.138     7.242 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16/O
                         net (fo=1, routed)           0.286     7.528    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16_n_0
    SLICE_X110Y234       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.811 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.811    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4_n_0
    SLICE_X110Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.865 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           0.760     8.625    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_0_in
    SLICE_X114Y243       LUT5 (Prop_lut5_I3_O)        0.047     8.672 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_21_2_reg_8318[0]_i_1/O
                         net (fo=4, routed)           2.247    10.919    grp_getTowerPeaks3x4_fu_1256_ap_return_5[0]
    SLICE_X115Y336       FDRE                                         r  tmp_85_reg_8478_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.207    11.207    ap_clk
    SLICE_X115Y336       FDRE                                         r  tmp_85_reg_8478_reg[0]/C
                         clock pessimism              0.000    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X115Y336       FDRE (Setup_fdre_C_D)       -0.113    11.059    tmp_85_reg_8478_reg[0]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg_6888_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.813ns  (logic 1.935ns (19.718%)  route 7.878ns (80.282%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 11.335 - 10.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.221     1.221    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X121Y228       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y228       FDRE (Prop_fdre_C_Q)         0.223     1.444 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/Q
                         net (fo=6, routed)           0.753     2.197    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373[9]
    SLICE_X120Y233       LUT4 (Prop_lut4_I0_O)        0.043     2.240 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40/O
                         net (fo=1, routed)           0.000     2.240    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40_n_0
    SLICE_X120Y233       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.486 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7/CO[3]
                         net (fo=72, routed)          0.528     3.015    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7_n_0
    SLICE_X119Y234       LUT3 (Prop_lut3_I1_O)        0.050     3.065 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144/O
                         net (fo=1, routed)           0.287     3.352    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144_n_0
    SLICE_X119Y235       LUT6 (Prop_lut6_I1_O)        0.135     3.487 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45/O
                         net (fo=1, routed)           0.387     3.874    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45_n_0
    SLICE_X119Y232       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.143 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8/CO[3]
                         net (fo=40, routed)          0.772     4.915    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8_n_0
    SLICE_X119Y230       LUT5 (Prop_lut5_I3_O)        0.043     4.958 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160/O
                         net (fo=6, routed)           0.717     5.675    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160_n_0
    SLICE_X110Y232       LUT4 (Prop_lut4_I2_O)        0.043     5.718 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56/O
                         net (fo=1, routed)           0.000     5.718    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56_n_0
    SLICE_X110Y232       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.974 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.974    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9_n_0
    SLICE_X110Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.028 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3/CO[3]
                         net (fo=80, routed)          0.621     6.649    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3_n_0
    SLICE_X108Y232       LUT3 (Prop_lut3_I1_O)        0.051     6.700 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46/O
                         net (fo=1, routed)           0.404     7.104    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46_n_0
    SLICE_X111Y232       LUT6 (Prop_lut6_I0_O)        0.138     7.242 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16/O
                         net (fo=1, routed)           0.286     7.528    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16_n_0
    SLICE_X110Y234       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.811 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.811    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4_n_0
    SLICE_X110Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.865 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           0.520     8.385    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_0_in
    SLICE_X110Y242       LUT5 (Prop_lut5_I3_O)        0.047     8.432 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_0_3_reg_8293[1]_i_1/O
                         net (fo=4, routed)           2.602    11.034    grp_getTowerPeaks3x4_fu_1256_ap_return_0[1]
    SLICE_X107Y352       FDRE                                         r  tmp_reg_6888_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.335    11.335    ap_clk
    SLICE_X107Y352       FDRE                                         r  tmp_reg_6888_reg[1]/C
                         clock pessimism              0.000    11.335    
                         clock uncertainty           -0.035    11.300    
    SLICE_X107Y352       FDRE (Setup_fdre_C_D)       -0.110    11.190    tmp_reg_6888_reg[1]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClusterPhi2_3_2_reg_6815_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 1.818ns (18.509%)  route 8.004ns (81.491%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 11.335 - 10.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.225     1.225    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X128Y251       FDRE                                         r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.236     1.461 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/Q
                         net (fo=6, routed)           0.681     2.142    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458[1]
    SLICE_X130Y253       LUT4 (Prop_lut4_I1_O)        0.123     2.265 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265/O
                         net (fo=1, routed)           0.000     2.265    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265_n_0
    SLICE_X130Y253       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.511 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000     2.511    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169_n_0
    SLICE_X130Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.565 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64/CO[3]
                         net (fo=72, routed)          0.624     3.189    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64_n_0
    SLICE_X132Y256       LUT3 (Prop_lut3_I1_O)        0.045     3.234 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118/O
                         net (fo=3, routed)           0.378     3.612    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118_n_0
    SLICE_X132Y256       LUT6 (Prop_lut6_I1_O)        0.132     3.744 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164/O
                         net (fo=1, routed)           0.372     4.116    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164_n_0
    SLICE_X131Y254       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.385 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63/CO[3]
                         net (fo=72, routed)          0.719     5.104    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I3_O)        0.043     5.147 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_241/O
                         net (fo=6, routed)           0.535     5.681    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_241_n_0
    SLICE_X130Y256       LUT4 (Prop_lut4_I1_O)        0.043     5.724 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_188/O
                         net (fo=1, routed)           0.000     5.724    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_188_n_0
    SLICE_X130Y256       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.970 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.970    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_92_n_0
    SLICE_X130Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.024 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_21/CO[3]
                         net (fo=56, routed)          0.752     6.776    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_21_n_0
    SLICE_X124Y259       LUT3 (Prop_lut3_I1_O)        0.043     6.819 f  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_110/O
                         net (fo=1, routed)           0.344     7.163    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_110_n_0
    SLICE_X125Y259       LUT6 (Prop_lut6_I1_O)        0.043     7.206 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_24/O
                         net (fo=1, routed)           0.375     7.581    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_24_n_0
    SLICE_X127Y259       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     7.771 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_6/CO[3]
                         net (fo=8, routed)           0.620     8.391    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_6_n_0
    SLICE_X130Y261       LUT5 (Prop_lut5_I3_O)        0.051     8.442 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ClusterPhi2_16_reg_8250[0]_i_1/O
                         net (fo=4, routed)           2.606    11.047    grp_getTowerPeaks3x4_fu_1228_ap_return_7[0]
    SLICE_X108Y354       FDRE                                         r  ClusterPhi2_3_2_reg_6815_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.335    11.335    ap_clk
    SLICE_X108Y354       FDRE                                         r  ClusterPhi2_3_2_reg_6815_reg[0]/C
                         clock pessimism              0.013    11.348    
                         clock uncertainty           -0.035    11.313    
    SLICE_X108Y354       FDRE (Setup_fdre_C_D)       -0.105    11.208    ClusterPhi2_3_2_reg_6815_reg[0]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_70_reg_7043_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 1.935ns (19.748%)  route 7.863ns (80.252%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 11.338 - 10.000 ) 
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.221     1.221    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X121Y228       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y228       FDRE (Prop_fdre_C_Q)         0.223     1.444 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373_reg[9]/Q
                         net (fo=6, routed)           0.753     2.197    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits4_1_reg_1373[9]
    SLICE_X120Y233       LUT4 (Prop_lut4_I0_O)        0.043     2.240 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40/O
                         net (fo=1, routed)           0.000     2.240    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_40_n_0
    SLICE_X120Y233       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.486 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7/CO[3]
                         net (fo=72, routed)          0.528     3.015    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_7_n_0
    SLICE_X119Y234       LUT3 (Prop_lut3_I1_O)        0.050     3.065 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144/O
                         net (fo=1, routed)           0.287     3.352    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_144_n_0
    SLICE_X119Y235       LUT6 (Prop_lut6_I1_O)        0.135     3.487 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45/O
                         net (fo=1, routed)           0.387     3.874    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_45_n_0
    SLICE_X119Y232       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.143 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8/CO[3]
                         net (fo=40, routed)          0.772     4.915    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_8_n_0
    SLICE_X119Y230       LUT5 (Prop_lut5_I3_O)        0.043     4.958 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160/O
                         net (fo=6, routed)           0.717     5.675    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_160_n_0
    SLICE_X110Y232       LUT4 (Prop_lut4_I2_O)        0.043     5.718 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56/O
                         net (fo=1, routed)           0.000     5.718    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_56_n_0
    SLICE_X110Y232       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.974 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.974    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_9_n_0
    SLICE_X110Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.028 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3/CO[3]
                         net (fo=80, routed)          0.621     6.649    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_3_n_0
    SLICE_X108Y232       LUT3 (Prop_lut3_I1_O)        0.051     6.700 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46/O
                         net (fo=1, routed)           0.404     7.104    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_46_n_0
    SLICE_X111Y232       LUT6 (Prop_lut6_I0_O)        0.138     7.242 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16/O
                         net (fo=1, routed)           0.286     7.528    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324[1]_i_16_n_0
    SLICE_X110Y234       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.811 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.811    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_4_n_0
    SLICE_X110Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.865 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_20_reg_8324_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           0.760     8.625    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_0_in
    SLICE_X114Y243       LUT5 (Prop_lut5_I3_O)        0.047     8.672 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_21_2_reg_8318[0]_i_1/O
                         net (fo=4, routed)           2.347    11.019    grp_getTowerPeaks3x4_fu_1256_ap_return_5[0]
    SLICE_X113Y351       FDRE                                         r  tmp_70_reg_7043_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.338    11.338    ap_clk
    SLICE_X113Y351       FDRE                                         r  tmp_70_reg_7043_reg[0]/C
                         clock pessimism              0.000    11.338    
                         clock uncertainty           -0.035    11.303    
    SLICE_X113Y351       FDRE (Setup_fdre_C_D)       -0.122    11.181    tmp_70_reg_7043_reg[0]
  -------------------------------------------------------------------
                         required time                         11.181    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClusterPhi2_1_2_reg_6803_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.823ns  (logic 2.016ns (20.524%)  route 7.807ns (79.476%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 11.335 - 10.000 ) 
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.225     1.225    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X128Y251       FDRE                                         r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y251       FDRE (Prop_fdre_C_Q)         0.236     1.461 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458_reg[1]/Q
                         net (fo=6, routed)           0.681     2.142    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits15_1_reg_1458[1]
    SLICE_X130Y253       LUT4 (Prop_lut4_I1_O)        0.123     2.265 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265/O
                         net (fo=1, routed)           0.000     2.265    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_265_n_0
    SLICE_X130Y253       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.511 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169/CO[3]
                         net (fo=1, routed)           0.000     2.511    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_169_n_0
    SLICE_X130Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.565 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64/CO[3]
                         net (fo=72, routed)          0.624     3.189    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_64_n_0
    SLICE_X132Y256       LUT3 (Prop_lut3_I1_O)        0.045     3.234 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118/O
                         net (fo=3, routed)           0.378     3.612    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_118_n_0
    SLICE_X132Y256       LUT6 (Prop_lut6_I1_O)        0.132     3.744 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164/O
                         net (fo=1, routed)           0.372     4.116    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233[1]_i_164_n_0
    SLICE_X131Y254       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     4.385 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63/CO[3]
                         net (fo=72, routed)          0.719     5.104    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_4_2_reg_8233_reg[1]_i_63_n_0
    SLICE_X132Y252       LUT5 (Prop_lut5_I3_O)        0.043     5.147 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_241/O
                         net (fo=6, routed)           0.535     5.681    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_241_n_0
    SLICE_X130Y256       LUT4 (Prop_lut4_I1_O)        0.043     5.724 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_188/O
                         net (fo=1, routed)           0.000     5.724    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228[1]_i_188_n_0
    SLICE_X130Y256       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.970 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.970    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_92_n_0
    SLICE_X130Y257       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.024 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_21/CO[3]
                         net (fo=56, routed)          0.744     6.768    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_3_2_reg_8228_reg[1]_i_21_n_0
    SLICE_X125Y259       LUT3 (Prop_lut3_I1_O)        0.054     6.822 f  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_31/O
                         net (fo=1, routed)           0.372     7.194    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_31_n_0
    SLICE_X125Y260       LUT6 (Prop_lut6_I1_O)        0.137     7.331 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_8/O
                         net (fo=1, routed)           0.208     7.538    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218[1]_i_8_n_0
    SLICE_X126Y260       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     7.821 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/regionEta_1_2_reg_8218_reg[1]_i_3/CO[3]
                         net (fo=8, routed)           0.728     8.549    grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_0_in
    SLICE_X130Y262       LUT5 (Prop_lut5_I3_O)        0.051     8.600 r  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/ClusterPhi2_14_reg_8238[1]_i_1/O
                         net (fo=4, routed)           2.448    11.048    grp_getTowerPeaks3x4_fu_1228_ap_return_5[1]
    SLICE_X108Y354       FDRE                                         r  ClusterPhi2_1_2_reg_6803_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.335    11.335    ap_clk
    SLICE_X108Y354       FDRE                                         r  ClusterPhi2_1_2_reg_6803_reg[1]/C
                         clock pessimism              0.013    11.348    
                         clock uncertainty           -0.035    11.313    
    SLICE_X108Y354       FDRE (Setup_fdre_C_D)       -0.093    11.220    ClusterPhi2_1_2_reg_6803_reg[1]
  -------------------------------------------------------------------
                         required time                         11.220    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits6_1_reg_1403_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_8_reg_6908_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 2.019ns (20.564%)  route 7.799ns (79.436%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF8=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 11.335 - 10.000 ) 
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.222     1.222    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ap_clk
    SLICE_X118Y229       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits6_1_reg_1403_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y229       FDRE (Prop_fdre_C_Q)         0.259     1.481 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits6_1_reg_1403_reg[3]/Q
                         net (fo=6, routed)           0.682     2.163    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Deposits6_1_reg_1403[3]
    SLICE_X115Y232       LUT4 (Prop_lut4_I0_O)        0.043     2.206 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_171/O
                         net (fo=1, routed)           0.000     2.206    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_171_n_0
    SLICE_X115Y232       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.473 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     2.473    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_74_n_0
    SLICE_X115Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.526 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_18/CO[3]
                         net (fo=72, routed)          0.639     3.165    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_18_n_0
    SLICE_X113Y231       LUT3 (Prop_lut3_I1_O)        0.048     3.213 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_196/O
                         net (fo=3, routed)           0.240     3.453    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_196_n_0
    SLICE_X113Y230       LUT6 (Prop_lut6_I1_O)        0.132     3.585 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_174/O
                         net (fo=1, routed)           0.503     4.088    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336[1]_i_174_n_0
    SLICE_X114Y233       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202     4.290 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_83/CO[3]
                         net (fo=1, routed)           0.000     4.290    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_83_n_0
    SLICE_X114Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.344 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_19/CO[3]
                         net (fo=64, routed)          0.708     5.052    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ClusterPhi2_22_reg_8336_reg[1]_i_19_n_0
    SLICE_X112Y232       LUT5 (Prop_lut5_I1_O)        0.047     5.099 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_218/O
                         net (fo=2, routed)           0.454     5.553    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_218_n_0
    SLICE_X112Y231       LUT6 (Prop_lut6_I0_O)        0.134     5.687 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_180/O
                         net (fo=1, routed)           0.392     6.079    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_180_n_0
    SLICE_X113Y233       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.329 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313_reg[1]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.329    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313_reg[1]_i_65_n_0
    SLICE_X113Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.382 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313_reg[1]_i_17/CO[3]
                         net (fo=36, routed)          0.575     6.957    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_5_in
    SLICE_X111Y230       LUT5 (Prop_lut5_I3_O)        0.043     7.000 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_79/O
                         net (fo=1, routed)           0.355     7.355    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_79_n_0
    SLICE_X111Y230       LUT6 (Prop_lut6_I0_O)        0.043     7.398 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_21/O
                         net (fo=1, routed)           0.500     7.898    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313[1]_i_21_n_0
    SLICE_X111Y234       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     8.095 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.095    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313_reg[1]_i_5_n_0
    SLICE_X111Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.148 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           0.470     8.619    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/call_ret_bitonic_1_16_fu_300/p_6_in
    SLICE_X113Y239       MUXF8 (Prop_muxf8_S_O)       0.141     8.760 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/regionEta_4_3_reg_8313_reg[1]_i_1/O
                         net (fo=4, routed)           2.280    11.040    grp_getTowerPeaks3x4_fu_1256_ap_return_4[1]
    SLICE_X108Y352       FDRE                                         r  tmp_8_reg_6908_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4983, unset)         1.335    11.335    ap_clk
    SLICE_X108Y352       FDRE                                         r  tmp_8_reg_6908_reg[1]/C
                         clock pessimism              0.000    11.335    
                         clock uncertainty           -0.035    11.300    
    SLICE_X108Y352       FDRE (Setup_fdre_C_D)       -0.085    11.215    tmp_8_reg_6908_reg[1]
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  0.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterEta48_1_Clust_reg_3524_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.171ns (49.888%)  route 0.172ns (50.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.602     0.602    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ap_clk
    SLICE_X110Y314       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterEta48_1_Clust_reg_3524_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y314       FDRE (Prop_fdre_C_Q)         0.107     0.709 r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterEta48_1_Clust_reg_3524_reg[2]/Q
                         net (fo=3, routed)           0.172     0.881    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta48_1_Clust_reg_3524_reg[2][2]
    SLICE_X102Y314       LUT3 (Prop_lut3_I2_O)        0.064     0.945 r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051[2]_i_1/O
                         net (fo=1, routed)           0.000     0.945    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_fu_1314_p3[2]
    SLICE_X102Y314       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.829     0.829    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ap_clk
    SLICE_X102Y314       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051_reg[2]/C
                         clock pessimism             -0.029     0.800    
    SLICE_X102Y314       FDRE (Hold_fdre_C_D)         0.087     0.887    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read56_read_reg_4051_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 grp_getTowerPeaks3x4_fu_1256/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_getTowerPeaks3x4_fu_1256/ap_reg_grp_bitonic_1_8_fu_120_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.529     0.529    grp_getTowerPeaks3x4_fu_1256/ap_clk
    SLICE_X115Y261       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y261       FDRE (Prop_fdre_C_Q)         0.100     0.629 r  grp_getTowerPeaks3x4_fu_1256/ap_CS_fsm_reg[1]/Q
                         net (fo=4, routed)           0.074     0.703    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Q[1]
    SLICE_X114Y261       LUT5 (Prop_lut5_I0_O)        0.028     0.731 r  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/ap_reg_grp_bitonic_1_8_fu_120_ap_start_i_1/O
                         net (fo=1, routed)           0.000     0.731    grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120_n_16
    SLICE_X114Y261       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/ap_reg_grp_bitonic_1_8_fu_120_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.735     0.735    grp_getTowerPeaks3x4_fu_1256/ap_clk
    SLICE_X114Y261       FDRE                                         r  grp_getTowerPeaks3x4_fu_1256/ap_reg_grp_bitonic_1_8_fu_120_ap_start_reg/C
                         clock pessimism             -0.192     0.543    
    SLICE_X114Y261       FDRE (Hold_fdre_C_D)         0.087     0.630    grp_getTowerPeaks3x4_fu_1256/ap_reg_grp_bitonic_1_8_fu_120_ap_start_reg
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ClusterPhi2_16_reg_8250_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_17_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.600     0.600    ap_clk
    SLICE_X115Y322       FDRE                                         r  ClusterPhi2_16_reg_8250_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y322       FDRE (Prop_fdre_C_Q)         0.100     0.700 r  ClusterPhi2_16_reg_8250_reg[0]/Q
                         net (fo=2, routed)           0.081     0.781    grp_bitonic4_fu_1134/ClusterPhi2_16_reg_8250_reg[1][0]
    SLICE_X114Y322       LUT3 (Prop_lut3_I1_O)        0.030     0.811 r  grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_17_read[0]_i_1/O
                         net (fo=1, routed)           0.000     0.811    grp_bitonic4_fu_1134/ClusterPhi_17_read[0]
    SLICE_X114Y322       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_17_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.825     0.825    grp_bitonic4_fu_1134/ap_clk
    SLICE_X114Y322       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_17_read_reg[0]/C
                         clock pessimism             -0.213     0.612    
    SLICE_X114Y322       FDRE (Hold_fdre_C_D)         0.096     0.708    grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_17_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ClusterEta2_0_reg_6779_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_1_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.685     0.685    ap_clk
    SLICE_X105Y354       FDRE                                         r  ClusterEta2_0_reg_6779_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y354       FDRE (Prop_fdre_C_Q)         0.100     0.785 r  ClusterEta2_0_reg_6779_reg[0]/Q
                         net (fo=2, routed)           0.081     0.866    grp_bitonic4_fu_1134/ClusterEta2_0_reg_6779_reg[1][0]
    SLICE_X104Y354       LUT3 (Prop_lut3_I1_O)        0.030     0.896 r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_1_read[0]_i_1/O
                         net (fo=1, routed)           0.000     0.896    grp_bitonic4_fu_1134/ClusterEta_1_read[0]
    SLICE_X104Y354       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_1_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.931     0.931    grp_bitonic4_fu_1134/ap_clk
    SLICE_X104Y354       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_1_read_reg[0]/C
                         clock pessimism             -0.234     0.697    
    SLICE_X104Y354       FDRE (Hold_fdre_C_D)         0.096     0.793    grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_1_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.531     0.531    ap_clk
    SLICE_X115Y293       FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y293       FDRE (Prop_fdre_C_Q)         0.100     0.631 r  ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.064     0.695    ap_CS_fsm_reg_n_0_[1]
    SLICE_X115Y293       FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.737     0.737    ap_clk
    SLICE_X115Y293       FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism             -0.192     0.545    
    SLICE_X115Y293       FDRE (Hold_fdre_C_D)         0.047     0.592    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 regionEta_3_reg_6848_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.126ns (31.354%)  route 0.276ns (68.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.685     0.685    ap_clk
    SLICE_X107Y351       FDRE                                         r  regionEta_3_reg_6848_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y351       FDRE (Prop_fdre_C_Q)         0.100     0.785 r  regionEta_3_reg_6848_reg[1]/Q
                         net (fo=4, routed)           0.276     1.061    grp_bitonic4_fu_1134/regionEta_3_reg_6848_reg[1][1]
    SLICE_X104Y350       LUT5 (Prop_lut5_I0_O)        0.026     1.087 r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read[2]_i_1/O
                         net (fo=1, routed)           0.000     1.087    grp_bitonic4_fu_1134/ClusterEta_9_read[2]
    SLICE_X104Y350       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.933     0.933    grp_bitonic4_fu_1134/ap_clk
    SLICE_X104Y350       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read_reg[2]/C
                         clock pessimism             -0.049     0.884    
    SLICE_X104Y350       FDRE (Hold_fdre_C_D)         0.096     0.980    grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 grp_bitonic4_fu_1134/grp_bitonic8_fu_726/p_read92_read_reg_3259_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read88_read_reg_4056_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.628%)  route 0.235ns (61.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.597     0.597    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ap_clk
    SLICE_X108Y318       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/p_read92_read_reg_3259_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y318       FDRE (Prop_fdre_C_Q)         0.118     0.715 r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/p_read92_read_reg_3259_reg[0]/Q
                         net (fo=3, routed)           0.235     0.950    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read92_read_reg_3259_reg[1][0]
    SLICE_X103Y318       LUT3 (Prop_lut3_I0_O)        0.030     0.980 r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read88_read_reg_4056[0]_i_1/O
                         net (fo=1, routed)           0.000     0.980    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read88_read_fu_1330_p3[0]
    SLICE_X103Y318       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read88_read_reg_4056_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.825     0.825    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ap_clk
    SLICE_X103Y318       FDRE                                         r  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read88_read_reg_4056_reg[0]/C
                         clock pessimism             -0.029     0.796    
    SLICE_X103Y318       FDRE (Hold_fdre_C_D)         0.075     0.871    grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/p_read88_read_reg_4056_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ClusterPhi2_16_reg_8250_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_16_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.600     0.600    ap_clk
    SLICE_X115Y322       FDRE                                         r  ClusterPhi2_16_reg_8250_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y322       FDRE (Prop_fdre_C_Q)         0.100     0.700 r  ClusterPhi2_16_reg_8250_reg[0]/Q
                         net (fo=2, routed)           0.081     0.781    grp_bitonic4_fu_1134/ClusterPhi2_16_reg_8250_reg[1][0]
    SLICE_X114Y322       LUT3 (Prop_lut3_I0_O)        0.028     0.809 r  grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_16_read[0]_i_1/O
                         net (fo=1, routed)           0.000     0.809    grp_bitonic4_fu_1134/ClusterPhi_16_read[0]
    SLICE_X114Y322       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_16_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.825     0.825    grp_bitonic4_fu_1134/ap_clk
    SLICE_X114Y322       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_16_read_reg[0]/C
                         clock pessimism             -0.213     0.612    
    SLICE_X114Y322       FDRE (Hold_fdre_C_D)         0.087     0.699    grp_bitonic4_fu_1134/ap_port_reg_ClusterPhi_16_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ClusterEta2_0_reg_6779_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_0_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.685     0.685    ap_clk
    SLICE_X105Y354       FDRE                                         r  ClusterEta2_0_reg_6779_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y354       FDRE (Prop_fdre_C_Q)         0.100     0.785 r  ClusterEta2_0_reg_6779_reg[0]/Q
                         net (fo=2, routed)           0.081     0.866    grp_bitonic4_fu_1134/ClusterEta2_0_reg_6779_reg[1][0]
    SLICE_X104Y354       LUT3 (Prop_lut3_I0_O)        0.028     0.894 r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_0_read[0]_i_1/O
                         net (fo=1, routed)           0.000     0.894    grp_bitonic4_fu_1134/ClusterEta_0_read[0]
    SLICE_X104Y354       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_0_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.931     0.931    grp_bitonic4_fu_1134/ap_clk
    SLICE_X104Y354       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_0_read_reg[0]/C
                         clock pessimism             -0.234     0.697    
    SLICE_X104Y354       FDRE (Hold_fdre_C_D)         0.087     0.784    grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_0_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 regionEta_3_reg_6848_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.130ns (31.935%)  route 0.277ns (68.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.685     0.685    ap_clk
    SLICE_X107Y351       FDRE                                         r  regionEta_3_reg_6848_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y351       FDRE (Prop_fdre_C_Q)         0.100     0.785 f  regionEta_3_reg_6848_reg[0]/Q
                         net (fo=6, routed)           0.277     1.062    grp_bitonic4_fu_1134/regionEta_3_reg_6848_reg[1][0]
    SLICE_X104Y350       LUT3 (Prop_lut3_I0_O)        0.030     1.092 r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read[0]_i_1/O
                         net (fo=1, routed)           0.000     1.092    grp_bitonic4_fu_1134/ClusterEta_9_read[0]
    SLICE_X104Y350       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4983, unset)         0.933     0.933    grp_bitonic4_fu_1134/ap_clk
    SLICE_X104Y350       FDRE                                         r  grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read_reg[0]/C
                         clock pessimism             -0.049     0.884    
    SLICE_X104Y350       FDRE (Hold_fdre_C_D)         0.096     0.980    grp_bitonic4_fu_1134/ap_port_reg_ClusterEta_9_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X102Y341  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta44_2_Clust_reg_4266_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X105Y341  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta44_2_Clust_reg_4266_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X96Y338   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta44_2_Clust_reg_4266_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X98Y339   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta44_2_Clust_reg_4266_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X111Y239  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Phi33_1_Cl_reg_1358_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X113Y238  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Phi33_1_Cl_reg_1358_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X94Y346   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterDeposits1316_1_reg_3454_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X94Y347   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterDeposits1316_1_reg_3454_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X93Y347   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterDeposits1316_1_reg_3454_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X93Y347   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterDeposits1316_1_reg_3454_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X96Y338   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta44_2_Clust_reg_4266_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X98Y339   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta44_2_Clust_reg_4266_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X105Y346  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterPhi75_1_Clust_reg_3474_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X106Y346  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/ClusterPhi75_1_Clust_reg_3474_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X96Y338   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta46_2_Clust_reg_4296_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X98Y339   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta46_2_Clust_reg_4296_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X112Y240  grp_getTowerPeaks3x4_fu_1256/grp_bitonic_1_8_fu_120/Cluster_1_Phi35_1_Cl_reg_1388_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X91Y326   grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterDeposits25_2_s_reg_4406_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X129Y250  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits7_1_reg_1398_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X129Y250  grp_getTowerPeaks3x4_fu_1228/grp_bitonic_1_8_fu_120/Cluster_1_Deposits7_1_reg_1398_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X114Y344  grp_bitonic4_fu_1134/tmp_18_reg_2708_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X123Y221  grp_getTowerPeaks3x4_fu_1256/Cluster_1_Deposits_4_reg_1068_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X121Y221  grp_getTowerPeaks3x4_fu_1256/Cluster_1_Deposits_4_reg_1068_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X125Y220  grp_getTowerPeaks3x4_fu_1256/Cluster_1_Deposits_4_reg_1068_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X118Y218  grp_getTowerPeaks3x4_fu_1256/Cluster_1_Deposits_4_reg_1068_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X124Y220  grp_getTowerPeaks3x4_fu_1256/Cluster_1_Deposits_4_reg_1068_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X114Y317  ClusterPhi2_26_reg_8410_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X122Y218  grp_getTowerPeaks3x4_fu_1256/Cluster_1_Deposits_4_reg_1068_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X103Y312  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta49_2_Clust_reg_4331_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X103Y312  grp_bitonic4_fu_1134/grp_bitonic8_fu_726/grp_bitonic16_fu_758/ClusterEta49_2_Clust_reg_4331_reg[3]/C



