// Seed: 2547144033
module module_0 (
    output wire id_0,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6,
    input wor id_7
);
  reg id_9, id_10 = 1;
  wire id_11;
  always id_10 <= 1'b0;
  wire id_12;
  generate
    wor   id_13;
    uwire id_14 = (1'd0), id_15;
  endgenerate
  wire id_16;
  reg  id_17;
  always id_13 = 1'b0;
  tri1 id_18 = 1 + "", id_19;
  assign id_17 = id_9;
  always id_9 <= id_9;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wire id_2,
    input wor id_3,
    input tri id_4,
    input supply0 id_5,
    input tri id_6
);
  assign id_0 = 1;
  assign id_1 = 1;
  module_0(
      id_0, id_5, id_6, id_2, id_5, id_0, id_1, id_4
  );
endmodule
