Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 14:22:28 2024
| Host         : HP_VICTUS_ROB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.317        0.000                      0               111108        0.030        0.000                      0               111108        5.249        0.000                       0                 38146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.499}      12.999          76.929          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.317        0.000                      0                81023        0.030        0.000                      0                81023        5.249        0.000                       0                 38146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.221        0.000                      0                30085        3.047        0.000                      0                30085  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/curr_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_reg[214]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 0.718ns (5.679%)  route 11.926ns (94.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 15.957 - 12.999 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.710     3.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X55Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/curr_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.419     3.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/curr_state_reg[3]_rep__1/Q
                         net (fo=112, routed)        11.926    15.349    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[106]_0
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.299    15.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res[214]_i_1__12/O
                         net (fo=1, routed)           0.000    15.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult_n_1341
    SLICE_X90Y143        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.779    15.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X90Y143        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_reg[214]/C
                         clock pessimism              0.129    16.086    
                         clock uncertainty           -0.198    15.888    
    SLICE_X90Y143        FDCE (Setup_fdce_C_D)        0.077    15.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_reg[214]
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -15.648    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.491ns  (logic 6.515ns (52.158%)  route 5.976ns (47.842%))
  Logic Levels:           47  (CARRY4=46 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 15.657 - 12.999 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.649     2.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X33Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/Q
                         net (fo=1309, routed)        5.967     9.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/mult_en
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum[80]_i_4__0/O
                         net (fo=1, routed)           0.000     9.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum[80]_i_4__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[80]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[84]_i_1__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[88]_i_1__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[92]_i_1__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[96]_i_1__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[100]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[100]_i_1__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[104]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[104]_i_1__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[108]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[108]_i_1__0_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[112]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[112]_i_1__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[116]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[116]_i_1__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[120]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[120]_i_1__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[124]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[124]_i_1__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[128]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[128]_i_1__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[132]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[132]_i_1__0_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[136]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[136]_i_1__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[140]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[140]_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[144]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[144]_i_1__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[148]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[148]_i_1__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[152]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[152]_i_1__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[156]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[156]_i_1__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[160]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[160]_i_1__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[164]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[164]_i_1__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[168]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[168]_i_1__0_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[172]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[172]_i_1__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[176]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    12.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[176]_i_1__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[180]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[180]_i_1__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[184]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[184]_i_1__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[188]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[188]_i_1__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[192]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[192]_i_1__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[196]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[196]_i_1__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[200]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[200]_i_1__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[204]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[204]_i_1__0_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[208]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[208]_i_1__0_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[212]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[212]_i_1__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[216]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[216]_i_1__0_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[220]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[220]_i_1__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[224]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[224]_i_1__0_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[228]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[228]_i_1__0_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[232]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[232]_i_1__0_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[236]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[236]_i_1__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[240]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[240]_i_1__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[244]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[244]_i_1__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[248]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[248]_i_1__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[252]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[252]_i_1__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]_i_1__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[257]_i_2__0/CO[0]
                         net (fo=1, routed)           0.000    15.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[257]_i_2__0_n_3
    SLICE_X42Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.479    15.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X42Y95         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[257]/C
                         clock pessimism              0.229    15.886    
                         clock uncertainty           -0.198    15.688    
    SLICE_X42Y95         FDCE (Setup_fdce_C_D)        0.094    15.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[257]
  -------------------------------------------------------------------
                         required time                         15.782    
                         arrival time                         -15.434    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.443ns  (logic 6.467ns (51.974%)  route 5.976ns (48.026%))
  Logic Levels:           46  (CARRY4=45 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 15.657 - 12.999 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.649     2.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X33Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/Q
                         net (fo=1309, routed)        5.967     9.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/mult_en
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum[80]_i_4__0/O
                         net (fo=1, routed)           0.000     9.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum[80]_i_4__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[80]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[84]_i_1__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[88]_i_1__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[92]_i_1__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[96]_i_1__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[100]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[100]_i_1__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[104]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[104]_i_1__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[108]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[108]_i_1__0_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[112]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[112]_i_1__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[116]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[116]_i_1__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[120]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[120]_i_1__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[124]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[124]_i_1__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[128]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[128]_i_1__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[132]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[132]_i_1__0_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[136]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[136]_i_1__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[140]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[140]_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[144]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[144]_i_1__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[148]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[148]_i_1__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[152]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[152]_i_1__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[156]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[156]_i_1__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[160]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[160]_i_1__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[164]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[164]_i_1__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[168]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[168]_i_1__0_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[172]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[172]_i_1__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[176]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    12.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[176]_i_1__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[180]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[180]_i_1__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[184]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[184]_i_1__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[188]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[188]_i_1__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[192]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[192]_i_1__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[196]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[196]_i_1__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[200]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[200]_i_1__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[204]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[204]_i_1__0_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[208]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[208]_i_1__0_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[212]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[212]_i_1__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[216]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[216]_i_1__0_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[220]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[220]_i_1__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[224]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[224]_i_1__0_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[228]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[228]_i_1__0_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[232]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[232]_i_1__0_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[236]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[236]_i_1__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[240]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[240]_i_1__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[244]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[244]_i_1__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[248]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[248]_i_1__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[252]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[252]_i_1__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    15.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]_i_1__0_n_6
    SLICE_X42Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.479    15.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X42Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[254]/C
                         clock pessimism              0.229    15.886    
                         clock uncertainty           -0.198    15.688    
    SLICE_X42Y94         FDCE (Setup_fdce_C_D)        0.109    15.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[254]
  -------------------------------------------------------------------
                         required time                         15.797    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.435ns  (logic 6.459ns (51.943%)  route 5.976ns (48.057%))
  Logic Levels:           46  (CARRY4=45 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 15.657 - 12.999 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.649     2.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X33Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/Q
                         net (fo=1309, routed)        5.967     9.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/mult_en
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum[80]_i_4__0/O
                         net (fo=1, routed)           0.000     9.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum[80]_i_4__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[80]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[84]_i_1__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[88]_i_1__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[92]_i_1__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[96]_i_1__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[100]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[100]_i_1__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[104]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[104]_i_1__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[108]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[108]_i_1__0_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[112]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[112]_i_1__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[116]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[116]_i_1__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[120]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[120]_i_1__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[124]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[124]_i_1__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[128]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[128]_i_1__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[132]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[132]_i_1__0_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[136]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[136]_i_1__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[140]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[140]_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[144]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[144]_i_1__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[148]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[148]_i_1__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[152]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[152]_i_1__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[156]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[156]_i_1__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[160]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[160]_i_1__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[164]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[164]_i_1__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[168]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[168]_i_1__0_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[172]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[172]_i_1__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[176]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    12.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[176]_i_1__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[180]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[180]_i_1__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[184]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[184]_i_1__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[188]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[188]_i_1__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[192]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[192]_i_1__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[196]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[196]_i_1__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[200]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[200]_i_1__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[204]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[204]_i_1__0_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[208]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[208]_i_1__0_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[212]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[212]_i_1__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[216]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[216]_i_1__0_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[220]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[220]_i_1__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[224]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[224]_i_1__0_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[228]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[228]_i_1__0_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[232]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[232]_i_1__0_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[236]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[236]_i_1__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[240]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[240]_i_1__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[244]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[244]_i_1__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[248]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[248]_i_1__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[252]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[252]_i_1__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    15.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]_i_1__0_n_4
    SLICE_X42Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.479    15.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X42Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]/C
                         clock pessimism              0.229    15.886    
                         clock uncertainty           -0.198    15.688    
    SLICE_X42Y94         FDCE (Setup_fdce_C_D)        0.109    15.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]
  -------------------------------------------------------------------
                         required time                         15.797    
                         arrival time                         -15.378    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.398ns  (logic 0.748ns (6.033%)  route 11.650ns (93.967%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 15.794 - 12.999 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.712     3.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X56Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDCE (Prop_fdce_C_Q)         0.456     3.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/curr_state_reg[3]/Q
                         net (fo=129, routed)        11.650    15.112    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[0]_0[2]
    SLICE_X92Y15         MUXF7 (Prop_muxf7_S_O)       0.292    15.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[0]_i_1__3/O
                         net (fo=1, routed)           0.000    15.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/mult_b[0]
    SLICE_X92Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.616    15.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/clk
    SLICE_X92Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[0]/C
                         clock pessimism              0.115    15.909    
                         clock uncertainty           -0.198    15.711    
    SLICE_X92Y15         FDCE (Setup_fdce_C_D)        0.113    15.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.824    
                         arrival time                         -15.404    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/curr_state_reg[3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_reg[208]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.463ns  (logic 0.718ns (5.761%)  route 11.745ns (94.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 15.960 - 12.999 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.710     3.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X55Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/curr_state_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.419     3.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/curr_state_reg[3]_rep__1/Q
                         net (fo=112, routed)        11.745    15.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res_reg[106]_0
    SLICE_X97Y144        LUT6 (Prop_lut6_I0_O)        0.299    15.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult/partial_res[208]_i_1__12/O
                         net (fo=1, routed)           0.000    15.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/mod_mult_n_1347
    SLICE_X97Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.782    15.960    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X97Y144        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_reg[208]/C
                         clock pessimism              0.129    16.089    
                         clock uncertainty           -0.198    15.891    
    SLICE_X97Y144        FDCE (Setup_fdce_C_D)        0.029    15.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_reg[208]
  -------------------------------------------------------------------
                         required time                         15.920    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[247]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.403ns  (logic 0.732ns (5.902%)  route 11.671ns (94.098%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 15.893 - 12.999 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.710     3.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X57Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     3.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[3]_rep/Q
                         net (fo=128, routed)        11.671    15.131    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[132]_0
    SLICE_X63Y147        MUXF7 (Prop_muxf7_S_O)       0.276    15.407 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[247]_i_1__4/O
                         net (fo=1, routed)           0.000    15.407    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/mult_b[247]
    SLICE_X63Y147        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.715    15.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X63Y147        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[247]/C
                         clock pessimism              0.129    16.022    
                         clock uncertainty           -0.198    15.824    
    SLICE_X63Y147        FDCE (Setup_fdce_C_D)        0.064    15.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[247]
  -------------------------------------------------------------------
                         required time                         15.888    
                         arrival time                         -15.407    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[242]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.401ns  (logic 0.752ns (6.064%)  route 11.649ns (93.936%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 15.893 - 12.999 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.710     3.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X57Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.456     3.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/curr_state_reg[3]_rep/Q
                         net (fo=128, routed)        11.649    15.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[132]_0
    SLICE_X64Y146        MUXF7 (Prop_muxf7_S_O)       0.296    15.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[242]_i_1__4/O
                         net (fo=1, routed)           0.000    15.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/mult_b[242]
    SLICE_X64Y146        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[242]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.715    15.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X64Y146        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[242]/C
                         clock pessimism              0.129    16.022    
                         clock uncertainty           -0.198    15.824    
    SLICE_X64Y146        FDCE (Setup_fdce_C_D)        0.064    15.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[242]
  -------------------------------------------------------------------
                         required time                         15.888    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.277ns  (logic 0.732ns (5.962%)  route 11.545ns (94.038%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 15.789 - 12.999 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.712     3.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X56Y54         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         FDCE (Prop_fdce_C_Q)         0.456     3.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/curr_state_reg[3]/Q
                         net (fo=129, routed)        11.545    15.007    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[0]_0[2]
    SLICE_X91Y19         MUXF7 (Prop_muxf7_S_O)       0.276    15.283 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[73]_i_1__3/O
                         net (fo=1, routed)           0.000    15.283    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/mult_b[73]
    SLICE_X91Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.611    15.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/clk
    SLICE_X91Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[73]/C
                         clock pessimism              0.115    15.904    
                         clock uncertainty           -0.198    15.706    
    SLICE_X91Y19         FDCE (Setup_fdce_C_D)        0.064    15.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/mod_mult/b_r_reg[73]
  -------------------------------------------------------------------
                         required time                         15.770    
                         arrival time                         -15.283    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 6.383ns (51.647%)  route 5.976ns (48.353%))
  Logic Levels:           46  (CARRY4=45 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 15.657 - 12.999 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.649     2.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X33Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.456     3.399 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mult_en_reg/Q
                         net (fo=1309, routed)        5.967     9.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/mult_en
    SLICE_X42Y50         LUT4 (Prop_lut4_I2_O)        0.124     9.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum[80]_i_4__0/O
                         net (fo=1, routed)           0.000     9.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum[80]_i_4__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[80]_i_1__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[84]_i_1__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.257    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[88]_i_1__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[92]_i_1__0_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[96]_i_1__0_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[100]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[100]_i_1__0_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[104]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[104]_i_1__0_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[108]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[108]_i_1__0_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[112]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[112]_i_1__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[116]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.076    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[116]_i_1__0_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.193 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[120]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.193    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[120]_i_1__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.310 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[124]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[124]_i_1__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.427 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[128]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[128]_i_1__0_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.544 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[132]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.544    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[132]_i_1__0_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[136]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[136]_i_1__0_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[140]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[140]_i_1__0_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[144]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[144]_i_1__0_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[148]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[148]_i_1__0_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[152]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.129    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[152]_i_1__0_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[156]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[156]_i_1__0_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[160]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[160]_i_1__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[164]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[164]_i_1__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[168]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[168]_i_1__0_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[172]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[172]_i_1__0_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[176]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    12.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[176]_i_1__0_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[180]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[180]_i_1__0_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.074 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[184]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[184]_i_1__0_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[188]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[188]_i_1__0_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[192]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[192]_i_1__0_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[196]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[196]_i_1__0_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.542 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[200]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[200]_i_1__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[204]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[204]_i_1__0_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[208]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[208]_i_1__0_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[212]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[212]_i_1__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[216]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.010    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[216]_i_1__0_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[220]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[220]_i_1__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.244 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[224]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.244    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[224]_i_1__0_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[228]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.361    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[228]_i_1__0_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[232]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[232]_i_1__0_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[236]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.595    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[236]_i_1__0_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[240]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[240]_i_1__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[244]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[244]_i_1__0_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.946 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[248]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.946    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[248]_i_1__0_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[252]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    15.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[252]_i_1__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.302 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    15.302    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[256]_i_1__0_n_5
    SLICE_X42Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.479    15.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X42Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[255]/C
                         clock pessimism              0.229    15.886    
                         clock uncertainty           -0.198    15.688    
    SLICE_X42Y94         FDCE (Setup_fdce_C_D)        0.109    15.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_sum_reg[255]
  -------------------------------------------------------------------
                         required time                         15.797    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                  0.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/pwr_message_reg[2][168]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[168]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.295ns (57.499%)  route 0.218ns (42.501%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X39Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/pwr_message_reg[2][168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/pwr_message_reg[2][168]/Q
                         net (fo=1, routed)           0.162     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/i___273_0[168]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/i__i_1__355/O
                         net (fo=1, routed)           0.056     1.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/pwr_message[0]_3[168]
    SLICE_X42Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.342 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/i___360/O
                         net (fo=1, routed)           0.000     1.342    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[168]_1
    SLICE_X42Y100        MUXF7 (Prop_muxf7_I1_O)      0.064     1.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[168]_i_1__0/O
                         net (fo=1, routed)           0.000     1.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/mult_b[168]
    SLICE_X42Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X42Y100        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[168]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.134     1.376    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/b_r_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][95]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[95]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.977%)  route 0.202ns (52.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X53Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][95]/Q
                         net (fo=2, routed)           0.202     1.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[255]_6[95]
    SLICE_X49Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[95]_i_1__2/O
                         net (fo=1, routed)           0.000     1.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult_n_1460
    SLICE_X49Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X49Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[95]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.091     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[5][249]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[0][249]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.197%)  route 0.168ns (56.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.629     0.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X49Y119        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[5][249]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDCE (Prop_fdce_C_Q)         0.128     1.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[5][249]/Q
                         net (fo=2, routed)           0.168     1.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[0][255]_0[249]
    SLICE_X50Y119        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[0][249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.896     1.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/clk
    SLICE_X50Y119        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[0][249]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y119        FDCE (Hold_fdce_C_D)         0.007     1.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[5].exponentiation_inst/pwr_message_reg[0][249]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][120]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.536%)  route 0.205ns (52.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X52Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[6][120]/Q
                         net (fo=2, routed)           0.205     1.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[255]_6[120]
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[120]_i_1__2/O
                         net (fo=1, routed)           0.000     1.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult_n_1435
    SLICE_X49Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.823     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X49Y59         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[120]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y59         FDCE (Hold_fdce_C_D)         0.092     1.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]/Q
                         net (fo=1, routed)           0.056     1.124    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/DIA0
    SLICE_X10Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X10Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.284     0.941    
    SLICE_X10Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y36         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X18Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X18Y36         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.593     0.929    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.125    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X16Y39         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X16Y39         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.287     0.942    
    SLICE_X16Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y4           FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.220     1.321    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X2Y4           RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.287     0.974    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.284    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y4           FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.220     1.321    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X2Y4           RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.287     0.974    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.284    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.625     0.961    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X3Y4           FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.102 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=24, routed)          0.220     1.321    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X2Y4           RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X2Y4           RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.287     0.974    
    SLICE_X2Y4           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.284    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X1Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X1Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.999      10.423     RAMB36_X0Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.999      10.423     RAMB36_X0Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.999      10.844     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X6Y0      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X7Y12     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X7Y12     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X7Y12     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         12.999      11.999     SLICE_X7Y12     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.500       5.250      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.500       5.250      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.500       5.250      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.500       5.250      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.500       5.250      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.499       5.249      SLICE_X10Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][159]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.743ns (8.299%)  route 8.210ns (91.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 15.787 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.562    12.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X99Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][159]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.609    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X99Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][159]/C
                         clock pessimism              0.129    15.916    
                         clock uncertainty           -0.198    15.718    
    SLICE_X99Y99         FDCE (Recov_fdce_C_CLR)     -0.405    15.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][159]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][160]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.743ns (8.299%)  route 8.210ns (91.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 15.787 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.562    12.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X99Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][160]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.609    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X99Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][160]/C
                         clock pessimism              0.129    15.916    
                         clock uncertainty           -0.198    15.718    
    SLICE_X99Y99         FDCE (Recov_fdce_C_CLR)     -0.405    15.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][160]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][161]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.743ns (8.299%)  route 8.210ns (91.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 15.787 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.562    12.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X99Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.609    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X99Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][161]/C
                         clock pessimism              0.129    15.916    
                         clock uncertainty           -0.198    15.718    
    SLICE_X99Y99         FDCE (Recov_fdce_C_CLR)     -0.405    15.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[1][161]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[229]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.743ns (8.299%)  route 8.210ns (91.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 15.787 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.562    12.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X98Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[229]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.609    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X98Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[229]/C
                         clock pessimism              0.129    15.916    
                         clock uncertainty           -0.198    15.718    
    SLICE_X98Y99         FDCE (Recov_fdce_C_CLR)     -0.319    15.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[229]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[230]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 0.743ns (8.299%)  route 8.210ns (91.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 15.787 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.562    12.091    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X98Y99         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[230]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.609    15.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X98Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[230]/C
                         clock pessimism              0.129    15.916    
                         clock uncertainty           -0.198    15.718    
    SLICE_X98Y99         FDCE (Recov_fdce_C_CLR)     -0.319    15.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[230]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[183]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 0.743ns (8.335%)  route 8.171ns (91.665%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 15.899 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.523    12.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X88Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[183]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.721    15.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X88Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[183]/C
                         clock pessimism              0.147    16.046    
                         clock uncertainty           -0.198    15.848    
    SLICE_X88Y101        FDCE (Recov_fdce_C_CLR)     -0.405    15.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[183]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[211]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 0.743ns (8.335%)  route 8.171ns (91.665%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 15.899 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.523    12.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X88Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[211]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.721    15.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X88Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[211]/C
                         clock pessimism              0.147    16.046    
                         clock uncertainty           -0.198    15.848    
    SLICE_X88Y101        FDCE (Recov_fdce_C_CLR)     -0.405    15.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[211]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[219]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 0.743ns (8.335%)  route 8.171ns (91.665%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 15.899 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.523    12.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X88Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[219]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.721    15.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X88Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[219]/C
                         clock pessimism              0.147    16.046    
                         clock uncertainty           -0.198    15.848    
    SLICE_X88Y101        FDCE (Recov_fdce_C_CLR)     -0.405    15.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[219]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[221]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 0.743ns (8.335%)  route 8.171ns (91.665%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 15.899 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.523    12.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X88Y101        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[221]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.721    15.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X88Y101        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[221]/C
                         clock pessimism              0.147    16.046    
                         clock uncertainty           -0.198    15.848    
    SLICE_X88Y101        FDCE (Recov_fdce_C_CLR)     -0.405    15.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[221]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[167]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 0.743ns (8.337%)  route 8.169ns (91.663%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 15.898 - 12.999 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.717     8.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.124     8.497 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.931     9.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     9.529 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       2.521    12.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X84Y104        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[167]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.178 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.720    15.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X84Y104        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[167]/C
                         clock pessimism              0.147    16.045    
                         clock uncertainty           -0.198    15.847    
    SLICE_X84Y104        FDCE (Recov_fdce_C_CLR)     -0.405    15.442    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/b_r_reg[167]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  3.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[65]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X92Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X92Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[65]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[66]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X92Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[66]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X92Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[66]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[67]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X92Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X92Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[67]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[68]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X92Y48         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X92Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[68]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[53]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X94Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X94Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[53]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X94Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[54]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X94Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X94Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[54]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X94Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[55]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X94Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X94Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[55]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X94Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[56]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X94Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X94Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[56]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X94Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[57]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X94Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X94Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[57]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X94Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             3.047ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[58]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.235ns (7.289%)  route 2.989ns (92.711%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.966     3.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n
    SLICE_X46Y45         LUT1 (Prop_lut1_I0_O)        0.045     3.150 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.349     3.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.525 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[0].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=31176, routed)       0.674     4.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X94Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X94Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[58]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X94Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_sum_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           4.199    
  -------------------------------------------------------------------
                         slack                                  3.047    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.801ns  (logic 0.124ns (3.263%)  route 3.677ns (96.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.677     3.677    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.124     3.801 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.801    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.652     2.831    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.045ns (2.867%)  route 1.525ns (97.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.197ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.525     1.525    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.570 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.570    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.911     1.277    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.993ns  (logic 0.642ns (7.139%)  route 8.351ns (92.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           7.612    11.268    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X15Y12         LUT1 (Prop_lut1_I0_O)        0.124    11.392 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.739    12.131    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y12          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.654     2.833    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y12          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 0.518ns (7.245%)  route 6.632ns (92.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.632    10.288    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X23Y12         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.574     2.753    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X23Y12         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 0.671ns (16.193%)  route 3.473ns (83.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.941     6.591    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.153     6.744 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.276    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y42          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.657     2.836    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y42          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 0.671ns (16.193%)  route 3.473ns (83.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.941     6.591    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.153     6.744 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.276    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y42          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.657     2.836    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y42          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 0.671ns (16.193%)  route 3.473ns (83.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.941     6.591    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.153     6.744 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.276    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y42          FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.657     2.836    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y42          FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 0.672ns (16.375%)  route 3.432ns (83.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.767     6.417    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.154     6.571 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.665     7.236    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.575     2.754    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 0.672ns (16.375%)  route 3.432ns (83.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.767     6.417    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.154     6.571 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.665     7.236    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.575     2.754    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 0.672ns (16.375%)  route 3.432ns (83.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.767     6.417    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.154     6.571 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.665     7.236    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y36         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.575     2.754    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y36         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 0.642ns (15.667%)  route 3.456ns (84.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.941     6.591    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.515     7.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y42          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.658     2.837    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y42          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 0.642ns (15.667%)  route 3.456ns (84.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.838     3.132    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     3.650 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.941     6.591    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     6.715 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.515     7.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y42          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       1.658     2.837    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y42          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.701%)  route 0.388ns (70.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y147        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.388     1.527    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X33Y136        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.906     1.272    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X33Y136        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.207ns (18.684%)  route 0.901ns (81.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.724     1.850    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y14          LUT1 (Prop_lut1_I0_O)        0.043     1.893 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.069    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.207ns (18.684%)  route 0.901ns (81.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.724     1.850    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y14          LUT1 (Prop_lut1_I0_O)        0.043     1.893 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.069    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.207ns (18.684%)  route 0.901ns (81.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.724     1.850    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y14          LUT1 (Prop_lut1_I0_O)        0.043     1.893 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     2.069    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.209ns (18.122%)  route 0.944ns (81.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.546     1.671    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.045     1.716 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.398     2.115    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y10          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y10          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.209ns (18.122%)  route 0.944ns (81.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.546     1.671    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.045     1.716 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.398     2.115    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y10          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y10          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.209ns (18.122%)  route 0.944ns (81.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.546     1.671    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y10          LUT1 (Prop_lut1_I0_O)        0.045     1.716 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.398     2.115    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X8Y10          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.863     1.229    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y10          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.209ns (17.370%)  route 0.994ns (82.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.758     1.884    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.929 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.236     2.165    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.209ns (17.370%)  route 0.994ns (82.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.758     1.884    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.929 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.236     2.165    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.209ns (17.370%)  route 0.994ns (82.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.758     1.884    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X4Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.929 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.236     2.165    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38147, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





