Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 21:45:29 2024
| Host         : LAPTOP-CTGPC8H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file piso_timing_summary_routed.rpt -pb piso_timing_summary_routed.pb -rpx piso_timing_summary_routed.rpx -warn_on_violation
| Design       : piso
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (10)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 3.691ns (55.704%)  route 2.935ns (44.296%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  ce_IBUF_inst/O
                         net (fo=9, routed)           1.156     2.107    ce_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     2.231 f  sout_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.779     4.010    sout_TRI
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.616     6.626 r  sout_OBUFT_inst/O
                         net (fo=0)                   0.000     6.626    sout
    V17                                                               r  sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            inet_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.728ns  (logic 1.087ns (39.871%)  route 1.640ns (60.129%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  ld_IBUF_inst/O
                         net (fo=8, routed)           1.640     2.574    ld_IBUF
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.154     2.728 r  inet[5]_i_1/O
                         net (fo=1, routed)           0.000     2.728    p_0_in[5]
    SLICE_X0Y4           FDRE                                         r  inet_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            inet_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.698ns  (logic 1.057ns (39.202%)  route 1.640ns (60.798%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  ld_IBUF_inst/O
                         net (fo=8, routed)           1.640     2.574    ld_IBUF
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124     2.698 r  inet[4]_i_1/O
                         net (fo=1, routed)           0.000     2.698    p_0_in[4]
    SLICE_X0Y4           FDRE                                         r  inet_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            inet_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.648ns  (logic 1.085ns (40.995%)  route 1.562ns (59.005%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  ld_IBUF_inst/O
                         net (fo=8, routed)           1.562     2.496    ld_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.152     2.648 r  inet[7]_i_1/O
                         net (fo=1, routed)           0.000     2.648    p_0_in[7]
    SLICE_X0Y6           FDRE                                         r  inet_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            inet_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.620ns  (logic 1.057ns (40.365%)  route 1.562ns (59.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  ld_IBUF_inst/O
                         net (fo=8, routed)           1.562     2.496    ld_IBUF
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.124     2.620 r  inet[6]_i_1/O
                         net (fo=1, routed)           0.000     2.620    p_0_in[6]
    SLICE_X0Y6           FDRE                                         r  inet_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin[1]
                            (input port)
  Destination:            inet_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.521ns  (logic 1.083ns (42.961%)  route 1.438ns (57.039%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  pin[1] (IN)
                         net (fo=0)                   0.000     0.000    pin[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  pin_IBUF[1]_inst/O
                         net (fo=1, routed)           1.438     2.369    pin_IBUF[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.152     2.521 r  inet[1]_i_1/O
                         net (fo=1, routed)           0.000     2.521    p_0_in[1]
    SLICE_X0Y4           FDRE                                         r  inet_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin[3]
                            (input port)
  Destination:            inet_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.449ns  (logic 1.087ns (44.392%)  route 1.362ns (55.608%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  pin[3] (IN)
                         net (fo=0)                   0.000     0.000    pin[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  pin_IBUF[3]_inst/O
                         net (fo=1, routed)           1.362     2.297    pin_IBUF[3]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.152     2.449 r  inet[3]_i_1/O
                         net (fo=1, routed)           0.000     2.449    p_0_in[3]
    SLICE_X0Y4           FDRE                                         r  inet_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            inet_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 1.057ns (44.988%)  route 1.293ns (55.012%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  ld_IBUF_inst/O
                         net (fo=8, routed)           1.293     2.227    ld_IBUF
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124     2.351 r  inet[0]_i_1/O
                         net (fo=1, routed)           0.000     2.351    p_0_in[0]
    SLICE_X0Y4           FDRE                                         r  inet_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            inet_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.343ns  (logic 1.057ns (45.140%)  route 1.285ns (54.860%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    W17                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  ld_IBUF_inst/O
                         net (fo=8, routed)           1.285     2.219    ld_IBUF
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124     2.343 r  inet[2]_i_1/O
                         net (fo=1, routed)           0.000     2.343    p_0_in[2]
    SLICE_X0Y4           FDRE                                         r  inet_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            inet_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.283ns  (logic 0.951ns (41.662%)  route 1.332ns (58.338%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  ce_IBUF_inst/O
                         net (fo=9, routed)           1.332     2.283    ce_IBUF
    SLICE_X0Y4           FDRE                                         r  inet_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inet_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inet_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.192ns (50.329%)  route 0.189ns (49.671%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  inet_reg[6]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inet_reg[6]/Q
                         net (fo=1, routed)           0.189     0.330    inet_reg_n_0_[6]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.051     0.381 r  inet[5]_i_1/O
                         net (fo=1, routed)           0.000     0.381    p_0_in[5]
    SLICE_X0Y4           FDRE                                         r  inet_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inet_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inet_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  inet_reg[1]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inet_reg[1]/Q
                         net (fo=1, routed)           0.158     0.286    inet_reg_n_0_[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.099     0.385 r  inet[0]_i_1/O
                         net (fo=1, routed)           0.000     0.385    p_0_in[0]
    SLICE_X0Y4           FDRE                                         r  inet_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inet_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inet_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  inet_reg[7]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inet_reg[7]/Q
                         net (fo=1, routed)           0.158     0.286    inet_reg_n_0_[7]
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.099     0.385 r  inet[6]_i_1/O
                         net (fo=1, routed)           0.000     0.385    p_0_in[6]
    SLICE_X0Y6           FDRE                                         r  inet_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inet_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inet_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.177%)  route 0.200ns (51.823%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  inet_reg[4]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inet_reg[4]/Q
                         net (fo=1, routed)           0.200     0.341    inet_reg_n_0_[4]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.045     0.386 r  inet[3]_i_1/O
                         net (fo=1, routed)           0.000     0.386    p_0_in[3]
    SLICE_X0Y4           FDRE                                         r  inet_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inet_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inet_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.185ns (45.574%)  route 0.221ns (54.426%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  inet_reg[2]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inet_reg[2]/Q
                         net (fo=1, routed)           0.221     0.362    inet_reg_n_0_[2]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.044     0.406 r  inet[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    p_0_in[1]
    SLICE_X0Y4           FDRE                                         r  inet_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inet_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inet_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.226ns (49.770%)  route 0.228ns (50.230%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  inet_reg[3]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inet_reg[3]/Q
                         net (fo=1, routed)           0.228     0.356    inet_reg_n_0_[3]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.098     0.454 r  inet[2]_i_1/O
                         net (fo=1, routed)           0.000     0.454    p_0_in[2]
    SLICE_X0Y4           FDRE                                         r  inet_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inet_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inet_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.226ns (49.682%)  route 0.229ns (50.318%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  inet_reg[5]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inet_reg[5]/Q
                         net (fo=1, routed)           0.229     0.357    inet_reg_n_0_[5]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.098     0.455 r  inet[4]_i_1/O
                         net (fo=1, routed)           0.000     0.455    p_0_in[4]
    SLICE_X0Y4           FDRE                                         r  inet_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            inet_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.180ns (30.155%)  route 0.417ns (69.845%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  ce_IBUF_inst/O
                         net (fo=9, routed)           0.417     0.597    ce_IBUF
    SLICE_X0Y6           FDRE                                         r  inet_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            inet_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.180ns (30.155%)  route 0.417ns (69.845%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  ce_IBUF_inst/O
                         net (fo=9, routed)           0.417     0.597    ce_IBUF
    SLICE_X0Y6           FDRE                                         r  inet_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin[7]
                            (input port)
  Destination:            inet_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.211ns (33.310%)  route 0.422ns (66.690%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  pin[7] (IN)
                         net (fo=0)                   0.000     0.000    pin[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  pin_IBUF[7]_inst/O
                         net (fo=1, routed)           0.422     0.587    pin_IBUF[7]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.046     0.633 r  inet[7]_i_1/O
                         net (fo=1, routed)           0.000     0.633    p_0_in[7]
    SLICE_X0Y6           FDRE                                         r  inet_reg[7]/D
  -------------------------------------------------------------------    -------------------





