# Reading C:/Users/ericr/Desktop/poli/anul2/ac/modelsim/modelsim/tcl/vsim/pref.tcl 
# OpenFile C:/Users/ericr/Desktop/poli/anul2/ac/AC/lab6/ex1.v 
do run_ex1.txt
# ex1.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# ** Error: ex1.v(14): near "else": syntax error, unexpected "else"
# ** Error: ex1.v(35): Undefined variable: rst.
# -- Compiling module ex1_tb
# ** Error: ex1.v(85): near "EOF": syntax error, unexpected "end of source code"
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# ** Error: ex1.v(86): near "EOF": syntax error, unexpected "end of source code"
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# ** Error: ex1.v(86): near "EOF": syntax error, unexpected "end of source code"
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex3_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex3_tb 
# ** Error: (vsim-3170) Could not find 'C:\Users\ericr\Desktop\poli\anul2\ac\AC\lab6\work.ex3_tb'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_ex1.txt PAUSED at line 25
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# ** Error: (vsim-3053) ex1.v(51): Illegal output or inout port connection (port 'out').
#         Region: /ex1_tb/dut
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_ex1.txt PAUSED at line 25
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
# ** Error: No Design Loaded!
# Error in macro ./run_ex1.txt line 28
# No Design Loaded!
#     while executing
# "run 500"
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# ** Error: ex1.v(88): near "#": syntax error, unexpected '#'
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# ** Error: ex1.v(88): near "#": syntax error, unexpected '#'
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# ** Error: ex1.v(88): near "=": syntax error, unexpected '='
# correct the compilation errors
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
do run_ex1.txt
# ex1.v
# ex1_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex1
# -- Compiling module ex1_tb
# 
# Top level modules:
# 	ex1_tb
# vsim -voptargs=+acc ex1_tb 
# Loading work.ex1_tb
# Loading work.ex1
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex2
# ** Error: ex2.v(5): near "=": syntax error, unexpected '='
# -- Compiling module ex2_tb
# correct the compilation errors
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex2
# ** Error: ex2.v(9): Undefined variable: out.
# -- Compiling module ex2_tb
# correct the compilation errors
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex2
# ** Error: ex2.v(9): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(12): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(17): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(22): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(27): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(32): (vlog-2110) Illegal reference to net "o".
# -- Compiling module ex2_tb
# correct the compilation errors
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex2
# ** Error: ex2.v(9): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(12): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(17): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(22): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(27): (vlog-2110) Illegal reference to net "o".
# ** Error: ex2.v(32): (vlog-2110) Illegal reference to net "o".
# -- Compiling module ex2_tb
# correct the compilation errors
do run_ex2.txt
# ex2.v
# ex2_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module ex2
# -- Compiling module ex2_tb
# 
# Top level modules:
# 	ex2_tb
# vsim -voptargs=+acc ex2_tb 
# Loading work.ex2_tb
# Loading work.ex2
# ** Warning: (vsim-3017) ex2.v(52): [TFMPC] - Too few port connections. Expected 4, found 3.
#         Region: /ex2_tb/dut
# ** Warning: (vsim-3722) ex2.v(52): [TFMPC] - Missing connection for port 'rst_b'.
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
cd ..
pwd
# C:/Users/ericr/Desktop/poli/anul2/ac/AC
cd lab7
pwd
# C:/Users/ericr/Desktop/poli/anul2/ac/AC/lab7
do run_pktmux.txt
# pktmux.v
# pktmux_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pktmux
# ** Error: pktmux.v(5): near "{": syntax error, unexpected '{', expecting ',' or '}'
# -- Compiling module pktmux_tb
# correct the compilation errors
do run_pktmux.txt
# pktmux.v
# pktmux_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pktmux
# ** Error: pktmux.v(5): near ";": syntax error, unexpected ';', expecting ',' or '}'
# -- Compiling module pktmux_tb
# correct the compilation errors
do run_pktmux.txt
# pktmux.v
# pktmux_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pktmux
# ** Error: pktmux.v(5): Illegal concatenation of an unsized constant.
# -- Compiling module pktmux_tb
# correct the compilation errors
do run_pktmux.txt
# pktmux.v
# pktmux_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pktmux
# -- Compiling module pktmux_tb
# 
# Top level modules:
# 	pktmux_tb
# vsim -voptargs=+acc pktmux_tb 
# Loading work.pktmux_tb
# Loading work.pktmux
do run_pktmux.txt
# pktmux.v
# pktmux_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pktmux
# -- Compiling module pktmux_tb
# 
# Top level modules:
# 	pktmux_tb
# vsim -voptargs=+acc pktmux_tb 
# Loading work.pktmux_tb
# Loading work.pktmux
quit -sim
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# ** Error: regfl.v(25): near "input": syntax error, unexpected "input", expecting ')'
# correct the compilation errors
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# ** Error: regfl.v(25): near "input": syntax error, unexpected "input", expecting ')'
# correct the compilation errors
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# ** Error: regfl.v(25): near "input": syntax error, unexpected "input", expecting ')'
# correct the compilation errors
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (64) for port 'd'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (64) for port 'd'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (64) for port 'd'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (64) for port 'd'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (64) for port 'd'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (64) for port 'd'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (64) for port 'd'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[7]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (64) for port 'd'.
#         Region: /regfl_tb/dut/loop[7]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (8 or 8) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'clr'.
#         Region: /regfl_tb/dut/loop[7]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
quit -sim
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Warning: (vsim-3015) regfl.v(75): [PCDPC] - Port size (513 or 513) does not match connection size (512) for port 'q'.
#         Region: /regfl_tb/dut
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# ** Warning: (vsim-3015) regfl.v(49): [PCDPC] - Port size (64 or 64) does not match connection size (65) for port 'q'.
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Error: (vsim-3053) regfl.v(75): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[0]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[1]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[2]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[3]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[4]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[5]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[6]/register
# ** Error: (vsim-3053) regfl.v(49): Illegal output or inout port connection (port 'q').
#         Region: /regfl_tb/dut/loop[7]/register
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_regfl.txt PAUSED at line 25
quit -sim
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
# ** Error: No Design Loaded!
# Error in macro ./run_regfl.txt line 29
# No Design Loaded!
#     while executing
# "run -all"
do run_regfl.txt
# regfl.v
# regfl_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module dec
# -- Compiling module rgst
# -- Compiling module regfl
# -- Compiling module regfl_tb
# 
# Top level modules:
# 	regfl_tb
# vsim -voptargs=+acc regfl_tb 
# Loading work.regfl_tb
# Loading work.regfl
# Loading work.dec
# Loading work.rgst
