 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : meas_pred
Version: I-2013.12-SP2
Date   : Sun Feb 12 20:39:48 2017
****************************************

Operating Conditions: ss_typical_max_0p99v_125c   Library: sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c
Wire Load Model Mode: top

  Startpoint: y_ave_top_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_5_/CK (DFFRPQ_X4M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_5_/Q (DFFRPQ_X4M_A12TL40)                 0.15       0.15 r
  U1015/Y (INV_X7P5M_A12TL40)                             0.02       0.17 f
  U1013/Y (NOR2_X8A_A12TL40)                              0.03       0.20 r
  U1014/Y (OAI21_X2M_A12TL40)                             0.04       0.24 f
  U947/Y (AOI21_X4M_A12TL40)                              0.05       0.29 r
  U1136/Y (OAI21_X4M_A12TL40)                             0.03       0.32 f
  U1148/Y (AOI21_X6M_A12TL40)                             0.04       0.36 r
  U939/Y (INV_X6M_A12TL40)                                0.03       0.39 f
  U1149/Y (INV_X16M_A12TL40)                              0.03       0.42 r
  U1155/Y (MXIT2_X1M_A12TL40)                             0.06       0.49 r
  U1166/CO (ADDFH_X2M_A12TL40)                            0.16       0.64 r
  U1179/Y (NAND2_X2A_A12TL40)                             0.04       0.69 f
  U1180/Y (OAI21_X2M_A12TL40)                             0.07       0.76 r
  U1181/Y (AOI21_X4M_A12TL40)                             0.05       0.80 f
  U1069/Y (INV_X6M_A12TL40)                               0.03       0.83 r
  U734/Y (XNOR2_X2M_A12TL40)                              0.06       0.90 r
  U1389/Y (XOR2_X3M_A12TL40)                              0.11       1.00 r
  U1403/Y (INV_X3M_A12TL40)                               0.04       1.04 f
  U2217/Y (NAND2_X1A_A12TL40)                             0.04       1.09 r
  U2218/Y (AO21A1AI2_X2M_A12TL40)                         0.06       1.15 f
  U2227/CON (CGENCON_X2M_A12TL40)                         0.11       1.26 r
  U766/Y (INV_X1M_A12TL40)                                0.04       1.31 f
  U2235/Y (AOI22_X2M_A12TL40)                             0.07       1.38 r
  U2241/Y (OA1B2_X3M_A12TL40)                             0.08       1.45 r
  U2242/Y (NAND2_X3A_A12TL40)                             0.03       1.49 f
  U2344/Y (NAND2_X4A_A12TL40)                             0.02       1.51 r
  U2354/Y (NAND4_X4A_A12TL40)                             0.04       1.55 f
  U2355/Y (INV_X6M_A12TL40)                               0.04       1.59 r
  U2356/Y (NAND2_X8A_A12TL40)                             0.05       1.64 f
  U953/Y (NOR2B_X6M_A12TL40)                              0.05       1.69 r
  U2497/Y (INV_X4M_A12TL40)                               0.02       1.71 f
  U2498/Y (NOR2_X4M_A12TL40)                              0.04       1.75 r
  U2499/Y (INV_X3M_A12TL40)                               0.03       1.78 f
  U1070/Y (AOI21_X8M_A12TL40)                             0.04       1.82 r
  U2513/Y (OAI21_X6M_A12TL40)                             0.04       1.86 f
  U2538/Y (INV_X2M_A12TL40)                               0.04       1.90 r
  U1101/Y (OAI21_X4M_A12TL40)                             0.04       1.94 f
  U1100/Y (XNOR2_X4M_A12TL40)                             0.05       1.99 r
  U817/Y (OAI22_X2M_A12TL40)                              0.05       2.04 f
  U985/Y (AOI2XB1_X4M_A12TL40)                            0.07       2.11 r
  U2544/Y (AND2_X4M_A12TL40)                              0.07       2.18 r
  U1105/Y (NAND2_X4A_A12TL40)                             0.02       2.20 f
  U2701/Y (NAND2_X4A_A12TL40)                             0.10       2.30 r
  U2932/Y (AOI22_X2M_A12TL40)                             0.05       2.35 f
  U1082/Y (NAND2_X4A_A12TL40)                             0.06       2.41 r
  U2934/Y (NAND2_X2A_A12TL40)                             0.04       2.45 f
  U1030/Y (NAND3_X4A_A12TL40)                             0.10       2.55 r
  U709/Y (NAND2_X1A_A12TL40)                              0.06       2.61 f
  U3075/Y (INV_X2M_A12TL40)                               0.04       2.65 r
  U3076/Y (AOI21_X2M_A12TL40)                             0.04       2.69 f
  U1050/Y (OAI21_X6M_A12TL40)                             0.04       2.74 r
  U3077/Y (XOR2_X2M_A12TL40)                              0.05       2.78 f
  U1060/Y (NAND2B_X6M_A12TL40)                            0.06       2.84 f
  U3078/Y (INV_X2M_A12TL40)                               0.02       2.86 r
  y_buf_le_reg_9_/D (DFFRPQ_X3M_A12TL40)                  0.00       2.86 r
  data arrival time                                                  2.86

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_le_reg_9_/CK (DFFRPQ_X3M_A12TL40)                 0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2566/Y (OA22_X2M_A12TL40)                              0.10       2.19 r
  U2581/Y (NAND4_X4A_A12TL40)                             0.04       2.23 f
  U971/Y (NAND2_X6A_A12TL40)                              0.04       2.28 r
  U966/Y (AOI22_X6M_A12TL40)                              0.03       2.31 f
  U970/Y (AO1B2_X4M_A12TL40)                              0.04       2.35 r
  U2667/Y (NAND2_X2A_A12TL40)                             0.03       2.38 f
  U2668/Y (AO21B_X2M_A12TL40)                             0.10       2.48 r
  U957/Y (OR2_X2B_A12TL40)                                0.08       2.55 r
  U708/Y (NAND2_X2A_A12TL40)                              0.04       2.60 f
  U2870/Y (OAI21_X4M_A12TL40)                             0.05       2.65 r
  U1042/Y (AOI21_X4M_A12TL40)                             0.04       2.69 f
  U1041/Y (OAI21_X8M_A12TL40)                             0.05       2.74 r
  U3230/Y (AOI21_X2M_A12TL40)                             0.03       2.77 f
  U859/Y (XOR2_X0P7M_A12TL40)                             0.06       2.83 f
  U858/Y (NAND2_X1A_A12TL40)                              0.04       2.87 r
  y_buf_bot_reg_10_/D (DFFSQN_X1M_A12TL40)                0.00       2.87 r
  data arrival time                                                  2.87

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_bot_reg_10_/CK (DFFSQN_X1M_A12TL40)               0.00       2.90 r
  library setup time                                     -0.03       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_buf_le_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_5_/CK (DFFRPQ_X4M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_5_/Q (DFFRPQ_X4M_A12TL40)                  0.14       0.14 r
  U1049/Y (INV_X7P5M_A12TL40)                             0.02       0.17 f
  U1048/Y (NOR2_X6A_A12TL40)                              0.03       0.19 r
  U1323/Y (OAI21_X2M_A12TL40)                             0.04       0.23 f
  U1065/Y (AOI21_X3M_A12TL40)                             0.05       0.28 r
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 r
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 f
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 r
  U1332/Y (INV_X13M_A12TL40)                              0.02       0.43 f
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 r
  U1354/Y (MXT2_X2M_A12TL40)                              0.08       0.54 f
  U1356/Y (NOR2_X3M_A12TL40)                              0.06       0.59 r
  U1363/Y (OAI21_X2M_A12TL40)                             0.05       0.64 f
  U1024/Y (AOI21_X6M_A12TL40)                             0.05       0.69 r
  U1368/Y (OAI21_X4M_A12TL40)                             0.04       0.74 f
  U1370/Y (AOI21_X6M_A12TL40)                             0.07       0.80 r
  U1009/Y (OAI21B_X8M_A12TL40)                            0.04       0.85 f
  U1645/Y (AOI21_X6M_A12TL40)                             0.07       0.91 r
  U951/Y (INV_X7P5M_A12TL40)                              0.03       0.94 f
  U1814/Y (AO21_X3M_A12TL40)                              0.07       1.01 f
  U1827/Y (XOR2_X4M_A12TL40)                              0.05       1.06 r
  U1829/Y (XNOR2_X4M_A12TL40)                             0.07       1.13 r
  U1977/Y (XOR2_X1M_A12TL40)                              0.10       1.23 r
  U1058/Y (XNOR2_X2M_A12TL40)                             0.07       1.30 r
  U1979/CON (CGENI_X2M_A12TL40)                           0.06       1.36 f
  U2050/Y (NOR2_X2A_A12TL40)                              0.06       1.42 r
  U2051/Y (AOI22_X2M_A12TL40)                             0.04       1.46 f
  U2052/Y (OAI21_X4M_A12TL40)                             0.04       1.50 r
  U2054/Y (NAND2_X4A_A12TL40)                             0.03       1.53 f
  U2058/Y (NAND3_X6A_A12TL40)                             0.03       1.56 r
  U2066/Y (NAND2_X6A_A12TL40)                             0.03       1.59 f
  U2500/Y (NAND3_X2A_A12TL40)                             0.04       1.63 r
  U2501/Y (INV_X4M_A12TL40)                               0.02       1.65 f
  U2863/CO (ADDF_X2M_A12TL40)                             0.10       1.75 f
  U2861/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.85 f
  U2860/CO (ADDFH_X1P4M_A12TL40)                          0.10       1.95 f
  U962/CO (ADDFH_X1M_A12TL40)                             0.10       2.05 f
  U932/CO (ADDFH_X1M_A12TL40)                             0.11       2.15 f
  U2952/CO (ADDFH_X2M_A12TL40)                            0.10       2.25 f
  U959/CO (ADDFH_X1M_A12TL40)                             0.10       2.36 f
  U3157/CO (ADDFH_X2M_A12TL40)                            0.10       2.46 f
  U969/SUM (ADDFH_X1M_A12TL40)                            0.16       2.61 r
  U3163/Y (NAND2_X2A_A12TL40)                             0.05       2.66 f
  U3165/Y (OAI21_X2M_A12TL40)                             0.08       2.74 r
  U1098/Y (AOI21_X4M_A12TL40)                             0.04       2.77 f
  U1071/Y (XNOR2_X4M_A12TL40)                             0.05       2.82 f
  U1103/Y (NOR2_X4A_A12TL40)                              0.03       2.85 r
  y_buf_bot_reg_11_/D (DFFRPQ_X0P5M_A12TL40)              0.00       2.85 r
  data arrival time                                                  2.85

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_bot_reg_11_/CK (DFFRPQ_X0P5M_A12TL40)             0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_ave_top_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_5_/CK (DFFRPQ_X4M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_5_/Q (DFFRPQ_X4M_A12TL40)                 0.15       0.15 r
  U1015/Y (INV_X7P5M_A12TL40)                             0.02       0.17 f
  U1013/Y (NOR2_X8A_A12TL40)                              0.03       0.20 r
  U1014/Y (OAI21_X2M_A12TL40)                             0.04       0.24 f
  U947/Y (AOI21_X4M_A12TL40)                              0.05       0.29 r
  U1136/Y (OAI21_X4M_A12TL40)                             0.03       0.32 f
  U1148/Y (AOI21_X6M_A12TL40)                             0.04       0.36 r
  U939/Y (INV_X6M_A12TL40)                                0.03       0.39 f
  U1149/Y (INV_X16M_A12TL40)                              0.03       0.42 r
  U1155/Y (MXIT2_X1M_A12TL40)                             0.06       0.49 r
  U1166/CO (ADDFH_X2M_A12TL40)                            0.16       0.64 r
  U1179/Y (NAND2_X2A_A12TL40)                             0.04       0.69 f
  U1180/Y (OAI21_X2M_A12TL40)                             0.07       0.76 r
  U1181/Y (AOI21_X4M_A12TL40)                             0.05       0.80 f
  U1069/Y (INV_X6M_A12TL40)                               0.03       0.83 r
  U734/Y (XNOR2_X2M_A12TL40)                              0.06       0.90 r
  U1389/Y (XOR2_X3M_A12TL40)                              0.11       1.00 r
  U1403/Y (INV_X3M_A12TL40)                               0.04       1.04 f
  U2217/Y (NAND2_X1A_A12TL40)                             0.04       1.09 r
  U2218/Y (AO21A1AI2_X2M_A12TL40)                         0.06       1.15 f
  U2227/CON (CGENCON_X2M_A12TL40)                         0.11       1.26 r
  U766/Y (INV_X1M_A12TL40)                                0.04       1.31 f
  U2235/Y (AOI22_X2M_A12TL40)                             0.07       1.38 r
  U2241/Y (OA1B2_X3M_A12TL40)                             0.08       1.45 r
  U2242/Y (NAND2_X3A_A12TL40)                             0.03       1.49 f
  U2344/Y (NAND2_X4A_A12TL40)                             0.02       1.51 r
  U2354/Y (NAND4_X4A_A12TL40)                             0.04       1.55 f
  U2355/Y (INV_X6M_A12TL40)                               0.04       1.59 r
  U2356/Y (NAND2_X8A_A12TL40)                             0.05       1.64 f
  U953/Y (NOR2B_X6M_A12TL40)                              0.05       1.69 r
  U2497/Y (INV_X4M_A12TL40)                               0.02       1.71 f
  U2498/Y (NOR2_X4M_A12TL40)                              0.04       1.75 r
  U2499/Y (INV_X3M_A12TL40)                               0.03       1.78 f
  U1070/Y (AOI21_X8M_A12TL40)                             0.04       1.82 r
  U2513/Y (OAI21_X6M_A12TL40)                             0.04       1.86 f
  U2538/Y (INV_X2M_A12TL40)                               0.04       1.90 r
  U1101/Y (OAI21_X4M_A12TL40)                             0.04       1.94 f
  U1100/Y (XNOR2_X4M_A12TL40)                             0.05       1.99 r
  U817/Y (OAI22_X2M_A12TL40)                              0.05       2.04 f
  U985/Y (AOI2XB1_X4M_A12TL40)                            0.07       2.11 r
  U2544/Y (AND2_X4M_A12TL40)                              0.07       2.18 r
  U1105/Y (NAND2_X4A_A12TL40)                             0.02       2.20 f
  U2701/Y (NAND2_X4A_A12TL40)                             0.10       2.30 r
  U2932/Y (AOI22_X2M_A12TL40)                             0.05       2.35 f
  U1082/Y (NAND2_X4A_A12TL40)                             0.06       2.41 r
  U3176/Y (AO21A1AI2_X2M_A12TL40)                         0.05       2.46 f
  U3178/Y (NAND3_X2A_A12TL40)                             0.05       2.51 r
  U3208/SUM (ADDFH_X1P4M_A12TL40)                         0.14       2.65 f
  U836/Y (OR2_X1B_A12TL40)                                0.08       2.72 f
  U3211/Y (NAND2_X2A_A12TL40)                             0.03       2.75 r
  U3212/Y (XNOR2_X2M_A12TL40)                             0.06       2.82 r
  U3213/Y (NOR2_X2M_A12TL40)                              0.03       2.85 f
  y_buf_le_reg_11_/D (DFFRPQ_X1M_A12TL40)                 0.00       2.85 f
  data arrival time                                                  2.85

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_le_reg_11_/CK (DFFRPQ_X1M_A12TL40)                0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2566/Y (OA22_X2M_A12TL40)                              0.10       2.19 r
  U2581/Y (NAND4_X4A_A12TL40)                             0.04       2.23 f
  U971/Y (NAND2_X6A_A12TL40)                              0.04       2.28 r
  U966/Y (AOI22_X6M_A12TL40)                              0.03       2.31 f
  U970/Y (AO1B2_X4M_A12TL40)                              0.04       2.35 r
  U2667/Y (NAND2_X2A_A12TL40)                             0.03       2.38 f
  U2668/Y (AO21B_X2M_A12TL40)                             0.10       2.48 r
  U957/Y (OR2_X2B_A12TL40)                                0.08       2.55 r
  U708/Y (NAND2_X2A_A12TL40)                              0.04       2.60 f
  U2870/Y (OAI21_X4M_A12TL40)                             0.05       2.65 r
  U2930/Y (AO21_X2M_A12TL40)                              0.07       2.72 r
  U992/Y (AOI21_X4M_A12TL40)                              0.03       2.76 f
  U987/Y (XNOR2_X4M_A12TL40)                              0.04       2.80 f
  U1037/Y (NOR2B_X6M_A12TL40)                             0.06       2.85 f
  y_buf_bot_reg_8_/D (DFFRPQ_X1M_A12TL40)                 0.00       2.85 f
  data arrival time                                                  2.85

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_bot_reg_8_/CK (DFFRPQ_X1M_A12TL40)                0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2566/Y (OA22_X2M_A12TL40)                              0.10       2.19 r
  U2581/Y (NAND4_X4A_A12TL40)                             0.04       2.23 f
  U971/Y (NAND2_X6A_A12TL40)                              0.04       2.28 r
  U966/Y (AOI22_X6M_A12TL40)                              0.03       2.31 f
  U970/Y (AO1B2_X4M_A12TL40)                              0.04       2.35 r
  U2667/Y (NAND2_X2A_A12TL40)                             0.03       2.38 f
  U2668/Y (AO21B_X2M_A12TL40)                             0.10       2.48 r
  U957/Y (OR2_X2B_A12TL40)                                0.08       2.55 r
  U708/Y (NAND2_X2A_A12TL40)                              0.04       2.60 f
  U2870/Y (OAI21_X4M_A12TL40)                             0.05       2.65 r
  U2930/Y (AO21_X2M_A12TL40)                              0.07       2.72 r
  U3095/Y (XNOR2_X1M_A12TL40)                             0.05       2.77 r
  U3096/Y (NOR2B_X2M_A12TL40)                             0.08       2.85 r
  y_buf_bot_reg_7_/D (DFFRPQ_X1M_A12TL40)                 0.00       2.85 r
  data arrival time                                                  2.85

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_bot_reg_7_/CK (DFFRPQ_X1M_A12TL40)                0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2566/Y (OA22_X2M_A12TL40)                              0.10       2.19 r
  U2581/Y (NAND4_X4A_A12TL40)                             0.04       2.23 f
  U971/Y (NAND2_X6A_A12TL40)                              0.04       2.28 r
  U966/Y (AOI22_X6M_A12TL40)                              0.03       2.31 f
  U970/Y (AO1B2_X4M_A12TL40)                              0.04       2.35 r
  U2667/Y (NAND2_X2A_A12TL40)                             0.03       2.38 f
  U2668/Y (AO21B_X2M_A12TL40)                             0.10       2.48 r
  U2867/Y (NAND2_X1A_A12TL40)                             0.06       2.53 f
  U984/Y (INV_X3M_A12TL40)                                0.04       2.57 r
  U982/Y (AOI21_X4M_A12TL40)                              0.04       2.61 f
  U3114/Y (OA21_X2M_A12TL40)                              0.06       2.67 f
  U3214/Y (OAI21_X2M_A12TL40)                             0.05       2.72 r
  U3217/Y (XNOR2_X1M_A12TL40)                             0.06       2.77 r
  U3218/Y (NOR2B_X2M_A12TL40)                             0.08       2.85 r
  y_buf_bot_reg_6_/D (DFFRPQ_X1M_A12TL40)                 0.00       2.85 r
  data arrival time                                                  2.85

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_bot_reg_6_/CK (DFFRPQ_X1M_A12TL40)                0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2517/Y (OAI22_X3M_A12TL40)                             0.08       1.76 r
  U2518/Y (INV_X4M_A12TL40)                               0.04       1.79 f
  U2520/Y (NAND2_X4A_A12TL40)                             0.04       1.83 r
  U2559/Y (OAI21_X4M_A12TL40)                             0.04       1.87 f
  U2654/Y (AOI21_X3M_A12TL40)                             0.06       1.93 r
  U2655/Y (OAI21_X4M_A12TL40)                             0.04       1.97 f
  U1044/Y (AOI21_X3M_A12TL40)                             0.06       2.03 r
  U955/Y (XNOR2_X4M_A12TL40)                              0.07       2.10 r
  U2872/Y (OA22_X2M_A12TL40)                              0.07       2.18 r
  U2874/Y (NOR2B_X8M_A12TL40)                             0.06       2.24 r
  U2875/Y (NAND2_X4A_A12TL40)                             0.03       2.27 f
  U1053/Y (NAND2_X6A_A12TL40)                             0.04       2.31 r
  U1095/Y (OAI22_X6M_A12TL40)                             0.04       2.35 f
  U1093/Y (NOR2_X8A_A12TL40)                              0.07       2.42 r
  U930/Y (AO1B2_X3M_A12TL40)                              0.07       2.49 r
  U3209/SUM (ADDFH_X2M_A12TL40)                           0.15       2.64 f
  U835/Y (OR2_X1B_A12TL40)                                0.08       2.72 f
  U3234/Y (NAND2_X2A_A12TL40)                             0.03       2.75 r
  U3235/Y (XOR2_X1M_A12TL40)                              0.08       2.83 r
  U3236/Y (NAND2_X2A_A12TL40)                             0.03       2.87 f
  y_buf_le_reg_10_/D (DFFSQN_X3M_A12TL40)                 0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_le_reg_10_/CK (DFFSQN_X3M_A12TL40)                0.00       2.90 r
  library setup time                                     -0.03       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.04       2.06 f
  U2586/Y (OAI22_X2M_A12TL40)                             0.08       2.14 r
  U1084/Y (NOR2_X6A_A12TL40)                              0.04       2.18 f
  U2590/Y (NAND2_X3A_A12TL40)                             0.05       2.23 r
  U979/Y (NAND3_X4A_A12TL40)                              0.04       2.27 f
  U1091/Y (AND2_X8M_A12TL40)                              0.06       2.33 f
  U1090/Y (NAND2_X6A_A12TL40)                             0.02       2.35 r
  U1089/Y (NOR2_X8A_A12TL40)                              0.04       2.39 f
  U2638/Y (NOR2_X1A_A12TL40)                              0.08       2.47 r
  U2639/Y (INV_X2M_A12TL40)                               0.03       2.50 f
  U2646/Y (AOI21_X4M_A12TL40)                             0.07       2.57 r
  U1051/Y (OAI21_X8M_A12TL40)                             0.05       2.62 f
  U3097/Y (AO21_X2M_A12TL40)                              0.07       2.69 f
  U847/Y (AOI21_X1M_A12TL40)                              0.07       2.75 r
  U846/Y (XOR2_X0P7M_A12TL40)                             0.07       2.83 r
  U845/Y (NAND2_X1A_A12TL40)                              0.05       2.87 f
  y_buf_le_reg_8_/D (DFFSQN_X2M_A12TL40)                  0.00       2.87 f
  data arrival time                                                  2.87

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_le_reg_8_/CK (DFFSQN_X2M_A12TL40)                 0.00       2.90 r
  library setup time                                     -0.02       2.88
  data required time                                                 2.88
  --------------------------------------------------------------------------
  data required time                                                 2.88
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2586/Y (OAI22_X2M_A12TL40)                             0.06       2.15 f
  U1084/Y (NOR2_X6A_A12TL40)                              0.08       2.23 r
  U2590/Y (NAND2_X3A_A12TL40)                             0.05       2.28 f
  U2702/Y (NAND3_X2A_A12TL40)                             0.04       2.32 r
  U2703/Y (OAI21_X4M_A12TL40)                             0.04       2.37 f
  U2707/Y (OAI31_X6M_A12TL40)                             0.12       2.49 r
  U2727/Y (NAND2B_X6M_A12TL40)                            0.08       2.57 r
  U1052/Y (NAND2_X4A_A12TL40)                             0.03       2.60 f
  U1051/Y (OAI21_X8M_A12TL40)                             0.05       2.65 r
  U3112/Y (INV_X4M_A12TL40)                               0.02       2.66 f
  U850/Y (OAI21_X1M_A12TL40)                              0.07       2.73 r
  U3225/Y (XNOR2_X1M_A12TL40)                             0.07       2.80 r
  U848/Y (NOR2_X1A_A12TL40)                               0.04       2.84 f
  y_buf_le_reg_6_/D (DFFRPQ_X3M_A12TL40)                  0.00       2.84 f
  data arrival time                                                  2.84

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_le_reg_6_/CK (DFFRPQ_X3M_A12TL40)                 0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2566/Y (OA22_X2M_A12TL40)                              0.10       2.19 r
  U2581/Y (NAND4_X4A_A12TL40)                             0.04       2.23 f
  U971/Y (NAND2_X6A_A12TL40)                              0.04       2.28 r
  U966/Y (AOI22_X6M_A12TL40)                              0.03       2.31 f
  U970/Y (AO1B2_X4M_A12TL40)                              0.04       2.35 r
  U2667/Y (NAND2_X2A_A12TL40)                             0.03       2.38 f
  U2668/Y (AO21B_X2M_A12TL40)                             0.10       2.48 r
  U957/Y (OR2_X2B_A12TL40)                                0.08       2.55 r
  U708/Y (NAND2_X2A_A12TL40)                              0.04       2.60 f
  U2870/Y (OAI21_X4M_A12TL40)                             0.05       2.65 r
  U1042/Y (AOI21_X4M_A12TL40)                             0.04       2.69 f
  U1041/Y (OAI21_X8M_A12TL40)                             0.05       2.74 r
  U3222/Y (XNOR2_X1M_A12TL40)                             0.06       2.79 r
  U3223/Y (AND2_X2M_A12TL40)                              0.06       2.85 r
  y_buf_bot_reg_9_/D (DFFRPQ_X1M_A12TL40)                 0.00       2.85 r
  data arrival time                                                  2.85

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_bot_reg_9_/CK (DFFRPQ_X1M_A12TL40)                0.00       2.90 r
  library setup time                                     -0.03       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2586/Y (OAI22_X2M_A12TL40)                             0.06       2.15 f
  U1084/Y (NOR2_X6A_A12TL40)                              0.08       2.23 r
  U2590/Y (NAND2_X3A_A12TL40)                             0.05       2.28 f
  U2702/Y (NAND3_X2A_A12TL40)                             0.04       2.32 r
  U2703/Y (OAI21_X4M_A12TL40)                             0.04       2.37 f
  U2707/Y (OAI31_X6M_A12TL40)                             0.12       2.49 r
  U2727/Y (NAND2B_X6M_A12TL40)                            0.08       2.57 r
  U1052/Y (NAND2_X4A_A12TL40)                             0.03       2.60 f
  U1051/Y (OAI21_X8M_A12TL40)                             0.05       2.65 r
  U3097/Y (AO21_X2M_A12TL40)                              0.06       2.71 r
  U3099/Y (XNOR2_X1M_A12TL40)                             0.05       2.76 r
  U3100/Y (NOR2B_X2M_A12TL40)                             0.08       2.84 r
  y_buf_le_reg_7_/D (DFFRPQ_X3M_A12TL40)                  0.00       2.84 r
  data arrival time                                                  2.84

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.04       2.06 f
  U2586/Y (OAI22_X2M_A12TL40)                             0.08       2.14 r
  U1084/Y (NOR2_X6A_A12TL40)                              0.04       2.18 f
  U2590/Y (NAND2_X3A_A12TL40)                             0.05       2.23 r
  U979/Y (NAND3_X4A_A12TL40)                              0.04       2.27 f
  U1091/Y (AND2_X8M_A12TL40)                              0.06       2.33 f
  U1090/Y (NAND2_X6A_A12TL40)                             0.02       2.35 r
  U1089/Y (NOR2_X8A_A12TL40)                              0.04       2.39 f
  U2638/Y (NOR2_X1A_A12TL40)                              0.08       2.47 r
  U2639/Y (INV_X2M_A12TL40)                               0.03       2.50 f
  U2646/Y (AOI21_X4M_A12TL40)                             0.07       2.57 r
  U2647/Y (INV_X1M_A12TL40)                               0.03       2.60 f
  U862/Y (AOI21_X1M_A12TL40)                              0.07       2.67 r
  U861/Y (XOR2_X0P7M_A12TL40)                             0.07       2.74 r
  U860/Y (AND2_X1B_A12TL40)                               0.10       2.84 r
  y_buf_le_reg_4_/D (DFFRPQ_X4M_A12TL40)                  0.00       2.84 r
  data arrival time                                                  2.84

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_le_reg_4_/CK (DFFRPQ_X4M_A12TL40)                 0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2586/Y (OAI22_X2M_A12TL40)                             0.06       2.15 f
  U1084/Y (NOR2_X6A_A12TL40)                              0.08       2.23 r
  U2590/Y (NAND2_X3A_A12TL40)                             0.05       2.28 f
  U2702/Y (NAND3_X2A_A12TL40)                             0.04       2.32 r
  U2703/Y (OAI21_X4M_A12TL40)                             0.04       2.37 f
  U2707/Y (OAI31_X6M_A12TL40)                             0.12       2.49 r
  U2727/Y (NAND2B_X6M_A12TL40)                            0.08       2.57 r
  U1052/Y (NAND2_X4A_A12TL40)                             0.03       2.60 f
  U1051/Y (OAI21_X8M_A12TL40)                             0.05       2.65 r
  U3112/Y (INV_X4M_A12TL40)                               0.02       2.66 f
  U852/Y (XOR2_X0P7M_A12TL40)                             0.05       2.71 r
  U851/Y (NOR2B_X1M_A12TL40)                              0.11       2.82 r
  y_buf_le_reg_5_/D (DFFRPQ_X4M_A12TL40)                  0.00       2.82 r
  data arrival time                                                  2.82

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_le_reg_5_/CK (DFFRPQ_X4M_A12TL40)                 0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2566/Y (OA22_X2M_A12TL40)                              0.10       2.19 r
  U2581/Y (NAND4_X4A_A12TL40)                             0.04       2.23 f
  U971/Y (NAND2_X6A_A12TL40)                              0.04       2.28 r
  U966/Y (AOI22_X6M_A12TL40)                              0.03       2.31 f
  U970/Y (AO1B2_X4M_A12TL40)                              0.04       2.35 r
  U2667/Y (NAND2_X2A_A12TL40)                             0.03       2.38 f
  U2668/Y (AO21B_X2M_A12TL40)                             0.10       2.48 r
  U2867/Y (NAND2_X1A_A12TL40)                             0.06       2.53 f
  U984/Y (INV_X3M_A12TL40)                                0.04       2.57 r
  U982/Y (AOI21_X4M_A12TL40)                              0.04       2.61 f
  U3114/Y (OA21_X2M_A12TL40)                              0.06       2.67 f
  U857/Y (XOR2_X0P7M_A12TL40)                             0.05       2.72 r
  U856/Y (NOR2B_X1M_A12TL40)                              0.10       2.82 r
  y_buf_bot_reg_5_/D (DFFRPQ_X1M_A12TL40)                 0.00       2.82 r
  data arrival time                                                  2.82

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_bot_reg_5_/CK (DFFRPQ_X1M_A12TL40)                0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: y_buf_le_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_buf_le_reg_7_/CK (DFFRPQ_X3M_A12TL40)                 0.00       0.00 r
  y_buf_le_reg_7_/Q (DFFRPQ_X3M_A12TL40)                  0.15       0.15 f
  U945/Y (AND2_X8B_A12TL40)                               0.05       0.20 f
  U1324/Y (NOR2_X2A_A12TL40)                              0.05       0.25 r
  U1065/Y (AOI21_X3M_A12TL40)                             0.04       0.28 f
  U1329/Y (OR4_X3M_A12TL40)                               0.06       0.34 f
  U1330/Y (NAND3_X4A_A12TL40)                             0.04       0.38 r
  U1331/Y (NAND2_X6A_A12TL40)                             0.03       0.41 f
  U1332/Y (INV_X13M_A12TL40)                              0.03       0.44 r
  U1335/Y (INV_X16M_A12TL40)                              0.02       0.46 f
  U1351/Y (MXT2_X2M_A12TL40)                              0.08       0.54 r
  U1361/Y (NAND2_X2A_A12TL40)                             0.04       0.58 f
  U1363/Y (OAI21_X2M_A12TL40)                             0.08       0.65 r
  U1024/Y (AOI21_X6M_A12TL40)                             0.04       0.69 f
  U1368/Y (OAI21_X4M_A12TL40)                             0.06       0.75 r
  U1370/Y (AOI21_X6M_A12TL40)                             0.05       0.80 f
  U1009/Y (OAI21B_X8M_A12TL40)                            0.05       0.85 r
  U1611/Y (NAND2_X2A_A12TL40)                             0.03       0.88 f
  U1612/Y (NAND2_X2A_A12TL40)                             0.03       0.91 r
  U1622/Y (XNOR2_X2M_A12TL40)                             0.06       0.97 r
  U1624/Y (XOR2_X2M_A12TL40)                              0.09       1.06 r
  U2394/CON (CGENI_X1M_A12TL40)                           0.07       1.13 f
  U2468/Y (INV_X1M_A12TL40)                               0.06       1.19 r
  U2469/Y (XOR2_X1M_A12TL40)                              0.08       1.27 r
  U946/Y (XOR2_X3M_A12TL40)                               0.07       1.34 r
  U787/Y (NAND2_X1A_A12TL40)                              0.06       1.40 f
  U2485/Y (AOI22_X2M_A12TL40)                             0.06       1.46 r
  U2486/Y (AO21A1AI2_X2M_A12TL40)                         0.04       1.50 f
  U2487/Y (NAND4_X2A_A12TL40)                             0.06       1.56 r
  U2488/Y (NAND3_X4A_A12TL40)                             0.05       1.61 f
  U2489/Y (OR2_X8M_A12TL40)                               0.07       1.68 f
  U2490/Y (OAI22_X4M_A12TL40)                             0.06       1.75 r
  U2491/Y (NAND2XB_X2M_A12TL40)                           0.04       1.78 f
  U2492/Y (INV_X3M_A12TL40)                               0.04       1.83 r
  U2496/Y (NOR2_X3M_A12TL40)                              0.04       1.87 f
  U2516/Y (AOI21_X6M_A12TL40)                             0.06       1.92 r
  U929/Y (INV_X6M_A12TL40)                                0.03       1.95 f
  U2560/Y (AOI21_X2M_A12TL40)                             0.06       2.01 r
  U2565/Y (XOR2_X3M_A12TL40)                              0.07       2.09 r
  U2586/Y (OAI22_X2M_A12TL40)                             0.06       2.15 f
  U1084/Y (NOR2_X6A_A12TL40)                              0.08       2.23 r
  U2590/Y (NAND2_X3A_A12TL40)                             0.05       2.28 f
  U979/Y (NAND3_X4A_A12TL40)                              0.04       2.32 r
  U1091/Y (AND2_X8M_A12TL40)                              0.05       2.36 r
  U1090/Y (NAND2_X6A_A12TL40)                             0.02       2.39 f
  U1089/Y (NOR2_X8A_A12TL40)                              0.08       2.47 r
  U2865/Y (AND2_X1P4M_A12TL40)                            0.07       2.54 r
  U2866/Y (AOI21_X3M_A12TL40)                             0.04       2.58 f
  U3079/Y (INV_X1M_A12TL40)                               0.04       2.62 r
  U3080/Y (AOI21_X1M_A12TL40)                             0.04       2.66 f
  U855/Y (XOR2_X0P7M_A12TL40)                             0.05       2.71 r
  U854/Y (AND2_X1B_A12TL40)                               0.09       2.81 r
  y_buf_bot_reg_4_/D (DFFRPQ_X1M_A12TL40)                 0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  y_buf_bot_reg_4_/CK (DFFRPQ_X1M_A12TL40)                0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U841/Y (INV_X1M_A12TL40)                                0.16       1.22 r
  U3385/Y (AOI21_X1M_A12TL40)                             0.08       1.30 f
  U866/Y (AOI32_X0P5M_A12TL40)                            0.15       1.45 r
  c_FSM_Y_reg_4_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.45 r
  data arrival time                                                  1.45

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_4_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.06       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U841/Y (INV_X1M_A12TL40)                                0.16       1.22 r
  U898/Y (AOI21_X0P5M_A12TL40)                            0.09       1.31 f
  U899/Y (AOI31_X0P5M_A12TL40)                            0.13       1.43 r
  c_FSM_Y_reg_6_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.43 r
  data arrival time                                                  1.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_6_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.06       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U841/Y (INV_X1M_A12TL40)                                0.16       1.22 r
  U873/Y (AOI21_X0P5M_A12TL40)                            0.09       1.31 f
  U874/Y (AOI31_X0P5M_A12TL40)                            0.13       1.43 r
  c_FSM_Y_reg_8_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.43 r
  data arrival time                                                  1.43

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_8_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.06       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U841/Y (INV_X1M_A12TL40)                                0.16       1.22 r
  U3384/Y (NAND2_X1A_A12TL40)                             0.07       1.29 f
  U3386/Y (OAI22_X1M_A12TL40)                             0.09       1.38 r
  c_FSM_Y_reg_3_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_3_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U841/Y (INV_X1M_A12TL40)                                0.16       1.22 r
  U3381/Y (NAND2_X1A_A12TL40)                             0.07       1.29 f
  U3383/Y (OAI22_X1M_A12TL40)                             0.09       1.38 r
  c_FSM_Y_reg_5_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_5_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U841/Y (INV_X1M_A12TL40)                                0.16       1.22 r
  U3387/Y (NAND2_X1A_A12TL40)                             0.07       1.29 f
  U3389/Y (OAI22_X1M_A12TL40)                             0.09       1.38 r
  c_FSM_Y_reg_7_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.38 r
  data arrival time                                                  1.38

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_7_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U841/Y (INV_X1M_A12TL40)                                0.16       1.22 r
  U2766/Y (NOR2_X1M_A12TL40)                              0.07       1.29 f
  U2767/Y (OAI22_X1M_A12TL40)                             0.07       1.35 r
  c_FSM_Y_reg_9_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_9_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U838/Y (INV_X1M_A12TL40)                                0.11       1.13 f
  U2771/Y (AOI21_X1M_A12TL40)                             0.10       1.23 r
  U3391/Y (AO1B2_X1M_A12TL40)                             0.08       1.31 r
  U3392/Y (OAI21_X1M_A12TL40)                             0.04       1.35 f
  c_FSM_X_reg_4_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_4_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.03       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U838/Y (INV_X1M_A12TL40)                                0.11       1.13 f
  U2973/Y (AOI21_X0P7M_A12TL40)                           0.11       1.24 r
  U883/Y (AOI31_X0P5M_A12TL40)                            0.08       1.32 f
  c_FSM_X_reg_6_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_6_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U838/Y (INV_X1M_A12TL40)                                0.11       1.13 f
  U3083/Y (AOI21_X0P7M_A12TL40)                           0.11       1.24 r
  U868/Y (AOI31_X0P5M_A12TL40)                            0.08       1.32 f
  c_FSM_X_reg_8_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_8_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U3379/Y (OAI21_X1M_A12TL40)                             0.12       1.18 r
  U3397/Y (OAI21_X1M_A12TL40)                             0.06       1.24 f
  U3398/Y (OAI31_X1M_A12TL40)                             0.07       1.31 r
  c_FSM_Y_reg_2_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_2_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.54


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U838/Y (INV_X1M_A12TL40)                                0.11       1.13 f
  U2973/Y (AOI21_X0P7M_A12TL40)                           0.11       1.24 r
  U2974/Y (OAI22_X0P5M_A12TL40)                           0.08       1.32 f
  c_FSM_X_reg_5_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_5_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U838/Y (INV_X1M_A12TL40)                                0.11       1.13 f
  U3083/Y (AOI21_X0P7M_A12TL40)                           0.11       1.24 r
  U3084/Y (OAI22_X0P5M_A12TL40)                           0.08       1.32 f
  c_FSM_X_reg_7_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_7_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U838/Y (INV_X1M_A12TL40)                                0.11       1.13 f
  U2771/Y (AOI21_X1M_A12TL40)                             0.10       1.23 r
  U2772/Y (OAI22_X0P5M_A12TL40)                           0.07       1.30 f
  c_FSM_X_reg_3_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_3_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U840/Y (NAND3BB_X1M_A12TL40)                            0.14       1.06 f
  U3379/Y (OAI21_X1M_A12TL40)                             0.12       1.18 r
  U3380/Y (AO22_X1M_A12TL40)                              0.09       1.27 r
  c_FSM_Y_reg_1_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_1_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.60


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U2774/Y (OAI21_X1M_A12TL40)                             0.09       1.10 f
  U3394/Y (OAI21_X1M_A12TL40)                             0.08       1.18 r
  U3395/Y (OAI31_X1M_A12TL40)                             0.06       1.24 f
  c_FSM_X_reg_2_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_2_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.03       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U2774/Y (OAI21_X1M_A12TL40)                             0.09       1.10 f
  U2775/Y (AO22_X0P7M_A12TL40)                            0.10       1.21 f
  c_FSM_X_reg_1_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_1_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.03       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U2764/Y (AOI21_X1M_A12TL40)                             0.10       1.02 r
  U2765/Y (INV_X1M_A12TL40)                               0.07       1.09 f
  U2768/Y (NAND2_X1B_A12TL40)                             0.04       1.13 r
  U2769/Y (OAI21_X0P7M_A12TL40)                           0.04       1.18 f
  c_FSM_Y_reg_0_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_Y_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.03       2.87
  data required time                                                 2.87
  --------------------------------------------------------------------------
  data required time                                                 2.87
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U2777/Y (OAI21_X0P5M_A12TL40)                           0.09       1.10 f
  c_FSM_X_reg_0_/D (DFFRPQ_X1M_A12TL40)                   0.00       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.76


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U2758/Y (NOR2_X1A_A12TL40)                              0.08       0.85 r
  U2759/Y (NAND2_X1A_A12TL40)                             0.06       0.92 f
  U839/Y (NAND2_X1A_A12TL40)                              0.10       1.02 r
  U3088/Y (OAI22_X0P7M_A12TL40)                           0.07       1.09 f
  c_FSM_X_reg_10_/D (DFFRPQ_X1M_A12TL40)                  0.00       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_10_/CK (DFFRPQ_X1M_A12TL40)                 0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2747/Y (NAND3_X1A_A12TL40)                             0.09       0.31 f
  U2749/Y (NOR2_X1M_A12TL40)                              0.09       0.40 r
  U2750/Y (NAND2_X1A_A12TL40)                             0.07       0.47 f
  U2752/Y (NOR2_X1M_A12TL40)                              0.08       0.55 r
  U2753/Y (NAND2_X1A_A12TL40)                             0.07       0.62 f
  U2755/Y (NOR2_X1A_A12TL40)                              0.08       0.70 r
  U2756/Y (NAND2_X1A_A12TL40)                             0.07       0.77 f
  U3085/Y (AOI21_X0P7M_A12TL40)                           0.11       0.88 r
  U3118/Y (OAI22_X0P5M_A12TL40)                           0.08       0.96 f
  c_FSM_X_reg_9_/D (DFFRPQ_X1M_A12TL40)                   0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_X_reg_9_/CK (DFFRPQ_X1M_A12TL40)                  0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: c_FSM_Y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U3286/Y (INV_X0P7B_A12TL40)                             0.08       0.30 f
  U3287/Y (NOR2_X1A_A12TL40)                              0.07       0.37 r
  stages_reg_0__cor_Y__0_/D (DFFRPQ_X1M_A12TL40)          0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__0_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: c_FSM_Y_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_8_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_8_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U3122/Y (INV_X0P5B_A12TL40)                             0.07       0.26 f
  U3123/Y (NOR2_X0P5M_A12TL40)                            0.09       0.35 r
  stages_reg_0__cor_Y__8_/D (DFFRPQ_X1M_A12TL40)          0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__8_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        2.49


  Startpoint: c_FSM_Y_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_1_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_1_/Q (DFFRPQ_X1M_A12TL40)                   0.20       0.20 r
  U3278/Y (INV_X0P5B_A12TL40)                             0.08       0.28 f
  U3279/Y (NOR2_X1A_A12TL40)                              0.07       0.35 r
  stages_reg_0__cor_Y__1_/D (DFFRPQ_X1M_A12TL40)          0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__1_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        2.50


  Startpoint: c_FSM_Y_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_2_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_2_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U3280/Y (INV_X0P5B_A12TL40)                             0.08       0.27 f
  U3281/Y (NOR2_X1A_A12TL40)                              0.07       0.34 r
  stages_reg_0__cor_Y__2_/D (DFFRPQ_X1M_A12TL40)          0.00       0.34 r
  data arrival time                                                  0.34

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__2_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        2.52


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X1M_A12TL40)                   0.22       0.22 r
  U2977/Y (AND2_X0P5B_A12TL40)                            0.12       0.34 r
  stages_reg_0__cor_X__0_/D (DFFRPQ_X1M_A12TL40)          0.00       0.34 r
  data arrival time                                                  0.34

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__0_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        2.52


  Startpoint: c_FSM_Y_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_4_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_4_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U3284/Y (INV_X0P5B_A12TL40)                             0.07       0.26 f
  U3285/Y (NOR2_X1A_A12TL40)                              0.07       0.33 r
  stages_reg_0__cor_Y__4_/D (DFFRPQ_X1M_A12TL40)          0.00       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__4_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        2.52


  Startpoint: c_FSM_Y_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_6_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_6_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U3282/Y (INV_X0P5B_A12TL40)                             0.07       0.26 f
  U3283/Y (NOR2_X1A_A12TL40)                              0.07       0.33 r
  stages_reg_0__cor_Y__6_/D (DFFRPQ_X1M_A12TL40)          0.00       0.33 r
  data arrival time                                                  0.33

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__6_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        2.52


  Startpoint: c_FSM_X_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_10_/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  c_FSM_X_reg_10_/Q (DFFRPQ_X1M_A12TL40)                  0.18       0.18 r
  U3086/Y (INV_X0P5B_A12TL40)                             0.07       0.26 f
  U3277/Y (NOR2_X1A_A12TL40)                              0.07       0.32 r
  stages_reg_0__cor_X__10_/D (DFFRPQ_X1M_A12TL40)         0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__10_/CK (DFFRPQ_X1M_A12TL40)        0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        2.53


  Startpoint: c_FSM_X_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_4_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_4_/Q (DFFRPQ_X1M_A12TL40)                   0.20       0.20 r
  U926/Y (NOR2B_X0P5M_A12TL40)                            0.12       0.32 r
  stages_reg_0__cor_X__4_/D (DFFRPQ_X1M_A12TL40)          0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__4_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        2.53


  Startpoint: c_FSM_X_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_2_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_2_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U927/Y (NOR2B_X0P5M_A12TL40)                            0.12       0.31 r
  stages_reg_0__cor_X__2_/D (DFFRPQ_X1M_A12TL40)          0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__2_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        2.53


  Startpoint: c_FSM_X_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_8_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_8_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U928/Y (NOR2B_X0P5M_A12TL40)                            0.12       0.31 r
  stages_reg_0__cor_X__8_/D (DFFRPQ_X1M_A12TL40)          0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__8_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


  Startpoint: c_FSM_X_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_6_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_6_/Q (DFFRPQ_X1M_A12TL40)                   0.19       0.19 r
  U925/Y (NOR2B_X0P5M_A12TL40)                            0.12       0.31 r
  stages_reg_0__cor_X__6_/D (DFFRPQ_X1M_A12TL40)          0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__6_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


  Startpoint: c_FSM_Y_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_5_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_5_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 f
  U2739/Y (INV_X1M_A12TL40)                               0.07       0.23 r
  U3090/Y (NOR2_X0P5M_A12TL40)                            0.07       0.30 f
  stages_reg_0__cor_Y__5_/D (DFFRPQ_X1M_A12TL40)          0.00       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__5_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.06       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


  Startpoint: c_FSM_Y_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_7_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_7_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 f
  U2742/Y (INV_X1M_A12TL40)                               0.07       0.23 r
  U3089/Y (NOR2_X0P5M_A12TL40)                            0.07       0.30 f
  stages_reg_0__cor_Y__7_/D (DFFRPQ_X1M_A12TL40)          0.00       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__7_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.06       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


  Startpoint: c_FSM_X_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_1_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_1_/Q (DFFRPQ_X1M_A12TL40)                   0.20       0.20 r
  U2979/Y (AND2_X0P5B_A12TL40)                            0.12       0.32 r
  stages_reg_0__cor_X__1_/D (DFFRPQ_X1M_A12TL40)          0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__1_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


  Startpoint: c_FSM_Y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_3_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_3_/Q (DFFRPQ_X1M_A12TL40)                   0.16       0.16 f
  U2736/Y (INV_X1M_A12TL40)                               0.07       0.23 r
  U2976/Y (NOR2_X0P5M_A12TL40)                            0.06       0.29 f
  stages_reg_0__cor_Y__3_/D (DFFRPQ_X1M_A12TL40)          0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__3_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.06       2.84
  data required time                                                 2.84
  --------------------------------------------------------------------------
  data required time                                                 2.84
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


  Startpoint: c_FSM_X_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_9_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_9_/Q (DFFRPQ_X1M_A12TL40)                   0.17       0.17 r
  U2757/Y (INV_X1M_A12TL40)                               0.04       0.21 f
  U3119/Y (NOR2_X0P5M_A12TL40)                            0.08       0.29 r
  stages_reg_0__cor_X__9_/D (DFFRPQ_X1M_A12TL40)          0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__9_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.56


  Startpoint: c_FSM_state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_state_reg/CK (DFFRPQ_X1M_A12TL40)                 0.00       0.00 r
  c_FSM_state_reg/Q (DFFRPQ_X1M_A12TL40)                  0.16       0.16 r
  U2760/Y (INV_X1M_A12TL40)                               0.03       0.20 f
  U3184/Y (AOI21_X0P5M_A12TL40)                           0.09       0.29 r
  c_FSM_state_reg/D (DFFRPQ_X1M_A12TL40)                  0.00       0.29 r
  data arrival time                                                  0.29

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  c_FSM_state_reg/CK (DFFRPQ_X1M_A12TL40)                 0.00       2.90 r
  library setup time                                     -0.05       2.85
  data required time                                                 2.85
  --------------------------------------------------------------------------
  data required time                                                 2.85
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.56


  Startpoint: stages_reg_0__cor_X__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__9_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__9_/Q (DFFRPQ_X1M_A12TL40)          0.18       0.18 r
  U3106/Y (AND2_X0P5B_A12TL40)                            0.10       0.28 r
  stages_reg_1__cor_X__9_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__9_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        2.58


  Startpoint: c_FSM_X_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_3_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_3_/Q (DFFRPQ_X1M_A12TL40)                   0.18       0.18 r
  U3093/Y (AND2_X0P5B_A12TL40)                            0.10       0.28 r
  stages_reg_0__cor_X__3_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__3_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        2.58


  Startpoint: c_FSM_X_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_5_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_5_/Q (DFFRPQ_X1M_A12TL40)                   0.18       0.18 r
  U3092/Y (AND2_X0P5B_A12TL40)                            0.10       0.28 r
  stages_reg_0__cor_X__5_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__5_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        2.58


  Startpoint: c_FSM_X_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_7_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_X_reg_7_/Q (DFFRPQ_X1M_A12TL40)                   0.18       0.18 r
  U3091/Y (AND2_X0P5B_A12TL40)                            0.10       0.28 r
  stages_reg_0__cor_X__7_/D (DFFRPQ_X1M_A12TL40)          0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_X__7_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        2.58


  Startpoint: stages_reg_0__cor_X__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__10_/CK (DFFRPQ_X1M_A12TL40)        0.00       0.00 r
  stages_reg_0__cor_X__10_/Q (DFFRPQ_X1M_A12TL40)         0.17       0.17 r
  U3110/Y (AND2_X0P5B_A12TL40)                            0.10       0.28 r
  stages_reg_1__cor_X__10_/D (DFFRPQ_X1M_A12TL40)         0.00       0.28 r
  data arrival time                                                  0.28

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__10_/CK (DFFRPQ_X1M_A12TL40)        0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__8_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__8_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3105/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__8_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__8_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__5_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__5_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3103/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__5_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__5_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__7_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__7_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3102/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__7_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__7_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__4_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__4_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3104/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__4_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__4_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__6_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__6_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3101/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__6_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__6_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__1_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__1_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3107/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__1_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__1_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__3_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__3_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3111/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__3_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__3_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__0_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__0_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3108/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__0_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__0_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: stages_reg_0__cor_X__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__2_/CK (DFFRPQ_X1M_A12TL40)         0.00       0.00 r
  stages_reg_0__cor_X__2_/Q (DFFRPQ_X1M_A12TL40)          0.17       0.17 r
  U3109/Y (AND2_X0P5B_A12TL40)                            0.10       0.27 r
  stages_reg_1__cor_X__2_/D (DFFRPQ_X1M_A12TL40)          0.00       0.27 r
  data arrival time                                                  0.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_1__cor_X__2_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.59


  Startpoint: c_FSM_Y_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_9_/CK (DFFRPQ_X1M_A12TL40)                  0.00       0.00 r
  c_FSM_Y_reg_9_/Q (DFFRPQ_X1M_A12TL40)                   0.17       0.17 r
  U2978/Y (AND2_X0P7B_A12TL40)                            0.08       0.25 r
  stages_reg_0__cor_Y__9_/D (DFFRPQ_X1M_A12TL40)          0.00       0.25 r
  data arrival time                                                  0.25

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (propagated)                        0.00       3.00
  clock uncertainty                                      -0.10       2.90
  stages_reg_0__cor_Y__9_/CK (DFFRPQ_X1M_A12TL40)         0.00       2.90 r
  library setup time                                     -0.04       2.86
  data required time                                                 2.86
  --------------------------------------------------------------------------
  data required time                                                 2.86
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        2.61


1
