##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for FanController_PWM_CLOCK_25k_10b_1
		4.3::Critical Path Report for FanController_TACH_CLK_500K
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. FanController_TACH_CLK_500K:R)
		5.2::Critical Path Report for (FanController_PWM_CLOCK_25k_10b_1:R vs. FanController_PWM_CLOCK_25k_10b_1:R)
		5.3::Critical Path Report for (FanController_PWM_CLOCK_25k_10b_1:R vs. FanController_TACH_CLK_500K:R)
		5.4::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: CyECO                                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyHFClk                                 | Frequency: 76.73 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                                   | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                                   | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk                                 | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1                               | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk                                | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                                   | N/A                   | Target: 0.03 MHz   | 
Clock: FanController_PWM_CLOCK_25k_10b_1       | Frequency: 82.40 MHz  | Target: 24.00 MHz  | 
Clock: FanController_PWM_CLOCK_25k_10b_1(FFB)  | N/A                   | Target: 24.00 MHz  | 
Clock: FanController_TACH_CLK_500K             | Frequency: 36.26 MHz  | Target: 0.50 MHz   | 
Clock: UART_SCBCLK                             | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)                        | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                       Capture Clock                      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------------  ---------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk                            FanController_TACH_CLK_500K        20833.3          7801        N/A              N/A         N/A              N/A         N/A              N/A         
FanController_PWM_CLOCK_25k_10b_1  FanController_PWM_CLOCK_25k_10b_1  41666.7          29530       N/A              N/A         N/A              N/A         N/A              N/A         
FanController_PWM_CLOCK_25k_10b_1  FanController_TACH_CLK_500K        20833.3          9336        N/A              N/A         N/A              N/A         N/A              N/A         
FanController_TACH_CLK_500K        FanController_TACH_CLK_500K        2e+006           1972423     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name               Setup to Clk  Clock Name:Phase               
----------------------  ------------  -----------------------------  
Pin_Input_DOWN(0)_PAD   19831         FanController_TACH_CLK_500K:R  
Pin_Input_LEFT(0)_PAD   18189         FanController_TACH_CLK_500K:R  
Pin_Input_RIGHT(0)_PAD  19229         FanController_TACH_CLK_500K:R  
Pin_Input_UP(0)_PAD     19079         FanController_TACH_CLK_500K:R  


                       3.2::Clock to Out
                       -----------------

Port Name                       Clock to Out  Clock Name:Phase                          
------------------------------  ------------  ----------------------------------------  
Pin_Output_DOWN(0)_PAD          30651         FanController_PWM_CLOCK_25k_10b_1(FFB):R  
Pin_Output_DOWN(0)_PAD          29816         CyHFClk:R                                 
Pin_Output_DOWN_GROUND(0)_PAD   30056         FanController_PWM_CLOCK_25k_10b_1(FFB):R  
Pin_Output_DOWN_GROUND(0)_PAD   29220         CyHFClk:R                                 
Pin_Output_LEFT(0)_PAD          30711         FanController_PWM_CLOCK_25k_10b_1(FFB):R  
Pin_Output_LEFT(0)_PAD          29456         CyHFClk:R                                 
Pin_Output_LEFT_GROUND(0)_PAD   30526         FanController_PWM_CLOCK_25k_10b_1(FFB):R  
Pin_Output_LEFT_GROUND(0)_PAD   29271         CyHFClk:R                                 
Pin_Output_RIGHT(0)_PAD         29811         FanController_PWM_CLOCK_25k_10b_1(FFB):R  
Pin_Output_RIGHT(0)_PAD         29464         CyHFClk:R                                 
Pin_Output_RIGHT_GROUND(0)_PAD  29816         FanController_PWM_CLOCK_25k_10b_1(FFB):R  
Pin_Output_RIGHT_GROUND(0)_PAD  29469         CyHFClk:R                                 
Pin_Output_UP(0)_PAD            29871         CyHFClk:R                                 
Pin_Output_UP(0)_PAD            29258         FanController_PWM_CLOCK_25k_10b_1(FFB):R  
Pin_Output_UP_GROUND(0)_PAD     30181         CyHFClk:R                                 
Pin_Output_UP_GROUND(0)_PAD     29569         FanController_PWM_CLOCK_25k_10b_1(FFB):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 76.73 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 7801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7801  RISE       1
\FanController:drq\/main_0                                  macrocell11     2312   9522   7801  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:drq\/clock_0                               macrocell11                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for FanController_PWM_CLOCK_25k_10b_1
***************************************************************
Clock: FanController_PWM_CLOCK_25k_10b_1
Frequency: 82.40 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_1
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_0
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 29530p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -1570
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_1  controlcell1   2580   2580  29530  RISE       1
\FanController:B_FanCtrl:stall_status\/main_0         macrocell2     2311   4891  29530  RISE       1
\FanController:B_FanCtrl:stall_status\/q              macrocell2     3350   8241  29530  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_0     statusicell1   2326  10567  29530  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for FanController_TACH_CLK_500K
*********************************************************
Clock: FanController_TACH_CLK_500K
Frequency: 36.26 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1972423p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24067
-------------------------------------   ----- 
End-of-path arrival time (ps)           24067
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell24     1250   1250  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell3   4599   5849  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20389  1972423  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell23     3678  24067  1972423  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. FanController_TACH_CLK_500K:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 7801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7801  RISE       1
\FanController:drq\/main_0                                  macrocell11     2312   9522   7801  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:drq\/clock_0                               macrocell11                0      0  RISE       1


5.2::Critical Path Report for (FanController_PWM_CLOCK_25k_10b_1:R vs. FanController_PWM_CLOCK_25k_10b_1:R)
***********************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_1
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_0
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 29530p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -1570
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_1  controlcell1   2580   2580  29530  RISE       1
\FanController:B_FanCtrl:stall_status\/main_0         macrocell2     2311   4891  29530  RISE       1
\FanController:B_FanCtrl:stall_status\/q              macrocell2     3350   8241  29530  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_0     statusicell1   2326  10567  29530  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1


5.3::Critical Path Report for (FanController_PWM_CLOCK_25k_10b_1:R vs. FanController_TACH_CLK_500K:R)
*****************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:reg_enable\/main_0
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 9336p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -3510
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:reg_enable\/main_0             macrocell18    5407   7987   9336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1


5.4::Critical Path Report for (FanController_TACH_CLK_500K:R vs. FanController_TACH_CLK_500K:R)
***********************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1972423p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24067
-------------------------------------   ----- 
End-of-path arrival time (ps)           24067
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell24     1250   1250  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell3   4599   5849  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20389  1972423  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell23     3678  24067  1972423  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:drq\/main_0
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 7801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7801  RISE       1
\FanController:drq\/main_0                                  macrocell11     2312   9522   7801  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:drq\/clock_0                               macrocell11                0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_5
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 7801p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7801  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_5              macrocell25     2312   9522   7801  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb
Path End       : \FanController:FanTach:tach_state_0\/main_5
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 7805p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyHFClk:R#96 vs. FanController_TACH_CLK_500K:R#2)   20833
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9518
-------------------------------------   ---- 
End-of-path arrival time (ps)           9518
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/busclk      datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:FanTach:FanTachCounter:u0\/f0_bus_stat_comb  datapathcell3   7210   7210   7801  RISE       1
\FanController:FanTach:tach_state_0\/main_5                 macrocell24     2308   9518   7805  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:reg_enable\/main_0
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 9336p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -3510
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:reg_enable\/main_0             macrocell18    5407   7987   9336  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:P4:TachAddrControl\/clk_en
Capture Clock  : \FanController:FanTach:P4:TachAddrControl\/clock
Path slack     : 9403p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clk_en     controlcell2   6750   9330   9403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clock          controlcell2               0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clk_en
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 9403p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5       controlcell1    2580   2580   9336  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clk_en  datapathcell1   6750   9330   9403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach\/clk_en
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 9403p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:tach\/clk_en                   macrocell14    6750   9330   9403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell14                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:Net_393\/clk_en
Capture Clock  : \FanController:Net_393\/clock_0
Path slack     : 9403p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:Net_393\/clk_en                        macrocell15    6750   9330   9403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:end_of_measurement\/clk_en
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 9403p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:end_of_measurement\/clk_en     macrocell16    6750   9330   9403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0        macrocell16                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/clk_en
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 9403p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:gf_dmp_state\/clk_en           macrocell17    6750   9330   9403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell17                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_1\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 9403p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:tach_state_1\/clk_en           macrocell23    6750   9330   9403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/clk_en
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 9417p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    2580   2580   9336  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clk_en   datapathcell2   6736   9316   9417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:reg_enable\/clk_en
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 9417p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:reg_enable\/clk_en             macrocell18    6736   9316   9417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_state\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 9417p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:glitch_filter_state\/clk_en    macrocell19    6736   9316   9417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell19                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:glitch_filter_ld\/clk_en
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 9417p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:glitch_filter_ld\/clk_en       macrocell20    6736   9316   9417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0          macrocell20                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:filtered_rising_tach\/clk_en
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 9417p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:filtered_rising_tach\/clk_en   macrocell21    6736   9316   9417  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell21                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u1\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 10223p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    2580   2580   9336  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clk_en      datapathcell4   5930   8510  10223  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:drq\/clk_en
Capture Clock  : \FanController:drq\/clock_0
Path slack     : 10223p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:drq\/clk_en                            macrocell11    5930   8510  10223  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:drq\/clock_0                               macrocell11                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_2\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 10223p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:tach_state_2\/clk_en           macrocell22    5930   8510  10223  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:tach_state_0\/clk_en
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 10223p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:tach_state_0\/clk_en           macrocell24    5930   8510  10223  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:sync2_tach_cnt3\/clk_en
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 10223p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clk_en        macrocell25    5930   8510  10223  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:fifo_load\/clk_en
Capture Clock  : \FanController:FanTach:fifo_load\/clock_0
Path slack     : 10223p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:fifo_load\/clk_en              macrocell26    5930   8510  10223  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell26                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:FanTachCounter:u0\/clk_en
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 10239p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -2100
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8494
-------------------------------------   ---- 
End-of-path arrival time (ps)           8494
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1    2580   2580   9336  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clk_en      datapathcell3   5914   8494  10239  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_5
Path End       : \FanController:FanTach:gf_dmp_state\/main_0
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 10388p

Capture Clock Arrival Time                                                                                                   0
+ Clock path delay                                                                                                           0
+ Cycle adjust (period of common ancestor clock between FanController_PWM_CLOCK_25k_10b_1 FanController_TACH_CLK_500K)   20833
- Setup time                                                                                                             -3510
----------------------------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_5  controlcell1   2580   2580   9336  RISE       1
\FanController:FanTach:gf_dmp_state\/main_0           macrocell17    4356   6936  10388  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell17                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_1
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_0
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 29530p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -1570
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_1  controlcell1   2580   2580  29530  RISE       1
\FanController:B_FanCtrl:stall_status\/main_0         macrocell2     2311   4891  29530  RISE       1
\FanController:B_FanCtrl:stall_status\/q              macrocell2     3350   8241  29530  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_0     statusicell1   2326  10567  29530  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_2
Path End       : \FanController:B_FanCtrl:AlertStatusReg\/status_1
Capture Clock  : \FanController:B_FanCtrl:AlertStatusReg\/clock
Path slack     : 29535p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -1570
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10562
-------------------------------------   ----- 
End-of-path arrival time (ps)           10562
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_2  controlcell1   2580   2580  29535  RISE       1
\FanController:B_FanCtrl:speed_status\/main_1         macrocell1     2329   4909  29535  RISE       1
\FanController:B_FanCtrl:speed_status\/q              macrocell1     3350   8259  29535  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/status_1     statusicell1   2303  10562  29535  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:AlertStatusReg\/interrupt
Path End       : \FanController:B_FanCtrl:alert_reg\/main_3
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 31812p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:AlertStatusReg\/clock            statusicell1               0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:AlertStatusReg\/interrupt  statusicell1   4030   4030  31812  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_3          macrocell12    2315   6345  31812  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_3
Path End       : \FanController:B_FanCtrl:alert_reg\/main_1
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_3  controlcell1   2580   2580  33258  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_1            macrocell12    2318   4898  33258  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_0
Path End       : \FanController:B_FanCtrl:alert_reg\/main_0
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 33269p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_0  controlcell1   2580   2580  33269  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_0            macrocell12    2307   4887  33269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:GlobalControlReg\/control_7
Path End       : \FanController:B_FanCtrl:stall_alrt\/main_0
Capture Clock  : \FanController:B_FanCtrl:stall_alrt\/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:GlobalControlReg\/clock          controlcell1               0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:GlobalControlReg\/control_7  controlcell1   2580   2580  33276  RISE       1
\FanController:B_FanCtrl:stall_alrt\/main_0           macrocell13    2301   4881  33276  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:stall_alrt\/clock_0              macrocell13                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:B_FanCtrl:alert_reg\/q
Path End       : \FanController:B_FanCtrl:alert_reg\/main_2
Capture Clock  : \FanController:B_FanCtrl:alert_reg\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                                                                             0
+ Clock path delay                                                                                     0
+ Cycle adjust (FanController_PWM_CLOCK_25k_10b_1:R#1 vs. FanController_PWM_CLOCK_25k_10b_1:R#2)   41667
- Setup time                                                                                       -3510
------------------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell12                0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\FanController:B_FanCtrl:alert_reg\/q       macrocell12   1250   1250  34619  RISE       1
\FanController:B_FanCtrl:alert_reg\/main_2  macrocell12   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:B_FanCtrl:alert_reg\/clock_0               macrocell12                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_5
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1972423p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24067
-------------------------------------   ----- 
End-of-path arrival time (ps)           24067
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell24     1250   1250  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell3   4599   5849  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20389  1972423  RISE       1
\FanController:FanTach:tach_state_1\/main_5            macrocell23     3678  24067  1972423  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_7
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1973302p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23188
-------------------------------------   ----- 
End-of-path arrival time (ps)           23188
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell24     1250   1250  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell3   4599   5849  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20389  1972423  RISE       1
\FanController:FanTach:tach_state_0\/main_7            macrocell24     2799  23188  1973302  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_4
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1973313p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23177
-------------------------------------   ----- 
End-of-path arrival time (ps)           23177
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q                 macrocell24     1250   1250  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0    datapathcell3   4599   5849  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb       datapathcell3   9710  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci           datapathcell4      0  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/co_msb_comb  datapathcell4   4830  20389  1972423  RISE       1
\FanController:FanTach:tach_state_2\/main_4            macrocell22     2788  23177  1973313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/ci
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1979341p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -5100
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15559
-------------------------------------   ----- 
End-of-path arrival time (ps)           15559
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell24     1250   1250  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell3   4599   5849  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/co_msb     datapathcell3   9710  15559  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/ci         datapathcell4      0  15559  1979341  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1981938p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6532
-------------------------------------   ---- 
End-of-path arrival time (ps)           6532
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb    datapathcell1   3850   3850  1981938  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_0  datapathcell1   2682   6532  1981938  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1982107p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6363
-------------------------------------   ---- 
End-of-path arrival time (ps)           6363
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb    datapathcell2   3820   3820  1982107  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_1  datapathcell2   2543   6363  1982107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z1_comb
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1982109p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6361
-------------------------------------   ---- 
End-of-path arrival time (ps)           6361
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z1_comb          datapathcell2   3820   3820  1982107  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_2  datapathcell1   2541   6361  1982109  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1982621p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell24     1250   1250  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_0  datapathcell3   4599   5849  1982621  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1982634p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell23     1250   1250  1972436  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_1  datapathcell3   4586   5836  1982634  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_1
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983042p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q               macrocell23     1250   1250  1972436  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_1  datapathcell4   4178   5428  1983042  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_0
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983447p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q               macrocell24     1250   1250  1972423  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_0  datapathcell4   3773   5023  1983447  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_393\/q
Path End       : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_1
Capture Clock  : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock
Path slack     : 1983501p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:Net_393\/q                                     macrocell15     1250   1250  1983501  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/cs_addr_1  datapathcell1   3719   4969  1983501  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1983819p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell22     1250   1250  1973623  RISE       1
\FanController:FanTach:FanTachCounter:u1\/cs_addr_2  datapathcell4   3401   4651  1983819  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1983821p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q               macrocell22     1250   1250  1973623  RISE       1
\FanController:FanTach:FanTachCounter:u0\/cs_addr_2  datapathcell3   3399   4649  1983821  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984234p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q                  macrocell17     1250   1250  1984234  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_2  datapathcell2   2986   4236  1984234  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_ld\/q
Path End       : \FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0
Capture Clock  : \FanController:FanTach:GlitchFilterTimer:u0\/clock
Path slack     : 1984968p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                            -11530
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1988470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0          macrocell20                0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_ld\/q              macrocell20     1250   1250  1984968  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/cs_addr_0  datapathcell2   2252   3502  1984968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:tach_state_0\/main_6
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1989411p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q    macrocell25   1250   1250  1989411  RISE       1
\FanController:FanTach:tach_state_0\/main_6  macrocell24   5829   7079  1989411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:tach_state_1\/main_4
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1989908p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q    macrocell25   1250   1250  1989411  RISE       1
\FanController:FanTach:tach_state_1\/main_4  macrocell23   5332   6582  1989908  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb
Path End       : \FanController:Net_393\/main_0
Capture Clock  : \FanController:Net_393\/clock_0
Path slack     : 1989961p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6529
-------------------------------------   ---- 
End-of-path arrival time (ps)           6529
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z0_comb  datapathcell1   3850   3850  1981938  RISE       1
\FanController:Net_393\/main_0                              macrocell15     2679   6529  1989961  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_1\/main_0
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990012p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell21                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell21   1250   1250  1990012  RISE       1
\FanController:FanTach:tach_state_1\/main_0     macrocell23   5228   6478  1990012  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_0\/main_4
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1990081p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6409
-------------------------------------   ---- 
End-of-path arrival time (ps)           6409
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell24   1250   1250  1972423  RISE       1
\FanController:FanTach:tach_state_0\/main_4  macrocell24   5159   6409  1990081  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_0\/main_3
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1990104p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell23   1250   1250  1972436  RISE       1
\FanController:FanTach:tach_state_0\/main_3  macrocell24   5136   6386  1990104  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:glitch_filter_state\/main_2
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1990396p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell2   3850   3850  1990396  RISE       1
\FanController:FanTach:glitch_filter_state\/main_2    macrocell19     2244   6094  1990396  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell19                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:GlitchFilterTimer:u0\/z0_comb
Path End       : \FanController:FanTach:filtered_rising_tach\/main_1
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1990396p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:GlitchFilterTimer:u0\/clock        datapathcell2              0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:GlitchFilterTimer:u0\/z0_comb  datapathcell2   3850   3850  1990396  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_1   macrocell21     2244   6094  1990396  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell21                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z1_comb
Path End       : \FanController:Net_393\/main_1
Capture Clock  : \FanController:Net_393\/clock_0
Path slack     : 1990423p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/clock  datapathcell1              0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:DmpgFactor:DmpgTimeCntr:u0\/z1_comb  datapathcell1   3820   3820  1990423  RISE       1
\FanController:Net_393\/main_1                              macrocell15     2247   6067  1990423  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_0
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1990608p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q            macrocell18   1250   1250  1990608  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_0  macrocell25   4632   5882  1990608  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_1\/main_3
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990629p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell24   1250   1250  1972423  RISE       1
\FanController:FanTach:tach_state_1\/main_3  macrocell23   4611   5861  1990629  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:sync2_tach_cnt3\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_6
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1990818p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:sync2_tach_cnt3\/q       macrocell25   1250   1250  1989411  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_6  macrocell25   4422   5672  1990818  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_2\/main_0
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1990901p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell21                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell21   1250   1250  1990012  RISE       1
\FanController:FanTach:tach_state_2\/main_0     macrocell22   4339   5589  1990901  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_1
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1990901p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell21                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell21   1250   1250  1990012  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_1  macrocell25   4339   5589  1990901  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_1\/main_1
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1990968p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell22   1250   1250  1973623  RISE       1
\FanController:FanTach:tach_state_1\/main_1  macrocell23   4272   5522  1990968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_2\/main_2
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991119p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell23   1250   1250  1972436  RISE       1
\FanController:FanTach:tach_state_2\/main_2  macrocell22   4121   5371  1991119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_3
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1991119p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q          macrocell23   1250   1250  1972436  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_3  macrocell25   4121   5371  1991119  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:tach_state_0\/main_0
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991164p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q         macrocell18   1250   1250  1990608  RISE       1
\FanController:FanTach:tach_state_0\/main_0  macrocell24   4076   5326  1991164  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:filtered_rising_tach\/q
Path End       : \FanController:FanTach:tach_state_0\/main_1
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1991464p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell21                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:filtered_rising_tach\/q  macrocell21   1250   1250  1990012  RISE       1
\FanController:FanTach:tach_state_0\/main_1     macrocell24   3776   5026  1991464  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:tach_state_2\/main_3
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991522p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q       macrocell24   1250   1250  1972423  RISE       1
\FanController:FanTach:tach_state_2\/main_3  macrocell22   3718   4968  1991522  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_4
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1991522p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q          macrocell24   1250   1250  1972423  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_4  macrocell25   3718   4968  1991522  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_0\/q
Path End       : \FanController:FanTach:fifo_load\/main_1
Capture Clock  : \FanController:FanTach:fifo_load\/clock_0
Path slack     : 1991522p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_0\/q    macrocell24   1250   1250  1972423  RISE       1
\FanController:FanTach:fifo_load\/main_1  macrocell26   3718   4968  1991522  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell26                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:Net_393\/q
Path End       : \FanController:FanTach:reg_enable\/main_1
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1991545p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:Net_393\/q                  macrocell15   1250   1250  1983501  RISE       1
\FanController:FanTach:reg_enable\/main_1  macrocell18   3695   4945  1991545  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P4:TachAddrControl\/control_0
Path End       : \FanController:FanTach:tach\/main_2
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991660p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clock          controlcell2               0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\FanController:FanTach:P4:TachAddrControl\/control_0  controlcell2   2580   2580  1991660  RISE       1
\FanController:FanTach:tach\/main_2                   macrocell14    2250   4830  1991660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell14                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P4:TachAddrControl\/control_7
Path End       : \FanController:FanTach:end_of_measurement\/main_0
Capture Clock  : \FanController:FanTach:end_of_measurement\/clock_0
Path slack     : 1991660p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clock          controlcell2               0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\FanController:FanTach:P4:TachAddrControl\/control_7  controlcell2   2580   2580  1991660  RISE       1
\FanController:FanTach:end_of_measurement\/main_0     macrocell16    2250   4830  1991660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0        macrocell16                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:P4:TachAddrControl\/control_1
Path End       : \FanController:FanTach:tach\/main_1
Capture Clock  : \FanController:FanTach:tach\/clock_0
Path slack     : 1991667p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:P4:TachAddrControl\/clock          controlcell2               0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\FanController:FanTach:P4:TachAddrControl\/control_1  controlcell2   2580   2580  1991667  RISE       1
\FanController:FanTach:tach\/main_1                   macrocell14    2243   4823  1991667  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell14                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_2\/main_1
Capture Clock  : \FanController:FanTach:tach_state_2\/clock_0
Path slack     : 1991858p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell22   1250   1250  1973623  RISE       1
\FanController:FanTach:tach_state_2\/main_1  macrocell22   3382   4632  1991858  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:sync2_tach_cnt3\/main_2
Capture Clock  : \FanController:FanTach:sync2_tach_cnt3\/clock_0
Path slack     : 1991858p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q          macrocell22   1250   1250  1973623  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/main_2  macrocell25   3382   4632  1991858  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:sync2_tach_cnt3\/clock_0           macrocell25                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:fifo_load\/main_0
Capture Clock  : \FanController:FanTach:fifo_load\/clock_0
Path slack     : 1991858p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q    macrocell22   1250   1250  1973623  RISE       1
\FanController:FanTach:fifo_load\/main_0  macrocell26   3382   4632  1991858  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell26                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_2\/q
Path End       : \FanController:FanTach:tach_state_0\/main_2
Capture Clock  : \FanController:FanTach:tach_state_0\/clock_0
Path slack     : 1992151p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_2\/clock_0              macrocell22                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_2\/q       macrocell22   1250   1250  1973623  RISE       1
\FanController:FanTach:tach_state_0\/main_2  macrocell24   3089   4339  1992151  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_0\/clock_0              macrocell24                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:Net_393\/main_2
Capture Clock  : \FanController:Net_393\/clock_0
Path slack     : 1992266p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q  macrocell17   1250   1250  1984234  RISE       1
\FanController:Net_393\/main_2          macrocell15   2974   4224  1992266  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:Net_393\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:gf_dmp_state\/q
Path End       : \FanController:FanTach:gf_dmp_state\/main_1
Capture Clock  : \FanController:FanTach:gf_dmp_state\/clock_0
Path slack     : 1992386p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4104
-------------------------------------   ---- 
End-of-path arrival time (ps)           4104
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell17                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:gf_dmp_state\/q       macrocell17   1250   1250  1984234  RISE       1
\FanController:FanTach:gf_dmp_state\/main_1  macrocell17   2854   4104  1992386  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:gf_dmp_state\/clock_0              macrocell17                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:fifo_load\/q
Path End       : \FanController:FanTach:FanTachCounter:u1\/f0_load
Capture Clock  : \FanController:FanTach:FanTachCounter:u1\/clock
Path slack     : 1992658p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -1930
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1998070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell26                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:fifo_load\/q                macrocell26     1250   1250  1992658  RISE       1
\FanController:FanTach:FanTachCounter:u1\/f0_load  datapathcell4   4162   5412  1992658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u1\/clock           datapathcell4              0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach_state_1\/q
Path End       : \FanController:FanTach:tach_state_1\/main_2
Capture Clock  : \FanController:FanTach:tach_state_1\/clock_0
Path slack     : 1992699p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach_state_1\/q       macrocell23   1250   1250  1972436  RISE       1
\FanController:FanTach:tach_state_1\/main_2  macrocell23   2541   3791  1992699  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach_state_1\/clock_0              macrocell23                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:reg_enable\/q
Path End       : \FanController:FanTach:reg_enable\/main_3
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1992990p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:reg_enable\/q       macrocell18   1250   1250  1990608  RISE       1
\FanController:FanTach:reg_enable\/main_3  macrocell18   2250   3500  1992990  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:end_of_measurement\/q
Path End       : \FanController:FanTach:reg_enable\/main_2
Capture Clock  : \FanController:FanTach:reg_enable\/clock_0
Path slack     : 1992996p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:end_of_measurement\/clock_0        macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:end_of_measurement\/q  macrocell16   1250   1250  1992996  RISE       1
\FanController:FanTach:reg_enable\/main_2     macrocell18   2244   3494  1992996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:reg_enable\/clock_0                macrocell18                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1992997p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell14                0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                      macrocell14   1250   1250  1992997  RISE       1
\FanController:FanTach:glitch_filter_state\/main_0  macrocell19   2243   3493  1992997  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell19                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:tach\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_0
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1992997p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:tach\/clock_0                      macrocell14                0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:tach\/q                   macrocell14   1250   1250  1992997  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_0  macrocell20   2243   3493  1992997  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0          macrocell20                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_state\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_state\/clock_0
Path slack     : 1993005p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell19                0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q       macrocell19   1250   1250  1993005  RISE       1
\FanController:FanTach:glitch_filter_state\/main_1  macrocell19   2235   3485  1993005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell19                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:glitch_filter_ld\/main_1
Capture Clock  : \FanController:FanTach:glitch_filter_ld\/clock_0
Path slack     : 1993005p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell19                0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q    macrocell19   1250   1250  1993005  RISE       1
\FanController:FanTach:glitch_filter_ld\/main_1  macrocell20   2235   3485  1993005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_ld\/clock_0          macrocell20                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:glitch_filter_state\/q
Path End       : \FanController:FanTach:filtered_rising_tach\/main_0
Capture Clock  : \FanController:FanTach:filtered_rising_tach\/clock_0
Path slack     : 1993005p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -3510
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:glitch_filter_state\/clock_0       macrocell19                0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\FanController:FanTach:glitch_filter_state\/q        macrocell19   1250   1250  1993005  RISE       1
\FanController:FanTach:filtered_rising_tach\/main_0  macrocell21   2235   3485  1993005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:filtered_rising_tach\/clock_0      macrocell21                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FanController:FanTach:fifo_load\/q
Path End       : \FanController:FanTach:FanTachCounter:u0\/f0_load
Capture Clock  : \FanController:FanTach:FanTachCounter:u0\/clock
Path slack     : 1993198p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (FanController_TACH_CLK_500K:R#1 vs. FanController_TACH_CLK_500K:R#2)   2000000
- Setup time                                                                             -1930
------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                         1998070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:fifo_load\/clock_0                 macrocell26                0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\FanController:FanTach:fifo_load\/q                macrocell26     1250   1250  1992658  RISE       1
\FanController:FanTach:FanTachCounter:u0\/f0_load  datapathcell3   3622   4872  1993198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\FanController:FanTach:FanTachCounter:u0\/clock           datapathcell3              0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

