-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Thu Jun 28 14:12:21 2018
-- Host        : HofnerdDF running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {C:/Users/Spencer
--               Lombardo/ECE445Labs/ece445labs/lab2vivadodirectory/Lab2/Lab2.srcs/sources_1/bd/lab2/ip/lab2_pc_0_1/lab2_pc_0_1_sim_netlist.vhdl}
-- Design      : lab2_pc_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a15tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lab2_pc_0_1_pc is
  port (
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of lab2_pc_0_1_pc : entity is "pc";
end lab2_pc_0_1_pc;

architecture STRUCTURE of lab2_pc_0_1_pc is
begin
\Dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(0),
      Q => Dout(0),
      R => reset
    );
\Dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(10),
      Q => Dout(10),
      R => reset
    );
\Dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(11),
      Q => Dout(11),
      R => reset
    );
\Dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(12),
      Q => Dout(12),
      R => reset
    );
\Dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(13),
      Q => Dout(13),
      R => reset
    );
\Dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(14),
      Q => Dout(14),
      R => reset
    );
\Dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(15),
      Q => Dout(15),
      R => reset
    );
\Dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(16),
      Q => Dout(16),
      R => reset
    );
\Dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(17),
      Q => Dout(17),
      R => reset
    );
\Dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(18),
      Q => Dout(18),
      R => reset
    );
\Dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(19),
      Q => Dout(19),
      R => reset
    );
\Dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(1),
      Q => Dout(1),
      R => reset
    );
\Dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(20),
      Q => Dout(20),
      R => reset
    );
\Dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(21),
      Q => Dout(21),
      R => reset
    );
\Dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(22),
      Q => Dout(22),
      R => reset
    );
\Dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(23),
      Q => Dout(23),
      R => reset
    );
\Dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(24),
      Q => Dout(24),
      R => reset
    );
\Dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(25),
      Q => Dout(25),
      R => reset
    );
\Dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(26),
      Q => Dout(26),
      R => reset
    );
\Dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(27),
      Q => Dout(27),
      R => reset
    );
\Dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(28),
      Q => Dout(28),
      R => reset
    );
\Dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(29),
      Q => Dout(29),
      R => reset
    );
\Dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(2),
      Q => Dout(2),
      R => reset
    );
\Dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(30),
      Q => Dout(30),
      R => reset
    );
\Dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(31),
      Q => Dout(31),
      R => reset
    );
\Dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(3),
      Q => Dout(3),
      R => reset
    );
\Dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(4),
      Q => Dout(4),
      R => reset
    );
\Dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(5),
      Q => Dout(5),
      R => reset
    );
\Dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(6),
      Q => Dout(6),
      R => reset
    );
\Dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(7),
      Q => Dout(7),
      R => reset
    );
\Dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(8),
      Q => Dout(8),
      R => reset
    );
\Dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => Din(9),
      Q => Dout(9),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity lab2_pc_0_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of lab2_pc_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of lab2_pc_0_1 : entity is "lab2_pc_0_1,pc,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of lab2_pc_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of lab2_pc_0_1 : entity is "pc,Vivado 2018.1";
end lab2_pc_0_1;

architecture STRUCTURE of lab2_pc_0_1 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, PHASE 0.000";
  attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW";
begin
U0: entity work.lab2_pc_0_1_pc
     port map (
      Din(31 downto 0) => Din(31 downto 0),
      Dout(31 downto 0) => Dout(31 downto 0),
      clk => clk,
      reset => reset
    );
end STRUCTURE;
