; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_clone_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 4, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 14, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = icmp slt i32 %14, 16, !dbg !14
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !15
  %17 = shl i32 %16, 2, !dbg !16
  %18 = lshr i32 %11, 3, !dbg !17
  %19 = and i32 %18, 3, !dbg !17
  %20 = or disjoint i32 %17, %19, !dbg !18
  %21 = icmp slt i32 %20, 4, !dbg !19
  %22 = srem i32 %14, 4, !dbg !20
  %23 = shl i32 %20, 4, !dbg !21
  %24 = add i32 %23, %14, !dbg !22
  %25 = sext i32 %24 to i64, !dbg !23
  %26 = getelementptr float, ptr addrspace(1) %0, i64 %25, !dbg !23
  %27 = and i1 %15, %21, !dbg !24
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %26, i1 %27) #4, !dbg !25
  %29 = sext i32 %22 to i64, !dbg !26
  %30 = getelementptr float, ptr addrspace(1) %1, i64 %29, !dbg !26
  %31 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %30, i1 %15) #4, !dbg !27
  %32 = getelementptr float, ptr addrspace(1) %2, i64 %29, !dbg !28
  %33 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %32, i1 %15) #4, !dbg !29
  %34 = extractvalue { i32, i32 } %33, 0, !dbg !29
  %35 = extractvalue { i32, i32 } %33, 1, !dbg !29
  %36 = bitcast i32 %34 to float, !dbg !29
  %37 = bitcast i32 %35 to float, !dbg !29
  %38 = getelementptr float, ptr addrspace(1) %3, i64 %29, !dbg !30
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %38, i1 %15) #4, !dbg !31
  %40 = getelementptr float, ptr addrspace(1) %4, i64 %29, !dbg !32
  %41 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %40, i1 %15) #4, !dbg !33
  %42 = fadd float %36, 0x3EE4F8B580000000, !dbg !34
  %43 = fadd float %37, 0x3EE4F8B580000000, !dbg !34
  %44 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !35
  %.not.i = icmp eq i32 %44, 0, !dbg !35
  %45 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !35
  %.not1.i = icmp eq i32 %45, 0, !dbg !35
  br i1 %.not.i, label %51, label %46, !dbg !35

46:                                               ; preds = %8
  br i1 %.not1.i, label %49, label %47, !dbg !35

47:                                               ; preds = %46
  %48 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %42) #4, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

49:                                               ; preds = %46
  %50 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %42) #4, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

51:                                               ; preds = %8
  br i1 %.not1.i, label %54, label %52, !dbg !35

52:                                               ; preds = %51
  %53 = tail call float @llvm.nvvm.sqrt.rn.f(float %42) #4, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

54:                                               ; preds = %51
  %55 = tail call float @llvm.nvvm.sqrt.approx.f(float %42) #4, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

__nv_sqrtf.exit:                                  ; preds = %47, %49, %52, %54
  %.0.i = phi float [ %48, %47 ], [ %50, %49 ], [ %53, %52 ], [ %55, %54 ], !dbg !35
  %56 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !35
  %.not.i3 = icmp eq i32 %56, 0, !dbg !35
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !35
  %.not1.i6 = icmp eq i32 %57, 0, !dbg !35
  br i1 %.not.i3, label %63, label %58, !dbg !35

58:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %61, label %59, !dbg !35

59:                                               ; preds = %58
  %60 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %43) #4, !dbg !35
  br label %__nv_sqrtf.exit7, !dbg !35

61:                                               ; preds = %58
  %62 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %43) #4, !dbg !35
  br label %__nv_sqrtf.exit7, !dbg !35

63:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %66, label %64, !dbg !35

64:                                               ; preds = %63
  %65 = tail call float @llvm.nvvm.sqrt.rn.f(float %43) #4, !dbg !35
  br label %__nv_sqrtf.exit7, !dbg !35

66:                                               ; preds = %63
  %67 = tail call float @llvm.nvvm.sqrt.approx.f(float %43) #4, !dbg !35
  br label %__nv_sqrtf.exit7, !dbg !35

__nv_sqrtf.exit7:                                 ; preds = %59, %61, %64, %66
  %.0.i5 = phi float [ %60, %59 ], [ %62, %61 ], [ %65, %64 ], [ %67, %66 ], !dbg !35
  %68 = extractvalue { i32, i32 } %28, 1, !dbg !25
  %69 = bitcast i32 %68 to float, !dbg !25
  %70 = extractvalue { i32, i32 } %31, 1, !dbg !27
  %71 = bitcast i32 %70 to float, !dbg !27
  %72 = fsub float %69, %71, !dbg !36
  %73 = extractvalue { i32, i32 } %28, 0, !dbg !25
  %74 = bitcast i32 %73 to float, !dbg !25
  %75 = extractvalue { i32, i32 } %31, 0, !dbg !27
  %76 = bitcast i32 %75 to float, !dbg !27
  %77 = fsub float %74, %76, !dbg !36
  %78 = extractvalue { i32, i32 } %41, 1, !dbg !33
  %79 = bitcast i32 %78 to float, !dbg !33
  %80 = extractvalue { i32, i32 } %41, 0, !dbg !33
  %81 = bitcast i32 %80 to float, !dbg !33
  %82 = extractvalue { i32, i32 } %39, 1, !dbg !31
  %83 = bitcast i32 %82 to float, !dbg !31
  %84 = extractvalue { i32, i32 } %39, 0, !dbg !31
  %85 = bitcast i32 %84 to float, !dbg !31
  %86 = and i32 %12, 2, !dbg !12
  %87 = or disjoint i32 %17, %86, !dbg !18
  %88 = icmp slt i32 %87, 4, !dbg !19
  %89 = lshr i32 %11, 1, !dbg !12
  %90 = and i32 %89, 15, !dbg !12
  %91 = or disjoint i32 %10, %90, !dbg !13
  %92 = icmp slt i32 %91, 16, !dbg !14
  %93 = and i1 %92, %88, !dbg !24
  %94 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !37
  %95 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i5) #4, !dbg !37
  %96 = fmul float %77, %94, !dbg !38
  %97 = fmul float %72, %95, !dbg !38
  %98 = fmul float %96, %85, !dbg !39
  %99 = fmul float %97, %83, !dbg !39
  %100 = fadd float %98, %81, !dbg !40
  %101 = fadd float %99, %79, !dbg !40
  %102 = shl i32 %91, 2, !dbg !41
  %103 = add i32 %87, %102, !dbg !42
  %104 = sext i32 %103 to i64, !dbg !43
  %105 = getelementptr float, ptr addrspace(1) %5, i64 %104, !dbg !43
  %106 = shl i32 %11, 3, !dbg !44
  %107 = and i32 %106, 56, !dbg !44
  %108 = or disjoint i32 %107, %19, !dbg !44
  %109 = and i32 %12, 62, !dbg !44
  %110 = lshr exact i32 %107, 2, !dbg !44
  %111 = add nuw nsw i32 %110, %108, !dbg !44
  %112 = zext nneg i32 %111 to i64, !dbg !44
  %113 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %112, !dbg !44
  %114 = bitcast float %100 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %113, <1 x i32> %114, i1 true) #4, !dbg !44
  %115 = or disjoint i32 %108, 4, !dbg !44
  %116 = lshr i32 %115, 2, !dbg !44
  %117 = add nuw nsw i32 %116, %115, !dbg !44
  %118 = zext nneg i32 %117 to i64, !dbg !44
  %119 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %118, !dbg !44
  %120 = bitcast float %101 to <1 x i32>, !dbg !44
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %119, <1 x i32> %120, i1 true) #4, !dbg !44
  tail call void @llvm.nvvm.barrier0(), !dbg !44
  %121 = lshr i32 %109, 2, !dbg !44
  %122 = add nuw nsw i32 %121, %109, !dbg !44
  %123 = zext nneg i32 %122 to i64, !dbg !44
  %124 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %123, !dbg !44
  %125 = load i32, ptr addrspace(3) %124, align 4, !dbg !44
  %126 = or disjoint i32 %109, 1, !dbg !44
  %127 = add nuw nsw i32 %126, %121, !dbg !44
  %128 = zext nneg i32 %127 to i64, !dbg !44
  %129 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %128, !dbg !44
  %130 = load i32, ptr addrspace(3) %129, align 4, !dbg !44
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %125, i32 %130, ptr addrspace(1) %105, i1 %93) #4, !dbg !44
  ret void, !dbg !45
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cpy7tfm3q3u6jnnzugfp7jkjvheoysww2rmobqk4g65x4kbmcr2x.py", directory: "inductor_cache/py")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_clone_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_clone_0, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_clone_0", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_clone_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 31, column: 38, scope: !7)
!22 = !DILocation(line: 31, column: 35, scope: !7)
!23 = !DILocation(line: 31, column: 30, scope: !7)
!24 = !DILocation(line: 31, column: 51, scope: !7)
!25 = !DILocation(line: 31, column: 43, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 35, scope: !7)
!28 = !DILocation(line: 33, column: 30, scope: !7)
!29 = !DILocation(line: 33, column: 35, scope: !7)
!30 = !DILocation(line: 34, column: 31, scope: !7)
!31 = !DILocation(line: 34, column: 36, scope: !7)
!32 = !DILocation(line: 35, column: 31, scope: !7)
!33 = !DILocation(line: 35, column: 36, scope: !7)
!34 = !DILocation(line: 38, column: 18, scope: !7)
!35 = !DILocation(line: 39, column: 26, scope: !7)
!36 = !DILocation(line: 36, column: 18, scope: !7)
!37 = !DILocation(line: 41, column: 18, scope: !7)
!38 = !DILocation(line: 44, column: 19, scope: !7)
!39 = !DILocation(line: 45, column: 20, scope: !7)
!40 = !DILocation(line: 46, column: 20, scope: !7)
!41 = !DILocation(line: 47, column: 32, scope: !7)
!42 = !DILocation(line: 47, column: 30, scope: !7)
!43 = !DILocation(line: 47, column: 25, scope: !7)
!44 = !DILocation(line: 47, column: 44, scope: !7)
!45 = !DILocation(line: 47, column: 4, scope: !7)
