var group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e =
[
    [ "ALT_FPGA_INTERFACE_t", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b", null ],
    [ "ALT_FPGA_INTERFACE_t", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga37a5a628b73ebd93c4626f65b560f05b", null ],
    [ "ALT_FPGA_INTERFACE_e", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f", [
      [ "ALT_FPGA_INTERFACE_GLOBAL", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4", null ],
      [ "ALT_FPGA_INTERFACE_RESET_REQ", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d", null ],
      [ "ALT_FPGA_INTERFACE_CONFIG_IO", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270", null ],
      [ "ALT_FPGA_INTERFACE_BSCAN", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab", null ],
      [ "ALT_FPGA_INTERFACE_TRACE", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67", null ],
      [ "ALT_FPGA_INTERFACE_DBG_APB", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3", null ],
      [ "ALT_FPGA_INTERFACE_STM", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5", null ],
      [ "ALT_FPGA_INTERFACE_CTI", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8", null ],
      [ "ALT_FPGA_INTERFACE_EMAC0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7", null ],
      [ "ALT_FPGA_INTERFACE_EMAC1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868", null ],
      [ "ALT_FPGA_INTERFACE_EMAC2", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa62c6e7c092b4222f8497494c567f6414", null ],
      [ "ALT_FPGA_INTERFACE_EMACSW0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa1e4d796c5e31c6535b4fe9c28ff3784c", null ],
      [ "ALT_FPGA_INTERFACE_EMACSW1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fad462712f4584dd2666e63f3785cb69d8", null ],
      [ "ALT_FPGA_INTERFACE_EMACSW2", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa9d5252f1e5536a56a4b2d25365cd6945", null ],
      [ "ALT_FPGA_INTERFACE_SPIM0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c", null ],
      [ "ALT_FPGA_INTERFACE_SPIM1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc", null ],
      [ "ALT_FPGA_INTERFACE_NAND", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648", null ],
      [ "ALT_FPGA_INTERFACE_SDMMC", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f", null ],
      [ "ALT_FPGA_INTERFACE_GLOBAL", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4", null ],
      [ "ALT_FPGA_INTERFACE_RESET_REQ", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d", null ],
      [ "ALT_FPGA_INTERFACE_JTAG_ENABLE", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fad7e6f5e0203d5501e4b6fdeaa97bea4f", null ],
      [ "ALT_FPGA_INTERFACE_CONFIG_IO", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270", null ],
      [ "ALT_FPGA_INTERFACE_BSCAN", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab", null ],
      [ "ALT_FPGA_INTERFACE_TRACE", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67", null ],
      [ "ALT_FPGA_INTERFACE_DBG_APB", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3", null ],
      [ "ALT_FPGA_INTERFACE_STM", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5", null ],
      [ "ALT_FPGA_INTERFACE_CTI", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8", null ],
      [ "ALT_FPGA_INTERFACE_EMAC0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7", null ],
      [ "ALT_FPGA_INTERFACE_EMAC1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868", null ],
      [ "ALT_FPGA_INTERFACE_SPIM0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c", null ],
      [ "ALT_FPGA_INTERFACE_SPIM1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc", null ],
      [ "ALT_FPGA_INTERFACE_NAND", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648", null ],
      [ "ALT_FPGA_INTERFACE_SDMMC", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f", null ]
    ] ],
    [ "ALT_FPGA_INTERFACE_e", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga83cce2909a956c7757042d73799c910f", [
      [ "ALT_FPGA_INTERFACE_GLOBAL", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4", null ],
      [ "ALT_FPGA_INTERFACE_RESET_REQ", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d", null ],
      [ "ALT_FPGA_INTERFACE_CONFIG_IO", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270", null ],
      [ "ALT_FPGA_INTERFACE_BSCAN", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab", null ],
      [ "ALT_FPGA_INTERFACE_TRACE", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67", null ],
      [ "ALT_FPGA_INTERFACE_DBG_APB", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3", null ],
      [ "ALT_FPGA_INTERFACE_STM", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5", null ],
      [ "ALT_FPGA_INTERFACE_CTI", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8", null ],
      [ "ALT_FPGA_INTERFACE_EMAC0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7", null ],
      [ "ALT_FPGA_INTERFACE_EMAC1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868", null ],
      [ "ALT_FPGA_INTERFACE_EMAC2", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa62c6e7c092b4222f8497494c567f6414", null ],
      [ "ALT_FPGA_INTERFACE_EMACSW0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa1e4d796c5e31c6535b4fe9c28ff3784c", null ],
      [ "ALT_FPGA_INTERFACE_EMACSW1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fad462712f4584dd2666e63f3785cb69d8", null ],
      [ "ALT_FPGA_INTERFACE_EMACSW2", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa9d5252f1e5536a56a4b2d25365cd6945", null ],
      [ "ALT_FPGA_INTERFACE_SPIM0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c", null ],
      [ "ALT_FPGA_INTERFACE_SPIM1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc", null ],
      [ "ALT_FPGA_INTERFACE_NAND", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648", null ],
      [ "ALT_FPGA_INTERFACE_SDMMC", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f", null ],
      [ "ALT_FPGA_INTERFACE_GLOBAL", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa42f501f9cdb5f2400605f2a118c577e4", null ],
      [ "ALT_FPGA_INTERFACE_RESET_REQ", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6968e8e04d8d8bd44e531d33c689b07d", null ],
      [ "ALT_FPGA_INTERFACE_JTAG_ENABLE", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fad7e6f5e0203d5501e4b6fdeaa97bea4f", null ],
      [ "ALT_FPGA_INTERFACE_CONFIG_IO", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa5272e3510b880a6d21c986dd0f471270", null ],
      [ "ALT_FPGA_INTERFACE_BSCAN", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa75448d24d68c20c2c51b6103624f98ab", null ],
      [ "ALT_FPGA_INTERFACE_TRACE", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa3a6d89adff96e85963c347646042af67", null ],
      [ "ALT_FPGA_INTERFACE_DBG_APB", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa68f2304d9e4e7adfd246f6d7377268c3", null ],
      [ "ALT_FPGA_INTERFACE_STM", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faa13512b1df6e5a00bae8bd2450c029c5", null ],
      [ "ALT_FPGA_INTERFACE_CTI", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faf914845526088759a1afaf7c88780db8", null ],
      [ "ALT_FPGA_INTERFACE_EMAC0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa76b3d282ad0c03e39433787f60259af7", null ],
      [ "ALT_FPGA_INTERFACE_EMAC1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa39ed516dd494335db0b42e6d3bacd868", null ],
      [ "ALT_FPGA_INTERFACE_SPIM0", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faea9b87781d5b41c44b28e397e49e265c", null ],
      [ "ALT_FPGA_INTERFACE_SPIM1", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa6f0e5ceb3c305e4b15899794e95c7ebc", null ],
      [ "ALT_FPGA_INTERFACE_NAND", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910faeed97cc282c6fd4c329ab740e2870648", null ],
      [ "ALT_FPGA_INTERFACE_SDMMC", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gga83cce2909a956c7757042d73799c910fa4ab95f6f1ac44a1fed95aab4fbc1b69f", null ]
    ] ],
    [ "alt_fpga_interface_disable", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#gad9ee4abb147ac00188a94b09e83123ff", null ],
    [ "alt_fpga_interface_enable", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga608f5b1a46de315ebc939b731a937cbe", null ],
    [ "alt_fpga_interface_is_enabled", "group___s_y_s___m_g_r___f_p_g_a___i_n_t_e_r_f_a_c_e.html#ga12c5c3db092c0f01defd3966e209bd98", null ]
];