// Seed: 1518664292
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8
);
  always @(posedge id_7 or id_7) begin
    id_4 <= id_0;
  end
endmodule
