
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118355                       # Number of seconds simulated
sim_ticks                                118355432216                       # Number of ticks simulated
final_tick                               1171024450281                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92806                       # Simulator instruction rate (inst/s)
host_op_rate                                   117016                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3331422                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908788                       # Number of bytes of host memory used
host_seconds                                 35527.00                       # Real time elapsed on the host
sim_insts                                  3297122638                       # Number of instructions simulated
sim_ops                                    4157240009                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2433152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       519040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       989824                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3947264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1461504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1461504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19009                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4055                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7733                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30838                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11418                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11418                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20558009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4385435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8363148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33350932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44341                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12348432                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12348432                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12348432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20558009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4385435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8363148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45699364                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142083353                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23417517                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18975962                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028207                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9425943                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994069                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503678                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90144                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102134669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128912849                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23417517                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11497747                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28163994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6585527                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3232868                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11918564                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1636071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138043818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109879824     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2648341      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2021144      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4958573      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1116100      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602384      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1214332      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763091      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13840029     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138043818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164815                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907304                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100936402                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4796291                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27729430                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110995                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4470698                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043206                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41601                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155497803                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77210                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4470698                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101791742                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1332652                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2005809                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26975789                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1467126                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153906039                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22080                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269793                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       163496                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216226703                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716840381                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716840381                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45531193                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37415                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20879                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4980936                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14842911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7247925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       121781                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610938                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151185842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140446721                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190433                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27572420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59723019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138043818                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564823                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79223767     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24716785     17.91%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11550486      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8463903      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7531708      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990388      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2958436      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458893      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149452      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138043818                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564470     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113130     13.80%     82.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141992     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117875663     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111427      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13264720      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7178377      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140446721                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988481                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819592                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005836                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419947285                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178796074                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136912061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141266313                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344619                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3608943                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1022                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       222152                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4470698                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         821886                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91842                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151223236                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14842911                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7247925                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20860                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2259985                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137917541                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12746323                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2529180                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19923028                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19588010                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176705                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970681                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137092290                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136912061                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82117196                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227494505                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963604                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360963                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28415551                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2031389                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133573120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83200194     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23566302     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10386258      7.78%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5446628      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4334606      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1562920      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321258      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989471      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2765483      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133573120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2765483                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282032623                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306920904                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4039535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.420834                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.420834                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703812                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703812                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621908277                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190699476                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145485665                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142083353                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23922746                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19600204                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2023413                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9828626                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9466320                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2447731                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93062                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106000643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128362052                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23922746                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11914051                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27830499                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6067863                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3713545                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12403795                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1581704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141571667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.109559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113741168     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2245947      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3833242      2.71%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2214567      1.56%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1736066      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1541053      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          933225      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2334050      1.65%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12992349      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141571667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168371                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.903428                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105348867                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4879795                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27243962                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72273                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4026769                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3920293                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154743872                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4026769                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105878638                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         605494                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3383707                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26769140                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       907916                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153693748                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94568                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       526016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    216940249                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    715061499                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    715061499                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173723438                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43216792                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34574                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17315                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2662144                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14295811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7299030                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70831                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1662045                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148646580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139503628                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        89226                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22171145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49263443                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141571667                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985392                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546523                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84640887     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21845297     15.43%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11775794      8.32%     83.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8747123      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8514312      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3163338      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2383163      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       321566      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       180187      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141571667                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         123967     27.98%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165921     37.44%     65.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153239     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117736312     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1889762      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17259      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12586392      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7273903      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139503628                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981844                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             443127                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    421111274                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170852540                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136530239                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139946755                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       287058                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3007243                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120347                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4026769                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         405633                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54168                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148681155                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       834850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14295811                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7299030                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17315                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1160719                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2240361                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137338022                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12271139                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2165604                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19544840                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19440494                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7273701                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966602                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136530283                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136530239                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80747078                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223672769                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960917                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361005                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101007770                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124506649                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24174743                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2040517                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137544898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.905207                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87194875     63.39%     63.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24265295     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9486324      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4995677      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4250423      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2042698      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       960153      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1490049      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2859404      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137544898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101007770                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124506649                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18467251                       # Number of memory references committed
system.switch_cpus1.commit.loads             11288568                       # Number of loads committed
system.switch_cpus1.commit.membars              17260                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18064510                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112088187                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2575194                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2859404                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283366886                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          301391178                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 511686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101007770                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124506649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101007770                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406658                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406658                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710905                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710905                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       617606221                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190615251                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144454658                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34520                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142083353                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21987117                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18122486                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1960372                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9084379                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8439987                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2308814                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86911                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107160796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             120749645                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21987117                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10748801                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25236721                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5787549                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3298664                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12428862                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1622349                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139490581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.063031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.483017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114253860     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1305611      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1854534      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2438231      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2735736      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2036950      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1184375      0.85%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1730829      1.24%     91.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11950455      8.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139490581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154748                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.849851                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105978340                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4874845                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24785339                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        57893                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3794162                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3514502                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     145721378                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3794162                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106708783                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1052627                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2505551                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24115464                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1313987                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     144758053                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          699                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        264657                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          519                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    201850091                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    676267212                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    676267212                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165079956                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        36770135                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38264                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22148                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3950890                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13753690                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7151849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118412                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1561989                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140726296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131757421                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26051                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20150523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47486975                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5989                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139490581                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.944561                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505042                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83740407     60.03%     60.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22453750     16.10%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12431370      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8017778      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7375025      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2944693      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1773103      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       510226      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       244229      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139490581                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          63191     22.69%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         93170     33.45%     56.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122156     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    110622879     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2009541      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16115      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12011381      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7097505      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131757421                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927325                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             278517                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    403309991                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160915369                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    129254675                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     132035938                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       322288                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2859978                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       169345                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          149                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3794162                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         795531                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       107862                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140764517                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1281211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13753690                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7151849                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22105                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         82401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1152713                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1106185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2258898                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129984134                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11848014                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1773287                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18944149                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18214006                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7096135                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.914844                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             129254930                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            129254675                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75701253                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        205644872                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.909710                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368116                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96679571                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118823302                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21949610                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32232                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1992504                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135696419                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875655                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.682971                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87530273     64.50%     64.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23160121     17.07%     81.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9095568      6.70%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4679375      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4084013      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1960528      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1698597      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       799906      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2688038      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135696419                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96679571                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118823302                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17876216                       # Number of memory references committed
system.switch_cpus2.commit.loads             10893712                       # Number of loads committed
system.switch_cpus2.commit.membars              16116                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17041941                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107103208                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2424501                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2688038                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           273781293                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          285340025                       # The number of ROB writes
system.switch_cpus2.timesIdled                  45289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2592772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96679571                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118823302                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96679571                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.469632                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.469632                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680443                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680443                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       585705978                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179319739                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136503090                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32232                       # number of misc regfile writes
system.l20.replacements                         19023                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727432                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29263                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.858422                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.347912                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.267826                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3658.830423                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6326.553839                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024057                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000807                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357308                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617828                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54048                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54048                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19878                       # number of Writeback hits
system.l20.Writeback_hits::total                19878                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54048                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54048                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54048                       # number of overall hits
system.l20.overall_hits::total                  54048                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19009                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19022                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19009                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19022                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19009                       # number of overall misses
system.l20.overall_misses::total                19022                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3739869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5309308875                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5313048744                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3739869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5309308875                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5313048744                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3739869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5309308875                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5313048744                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73057                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73070                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19878                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19878                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73057                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73070                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73057                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73070                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.260194                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260326                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.260194                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260326                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.260194                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260326                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 287682.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279305.006839                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279310.731995                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 287682.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279305.006839                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279310.731995                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 287682.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279305.006839                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279310.731995                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3537                       # number of writebacks
system.l20.writebacks::total                     3537                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19009                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19022                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19009                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19022                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19009                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19022                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2936016                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4132107720                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4135043736                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2936016                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4132107720                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4135043736                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2936016                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4132107720                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4135043736                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.260194                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260326                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.260194                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260326                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.260194                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260326                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225847.384615                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217376.385922                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217382.175166                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 225847.384615                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217376.385922                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217382.175166                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 225847.384615                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217376.385922                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217382.175166                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4070                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          316225                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14310                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.098183                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          480.491587                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.747507                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1883.883657                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.868979                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7858.008271                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046923                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001440                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.183973                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000280                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.767384                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29270                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29270                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9564                       # number of Writeback hits
system.l21.Writeback_hits::total                 9564                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29270                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29270                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29270                       # number of overall hits
system.l21.overall_hits::total                  29270                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4055                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4070                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4055                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4070                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4055                       # number of overall misses
system.l21.overall_misses::total                 4070                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3733223                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1141721102                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1145454325                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3733223                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1141721102                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1145454325                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3733223                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1141721102                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1145454325                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33325                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33340                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9564                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9564                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33325                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33340                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33325                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33340                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121680                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122076                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121680                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122076                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121680                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122076                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 248881.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 281558.841430                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 281438.409091                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 248881.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 281558.841430                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 281438.409091                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 248881.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 281558.841430                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 281438.409091                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2623                       # number of writebacks
system.l21.writebacks::total                     2623                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4055                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4070                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4055                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4070                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4055                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4070                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2802876                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    890594010                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    893396886                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2802876                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    890594010                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    893396886                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2802876                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    890594010                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    893396886                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121680                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122076                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121680                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122076                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121680                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122076                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 186858.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 219628.609125                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 219507.834398                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 186858.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 219628.609125                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 219507.834398                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 186858.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 219628.609125                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 219507.834398                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7746                       # number of replacements
system.l22.tagsinuse                     12287.971924                       # Cycle average of tags in use
system.l22.total_refs                          590391                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20034                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.469452                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          957.729645                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.316802                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3602.846508                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7717.078969                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077940                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000840                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.293200                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628017                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42964                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42964                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25066                       # number of Writeback hits
system.l22.Writeback_hits::total                25066                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42964                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42964                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42964                       # number of overall hits
system.l22.overall_hits::total                  42964                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7726                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7739                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            7                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7733                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7746                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7733                       # number of overall misses
system.l22.overall_misses::total                 7746                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3273866                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2127559424                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2130833290                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2121160                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2121160                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3273866                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2129680584                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2132954450                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3273866                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2129680584                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2132954450                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50690                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50703                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25066                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25066                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            7                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50697                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50710                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50697                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50710                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152417                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152634                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152534                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152751                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152534                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152751                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 251835.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275376.575718                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275337.031916                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 303022.857143                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 303022.857143                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 251835.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275401.601448                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275362.051381                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 251835.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275401.601448                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275362.051381                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5258                       # number of writebacks
system.l22.writebacks::total                     5258                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7726                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7739                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            7                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7733                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7746                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7733                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7746                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2469106                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1649002118                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1651471224                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1687839                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1687839                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2469106                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1650689957                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1653159063                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2469106                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1650689957                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1653159063                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152417                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152634                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152534                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152751                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152534                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152751                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 189931.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 213435.428165                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 213395.945729                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 241119.857143                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 241119.857143                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 189931.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 213460.488426                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 213420.999613                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 189931.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 213460.488426                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 213420.999613                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996521                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011926165                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040173.719758                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996521                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11918548                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11918548                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11918548                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11918548                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11918548                       # number of overall hits
system.cpu0.icache.overall_hits::total       11918548                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4681943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4681943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4681943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4681943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4681943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4681943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11918564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11918564                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11918564                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11918564                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11918564                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11918564                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 292621.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 292621.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 292621.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 292621.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 292621.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 292621.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3847769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3847769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3847769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3847769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3847769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3847769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 295982.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 295982.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 295982.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 295982.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 295982.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 295982.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73057                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179587071                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73313                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.593810                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504232                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495768                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900407                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099593                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9596721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9596721                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20627                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20627                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16589426                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16589426                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16589426                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16589426                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177236                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177236                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177236                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177236                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177236                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177236                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23830364316                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23830364316                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23830364316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23830364316                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23830364316                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23830364316                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9773957                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9773957                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16766662                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16766662                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16766662                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16766662                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018133                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018133                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010571                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010571                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010571                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010571                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134455.552574                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134455.552574                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134455.552574                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134455.552574                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134455.552574                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134455.552574                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19878                       # number of writebacks
system.cpu0.dcache.writebacks::total            19878                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104179                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104179                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104179                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104179                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73057                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73057                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73057                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73057                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73057                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9002050098                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9002050098                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9002050098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9002050098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9002050098                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9002050098                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004357                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004357                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004357                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004357                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123219.542248                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123219.542248                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123219.542248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123219.542248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123219.542248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123219.542248                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997278                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013700065                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198915.542299                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997278                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12403779                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12403779                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12403779                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12403779                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12403779                       # number of overall hits
system.cpu1.icache.overall_hits::total       12403779                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4164073                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4164073                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4164073                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4164073                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4164073                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4164073                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12403795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12403795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12403795                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12403795                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12403795                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12403795                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 260254.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 260254.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 260254.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 260254.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 260254.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 260254.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3866923                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3866923                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3866923                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3866923                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3866923                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3866923                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 257794.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 257794.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 257794.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 257794.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 257794.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 257794.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33325                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162698907                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33581                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4844.969090                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.050415                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.949585                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902541                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097459                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9150672                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9150672                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7144164                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7144164                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17288                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17288                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17260                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16294836                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16294836                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16294836                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16294836                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85317                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85317                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85317                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85317                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85317                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85317                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8472404841                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8472404841                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8472404841                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8472404841                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8472404841                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8472404841                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9235989                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9235989                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7144164                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7144164                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16380153                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16380153                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16380153                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16380153                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009237                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005209                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005209                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005209                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005209                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99305.001828                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99305.001828                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99305.001828                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99305.001828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99305.001828                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99305.001828                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9564                       # number of writebacks
system.cpu1.dcache.writebacks::total             9564                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51992                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51992                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51992                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33325                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33325                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33325                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33325                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33325                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33325                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3085184384                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3085184384                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3085184384                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3085184384                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3085184384                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3085184384                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92578.676189                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92578.676189                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92578.676189                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92578.676189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92578.676189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92578.676189                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996684                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010583118                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2037465.963710                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996684                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12428842                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12428842                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12428842                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12428842                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12428842                       # number of overall hits
system.cpu2.icache.overall_hits::total       12428842                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4662807                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4662807                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4662807                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4662807                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4662807                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4662807                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12428862                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12428862                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12428862                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12428862                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12428862                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12428862                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 233140.350000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 233140.350000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 233140.350000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 233140.350000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 233140.350000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 233140.350000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3381766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3381766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3381766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3381766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3381766                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3381766                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 260135.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 260135.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 260135.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 260135.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 260135.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 260135.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50697                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171485736                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50953                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3365.567013                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.171356                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.828644                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910826                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089174                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8819823                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8819823                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6946177                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6946177                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17018                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17018                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16116                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16116                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15766000                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15766000                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15766000                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15766000                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       147190                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       147190                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3115                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3115                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150305                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150305                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150305                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150305                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17578886264                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17578886264                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    684521922                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    684521922                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18263408186                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18263408186                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18263408186                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18263408186                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8967013                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8967013                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6949292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6949292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16116                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16116                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15916305                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15916305                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15916305                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15916305                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016415                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016415                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000448                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000448                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009443                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009443                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009443                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009443                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 119429.895129                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119429.895129                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 219750.215730                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 219750.215730                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 121508.986301                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 121508.986301                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 121508.986301                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 121508.986301                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2121462                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 163189.384615                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25066                       # number of writebacks
system.cpu2.dcache.writebacks::total            25066                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        96500                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        96500                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3108                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3108                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        99608                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        99608                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        99608                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        99608                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50690                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50690                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50697                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50697                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50697                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50697                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5004153891                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5004153891                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2179260                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2179260                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5006333151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5006333151                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5006333151                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5006333151                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005653                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003185                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003185                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003185                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98720.731722                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98720.731722                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 311322.857143                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 311322.857143                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98750.086810                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98750.086810                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98750.086810                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98750.086810                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
