Reading in the Synopsys vhdl primitives.

Inferred memory devices in process 
	in routine Parity_Test line 7 in file
         'C:/Fndtn/Active/Projects/RS232SCH/Parity_Test.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      EVEN_reg       |   Latch   |   1   |  -  | -  | N  | N  | -  | -  | -  |
|       ODD_reg       |   Latch   |   1   |  -  | -  | N  | N  | -  | -  | -  |
===============================================================================

EVEN_reg
--------
    reset/set: none


ODD_reg
-------
    reset/set: none


Writing to hnl file 'C:\Fndtn\Active\Projects\RS232SCH\DPMCOMP.TMP/workdirs/WORK/Parity_Test.hnl'
Warning: Latch inferred in design 'Parity_Test' read with
	'hdlin_check_no_latch'. (HDL-307)
