static T_1 void F_1 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_3 . V_4 )\r\nF_2 ( & V_2 -> V_3 ) ;\r\nF_3 ( & V_2 -> V_5 ) ;\r\nF_4 ( V_2 ) ;\r\n}\r\nstatic T_1 void F_5 ( void )\r\n{\r\nstruct V_1 * V_2 , * V_6 ;\r\nF_6 () ;\r\nF_7 (cfg, tmp, &pci_mmcfg_list, list)\r\nF_1 ( V_2 ) ;\r\n}\r\nstatic T_1 void F_8 ( struct V_1 * V_7 )\r\n{\r\nstruct V_1 * V_2 ;\r\nF_9 (cfg, &pci_mmcfg_list, list) {\r\nif ( V_2 -> V_8 > V_7 -> V_8 ||\r\n( V_2 -> V_8 == V_7 -> V_8 &&\r\nV_2 -> V_9 >= V_7 -> V_9 ) ) {\r\nF_10 ( & V_7 -> V_5 , & V_2 -> V_5 ) ;\r\nreturn;\r\n}\r\n}\r\nF_10 ( & V_7 -> V_5 , & V_10 ) ;\r\n}\r\nV_1 * F_11 ( int V_8 , int V_11 )\r\n{\r\nstruct V_1 * V_2 ;\r\nF_9 (cfg, &pci_mmcfg_list, list)\r\nif ( V_2 -> V_8 == V_8 &&\r\nV_2 -> V_9 <= V_11 && V_11 <= V_2 -> V_12 )\r\nreturn V_2 ;\r\nreturn NULL ;\r\n}\r\nstatic const char T_1 * F_12 ( void )\r\n{\r\nT_2 V_13 ;\r\nV_14 -> V_15 ( 0 , 0 , F_13 ( 0 , 0 ) , 0xce , 2 , & V_13 ) ;\r\nV_13 = V_13 & 0xf000 ;\r\nif ( V_13 == 0x0000 || V_13 == 0xf000 )\r\nreturn NULL ;\r\nif ( F_14 ( 0 , 0 , 255 , V_13 << 16 ) == NULL )\r\nreturn NULL ;\r\nreturn L_1 ;\r\n}\r\nstatic const char T_1 * F_15 ( void )\r\n{\r\nT_2 V_16 , V_17 = 0 , V_18 = 0 ;\r\nV_14 -> V_15 ( 0 , 0 , F_13 ( 0 , 0 ) , 0x48 , 4 , & V_16 ) ;\r\nif ( ! ( V_16 & 1 ) )\r\nreturn NULL ;\r\nswitch ( ( V_16 >> 1 ) & 3 ) {\r\ncase 0 :\r\nV_17 = 0xf0000000U ;\r\nV_18 = 0x10000000U ;\r\nbreak;\r\ncase 1 :\r\nV_17 = 0xf8000000U ;\r\nV_18 = 0x08000000U ;\r\nbreak;\r\ncase 2 :\r\nV_17 = 0xfc000000U ;\r\nV_18 = 0x04000000U ;\r\nbreak;\r\ndefault:\r\nreturn NULL ;\r\n}\r\nif ( ( V_16 & V_17 ) & 0x0fffffffU )\r\nreturn NULL ;\r\nif ( ( V_16 & V_17 ) >= 0xf0000000U )\r\nreturn NULL ;\r\nif ( F_14 ( 0 , 0 , ( V_18 >> 20 ) - 1 , V_16 & V_17 ) == NULL )\r\nreturn NULL ;\r\nreturn L_2 ;\r\n}\r\nstatic const char T_1 * F_16 ( void )\r\n{\r\nT_2 V_19 , V_20 , V_21 ;\r\nT_3 V_22 , V_23 ;\r\nint V_24 ;\r\nunsigned V_25 = 0 , V_26 , V_12 ;\r\nif ( ! ( V_27 & V_28 ) )\r\nreturn NULL ;\r\nV_21 = V_29 ;\r\nif ( F_17 ( V_21 , & V_19 , & V_20 ) )\r\nreturn NULL ;\r\nV_23 = V_20 ;\r\nV_23 <<= 32 ;\r\nV_23 |= V_19 ;\r\nif ( ! ( V_23 & V_30 ) )\r\nreturn NULL ;\r\nV_22 = V_23 & ( V_31 << V_32 ) ;\r\nV_26 = ( V_23 >> V_33 ) &\r\nV_34 ;\r\nif ( ! V_26 )\r\nreturn NULL ;\r\nif ( V_26 > 8 ) {\r\nV_25 = V_26 - 8 ;\r\nV_26 = 8 ;\r\n}\r\nV_12 = ( 1 << V_26 ) - 1 ;\r\nfor ( V_24 = 0 ; V_24 < ( 1 << V_25 ) ; V_24 ++ )\r\nif ( F_14 ( V_24 , 0 , V_12 ,\r\nV_22 + ( 1 << 28 ) * V_24 ) == NULL ) {\r\nF_5 () ;\r\nreturn NULL ;\r\n}\r\nreturn L_3 ;\r\n}\r\nstatic const char T_1 * F_18 ( void )\r\n{\r\nint V_11 ;\r\nint V_35 = 0 ;\r\nstatic const T_2 V_36 = 0x90 ;\r\nstatic const T_2 V_37 = 4 ;\r\nstatic const T_2 V_38 = 1 << 31 ;\r\nstatic const T_2 V_39 = 0xff << 16 ;\r\nstatic const int V_40 = 16 ;\r\nstatic const T_2 V_41 = 0x3 << 28 ;\r\nstatic const int V_42 = 28 ;\r\nstatic const int V_43 [] = { 0x100 , 0x80 , 0x40 , 0x20 } ;\r\nstatic const T_2 V_44 [] = { 0x7ff8 , 0x7ffc , 0x7ffe , 0x7fff } ;\r\nstatic const int V_45 = 25 ;\r\nif ( ! V_46 || ! F_19 ( & V_10 ) || V_47 )\r\nreturn NULL ;\r\nV_47 = true ;\r\nfor ( V_11 = 0 ; V_11 < 256 ; V_11 ++ ) {\r\nT_3 V_22 ;\r\nT_2 V_48 , V_49 ;\r\nT_4 V_50 , V_51 ;\r\nint V_52 , V_53 , V_54 ;\r\nV_14 -> V_15 ( 0 , V_11 , F_13 ( 0 , 0 ) , 0 , 4 , & V_48 ) ;\r\nV_50 = V_48 & 0xffff ;\r\nV_51 = ( V_48 >> 16 ) & 0xffff ;\r\nif ( V_55 != V_50 || 0x0369 != V_51 )\r\ncontinue;\r\nV_14 -> V_15 ( 0 , V_11 , F_13 ( 0 , 0 ) , V_36 ,\r\nV_37 , & V_49 ) ;\r\nif ( ! ( V_49 & V_38 ) )\r\ncontinue;\r\nV_53 = ( V_49 & V_41 ) >> V_42 ;\r\nV_22 = V_49 & V_44 [ V_53 ] ;\r\nV_22 <<= V_45 ;\r\nV_52 = ( V_49 & V_39 ) >> V_40 ;\r\nV_54 = V_52 + V_43 [ V_53 ] - 1 ;\r\nif ( F_14 ( 0 , V_52 , V_54 , V_22 ) == NULL )\r\ncontinue;\r\nV_35 ++ ;\r\n}\r\nif ( ! V_35 )\r\nreturn NULL ;\r\nreturn L_4 ;\r\n}\r\nstatic void T_1 F_20 ( void )\r\n{\r\nstruct V_1 * V_2 , * V_56 ;\r\nF_9 (cfg, &pci_mmcfg_list, list) {\r\nif ( V_2 -> V_12 < V_2 -> V_9 )\r\nV_2 -> V_12 = 255 ;\r\nif ( V_2 -> V_5 . V_57 == & V_10 )\r\nbreak;\r\nV_56 = F_21 ( V_2 -> V_5 . V_57 , F_22 ( * V_2 ) , V_5 ) ;\r\nif ( V_2 -> V_12 >= V_56 -> V_9 )\r\nV_2 -> V_12 = V_56 -> V_9 - 1 ;\r\n}\r\n}\r\nstatic int T_1 F_23 ( void )\r\n{\r\nT_2 V_48 ;\r\nT_2 V_11 , V_58 ;\r\nT_4 V_50 , V_51 ;\r\nint V_24 ;\r\nconst char * V_59 ;\r\nif ( ! V_14 )\r\nreturn 0 ;\r\nF_5 () ;\r\nfor ( V_24 = 0 ; V_24 < F_24 ( V_60 ) ; V_24 ++ ) {\r\nV_11 = V_60 [ V_24 ] . V_11 ;\r\nV_58 = V_60 [ V_24 ] . V_58 ;\r\nV_14 -> V_15 ( 0 , V_11 , V_58 , 0 , 4 , & V_48 ) ;\r\nV_50 = V_48 & 0xffff ;\r\nV_51 = ( V_48 >> 16 ) & 0xffff ;\r\nV_59 = NULL ;\r\nif ( V_60 [ V_24 ] . V_50 == V_50 &&\r\nV_60 [ V_24 ] . V_51 == V_51 )\r\nV_59 = V_60 [ V_24 ] . F_25 () ;\r\nif ( V_59 )\r\nF_26 (KERN_INFO PREFIX L_5 ,\r\nname) ;\r\n}\r\nF_20 () ;\r\nreturn ! F_19 ( & V_10 ) ;\r\n}\r\nstatic void T_1 F_27 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nF_9 (cfg, &pci_mmcfg_list, list)\r\nF_28 ( & V_61 , & V_2 -> V_3 ) ;\r\nV_62 = 1 ;\r\n}\r\nstatic T_5 T_1 F_29 ( struct V_63 * V_3 ,\r\nvoid * V_64 )\r\n{\r\nstruct V_65 * V_66 = V_64 ;\r\nstruct V_67 V_21 ;\r\nT_5 V_68 ;\r\nif ( V_3 -> type == V_69 ) {\r\nstruct V_70 * V_71 =\r\n& V_3 -> V_64 . V_72 ;\r\nif ( ! V_71 )\r\nreturn V_73 ;\r\nif ( ( V_66 -> V_52 >= V_71 -> V_21 ) &&\r\n( V_66 -> V_54 < ( V_71 -> V_21 +\r\nV_71 -> V_74 ) ) ) {\r\nV_66 -> V_75 = 1 ;\r\nreturn V_76 ;\r\n}\r\n}\r\nif ( ( V_3 -> type != V_77 ) &&\r\n( V_3 -> type != V_78 ) )\r\nreturn V_73 ;\r\nV_68 = F_30 ( V_3 , & V_21 ) ;\r\nif ( F_31 ( V_68 ) ||\r\n( V_21 . V_74 <= 0 ) ||\r\n( V_21 . V_79 != V_80 ) )\r\nreturn V_73 ;\r\nif ( ( V_66 -> V_52 >= V_21 . V_81 ) &&\r\n( V_66 -> V_54 < ( V_21 . V_81 + V_21 . V_74 ) ) ) {\r\nV_66 -> V_75 = 1 ;\r\nreturn V_76 ;\r\n}\r\nreturn V_73 ;\r\n}\r\nstatic T_5 T_1 F_32 ( T_6 V_82 , T_2 V_83 ,\r\nvoid * V_84 , void * * V_85 )\r\n{\r\nstruct V_65 * V_66 = V_84 ;\r\nF_33 ( V_82 , V_86 ,\r\nF_29 , V_84 ) ;\r\nif ( V_66 -> V_75 )\r\nreturn V_76 ;\r\nreturn V_73 ;\r\n}\r\nstatic int T_1 F_34 ( T_3 V_52 , T_3 V_54 , unsigned V_87 )\r\n{\r\nstruct V_65 V_66 ;\r\nV_66 . V_52 = V_52 ;\r\nV_66 . V_54 = V_54 - 1 ;\r\nV_66 . V_75 = 0 ;\r\nF_35 ( L_6 , F_32 , & V_66 , NULL ) ;\r\nif ( ! V_66 . V_75 )\r\nF_35 ( L_7 , F_32 , & V_66 ,\r\nNULL ) ;\r\nreturn V_66 . V_75 ;\r\n}\r\nstatic int T_1 F_36 ( T_7 V_88 ,\r\nstruct V_1 * V_2 , int V_89 )\r\n{\r\nT_3 V_90 = V_2 -> V_3 . V_52 ;\r\nT_3 V_91 = F_37 ( & V_2 -> V_3 ) ;\r\nT_3 V_92 = V_91 ;\r\nint V_93 = 0 , V_94 ;\r\nwhile ( ! V_88 ( V_90 , V_90 + V_91 , V_95 ) ) {\r\nV_91 >>= 1 ;\r\nif ( V_91 < ( 16UL << 20 ) )\r\nbreak;\r\n}\r\nif ( V_91 >= ( 16UL << 20 ) || V_91 == V_92 ) {\r\nF_26 (KERN_INFO PREFIX L_8 ,\r\n&cfg->res,\r\nwith_e820 ? L_9 : L_10 ) ;\r\nV_93 = 1 ;\r\nif ( V_92 != V_91 ) {\r\nV_2 -> V_12 = V_2 -> V_9 + ( ( V_91 >> 20 ) - 1 ) ;\r\nV_94 = V_2 -> V_12 - V_2 -> V_9 + 1 ;\r\nV_2 -> V_3 . V_54 = V_2 -> V_3 . V_52 +\r\nF_38 ( V_94 ) - 1 ;\r\nsnprintf ( V_2 -> V_59 , V_96 ,\r\nL_11 ,\r\nV_2 -> V_8 , V_2 -> V_9 , V_2 -> V_12 ) ;\r\nF_26 (KERN_INFO PREFIX\r\nL_12\r\nL_13 ,\r\ncfg->segment, cfg->start_bus, cfg->end_bus,\r\n&cfg->res, (unsigned long) cfg->address) ;\r\n}\r\n}\r\nreturn V_93 ;\r\n}\r\nstatic void T_1 F_39 ( int V_97 )\r\n{\r\nstruct V_1 * V_2 ;\r\nF_9 (cfg, &pci_mmcfg_list, list) {\r\nint V_93 = 0 ;\r\nif ( ! V_97 && ! V_46 ) {\r\nV_93 = F_36 ( F_34 , V_2 , 0 ) ;\r\nif ( V_93 )\r\ncontinue;\r\nelse\r\nF_26 (KERN_ERR FW_BUG PREFIX\r\nL_14\r\nL_15 ,\r\n&cfg->res) ;\r\n}\r\nif ( V_14 )\r\nV_93 = F_36 ( V_98 , V_2 , 1 ) ;\r\nif ( ! V_93 )\r\ngoto V_99;\r\n}\r\nreturn;\r\nV_99:\r\nF_26 (KERN_INFO PREFIX L_16 ) ;\r\nF_5 () ;\r\n}\r\nstatic int T_1 F_40 ( struct V_100 * V_101 ,\r\nstruct V_102 * V_2 )\r\n{\r\nint V_103 ;\r\nif ( V_2 -> V_21 < 0xFFFFFFFF )\r\nreturn 0 ;\r\nif ( ! strcmp ( V_101 -> V_104 . V_105 , L_17 ) ||\r\n! strcmp ( V_101 -> V_104 . V_105 , L_18 ) )\r\nreturn 0 ;\r\nif ( V_101 -> V_104 . V_106 >= 1 ) {\r\nif ( F_41 ( V_107 , & V_103 , NULL , NULL ) &&\r\nV_103 >= 2010 )\r\nreturn 0 ;\r\n}\r\nF_26 (KERN_ERR PREFIX L_19\r\nL_20 , cfg->pci_segment,\r\ncfg->start_bus_number, cfg->end_bus_number, cfg->address) ;\r\nreturn - V_108 ;\r\n}\r\nstatic int T_1 F_42 ( struct V_109 * V_104 )\r\n{\r\nstruct V_100 * V_101 ;\r\nstruct V_102 * V_110 , * V_2 ;\r\nunsigned long V_24 ;\r\nint V_111 ;\r\nif ( ! V_104 )\r\nreturn - V_108 ;\r\nV_101 = (struct V_100 * ) V_104 ;\r\nF_5 () ;\r\nV_111 = 0 ;\r\nV_24 = V_104 -> V_112 - sizeof( struct V_100 ) ;\r\nwhile ( V_24 >= sizeof( struct V_102 ) ) {\r\nV_111 ++ ;\r\nV_24 -= sizeof( struct V_102 ) ;\r\n} ;\r\nif ( V_111 == 0 ) {\r\nF_26 (KERN_ERR PREFIX L_21 ) ;\r\nreturn - V_113 ;\r\n}\r\nV_110 = (struct V_102 * ) & V_101 [ 1 ] ;\r\nfor ( V_24 = 0 ; V_24 < V_111 ; V_24 ++ ) {\r\nV_2 = & V_110 [ V_24 ] ;\r\nif ( F_40 ( V_101 , V_2 ) ) {\r\nF_5 () ;\r\nreturn - V_113 ;\r\n}\r\nif ( F_14 ( V_2 -> V_114 , V_2 -> V_115 ,\r\nV_2 -> V_116 , V_2 -> V_21 ) == NULL ) {\r\nF_26 (KERN_WARNING PREFIX\r\nL_22 ) ;\r\nF_5 () ;\r\nreturn - V_117 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_43 ( int V_97 )\r\n{\r\nif ( ( V_27 & V_118 ) == 0 )\r\nreturn;\r\nif ( ! V_97 && ! ( V_27 & V_119 & ~ V_118 ) )\r\nreturn;\r\nif ( V_120 )\r\nreturn;\r\nif ( V_97 ) {\r\nif ( F_23 () )\r\nV_120 = 1 ;\r\n}\r\nif ( ! V_120 )\r\nF_44 ( V_121 , F_42 ) ;\r\nF_39 ( V_97 ) ;\r\nif ( F_19 ( & V_10 ) )\r\nreturn;\r\nif ( V_122 < 0 ) {\r\nconst struct V_1 * V_2 ;\r\nF_9 (cfg, &pci_mmcfg_list, list) {\r\nif ( V_2 -> V_8 )\r\nbreak;\r\nV_122 = V_2 -> V_12 ;\r\n}\r\n}\r\nif ( F_45 () )\r\nV_27 = ( V_27 & ~ V_119 ) | V_118 ;\r\nelse {\r\nV_62 = 1 ;\r\n}\r\n}\r\nvoid T_1 F_46 ( void )\r\n{\r\nF_43 ( 1 ) ;\r\n}\r\nvoid T_1 F_47 ( void )\r\n{\r\nF_43 ( 0 ) ;\r\n}\r\nstatic int T_1 F_48 ( void )\r\n{\r\nif ( ( V_62 == 1 ) ||\r\n( V_27 & V_118 ) == 0 ||\r\nF_19 ( & V_10 ) )\r\nreturn 1 ;\r\nF_27 () ;\r\nreturn 0 ;\r\n}
