// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_lu_kernel_lu,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.276750,HLS_SYN_LAT=119721,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1638,HLS_SYN_LUT=2004,HLS_VERSION=2023_1_1}" *)

module kernel_lu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1
);

parameter    ap_ST_fsm_state1 = 61'd1;
parameter    ap_ST_fsm_state2 = 61'd2;
parameter    ap_ST_fsm_state3 = 61'd4;
parameter    ap_ST_fsm_state4 = 61'd8;
parameter    ap_ST_fsm_state5 = 61'd16;
parameter    ap_ST_fsm_state6 = 61'd32;
parameter    ap_ST_fsm_state7 = 61'd64;
parameter    ap_ST_fsm_state8 = 61'd128;
parameter    ap_ST_fsm_state9 = 61'd256;
parameter    ap_ST_fsm_state10 = 61'd512;
parameter    ap_ST_fsm_state11 = 61'd1024;
parameter    ap_ST_fsm_state12 = 61'd2048;
parameter    ap_ST_fsm_state13 = 61'd4096;
parameter    ap_ST_fsm_state14 = 61'd8192;
parameter    ap_ST_fsm_state15 = 61'd16384;
parameter    ap_ST_fsm_state16 = 61'd32768;
parameter    ap_ST_fsm_state17 = 61'd65536;
parameter    ap_ST_fsm_state18 = 61'd131072;
parameter    ap_ST_fsm_state19 = 61'd262144;
parameter    ap_ST_fsm_state20 = 61'd524288;
parameter    ap_ST_fsm_state21 = 61'd1048576;
parameter    ap_ST_fsm_state22 = 61'd2097152;
parameter    ap_ST_fsm_state23 = 61'd4194304;
parameter    ap_ST_fsm_state24 = 61'd8388608;
parameter    ap_ST_fsm_state25 = 61'd16777216;
parameter    ap_ST_fsm_state26 = 61'd33554432;
parameter    ap_ST_fsm_state27 = 61'd67108864;
parameter    ap_ST_fsm_state28 = 61'd134217728;
parameter    ap_ST_fsm_state29 = 61'd268435456;
parameter    ap_ST_fsm_state30 = 61'd536870912;
parameter    ap_ST_fsm_state31 = 61'd1073741824;
parameter    ap_ST_fsm_state32 = 61'd2147483648;
parameter    ap_ST_fsm_state33 = 61'd4294967296;
parameter    ap_ST_fsm_state34 = 61'd8589934592;
parameter    ap_ST_fsm_state35 = 61'd17179869184;
parameter    ap_ST_fsm_state36 = 61'd34359738368;
parameter    ap_ST_fsm_state37 = 61'd68719476736;
parameter    ap_ST_fsm_state38 = 61'd137438953472;
parameter    ap_ST_fsm_state39 = 61'd274877906944;
parameter    ap_ST_fsm_state40 = 61'd549755813888;
parameter    ap_ST_fsm_state41 = 61'd1099511627776;
parameter    ap_ST_fsm_state42 = 61'd2199023255552;
parameter    ap_ST_fsm_state43 = 61'd4398046511104;
parameter    ap_ST_fsm_state44 = 61'd8796093022208;
parameter    ap_ST_fsm_state45 = 61'd17592186044416;
parameter    ap_ST_fsm_state46 = 61'd35184372088832;
parameter    ap_ST_fsm_state47 = 61'd70368744177664;
parameter    ap_ST_fsm_state48 = 61'd140737488355328;
parameter    ap_ST_fsm_state49 = 61'd281474976710656;
parameter    ap_ST_fsm_state50 = 61'd562949953421312;
parameter    ap_ST_fsm_state51 = 61'd1125899906842624;
parameter    ap_ST_fsm_state52 = 61'd2251799813685248;
parameter    ap_ST_fsm_state53 = 61'd4503599627370496;
parameter    ap_ST_fsm_state54 = 61'd9007199254740992;
parameter    ap_ST_fsm_state55 = 61'd18014398509481984;
parameter    ap_ST_fsm_state56 = 61'd36028797018963968;
parameter    ap_ST_fsm_state57 = 61'd72057594037927936;
parameter    ap_ST_fsm_state58 = 61'd144115188075855872;
parameter    ap_ST_fsm_state59 = 61'd288230376151711744;
parameter    ap_ST_fsm_state60 = 61'd576460752303423488;
parameter    ap_ST_fsm_state61 = 61'd1152921504606846976;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] A_address0;
reg A_ce0;
reg A_we0;
reg[31:0] A_d0;
reg[10:0] A_address1;
reg A_ce1;

(* fsm_encoding = "none" *) reg   [60:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] j_2_reg_293;
wire    ap_CS_fsm_state2;
wire   [5:0] add_ln17_fu_161_p2;
reg   [5:0] add_ln17_reg_302;
wire   [10:0] add_ln20_fu_187_p2;
reg   [10:0] add_ln20_reg_307;
wire   [0:0] icmp_ln17_fu_155_p2;
wire   [63:0] zext_ln18_fu_193_p1;
reg   [63:0] zext_ln18_reg_314;
wire    ap_CS_fsm_state3;
wire   [10:0] add_ln18_1_fu_197_p2;
reg   [10:0] add_ln18_1_reg_319;
wire   [5:0] add_ln18_fu_208_p2;
reg   [5:0] add_ln18_reg_327;
wire   [10:0] add_ln20_1_fu_218_p2;
reg   [10:0] add_ln20_1_reg_332;
wire   [0:0] icmp_ln18_fu_203_p2;
wire   [10:0] mul_ln24_fu_234_p2;
reg   [10:0] mul_ln24_reg_338;
reg   [10:0] A_addr_reg_343;
wire    ap_CS_fsm_state5;
reg   [31:0] A_load_reg_354;
wire    ap_CS_fsm_state6;
reg  signed [31:0] A_load_1_reg_359;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_269_p2;
reg   [31:0] sdiv_ln22_reg_374;
wire    ap_CS_fsm_state58;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_done;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_idle;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_ready;
wire   [10:0] grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_address0;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_ce0;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_we0;
wire   [31:0] grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_d0;
wire   [10:0] grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_address1;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_ce1;
wire  signed [31:0] grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_din0;
wire  signed [31:0] grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_din1;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_ce;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_done;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_idle;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_ready;
wire   [10:0] grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_address0;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_ce0;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_we0;
wire   [31:0] grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_d0;
wire   [10:0] grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_address1;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_ce1;
wire  signed [31:0] grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_din0;
wire  signed [31:0] grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_din1;
wire    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_ce;
reg   [5:0] j_reg_97;
wire    ap_CS_fsm_state59;
reg   [10:0] phi_mul_reg_109;
reg    grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start_reg;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire   [63:0] zext_ln20_5_fu_255_p1;
reg   [5:0] i_fu_64;
reg   [5:0] indvars_iv3_fu_68;
wire   [5:0] add_ln17_1_fu_240_p2;
wire   [31:0] trunc_ln22_fu_275_p1;
wire   [8:0] tmp_1_fu_175_p3;
wire   [10:0] tmp_fu_167_p3;
wire   [10:0] zext_ln20_fu_183_p1;
wire   [10:0] zext_ln20_4_fu_214_p1;
wire   [5:0] mul_ln24_fu_234_p0;
wire   [5:0] mul_ln24_fu_234_p1;
wire   [47:0] grp_fu_269_p0;
reg    grp_fu_269_ap_start;
wire    grp_fu_269_ap_done;
wire   [47:0] grp_fu_379_p2;
reg  signed [31:0] grp_fu_379_p0;
reg  signed [31:0] grp_fu_379_p1;
reg    grp_fu_379_ce;
reg   [60:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire   [10:0] mul_ln24_fu_234_p00;
wire   [10:0] mul_ln24_fu_234_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 61'd1;
#0 grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start_reg = 1'b0;
#0 grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start_reg = 1'b0;
end

kernel_lu_kernel_lu_Pipeline_VITIS_LOOP_19_3 grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start),
    .ap_done(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_done),
    .ap_idle(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_idle),
    .ap_ready(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_ready),
    .A_address0(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_address0),
    .A_ce0(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_ce0),
    .A_we0(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_we0),
    .A_d0(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_d0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_address1),
    .A_ce1(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_ce1),
    .A_q1(A_q1),
    .add_ln20_1(add_ln20_1_reg_332),
    .j(j_reg_97),
    .add_ln20(add_ln20_reg_307),
    .zext_ln18(j_reg_97),
    .grp_fu_379_p_din0(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_din0),
    .grp_fu_379_p_din1(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_din1),
    .grp_fu_379_p_dout0(grp_fu_379_p2),
    .grp_fu_379_p_ce(grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_ce)
);

kernel_lu_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5 grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start),
    .ap_done(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_done),
    .ap_idle(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_idle),
    .ap_ready(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_ready),
    .zext_ln15(j_2_reg_293),
    .mul_ln24(mul_ln24_reg_338),
    .j_3(j_2_reg_293),
    .add_ln20(add_ln20_reg_307),
    .A_address0(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_address0),
    .A_ce0(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_ce0),
    .A_we0(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_we0),
    .A_d0(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_d0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_address1),
    .A_ce1(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_ce1),
    .A_q1(A_q1),
    .grp_fu_379_p_din0(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_din0),
    .grp_fu_379_p_din1(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_din1),
    .grp_fu_379_p_dout0(grp_fu_379_p2),
    .grp_fu_379_p_ce(grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_ce)
);

kernel_lu_mul_6ns_6ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_6ns_6ns_11_1_1_U13(
    .din0(mul_ln24_fu_234_p0),
    .din1(mul_ln24_fu_234_p1),
    .dout(mul_ln24_fu_234_p2)
);

kernel_lu_sdiv_48ns_32s_32_52_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_48ns_32s_32_52_seq_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_269_ap_start),
    .done(grp_fu_269_ap_done),
    .din0(grp_fu_269_p0),
    .din1(A_load_1_reg_359),
    .ce(1'b1),
    .dout(grp_fu_269_p2)
);

kernel_lu_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_379_p0),
    .din1(grp_fu_379_p1),
    .ce(grp_fu_379_ce),
    .dout(grp_fu_379_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln18_fu_203_p2 == 1'd0))) begin
            grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_ready == 1'b1)) begin
            grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_ready == 1'b1)) begin
            grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_64 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln18_fu_203_p2 == 1'd1))) begin
        i_fu_64 <= add_ln17_reg_302;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv3_fu_68 <= 6'd40;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln18_fu_203_p2 == 1'd1))) begin
        indvars_iv3_fu_68 <= add_ln17_1_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln17_fu_155_p2 == 1'd0))) begin
        j_reg_97 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        j_reg_97 <= add_ln18_reg_327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln17_fu_155_p2 == 1'd0))) begin
        phi_mul_reg_109 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        phi_mul_reg_109 <= add_ln18_1_reg_319;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_addr_reg_343 <= zext_ln20_5_fu_255_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_load_1_reg_359 <= A_q0;
        A_load_reg_354 <= A_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln17_reg_302 <= add_ln17_fu_161_p2;
        j_2_reg_293 <= i_fu_64;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln18_1_reg_319 <= add_ln18_1_fu_197_p2;
        add_ln18_reg_327 <= add_ln18_fu_208_p2;
        zext_ln18_reg_314[10 : 0] <= zext_ln18_fu_193_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln18_fu_203_p2 == 1'd0))) begin
        add_ln20_1_reg_332 <= add_ln20_1_fu_218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln17_fu_155_p2 == 1'd0))) begin
        add_ln20_reg_307[10 : 3] <= add_ln20_fu_187_p2[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln18_fu_203_p2 == 1'd1))) begin
        mul_ln24_reg_338 <= mul_ln24_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        sdiv_ln22_reg_374 <= grp_fu_269_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        A_address0 = A_addr_reg_343;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address0 = zext_ln18_reg_314;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        A_address0 = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address0 = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address1 = zext_ln20_5_fu_255_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        A_address1 = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address1 = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_address1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state5))) begin
        A_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        A_ce0 = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_ce0 = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        A_ce1 = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_ce1 = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        A_d0 = trunc_ln22_fu_275_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        A_d0 = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_d0 = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_d0;
    end else begin
        A_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        A_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        A_we0 = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_A_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_we0 = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln17_fu_155_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln17_fu_155_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_269_ap_start = 1'b1;
    end else begin
        grp_fu_269_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_379_ce = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_379_ce = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_ce;
    end else begin
        grp_fu_379_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_379_p0 = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_379_p0 = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_din0;
    end else begin
        grp_fu_379_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_379_p1 = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_grp_fu_379_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_379_p1 = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_grp_fu_379_p_din1;
    end else begin
        grp_fu_379_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln17_fu_155_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln18_fu_203_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln17_1_fu_240_p2 = ($signed(indvars_iv3_fu_68) + $signed(6'd63));

assign add_ln17_fu_161_p2 = (i_fu_64 + 6'd1);

assign add_ln18_1_fu_197_p2 = (phi_mul_reg_109 + 11'd41);

assign add_ln18_fu_208_p2 = (j_reg_97 + 6'd1);

assign add_ln20_1_fu_218_p2 = (add_ln20_reg_307 + zext_ln20_4_fu_214_p1);

assign add_ln20_fu_187_p2 = (tmp_fu_167_p3 + zext_ln20_fu_183_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign grp_fu_269_p0 = {{A_load_reg_354}, {16'd0}};

assign grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start = grp_kernel_lu_Pipeline_VITIS_LOOP_19_3_fu_120_ap_start_reg;

assign grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start = grp_kernel_lu_Pipeline_VITIS_LOOP_24_4_VITIS_LOOP_25_5_fu_132_ap_start_reg;

assign icmp_ln17_fu_155_p2 = ((i_fu_64 == 6'd40) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_203_p2 = ((j_reg_97 == i_fu_64) ? 1'b1 : 1'b0);

assign mul_ln24_fu_234_p0 = mul_ln24_fu_234_p00;

assign mul_ln24_fu_234_p00 = indvars_iv3_fu_68;

assign mul_ln24_fu_234_p1 = mul_ln24_fu_234_p10;

assign mul_ln24_fu_234_p10 = i_fu_64;

assign tmp_1_fu_175_p3 = {{i_fu_64}, {3'd0}};

assign tmp_fu_167_p3 = {{i_fu_64}, {5'd0}};

assign trunc_ln22_fu_275_p1 = sdiv_ln22_reg_374[31:0];

assign zext_ln18_fu_193_p1 = phi_mul_reg_109;

assign zext_ln20_4_fu_214_p1 = j_reg_97;

assign zext_ln20_5_fu_255_p1 = add_ln20_1_reg_332;

assign zext_ln20_fu_183_p1 = tmp_1_fu_175_p3;

always @ (posedge ap_clk) begin
    add_ln20_reg_307[2:0] <= 3'b000;
    zext_ln18_reg_314[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //kernel_lu
