$date
  Wed May 28 18:32:40 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_fsm_estado $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # estado $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & estado $end
$var reg 1 ' estado_s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
1%
0&
0'
#5000000
1!
1$
#10000000
0!
0"
0$
0%
#15000000
1!
1#
1$
1&
1'
#20000000
0!
0$
#25000000
1!
0#
1$
0&
0'
#30000000
0!
0$
#35000000
1!
1#
1$
1&
1'
#40000000
0!
0$
#45000000
1!
0#
1$
0&
0'
#50000000
0!
0$
#55000000
1!
1#
1$
1&
1'
#60000000
0!
0$
#65000000
1!
0#
1$
0&
0'
#70000000
0!
0$
#75000000
1!
1#
1$
1&
1'
#80000000
0!
0$
#85000000
1!
0#
1$
0&
0'
#90000000
0!
0$
#95000000
1!
1#
1$
1&
1'
#100000000
