
tracker_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003104  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080031c4  080031c4  000131c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003230  08003230  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003230  08003230  00013230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003238  08003238  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003238  08003238  00013238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800323c  0800323c  0001323c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003240  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2000000c  0800324c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  0800324c  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cd53  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ec9  00000000  00000000  0002cd87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  0002ec50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ba0  00000000  00000000  0002f8b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000146ec  00000000  00000000  00030458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eee5  00000000  00000000  00044b44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e5d0  00000000  00000000  00053a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1ff9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c90  00000000  00000000  000d204c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031ac 	.word	0x080031ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080031ac 	.word	0x080031ac

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <noise>:
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
	}
}

void noise(int sound)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
	if(sound == 1)
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b01      	cmp	r3, #1
 80004a8:	d106      	bne.n	80004b8 <noise+0x1c>
	{
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_SET);
 80004aa:	23a0      	movs	r3, #160	; 0xa0
 80004ac:	05db      	lsls	r3, r3, #23
 80004ae:	2201      	movs	r2, #1
 80004b0:	2101      	movs	r1, #1
 80004b2:	0018      	movs	r0, r3
 80004b4:	f000 fe24 	bl	8001100 <HAL_GPIO_WritePin>
	}
	if(sound == 0)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d106      	bne.n	80004cc <noise+0x30>
	{
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_RESET);
 80004be:	23a0      	movs	r3, #160	; 0xa0
 80004c0:	05db      	lsls	r3, r3, #23
 80004c2:	2200      	movs	r2, #0
 80004c4:	2101      	movs	r1, #1
 80004c6:	0018      	movs	r0, r3
 80004c8:	f000 fe1a 	bl	8001100 <HAL_GPIO_WritePin>
	}
}
 80004cc:	46c0      	nop			; (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	b002      	add	sp, #8
 80004d2:	bd80      	pop	{r7, pc}

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 fb54 	bl	8000b84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f000 f816 	bl	800050c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e0:	f000 f998 	bl	8000814 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004e4:	f000 f888 	bl	80005f8 <MX_I2C1_Init>
  MX_RTC_Init();
 80004e8:	f000 f8c6 	bl	8000678 <MX_RTC_Init>
  MX_SPI1_Init();
 80004ec:	f000 f928 	bl	8000740 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80004f0:	f000 f95e 	bl	80007b0 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  noise (1);
 80004f4:	2001      	movs	r0, #1
 80004f6:	f7ff ffd1 	bl	800049c <noise>
      HAL_Delay(1000);
 80004fa:	23fa      	movs	r3, #250	; 0xfa
 80004fc:	009b      	lsls	r3, r3, #2
 80004fe:	0018      	movs	r0, r3
 8000500:	f000 fbb0 	bl	8000c64 <HAL_Delay>
      noise (0);
 8000504:	2000      	movs	r0, #0
 8000506:	f7ff ffc9 	bl	800049c <noise>
	  noise (1);
 800050a:	e7f3      	b.n	80004f4 <main+0x20>

0800050c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800050c:	b590      	push	{r4, r7, lr}
 800050e:	b09d      	sub	sp, #116	; 0x74
 8000510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000512:	2438      	movs	r4, #56	; 0x38
 8000514:	193b      	adds	r3, r7, r4
 8000516:	0018      	movs	r0, r3
 8000518:	2338      	movs	r3, #56	; 0x38
 800051a:	001a      	movs	r2, r3
 800051c:	2100      	movs	r1, #0
 800051e:	f002 fe3d 	bl	800319c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000522:	2324      	movs	r3, #36	; 0x24
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	0018      	movs	r0, r3
 8000528:	2314      	movs	r3, #20
 800052a:	001a      	movs	r2, r3
 800052c:	2100      	movs	r1, #0
 800052e:	f002 fe35 	bl	800319c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	0018      	movs	r0, r3
 8000536:	2320      	movs	r3, #32
 8000538:	001a      	movs	r2, r3
 800053a:	2100      	movs	r1, #0
 800053c:	f002 fe2e 	bl	800319c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000540:	4b2b      	ldr	r3, [pc, #172]	; (80005f0 <SystemClock_Config+0xe4>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a2b      	ldr	r2, [pc, #172]	; (80005f4 <SystemClock_Config+0xe8>)
 8000546:	401a      	ands	r2, r3
 8000548:	4b29      	ldr	r3, [pc, #164]	; (80005f0 <SystemClock_Config+0xe4>)
 800054a:	2180      	movs	r1, #128	; 0x80
 800054c:	0109      	lsls	r1, r1, #4
 800054e:	430a      	orrs	r2, r1
 8000550:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8000552:	0021      	movs	r1, r4
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2218      	movs	r2, #24
 8000558:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2201      	movs	r2, #1
 800055e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2201      	movs	r2, #1
 8000564:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2200      	movs	r2, #0
 800056a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800056c:	187b      	adds	r3, r7, r1
 800056e:	22a0      	movs	r2, #160	; 0xa0
 8000570:	0212      	lsls	r2, r2, #8
 8000572:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2200      	movs	r2, #0
 8000578:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800057a:	187b      	adds	r3, r7, r1
 800057c:	0018      	movs	r0, r3
 800057e:	f000 ff0b 	bl	8001398 <HAL_RCC_OscConfig>
 8000582:	1e03      	subs	r3, r0, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000586:	f000 f9b9 	bl	80008fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058a:	2124      	movs	r1, #36	; 0x24
 800058c:	187b      	adds	r3, r7, r1
 800058e:	220f      	movs	r2, #15
 8000590:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000592:	187b      	adds	r3, r7, r1
 8000594:	2200      	movs	r2, #0
 8000596:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2200      	movs	r2, #0
 800059c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2200      	movs	r2, #0
 80005a2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2100      	movs	r1, #0
 80005ae:	0018      	movs	r0, r3
 80005b0:	f001 fab6 	bl	8001b20 <HAL_RCC_ClockConfig>
 80005b4:	1e03      	subs	r3, r0, #0
 80005b6:	d001      	beq.n	80005bc <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80005b8:	f000 f9a0 	bl	80008fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2229      	movs	r2, #41	; 0x29
 80005c0:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	2200      	movs	r2, #0
 80005cc:	615a      	str	r2, [r3, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80005ce:	1d3b      	adds	r3, r7, #4
 80005d0:	2280      	movs	r2, #128	; 0x80
 80005d2:	0292      	lsls	r2, r2, #10
 80005d4:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	0018      	movs	r0, r3
 80005da:	f001 fcc5 	bl	8001f68 <HAL_RCCEx_PeriphCLKConfig>
 80005de:	1e03      	subs	r3, r0, #0
 80005e0:	d001      	beq.n	80005e6 <SystemClock_Config+0xda>
  {
    Error_Handler();
 80005e2:	f000 f98b 	bl	80008fc <Error_Handler>
  }
}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	46bd      	mov	sp, r7
 80005ea:	b01d      	add	sp, #116	; 0x74
 80005ec:	bd90      	pop	{r4, r7, pc}
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	40007000 	.word	0x40007000
 80005f4:	ffffe7ff 	.word	0xffffe7ff

080005f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005fc:	4b1c      	ldr	r3, [pc, #112]	; (8000670 <MX_I2C1_Init+0x78>)
 80005fe:	4a1d      	ldr	r2, [pc, #116]	; (8000674 <MX_I2C1_Init+0x7c>)
 8000600:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 8000602:	4b1b      	ldr	r3, [pc, #108]	; (8000670 <MX_I2C1_Init+0x78>)
 8000604:	22e1      	movs	r2, #225	; 0xe1
 8000606:	00d2      	lsls	r2, r2, #3
 8000608:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800060a:	4b19      	ldr	r3, [pc, #100]	; (8000670 <MX_I2C1_Init+0x78>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000610:	4b17      	ldr	r3, [pc, #92]	; (8000670 <MX_I2C1_Init+0x78>)
 8000612:	2201      	movs	r2, #1
 8000614:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000616:	4b16      	ldr	r3, [pc, #88]	; (8000670 <MX_I2C1_Init+0x78>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800061c:	4b14      	ldr	r3, [pc, #80]	; (8000670 <MX_I2C1_Init+0x78>)
 800061e:	2200      	movs	r2, #0
 8000620:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000622:	4b13      	ldr	r3, [pc, #76]	; (8000670 <MX_I2C1_Init+0x78>)
 8000624:	2200      	movs	r2, #0
 8000626:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000628:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_I2C1_Init+0x78>)
 800062a:	2200      	movs	r2, #0
 800062c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800062e:	4b10      	ldr	r3, [pc, #64]	; (8000670 <MX_I2C1_Init+0x78>)
 8000630:	2200      	movs	r2, #0
 8000632:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000634:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_I2C1_Init+0x78>)
 8000636:	0018      	movs	r0, r3
 8000638:	f000 fd80 	bl	800113c <HAL_I2C_Init>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d001      	beq.n	8000644 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000640:	f000 f95c 	bl	80008fc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000644:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <MX_I2C1_Init+0x78>)
 8000646:	2100      	movs	r1, #0
 8000648:	0018      	movs	r0, r3
 800064a:	f000 fe0d 	bl	8001268 <HAL_I2CEx_ConfigAnalogFilter>
 800064e:	1e03      	subs	r3, r0, #0
 8000650:	d001      	beq.n	8000656 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000652:	f000 f953 	bl	80008fc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000656:	4b06      	ldr	r3, [pc, #24]	; (8000670 <MX_I2C1_Init+0x78>)
 8000658:	2100      	movs	r1, #0
 800065a:	0018      	movs	r0, r3
 800065c:	f000 fe50 	bl	8001300 <HAL_I2CEx_ConfigDigitalFilter>
 8000660:	1e03      	subs	r3, r0, #0
 8000662:	d001      	beq.n	8000668 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000664:	f000 f94a 	bl	80008fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000668:	46c0      	nop			; (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	20000028 	.word	0x20000028
 8000674:	40005400 	.word	0x40005400

08000678 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	0018      	movs	r0, r3
 8000682:	2314      	movs	r3, #20
 8000684:	001a      	movs	r2, r3
 8000686:	2100      	movs	r1, #0
 8000688:	f002 fd88 	bl	800319c <memset>
  RTC_DateTypeDef sDate = {0};
 800068c:	003b      	movs	r3, r7
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000692:	4b29      	ldr	r3, [pc, #164]	; (8000738 <MX_RTC_Init+0xc0>)
 8000694:	4a29      	ldr	r2, [pc, #164]	; (800073c <MX_RTC_Init+0xc4>)
 8000696:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000698:	4b27      	ldr	r3, [pc, #156]	; (8000738 <MX_RTC_Init+0xc0>)
 800069a:	2200      	movs	r2, #0
 800069c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800069e:	4b26      	ldr	r3, [pc, #152]	; (8000738 <MX_RTC_Init+0xc0>)
 80006a0:	227f      	movs	r2, #127	; 0x7f
 80006a2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006a4:	4b24      	ldr	r3, [pc, #144]	; (8000738 <MX_RTC_Init+0xc0>)
 80006a6:	22ff      	movs	r2, #255	; 0xff
 80006a8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006aa:	4b23      	ldr	r3, [pc, #140]	; (8000738 <MX_RTC_Init+0xc0>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80006b0:	4b21      	ldr	r3, [pc, #132]	; (8000738 <MX_RTC_Init+0xc0>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006b6:	4b20      	ldr	r3, [pc, #128]	; (8000738 <MX_RTC_Init+0xc0>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	; (8000738 <MX_RTC_Init+0xc0>)
 80006be:	2200      	movs	r2, #0
 80006c0:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006c2:	4b1d      	ldr	r3, [pc, #116]	; (8000738 <MX_RTC_Init+0xc0>)
 80006c4:	0018      	movs	r0, r3
 80006c6:	f001 fd95 	bl	80021f4 <HAL_RTC_Init>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80006ce:	f000 f915 	bl	80008fc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80006d8:	1d3b      	adds	r3, r7, #4
 80006da:	2200      	movs	r2, #0
 80006dc:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2200      	movs	r2, #0
 80006e2:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80006f0:	1d39      	adds	r1, r7, #4
 80006f2:	4b11      	ldr	r3, [pc, #68]	; (8000738 <MX_RTC_Init+0xc0>)
 80006f4:	2201      	movs	r2, #1
 80006f6:	0018      	movs	r0, r3
 80006f8:	f001 fe1a 	bl	8002330 <HAL_RTC_SetTime>
 80006fc:	1e03      	subs	r3, r0, #0
 80006fe:	d001      	beq.n	8000704 <MX_RTC_Init+0x8c>
  {
    Error_Handler();
 8000700:	f000 f8fc 	bl	80008fc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000704:	003b      	movs	r3, r7
 8000706:	2201      	movs	r2, #1
 8000708:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800070a:	003b      	movs	r3, r7
 800070c:	2201      	movs	r2, #1
 800070e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000710:	003b      	movs	r3, r7
 8000712:	2201      	movs	r2, #1
 8000714:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000716:	003b      	movs	r3, r7
 8000718:	2200      	movs	r2, #0
 800071a:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800071c:	0039      	movs	r1, r7
 800071e:	4b06      	ldr	r3, [pc, #24]	; (8000738 <MX_RTC_Init+0xc0>)
 8000720:	2201      	movs	r2, #1
 8000722:	0018      	movs	r0, r3
 8000724:	f001 fec8 	bl	80024b8 <HAL_RTC_SetDate>
 8000728:	1e03      	subs	r3, r0, #0
 800072a:	d001      	beq.n	8000730 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 800072c:	f000 f8e6 	bl	80008fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000730:	46c0      	nop			; (mov r8, r8)
 8000732:	46bd      	mov	sp, r7
 8000734:	b006      	add	sp, #24
 8000736:	bd80      	pop	{r7, pc}
 8000738:	200000f8 	.word	0x200000f8
 800073c:	40002800 	.word	0x40002800

08000740 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000744:	4b18      	ldr	r3, [pc, #96]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000746:	4a19      	ldr	r2, [pc, #100]	; (80007ac <MX_SPI1_Init+0x6c>)
 8000748:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800074a:	4b17      	ldr	r3, [pc, #92]	; (80007a8 <MX_SPI1_Init+0x68>)
 800074c:	2282      	movs	r2, #130	; 0x82
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000752:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000758:	4b13      	ldr	r3, [pc, #76]	; (80007a8 <MX_SPI1_Init+0x68>)
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800075e:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000764:	4b10      	ldr	r3, [pc, #64]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000766:	2200      	movs	r2, #0
 8000768:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800076a:	4b0f      	ldr	r3, [pc, #60]	; (80007a8 <MX_SPI1_Init+0x68>)
 800076c:	2280      	movs	r2, #128	; 0x80
 800076e:	02d2      	lsls	r2, r2, #11
 8000770:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000772:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000774:	2200      	movs	r2, #0
 8000776:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000778:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <MX_SPI1_Init+0x68>)
 800077a:	2200      	movs	r2, #0
 800077c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800077e:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000780:	2200      	movs	r2, #0
 8000782:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000784:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000786:	2200      	movs	r2, #0
 8000788:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800078a:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <MX_SPI1_Init+0x68>)
 800078c:	2207      	movs	r2, #7
 800078e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000790:	4b05      	ldr	r3, [pc, #20]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000792:	0018      	movs	r0, r3
 8000794:	f001 ffb8 	bl	8002708 <HAL_SPI_Init>
 8000798:	1e03      	subs	r3, r0, #0
 800079a:	d001      	beq.n	80007a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800079c:	f000 f8ae 	bl	80008fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007a0:	46c0      	nop			; (mov r8, r8)
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	46c0      	nop			; (mov r8, r8)
 80007a8:	2000011c 	.word	0x2000011c
 80007ac:	40013000 	.word	0x40013000

080007b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007b4:	4b15      	ldr	r3, [pc, #84]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007b6:	4a16      	ldr	r2, [pc, #88]	; (8000810 <MX_USART1_UART_Init+0x60>)
 80007b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007ba:	4b14      	ldr	r3, [pc, #80]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007bc:	22e1      	movs	r2, #225	; 0xe1
 80007be:	0252      	lsls	r2, r2, #9
 80007c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007c2:	4b12      	ldr	r3, [pc, #72]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007c8:	4b10      	ldr	r3, [pc, #64]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007d4:	4b0d      	ldr	r3, [pc, #52]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007d6:	220c      	movs	r2, #12
 80007d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e0:	4b0a      	ldr	r3, [pc, #40]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_MultiProcessor_Init(&huart1, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_USART1_UART_Init+0x5c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	2100      	movs	r1, #0
 80007f8:	0018      	movs	r0, r3
 80007fa:	f002 f819 	bl	8002830 <HAL_MultiProcessor_Init>
 80007fe:	1e03      	subs	r3, r0, #0
 8000800:	d001      	beq.n	8000806 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8000802:	f000 f87b 	bl	80008fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000806:	46c0      	nop			; (mov r8, r8)
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000074 	.word	0x20000074
 8000810:	40013800 	.word	0x40013800

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b590      	push	{r4, r7, lr}
 8000816:	b089      	sub	sp, #36	; 0x24
 8000818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	240c      	movs	r4, #12
 800081c:	193b      	adds	r3, r7, r4
 800081e:	0018      	movs	r0, r3
 8000820:	2314      	movs	r3, #20
 8000822:	001a      	movs	r2, r3
 8000824:	2100      	movs	r1, #0
 8000826:	f002 fcb9 	bl	800319c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	4b31      	ldr	r3, [pc, #196]	; (80008f0 <MX_GPIO_Init+0xdc>)
 800082c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800082e:	4b30      	ldr	r3, [pc, #192]	; (80008f0 <MX_GPIO_Init+0xdc>)
 8000830:	2104      	movs	r1, #4
 8000832:	430a      	orrs	r2, r1
 8000834:	62da      	str	r2, [r3, #44]	; 0x2c
 8000836:	4b2e      	ldr	r3, [pc, #184]	; (80008f0 <MX_GPIO_Init+0xdc>)
 8000838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800083a:	2204      	movs	r2, #4
 800083c:	4013      	ands	r3, r2
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	4b2b      	ldr	r3, [pc, #172]	; (80008f0 <MX_GPIO_Init+0xdc>)
 8000844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000846:	4b2a      	ldr	r3, [pc, #168]	; (80008f0 <MX_GPIO_Init+0xdc>)
 8000848:	2101      	movs	r1, #1
 800084a:	430a      	orrs	r2, r1
 800084c:	62da      	str	r2, [r3, #44]	; 0x2c
 800084e:	4b28      	ldr	r3, [pc, #160]	; (80008f0 <MX_GPIO_Init+0xdc>)
 8000850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000852:	2201      	movs	r2, #1
 8000854:	4013      	ands	r3, r2
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085a:	4b25      	ldr	r3, [pc, #148]	; (80008f0 <MX_GPIO_Init+0xdc>)
 800085c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800085e:	4b24      	ldr	r3, [pc, #144]	; (80008f0 <MX_GPIO_Init+0xdc>)
 8000860:	2102      	movs	r1, #2
 8000862:	430a      	orrs	r2, r1
 8000864:	62da      	str	r2, [r3, #44]	; 0x2c
 8000866:	4b22      	ldr	r3, [pc, #136]	; (80008f0 <MX_GPIO_Init+0xdc>)
 8000868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800086a:	2202      	movs	r2, #2
 800086c:	4013      	ands	r3, r2
 800086e:	603b      	str	r3, [r7, #0]
 8000870:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUZZER_Pin|SSR_Pin|RESET_LORA_Pin|GPS_RESET_Pin
 8000872:	4920      	ldr	r1, [pc, #128]	; (80008f4 <MX_GPIO_Init+0xe0>)
 8000874:	23a0      	movs	r3, #160	; 0xa0
 8000876:	05db      	lsls	r3, r3, #23
 8000878:	2200      	movs	r2, #0
 800087a:	0018      	movs	r0, r3
 800087c:	f000 fc40 	bl	8001100 <HAL_GPIO_WritePin>
                          |GPS_WAKE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUZZER_Pin SSR_Pin RESET_LORA_Pin GPS_RESET_Pin
                           GPS_WAKE_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|SSR_Pin|RESET_LORA_Pin|GPS_RESET_Pin
 8000880:	193b      	adds	r3, r7, r4
 8000882:	4a1c      	ldr	r2, [pc, #112]	; (80008f4 <MX_GPIO_Init+0xe0>)
 8000884:	601a      	str	r2, [r3, #0]
                          |GPS_WAKE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	193b      	adds	r3, r7, r4
 8000888:	2201      	movs	r2, #1
 800088a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	193b      	adds	r3, r7, r4
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000892:	193b      	adds	r3, r7, r4
 8000894:	2200      	movs	r2, #0
 8000896:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000898:	193a      	adds	r2, r7, r4
 800089a:	23a0      	movs	r3, #160	; 0xa0
 800089c:	05db      	lsls	r3, r3, #23
 800089e:	0011      	movs	r1, r2
 80008a0:	0018      	movs	r0, r3
 80008a2:	f000 fab7 	bl	8000e14 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_PPS_Pin */
  GPIO_InitStruct.Pin = GPS_PPS_Pin;
 80008a6:	193b      	adds	r3, r7, r4
 80008a8:	2280      	movs	r2, #128	; 0x80
 80008aa:	0152      	lsls	r2, r2, #5
 80008ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ae:	193b      	adds	r3, r7, r4
 80008b0:	2200      	movs	r2, #0
 80008b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	193b      	adds	r3, r7, r4
 80008b6:	2200      	movs	r2, #0
 80008b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPS_PPS_GPIO_Port, &GPIO_InitStruct);
 80008ba:	193a      	adds	r2, r7, r4
 80008bc:	23a0      	movs	r3, #160	; 0xa0
 80008be:	05db      	lsls	r3, r3, #23
 80008c0:	0011      	movs	r1, r2
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 faa6 	bl	8000e14 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT_Pin LIS_INT1_Pin */
  GPIO_InitStruct.Pin = LIS_INT_Pin|LIS_INT1_Pin;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	2230      	movs	r2, #48	; 0x30
 80008cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ce:	193b      	adds	r3, r7, r4
 80008d0:	2200      	movs	r2, #0
 80008d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	193b      	adds	r3, r7, r4
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <MX_GPIO_Init+0xe4>)
 80008de:	0019      	movs	r1, r3
 80008e0:	0010      	movs	r0, r2
 80008e2:	f000 fa97 	bl	8000e14 <HAL_GPIO_Init>

}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b009      	add	sp, #36	; 0x24
 80008ec:	bd90      	pop	{r4, r7, pc}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	40021000 	.word	0x40021000
 80008f4:	0000090b 	.word	0x0000090b
 80008f8:	50000400 	.word	0x50000400

080008fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000900:	b672      	cpsid	i
}
 8000902:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000904:	e7fe      	b.n	8000904 <Error_Handler+0x8>
	...

08000908 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800090c:	4b07      	ldr	r3, [pc, #28]	; (800092c <HAL_MspInit+0x24>)
 800090e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000910:	4b06      	ldr	r3, [pc, #24]	; (800092c <HAL_MspInit+0x24>)
 8000912:	2101      	movs	r1, #1
 8000914:	430a      	orrs	r2, r1
 8000916:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000918:	4b04      	ldr	r3, [pc, #16]	; (800092c <HAL_MspInit+0x24>)
 800091a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800091c:	4b03      	ldr	r3, [pc, #12]	; (800092c <HAL_MspInit+0x24>)
 800091e:	2180      	movs	r1, #128	; 0x80
 8000920:	0549      	lsls	r1, r1, #21
 8000922:	430a      	orrs	r2, r1
 8000924:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40021000 	.word	0x40021000

08000930 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000930:	b590      	push	{r4, r7, lr}
 8000932:	b089      	sub	sp, #36	; 0x24
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000938:	240c      	movs	r4, #12
 800093a:	193b      	adds	r3, r7, r4
 800093c:	0018      	movs	r0, r3
 800093e:	2314      	movs	r3, #20
 8000940:	001a      	movs	r2, r3
 8000942:	2100      	movs	r1, #0
 8000944:	f002 fc2a 	bl	800319c <memset>
  if(hi2c->Instance==I2C1)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a17      	ldr	r2, [pc, #92]	; (80009ac <HAL_I2C_MspInit+0x7c>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d128      	bne.n	80009a4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	4b17      	ldr	r3, [pc, #92]	; (80009b0 <HAL_I2C_MspInit+0x80>)
 8000954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000956:	4b16      	ldr	r3, [pc, #88]	; (80009b0 <HAL_I2C_MspInit+0x80>)
 8000958:	2102      	movs	r1, #2
 800095a:	430a      	orrs	r2, r1
 800095c:	62da      	str	r2, [r3, #44]	; 0x2c
 800095e:	4b14      	ldr	r3, [pc, #80]	; (80009b0 <HAL_I2C_MspInit+0x80>)
 8000960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000962:	2202      	movs	r2, #2
 8000964:	4013      	ands	r3, r2
 8000966:	60bb      	str	r3, [r7, #8]
 8000968:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800096a:	0021      	movs	r1, r4
 800096c:	187b      	adds	r3, r7, r1
 800096e:	22c0      	movs	r2, #192	; 0xc0
 8000970:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000972:	187b      	adds	r3, r7, r1
 8000974:	2212      	movs	r2, #18
 8000976:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000978:	187b      	adds	r3, r7, r1
 800097a:	2201      	movs	r2, #1
 800097c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097e:	187b      	adds	r3, r7, r1
 8000980:	2203      	movs	r2, #3
 8000982:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000984:	187b      	adds	r3, r7, r1
 8000986:	2201      	movs	r2, #1
 8000988:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098a:	187b      	adds	r3, r7, r1
 800098c:	4a09      	ldr	r2, [pc, #36]	; (80009b4 <HAL_I2C_MspInit+0x84>)
 800098e:	0019      	movs	r1, r3
 8000990:	0010      	movs	r0, r2
 8000992:	f000 fa3f 	bl	8000e14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000996:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <HAL_I2C_MspInit+0x80>)
 8000998:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800099a:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <HAL_I2C_MspInit+0x80>)
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	0389      	lsls	r1, r1, #14
 80009a0:	430a      	orrs	r2, r1
 80009a2:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009a4:	46c0      	nop			; (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b009      	add	sp, #36	; 0x24
 80009aa:	bd90      	pop	{r4, r7, pc}
 80009ac:	40005400 	.word	0x40005400
 80009b0:	40021000 	.word	0x40021000
 80009b4:	50000400 	.word	0x50000400

080009b8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a06      	ldr	r2, [pc, #24]	; (80009e0 <HAL_RTC_MspInit+0x28>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d106      	bne.n	80009d8 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009ca:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <HAL_RTC_MspInit+0x2c>)
 80009cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80009ce:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <HAL_RTC_MspInit+0x2c>)
 80009d0:	2180      	movs	r1, #128	; 0x80
 80009d2:	02c9      	lsls	r1, r1, #11
 80009d4:	430a      	orrs	r2, r1
 80009d6:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b002      	add	sp, #8
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40002800 	.word	0x40002800
 80009e4:	40021000 	.word	0x40021000

080009e8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b089      	sub	sp, #36	; 0x24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f0:	240c      	movs	r4, #12
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	0018      	movs	r0, r3
 80009f6:	2314      	movs	r3, #20
 80009f8:	001a      	movs	r2, r3
 80009fa:	2100      	movs	r1, #0
 80009fc:	f002 fbce 	bl	800319c <memset>
  if(hspi->Instance==SPI1)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a18      	ldr	r2, [pc, #96]	; (8000a68 <HAL_SPI_MspInit+0x80>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d129      	bne.n	8000a5e <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a0a:	4b18      	ldr	r3, [pc, #96]	; (8000a6c <HAL_SPI_MspInit+0x84>)
 8000a0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a0e:	4b17      	ldr	r3, [pc, #92]	; (8000a6c <HAL_SPI_MspInit+0x84>)
 8000a10:	2180      	movs	r1, #128	; 0x80
 8000a12:	0149      	lsls	r1, r1, #5
 8000a14:	430a      	orrs	r2, r1
 8000a16:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a18:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <HAL_SPI_MspInit+0x84>)
 8000a1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a1c:	4b13      	ldr	r3, [pc, #76]	; (8000a6c <HAL_SPI_MspInit+0x84>)
 8000a1e:	2101      	movs	r1, #1
 8000a20:	430a      	orrs	r2, r1
 8000a22:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a24:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <HAL_SPI_MspInit+0x84>)
 8000a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a28:	2201      	movs	r2, #1
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	60bb      	str	r3, [r7, #8]
 8000a2e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a30:	0021      	movs	r1, r4
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	22f0      	movs	r2, #240	; 0xf0
 8000a36:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	2202      	movs	r2, #2
 8000a3c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	187b      	adds	r3, r7, r1
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a44:	187b      	adds	r3, r7, r1
 8000a46:	2203      	movs	r2, #3
 8000a48:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a4a:	187b      	adds	r3, r7, r1
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a50:	187a      	adds	r2, r7, r1
 8000a52:	23a0      	movs	r3, #160	; 0xa0
 8000a54:	05db      	lsls	r3, r3, #23
 8000a56:	0011      	movs	r1, r2
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f000 f9db 	bl	8000e14 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b009      	add	sp, #36	; 0x24
 8000a64:	bd90      	pop	{r4, r7, pc}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	40013000 	.word	0x40013000
 8000a6c:	40021000 	.word	0x40021000

08000a70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a70:	b590      	push	{r4, r7, lr}
 8000a72:	b089      	sub	sp, #36	; 0x24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a78:	240c      	movs	r4, #12
 8000a7a:	193b      	adds	r3, r7, r4
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	2314      	movs	r3, #20
 8000a80:	001a      	movs	r2, r3
 8000a82:	2100      	movs	r1, #0
 8000a84:	f002 fb8a 	bl	800319c <memset>
  if(huart->Instance==USART1)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a18      	ldr	r2, [pc, #96]	; (8000af0 <HAL_UART_MspInit+0x80>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d12a      	bne.n	8000ae8 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a92:	4b18      	ldr	r3, [pc, #96]	; (8000af4 <HAL_UART_MspInit+0x84>)
 8000a94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a96:	4b17      	ldr	r3, [pc, #92]	; (8000af4 <HAL_UART_MspInit+0x84>)
 8000a98:	2180      	movs	r1, #128	; 0x80
 8000a9a:	01c9      	lsls	r1, r1, #7
 8000a9c:	430a      	orrs	r2, r1
 8000a9e:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa0:	4b14      	ldr	r3, [pc, #80]	; (8000af4 <HAL_UART_MspInit+0x84>)
 8000aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000aa4:	4b13      	ldr	r3, [pc, #76]	; (8000af4 <HAL_UART_MspInit+0x84>)
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	62da      	str	r2, [r3, #44]	; 0x2c
 8000aac:	4b11      	ldr	r3, [pc, #68]	; (8000af4 <HAL_UART_MspInit+0x84>)
 8000aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	22c0      	movs	r2, #192	; 0xc0
 8000abc:	00d2      	lsls	r2, r2, #3
 8000abe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ac0:	0021      	movs	r1, r4
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	2212      	movs	r2, #18
 8000ac6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	2201      	movs	r2, #1
 8000acc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000ad4:	187b      	adds	r3, r7, r1
 8000ad6:	2204      	movs	r2, #4
 8000ad8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ada:	187a      	adds	r2, r7, r1
 8000adc:	23a0      	movs	r3, #160	; 0xa0
 8000ade:	05db      	lsls	r3, r3, #23
 8000ae0:	0011      	movs	r1, r2
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f000 f996 	bl	8000e14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ae8:	46c0      	nop			; (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b009      	add	sp, #36	; 0x24
 8000aee:	bd90      	pop	{r4, r7, pc}
 8000af0:	40013800 	.word	0x40013800
 8000af4:	40021000 	.word	0x40021000

08000af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000afc:	e7fe      	b.n	8000afc <NMI_Handler+0x4>

08000afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b02:	e7fe      	b.n	8000b02 <HardFault_Handler+0x4>

08000b04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b08:	46c0      	nop			; (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b1c:	f000 f886 	bl	8000c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b20:	46c0      	nop			; (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000b30:	480d      	ldr	r0, [pc, #52]	; (8000b68 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000b32:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b34:	480d      	ldr	r0, [pc, #52]	; (8000b6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b36:	490e      	ldr	r1, [pc, #56]	; (8000b70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b38:	4a0e      	ldr	r2, [pc, #56]	; (8000b74 <LoopForever+0xe>)
  movs r3, #0
 8000b3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b3c:	e002      	b.n	8000b44 <LoopCopyDataInit>

08000b3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b42:	3304      	adds	r3, #4

08000b44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b48:	d3f9      	bcc.n	8000b3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b4a:	4a0b      	ldr	r2, [pc, #44]	; (8000b78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b4c:	4c0b      	ldr	r4, [pc, #44]	; (8000b7c <LoopForever+0x16>)
  movs r3, #0
 8000b4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b50:	e001      	b.n	8000b56 <LoopFillZerobss>

08000b52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b54:	3204      	adds	r2, #4

08000b56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b58:	d3fb      	bcc.n	8000b52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b5a:	f7ff ffe4 	bl	8000b26 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b5e:	f002 faf9 	bl	8003154 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b62:	f7ff fcb7 	bl	80004d4 <main>

08000b66 <LoopForever>:

LoopForever:
    b LoopForever
 8000b66:	e7fe      	b.n	8000b66 <LoopForever>
   ldr   r0, =_estack
 8000b68:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b70:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b74:	08003240 	.word	0x08003240
  ldr r2, =_sbss
 8000b78:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b7c:	20000178 	.word	0x20000178

08000b80 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC1_COMP_IRQHandler>
	...

08000b84 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b8a:	1dfb      	adds	r3, r7, #7
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b90:	4b0b      	ldr	r3, [pc, #44]	; (8000bc0 <HAL_Init+0x3c>)
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	4b0a      	ldr	r3, [pc, #40]	; (8000bc0 <HAL_Init+0x3c>)
 8000b96:	2140      	movs	r1, #64	; 0x40
 8000b98:	430a      	orrs	r2, r1
 8000b9a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f000 f811 	bl	8000bc4 <HAL_InitTick>
 8000ba2:	1e03      	subs	r3, r0, #0
 8000ba4:	d003      	beq.n	8000bae <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000ba6:	1dfb      	adds	r3, r7, #7
 8000ba8:	2201      	movs	r2, #1
 8000baa:	701a      	strb	r2, [r3, #0]
 8000bac:	e001      	b.n	8000bb2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bae:	f7ff feab 	bl	8000908 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	781b      	ldrb	r3, [r3, #0]
}
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	b002      	add	sp, #8
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	40022000 	.word	0x40022000

08000bc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc4:	b590      	push	{r4, r7, lr}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bcc:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <HAL_InitTick+0x5c>)
 8000bce:	681c      	ldr	r4, [r3, #0]
 8000bd0:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <HAL_InitTick+0x60>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	0019      	movs	r1, r3
 8000bd6:	23fa      	movs	r3, #250	; 0xfa
 8000bd8:	0098      	lsls	r0, r3, #2
 8000bda:	f7ff fa95 	bl	8000108 <__udivsi3>
 8000bde:	0003      	movs	r3, r0
 8000be0:	0019      	movs	r1, r3
 8000be2:	0020      	movs	r0, r4
 8000be4:	f7ff fa90 	bl	8000108 <__udivsi3>
 8000be8:	0003      	movs	r3, r0
 8000bea:	0018      	movs	r0, r3
 8000bec:	f000 f905 	bl	8000dfa <HAL_SYSTICK_Config>
 8000bf0:	1e03      	subs	r3, r0, #0
 8000bf2:	d001      	beq.n	8000bf8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	e00f      	b.n	8000c18 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2b03      	cmp	r3, #3
 8000bfc:	d80b      	bhi.n	8000c16 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	2301      	movs	r3, #1
 8000c02:	425b      	negs	r3, r3
 8000c04:	2200      	movs	r2, #0
 8000c06:	0018      	movs	r0, r3
 8000c08:	f000 f8e2 	bl	8000dd0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_InitTick+0x64>)
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c12:	2300      	movs	r3, #0
 8000c14:	e000      	b.n	8000c18 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
}
 8000c18:	0018      	movs	r0, r3
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	b003      	add	sp, #12
 8000c1e:	bd90      	pop	{r4, r7, pc}
 8000c20:	20000000 	.word	0x20000000
 8000c24:	20000008 	.word	0x20000008
 8000c28:	20000004 	.word	0x20000004

08000c2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c30:	4b05      	ldr	r3, [pc, #20]	; (8000c48 <HAL_IncTick+0x1c>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	001a      	movs	r2, r3
 8000c36:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <HAL_IncTick+0x20>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	18d2      	adds	r2, r2, r3
 8000c3c:	4b03      	ldr	r3, [pc, #12]	; (8000c4c <HAL_IncTick+0x20>)
 8000c3e:	601a      	str	r2, [r3, #0]
}
 8000c40:	46c0      	nop			; (mov r8, r8)
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	20000008 	.word	0x20000008
 8000c4c:	20000174 	.word	0x20000174

08000c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
  return uwTick;
 8000c54:	4b02      	ldr	r3, [pc, #8]	; (8000c60 <HAL_GetTick+0x10>)
 8000c56:	681b      	ldr	r3, [r3, #0]
}
 8000c58:	0018      	movs	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	20000174 	.word	0x20000174

08000c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c6c:	f7ff fff0 	bl	8000c50 <HAL_GetTick>
 8000c70:	0003      	movs	r3, r0
 8000c72:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	d005      	beq.n	8000c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ca8 <HAL_Delay+0x44>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	001a      	movs	r2, r3
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	189b      	adds	r3, r3, r2
 8000c88:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	f7ff ffe0 	bl	8000c50 <HAL_GetTick>
 8000c90:	0002      	movs	r2, r0
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d8f7      	bhi.n	8000c8c <HAL_Delay+0x28>
  {
  }
}
 8000c9c:	46c0      	nop			; (mov r8, r8)
 8000c9e:	46c0      	nop			; (mov r8, r8)
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	b004      	add	sp, #16
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	20000008 	.word	0x20000008

08000cac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cac:	b590      	push	{r4, r7, lr}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	0002      	movs	r2, r0
 8000cb4:	6039      	str	r1, [r7, #0]
 8000cb6:	1dfb      	adds	r3, r7, #7
 8000cb8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cba:	1dfb      	adds	r3, r7, #7
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	2b7f      	cmp	r3, #127	; 0x7f
 8000cc0:	d828      	bhi.n	8000d14 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc2:	4a2f      	ldr	r2, [pc, #188]	; (8000d80 <__NVIC_SetPriority+0xd4>)
 8000cc4:	1dfb      	adds	r3, r7, #7
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	b25b      	sxtb	r3, r3
 8000cca:	089b      	lsrs	r3, r3, #2
 8000ccc:	33c0      	adds	r3, #192	; 0xc0
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	589b      	ldr	r3, [r3, r2]
 8000cd2:	1dfa      	adds	r2, r7, #7
 8000cd4:	7812      	ldrb	r2, [r2, #0]
 8000cd6:	0011      	movs	r1, r2
 8000cd8:	2203      	movs	r2, #3
 8000cda:	400a      	ands	r2, r1
 8000cdc:	00d2      	lsls	r2, r2, #3
 8000cde:	21ff      	movs	r1, #255	; 0xff
 8000ce0:	4091      	lsls	r1, r2
 8000ce2:	000a      	movs	r2, r1
 8000ce4:	43d2      	mvns	r2, r2
 8000ce6:	401a      	ands	r2, r3
 8000ce8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	019b      	lsls	r3, r3, #6
 8000cee:	22ff      	movs	r2, #255	; 0xff
 8000cf0:	401a      	ands	r2, r3
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	4003      	ands	r3, r0
 8000cfc:	00db      	lsls	r3, r3, #3
 8000cfe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d00:	481f      	ldr	r0, [pc, #124]	; (8000d80 <__NVIC_SetPriority+0xd4>)
 8000d02:	1dfb      	adds	r3, r7, #7
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	b25b      	sxtb	r3, r3
 8000d08:	089b      	lsrs	r3, r3, #2
 8000d0a:	430a      	orrs	r2, r1
 8000d0c:	33c0      	adds	r3, #192	; 0xc0
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d12:	e031      	b.n	8000d78 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d14:	4a1b      	ldr	r2, [pc, #108]	; (8000d84 <__NVIC_SetPriority+0xd8>)
 8000d16:	1dfb      	adds	r3, r7, #7
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	0019      	movs	r1, r3
 8000d1c:	230f      	movs	r3, #15
 8000d1e:	400b      	ands	r3, r1
 8000d20:	3b08      	subs	r3, #8
 8000d22:	089b      	lsrs	r3, r3, #2
 8000d24:	3306      	adds	r3, #6
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	18d3      	adds	r3, r2, r3
 8000d2a:	3304      	adds	r3, #4
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	1dfa      	adds	r2, r7, #7
 8000d30:	7812      	ldrb	r2, [r2, #0]
 8000d32:	0011      	movs	r1, r2
 8000d34:	2203      	movs	r2, #3
 8000d36:	400a      	ands	r2, r1
 8000d38:	00d2      	lsls	r2, r2, #3
 8000d3a:	21ff      	movs	r1, #255	; 0xff
 8000d3c:	4091      	lsls	r1, r2
 8000d3e:	000a      	movs	r2, r1
 8000d40:	43d2      	mvns	r2, r2
 8000d42:	401a      	ands	r2, r3
 8000d44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	019b      	lsls	r3, r3, #6
 8000d4a:	22ff      	movs	r2, #255	; 0xff
 8000d4c:	401a      	ands	r2, r3
 8000d4e:	1dfb      	adds	r3, r7, #7
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	0018      	movs	r0, r3
 8000d54:	2303      	movs	r3, #3
 8000d56:	4003      	ands	r3, r0
 8000d58:	00db      	lsls	r3, r3, #3
 8000d5a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d5c:	4809      	ldr	r0, [pc, #36]	; (8000d84 <__NVIC_SetPriority+0xd8>)
 8000d5e:	1dfb      	adds	r3, r7, #7
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	001c      	movs	r4, r3
 8000d64:	230f      	movs	r3, #15
 8000d66:	4023      	ands	r3, r4
 8000d68:	3b08      	subs	r3, #8
 8000d6a:	089b      	lsrs	r3, r3, #2
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	3306      	adds	r3, #6
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	18c3      	adds	r3, r0, r3
 8000d74:	3304      	adds	r3, #4
 8000d76:	601a      	str	r2, [r3, #0]
}
 8000d78:	46c0      	nop			; (mov r8, r8)
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	b003      	add	sp, #12
 8000d7e:	bd90      	pop	{r4, r7, pc}
 8000d80:	e000e100 	.word	0xe000e100
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	1e5a      	subs	r2, r3, #1
 8000d94:	2380      	movs	r3, #128	; 0x80
 8000d96:	045b      	lsls	r3, r3, #17
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d301      	bcc.n	8000da0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e010      	b.n	8000dc2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000da0:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <SysTick_Config+0x44>)
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	3a01      	subs	r2, #1
 8000da6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000da8:	2301      	movs	r3, #1
 8000daa:	425b      	negs	r3, r3
 8000dac:	2103      	movs	r1, #3
 8000dae:	0018      	movs	r0, r3
 8000db0:	f7ff ff7c 	bl	8000cac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000db4:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <SysTick_Config+0x44>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dba:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <SysTick_Config+0x44>)
 8000dbc:	2207      	movs	r2, #7
 8000dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	b002      	add	sp, #8
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	e000e010 	.word	0xe000e010

08000dd0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60b9      	str	r1, [r7, #8]
 8000dd8:	607a      	str	r2, [r7, #4]
 8000dda:	210f      	movs	r1, #15
 8000ddc:	187b      	adds	r3, r7, r1
 8000dde:	1c02      	adds	r2, r0, #0
 8000de0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000de2:	68ba      	ldr	r2, [r7, #8]
 8000de4:	187b      	adds	r3, r7, r1
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	b25b      	sxtb	r3, r3
 8000dea:	0011      	movs	r1, r2
 8000dec:	0018      	movs	r0, r3
 8000dee:	f7ff ff5d 	bl	8000cac <__NVIC_SetPriority>
}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b004      	add	sp, #16
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	0018      	movs	r0, r3
 8000e06:	f7ff ffbf 	bl	8000d88 <SysTick_Config>
 8000e0a:	0003      	movs	r3, r0
}
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b002      	add	sp, #8
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e22:	2300      	movs	r3, #0
 8000e24:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000e26:	2300      	movs	r3, #0
 8000e28:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000e2a:	e14f      	b.n	80010cc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2101      	movs	r1, #1
 8000e32:	697a      	ldr	r2, [r7, #20]
 8000e34:	4091      	lsls	r1, r2
 8000e36:	000a      	movs	r2, r1
 8000e38:	4013      	ands	r3, r2
 8000e3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d100      	bne.n	8000e44 <HAL_GPIO_Init+0x30>
 8000e42:	e140      	b.n	80010c6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d00b      	beq.n	8000e64 <HAL_GPIO_Init+0x50>
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	2b02      	cmp	r3, #2
 8000e52:	d007      	beq.n	8000e64 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e58:	2b11      	cmp	r3, #17
 8000e5a:	d003      	beq.n	8000e64 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2b12      	cmp	r3, #18
 8000e62:	d130      	bne.n	8000ec6 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	2203      	movs	r2, #3
 8000e70:	409a      	lsls	r2, r3
 8000e72:	0013      	movs	r3, r2
 8000e74:	43da      	mvns	r2, r3
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68da      	ldr	r2, [r3, #12]
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	409a      	lsls	r2, r3
 8000e86:	0013      	movs	r3, r2
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	409a      	lsls	r2, r3
 8000ea0:	0013      	movs	r3, r2
 8000ea2:	43da      	mvns	r2, r3
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	4013      	ands	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	091b      	lsrs	r3, r3, #4
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	401a      	ands	r2, r3
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	409a      	lsls	r2, r3
 8000eb8:	0013      	movs	r3, r2
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	68db      	ldr	r3, [r3, #12]
 8000eca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	2203      	movs	r2, #3
 8000ed2:	409a      	lsls	r2, r3
 8000ed4:	0013      	movs	r3, r2
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	4013      	ands	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	689a      	ldr	r2, [r3, #8]
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	005b      	lsls	r3, r3, #1
 8000ee6:	409a      	lsls	r2, r3
 8000ee8:	0013      	movs	r3, r2
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d003      	beq.n	8000f06 <HAL_GPIO_Init+0xf2>
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	2b12      	cmp	r3, #18
 8000f04:	d123      	bne.n	8000f4e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	08da      	lsrs	r2, r3, #3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3208      	adds	r2, #8
 8000f0e:	0092      	lsls	r2, r2, #2
 8000f10:	58d3      	ldr	r3, [r2, r3]
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	2207      	movs	r2, #7
 8000f18:	4013      	ands	r3, r2
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	220f      	movs	r2, #15
 8000f1e:	409a      	lsls	r2, r3
 8000f20:	0013      	movs	r3, r2
 8000f22:	43da      	mvns	r2, r3
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	4013      	ands	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	691a      	ldr	r2, [r3, #16]
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	2107      	movs	r1, #7
 8000f32:	400b      	ands	r3, r1
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	409a      	lsls	r2, r3
 8000f38:	0013      	movs	r3, r2
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	08da      	lsrs	r2, r3, #3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3208      	adds	r2, #8
 8000f48:	0092      	lsls	r2, r2, #2
 8000f4a:	6939      	ldr	r1, [r7, #16]
 8000f4c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	2203      	movs	r2, #3
 8000f5a:	409a      	lsls	r2, r3
 8000f5c:	0013      	movs	r3, r2
 8000f5e:	43da      	mvns	r2, r3
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	4013      	ands	r3, r2
 8000f64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	409a      	lsls	r2, r3
 8000f74:	0013      	movs	r3, r2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	2380      	movs	r3, #128	; 0x80
 8000f88:	055b      	lsls	r3, r3, #21
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	d100      	bne.n	8000f90 <HAL_GPIO_Init+0x17c>
 8000f8e:	e09a      	b.n	80010c6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f90:	4b54      	ldr	r3, [pc, #336]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8000f92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f94:	4b53      	ldr	r3, [pc, #332]	; (80010e4 <HAL_GPIO_Init+0x2d0>)
 8000f96:	2101      	movs	r1, #1
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f9c:	4a52      	ldr	r2, [pc, #328]	; (80010e8 <HAL_GPIO_Init+0x2d4>)
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	089b      	lsrs	r3, r3, #2
 8000fa2:	3302      	adds	r3, #2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	589b      	ldr	r3, [r3, r2]
 8000fa8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	2203      	movs	r2, #3
 8000fae:	4013      	ands	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	220f      	movs	r2, #15
 8000fb4:	409a      	lsls	r2, r3
 8000fb6:	0013      	movs	r3, r2
 8000fb8:	43da      	mvns	r2, r3
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000fc0:	687a      	ldr	r2, [r7, #4]
 8000fc2:	23a0      	movs	r3, #160	; 0xa0
 8000fc4:	05db      	lsls	r3, r3, #23
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d019      	beq.n	8000ffe <HAL_GPIO_Init+0x1ea>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a47      	ldr	r2, [pc, #284]	; (80010ec <HAL_GPIO_Init+0x2d8>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d013      	beq.n	8000ffa <HAL_GPIO_Init+0x1e6>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a46      	ldr	r2, [pc, #280]	; (80010f0 <HAL_GPIO_Init+0x2dc>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d00d      	beq.n	8000ff6 <HAL_GPIO_Init+0x1e2>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a45      	ldr	r2, [pc, #276]	; (80010f4 <HAL_GPIO_Init+0x2e0>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d007      	beq.n	8000ff2 <HAL_GPIO_Init+0x1de>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a44      	ldr	r2, [pc, #272]	; (80010f8 <HAL_GPIO_Init+0x2e4>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d101      	bne.n	8000fee <HAL_GPIO_Init+0x1da>
 8000fea:	2305      	movs	r3, #5
 8000fec:	e008      	b.n	8001000 <HAL_GPIO_Init+0x1ec>
 8000fee:	2306      	movs	r3, #6
 8000ff0:	e006      	b.n	8001000 <HAL_GPIO_Init+0x1ec>
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e004      	b.n	8001000 <HAL_GPIO_Init+0x1ec>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	e002      	b.n	8001000 <HAL_GPIO_Init+0x1ec>
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e000      	b.n	8001000 <HAL_GPIO_Init+0x1ec>
 8000ffe:	2300      	movs	r3, #0
 8001000:	697a      	ldr	r2, [r7, #20]
 8001002:	2103      	movs	r1, #3
 8001004:	400a      	ands	r2, r1
 8001006:	0092      	lsls	r2, r2, #2
 8001008:	4093      	lsls	r3, r2
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001010:	4935      	ldr	r1, [pc, #212]	; (80010e8 <HAL_GPIO_Init+0x2d4>)
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	089b      	lsrs	r3, r3, #2
 8001016:	3302      	adds	r3, #2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800101e:	4b37      	ldr	r3, [pc, #220]	; (80010fc <HAL_GPIO_Init+0x2e8>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	43da      	mvns	r2, r3
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	4013      	ands	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685a      	ldr	r2, [r3, #4]
 8001032:	2380      	movs	r3, #128	; 0x80
 8001034:	025b      	lsls	r3, r3, #9
 8001036:	4013      	ands	r3, r2
 8001038:	d003      	beq.n	8001042 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001042:	4b2e      	ldr	r3, [pc, #184]	; (80010fc <HAL_GPIO_Init+0x2e8>)
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001048:	4b2c      	ldr	r3, [pc, #176]	; (80010fc <HAL_GPIO_Init+0x2e8>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	43da      	mvns	r2, r3
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	029b      	lsls	r3, r3, #10
 8001060:	4013      	ands	r3, r2
 8001062:	d003      	beq.n	800106c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800106c:	4b23      	ldr	r3, [pc, #140]	; (80010fc <HAL_GPIO_Init+0x2e8>)
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001072:	4b22      	ldr	r3, [pc, #136]	; (80010fc <HAL_GPIO_Init+0x2e8>)
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	43da      	mvns	r2, r3
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	2380      	movs	r3, #128	; 0x80
 8001088:	035b      	lsls	r3, r3, #13
 800108a:	4013      	ands	r3, r2
 800108c:	d003      	beq.n	8001096 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4313      	orrs	r3, r2
 8001094:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001096:	4b19      	ldr	r3, [pc, #100]	; (80010fc <HAL_GPIO_Init+0x2e8>)
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800109c:	4b17      	ldr	r3, [pc, #92]	; (80010fc <HAL_GPIO_Init+0x2e8>)
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	43da      	mvns	r2, r3
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685a      	ldr	r2, [r3, #4]
 80010b0:	2380      	movs	r3, #128	; 0x80
 80010b2:	039b      	lsls	r3, r3, #14
 80010b4:	4013      	ands	r3, r2
 80010b6:	d003      	beq.n	80010c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010c0:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <HAL_GPIO_Init+0x2e8>)
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	3301      	adds	r3, #1
 80010ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	40da      	lsrs	r2, r3
 80010d4:	1e13      	subs	r3, r2, #0
 80010d6:	d000      	beq.n	80010da <HAL_GPIO_Init+0x2c6>
 80010d8:	e6a8      	b.n	8000e2c <HAL_GPIO_Init+0x18>
  }
}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	46c0      	nop			; (mov r8, r8)
 80010de:	46bd      	mov	sp, r7
 80010e0:	b006      	add	sp, #24
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010000 	.word	0x40010000
 80010ec:	50000400 	.word	0x50000400
 80010f0:	50000800 	.word	0x50000800
 80010f4:	50000c00 	.word	0x50000c00
 80010f8:	50001c00 	.word	0x50001c00
 80010fc:	40010400 	.word	0x40010400

08001100 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	0008      	movs	r0, r1
 800110a:	0011      	movs	r1, r2
 800110c:	1cbb      	adds	r3, r7, #2
 800110e:	1c02      	adds	r2, r0, #0
 8001110:	801a      	strh	r2, [r3, #0]
 8001112:	1c7b      	adds	r3, r7, #1
 8001114:	1c0a      	adds	r2, r1, #0
 8001116:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001118:	1c7b      	adds	r3, r7, #1
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d004      	beq.n	800112a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001120:	1cbb      	adds	r3, r7, #2
 8001122:	881a      	ldrh	r2, [r3, #0]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001128:	e003      	b.n	8001132 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800112a:	1cbb      	adds	r3, r7, #2
 800112c:	881a      	ldrh	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	46bd      	mov	sp, r7
 8001136:	b002      	add	sp, #8
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d101      	bne.n	800114e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e082      	b.n	8001254 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2241      	movs	r2, #65	; 0x41
 8001152:	5c9b      	ldrb	r3, [r3, r2]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	d107      	bne.n	800116a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2240      	movs	r2, #64	; 0x40
 800115e:	2100      	movs	r1, #0
 8001160:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	0018      	movs	r0, r3
 8001166:	f7ff fbe3 	bl	8000930 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2241      	movs	r2, #65	; 0x41
 800116e:	2124      	movs	r1, #36	; 0x24
 8001170:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2101      	movs	r1, #1
 800117e:	438a      	bics	r2, r1
 8001180:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4934      	ldr	r1, [pc, #208]	; (800125c <HAL_I2C_Init+0x120>)
 800118c:	400a      	ands	r2, r1
 800118e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	689a      	ldr	r2, [r3, #8]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4931      	ldr	r1, [pc, #196]	; (8001260 <HAL_I2C_Init+0x124>)
 800119c:	400a      	ands	r2, r1
 800119e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d108      	bne.n	80011ba <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	689a      	ldr	r2, [r3, #8]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2180      	movs	r1, #128	; 0x80
 80011b2:	0209      	lsls	r1, r1, #8
 80011b4:	430a      	orrs	r2, r1
 80011b6:	609a      	str	r2, [r3, #8]
 80011b8:	e007      	b.n	80011ca <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	689a      	ldr	r2, [r3, #8]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2184      	movs	r1, #132	; 0x84
 80011c4:	0209      	lsls	r1, r1, #8
 80011c6:	430a      	orrs	r2, r1
 80011c8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d104      	bne.n	80011dc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	2280      	movs	r2, #128	; 0x80
 80011d8:	0112      	lsls	r2, r2, #4
 80011da:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	491f      	ldr	r1, [pc, #124]	; (8001264 <HAL_I2C_Init+0x128>)
 80011e8:	430a      	orrs	r2, r1
 80011ea:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	491a      	ldr	r1, [pc, #104]	; (8001260 <HAL_I2C_Init+0x124>)
 80011f8:	400a      	ands	r2, r1
 80011fa:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	691a      	ldr	r2, [r3, #16]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	695b      	ldr	r3, [r3, #20]
 8001204:	431a      	orrs	r2, r3
 8001206:	0011      	movs	r1, r2
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	021a      	lsls	r2, r3, #8
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	430a      	orrs	r2, r1
 8001214:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	69d9      	ldr	r1, [r3, #28]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6a1a      	ldr	r2, [r3, #32]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	430a      	orrs	r2, r1
 8001224:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	2101      	movs	r1, #1
 8001232:	430a      	orrs	r2, r1
 8001234:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2241      	movs	r2, #65	; 0x41
 8001240:	2120      	movs	r1, #32
 8001242:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2242      	movs	r2, #66	; 0x42
 800124e:	2100      	movs	r1, #0
 8001250:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001252:	2300      	movs	r3, #0
}
 8001254:	0018      	movs	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	b002      	add	sp, #8
 800125a:	bd80      	pop	{r7, pc}
 800125c:	f0ffffff 	.word	0xf0ffffff
 8001260:	ffff7fff 	.word	0xffff7fff
 8001264:	02008000 	.word	0x02008000

08001268 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2241      	movs	r2, #65	; 0x41
 8001276:	5c9b      	ldrb	r3, [r3, r2]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b20      	cmp	r3, #32
 800127c:	d138      	bne.n	80012f0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2240      	movs	r2, #64	; 0x40
 8001282:	5c9b      	ldrb	r3, [r3, r2]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d101      	bne.n	800128c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001288:	2302      	movs	r3, #2
 800128a:	e032      	b.n	80012f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2240      	movs	r2, #64	; 0x40
 8001290:	2101      	movs	r1, #1
 8001292:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2241      	movs	r2, #65	; 0x41
 8001298:	2124      	movs	r1, #36	; 0x24
 800129a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2101      	movs	r1, #1
 80012a8:	438a      	bics	r2, r1
 80012aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4911      	ldr	r1, [pc, #68]	; (80012fc <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80012b8:	400a      	ands	r2, r1
 80012ba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6819      	ldr	r1, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	683a      	ldr	r2, [r7, #0]
 80012c8:	430a      	orrs	r2, r1
 80012ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2101      	movs	r1, #1
 80012d8:	430a      	orrs	r2, r1
 80012da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2241      	movs	r2, #65	; 0x41
 80012e0:	2120      	movs	r1, #32
 80012e2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2240      	movs	r2, #64	; 0x40
 80012e8:	2100      	movs	r1, #0
 80012ea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	e000      	b.n	80012f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80012f0:	2302      	movs	r3, #2
  }
}
 80012f2:	0018      	movs	r0, r3
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	46c0      	nop			; (mov r8, r8)
 80012fc:	ffffefff 	.word	0xffffefff

08001300 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2241      	movs	r2, #65	; 0x41
 800130e:	5c9b      	ldrb	r3, [r3, r2]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b20      	cmp	r3, #32
 8001314:	d139      	bne.n	800138a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2240      	movs	r2, #64	; 0x40
 800131a:	5c9b      	ldrb	r3, [r3, r2]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d101      	bne.n	8001324 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001320:	2302      	movs	r3, #2
 8001322:	e033      	b.n	800138c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2240      	movs	r2, #64	; 0x40
 8001328:	2101      	movs	r1, #1
 800132a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2241      	movs	r2, #65	; 0x41
 8001330:	2124      	movs	r1, #36	; 0x24
 8001332:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2101      	movs	r1, #1
 8001340:	438a      	bics	r2, r1
 8001342:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	4a11      	ldr	r2, [pc, #68]	; (8001394 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001350:	4013      	ands	r3, r2
 8001352:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	68fa      	ldr	r2, [r7, #12]
 800135a:	4313      	orrs	r3, r2
 800135c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2101      	movs	r1, #1
 8001372:	430a      	orrs	r2, r1
 8001374:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2241      	movs	r2, #65	; 0x41
 800137a:	2120      	movs	r1, #32
 800137c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2240      	movs	r2, #64	; 0x40
 8001382:	2100      	movs	r1, #0
 8001384:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	e000      	b.n	800138c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800138a:	2302      	movs	r3, #2
  }
}
 800138c:	0018      	movs	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	b004      	add	sp, #16
 8001392:	bd80      	pop	{r7, pc}
 8001394:	fffff0ff 	.word	0xfffff0ff

08001398 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001398:	b5b0      	push	{r4, r5, r7, lr}
 800139a:	b08a      	sub	sp, #40	; 0x28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d102      	bne.n	80013ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	f000 fbaf 	bl	8001b0a <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013ac:	4bcf      	ldr	r3, [pc, #828]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	220c      	movs	r2, #12
 80013b2:	4013      	ands	r3, r2
 80013b4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013b6:	4bcd      	ldr	r3, [pc, #820]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80013b8:	68da      	ldr	r2, [r3, #12]
 80013ba:	2380      	movs	r3, #128	; 0x80
 80013bc:	025b      	lsls	r3, r3, #9
 80013be:	4013      	ands	r3, r2
 80013c0:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2201      	movs	r2, #1
 80013c8:	4013      	ands	r3, r2
 80013ca:	d100      	bne.n	80013ce <HAL_RCC_OscConfig+0x36>
 80013cc:	e07e      	b.n	80014cc <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ce:	6a3b      	ldr	r3, [r7, #32]
 80013d0:	2b08      	cmp	r3, #8
 80013d2:	d007      	beq.n	80013e4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013d4:	6a3b      	ldr	r3, [r7, #32]
 80013d6:	2b0c      	cmp	r3, #12
 80013d8:	d112      	bne.n	8001400 <HAL_RCC_OscConfig+0x68>
 80013da:	69fa      	ldr	r2, [r7, #28]
 80013dc:	2380      	movs	r3, #128	; 0x80
 80013de:	025b      	lsls	r3, r3, #9
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d10d      	bne.n	8001400 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e4:	4bc1      	ldr	r3, [pc, #772]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	029b      	lsls	r3, r3, #10
 80013ec:	4013      	ands	r3, r2
 80013ee:	d100      	bne.n	80013f2 <HAL_RCC_OscConfig+0x5a>
 80013f0:	e06b      	b.n	80014ca <HAL_RCC_OscConfig+0x132>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d167      	bne.n	80014ca <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80013fa:	2301      	movs	r3, #1
 80013fc:	f000 fb85 	bl	8001b0a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	2380      	movs	r3, #128	; 0x80
 8001406:	025b      	lsls	r3, r3, #9
 8001408:	429a      	cmp	r2, r3
 800140a:	d107      	bne.n	800141c <HAL_RCC_OscConfig+0x84>
 800140c:	4bb7      	ldr	r3, [pc, #732]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	4bb6      	ldr	r3, [pc, #728]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001412:	2180      	movs	r1, #128	; 0x80
 8001414:	0249      	lsls	r1, r1, #9
 8001416:	430a      	orrs	r2, r1
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	e027      	b.n	800146c <HAL_RCC_OscConfig+0xd4>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	685a      	ldr	r2, [r3, #4]
 8001420:	23a0      	movs	r3, #160	; 0xa0
 8001422:	02db      	lsls	r3, r3, #11
 8001424:	429a      	cmp	r2, r3
 8001426:	d10e      	bne.n	8001446 <HAL_RCC_OscConfig+0xae>
 8001428:	4bb0      	ldr	r3, [pc, #704]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4baf      	ldr	r3, [pc, #700]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800142e:	2180      	movs	r1, #128	; 0x80
 8001430:	02c9      	lsls	r1, r1, #11
 8001432:	430a      	orrs	r2, r1
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	4bad      	ldr	r3, [pc, #692]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	4bac      	ldr	r3, [pc, #688]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800143c:	2180      	movs	r1, #128	; 0x80
 800143e:	0249      	lsls	r1, r1, #9
 8001440:	430a      	orrs	r2, r1
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	e012      	b.n	800146c <HAL_RCC_OscConfig+0xd4>
 8001446:	4ba9      	ldr	r3, [pc, #676]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	4ba8      	ldr	r3, [pc, #672]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800144c:	49a8      	ldr	r1, [pc, #672]	; (80016f0 <HAL_RCC_OscConfig+0x358>)
 800144e:	400a      	ands	r2, r1
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	4ba6      	ldr	r3, [pc, #664]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	2380      	movs	r3, #128	; 0x80
 8001458:	025b      	lsls	r3, r3, #9
 800145a:	4013      	ands	r3, r2
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	4ba2      	ldr	r3, [pc, #648]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	4ba1      	ldr	r3, [pc, #644]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001466:	49a3      	ldr	r1, [pc, #652]	; (80016f4 <HAL_RCC_OscConfig+0x35c>)
 8001468:	400a      	ands	r2, r1
 800146a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d015      	beq.n	80014a0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001474:	f7ff fbec 	bl	8000c50 <HAL_GetTick>
 8001478:	0003      	movs	r3, r0
 800147a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800147c:	e009      	b.n	8001492 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800147e:	f7ff fbe7 	bl	8000c50 <HAL_GetTick>
 8001482:	0002      	movs	r2, r0
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b64      	cmp	r3, #100	; 0x64
 800148a:	d902      	bls.n	8001492 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	f000 fb3c 	bl	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001492:	4b96      	ldr	r3, [pc, #600]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	2380      	movs	r3, #128	; 0x80
 8001498:	029b      	lsls	r3, r3, #10
 800149a:	4013      	ands	r3, r2
 800149c:	d0ef      	beq.n	800147e <HAL_RCC_OscConfig+0xe6>
 800149e:	e015      	b.n	80014cc <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a0:	f7ff fbd6 	bl	8000c50 <HAL_GetTick>
 80014a4:	0003      	movs	r3, r0
 80014a6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014a8:	e008      	b.n	80014bc <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014aa:	f7ff fbd1 	bl	8000c50 <HAL_GetTick>
 80014ae:	0002      	movs	r2, r0
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b64      	cmp	r3, #100	; 0x64
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e326      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014bc:	4b8b      	ldr	r3, [pc, #556]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	029b      	lsls	r3, r3, #10
 80014c4:	4013      	ands	r3, r2
 80014c6:	d1f0      	bne.n	80014aa <HAL_RCC_OscConfig+0x112>
 80014c8:	e000      	b.n	80014cc <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ca:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2202      	movs	r2, #2
 80014d2:	4013      	ands	r3, r2
 80014d4:	d100      	bne.n	80014d8 <HAL_RCC_OscConfig+0x140>
 80014d6:	e08b      	b.n	80015f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014de:	6a3b      	ldr	r3, [r7, #32]
 80014e0:	2b04      	cmp	r3, #4
 80014e2:	d005      	beq.n	80014f0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014e4:	6a3b      	ldr	r3, [r7, #32]
 80014e6:	2b0c      	cmp	r3, #12
 80014e8:	d13e      	bne.n	8001568 <HAL_RCC_OscConfig+0x1d0>
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d13b      	bne.n	8001568 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80014f0:	4b7e      	ldr	r3, [pc, #504]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2204      	movs	r2, #4
 80014f6:	4013      	ands	r3, r2
 80014f8:	d004      	beq.n	8001504 <HAL_RCC_OscConfig+0x16c>
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d101      	bne.n	8001504 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e302      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001504:	4b79      	ldr	r3, [pc, #484]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	4a7b      	ldr	r2, [pc, #492]	; (80016f8 <HAL_RCC_OscConfig+0x360>)
 800150a:	4013      	ands	r3, r2
 800150c:	0019      	movs	r1, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	691b      	ldr	r3, [r3, #16]
 8001512:	021a      	lsls	r2, r3, #8
 8001514:	4b75      	ldr	r3, [pc, #468]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001516:	430a      	orrs	r2, r1
 8001518:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800151a:	4b74      	ldr	r3, [pc, #464]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2209      	movs	r2, #9
 8001520:	4393      	bics	r3, r2
 8001522:	0019      	movs	r1, r3
 8001524:	4b71      	ldr	r3, [pc, #452]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001526:	697a      	ldr	r2, [r7, #20]
 8001528:	430a      	orrs	r2, r1
 800152a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800152c:	f000 fc40 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
 8001530:	0001      	movs	r1, r0
 8001532:	4b6e      	ldr	r3, [pc, #440]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	091b      	lsrs	r3, r3, #4
 8001538:	220f      	movs	r2, #15
 800153a:	4013      	ands	r3, r2
 800153c:	4a6f      	ldr	r2, [pc, #444]	; (80016fc <HAL_RCC_OscConfig+0x364>)
 800153e:	5cd3      	ldrb	r3, [r2, r3]
 8001540:	000a      	movs	r2, r1
 8001542:	40da      	lsrs	r2, r3
 8001544:	4b6e      	ldr	r3, [pc, #440]	; (8001700 <HAL_RCC_OscConfig+0x368>)
 8001546:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001548:	4b6e      	ldr	r3, [pc, #440]	; (8001704 <HAL_RCC_OscConfig+0x36c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2513      	movs	r5, #19
 800154e:	197c      	adds	r4, r7, r5
 8001550:	0018      	movs	r0, r3
 8001552:	f7ff fb37 	bl	8000bc4 <HAL_InitTick>
 8001556:	0003      	movs	r3, r0
 8001558:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800155a:	197b      	adds	r3, r7, r5
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d046      	beq.n	80015f0 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001562:	197b      	adds	r3, r7, r5
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	e2d0      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d027      	beq.n	80015be <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800156e:	4b5f      	ldr	r3, [pc, #380]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2209      	movs	r2, #9
 8001574:	4393      	bics	r3, r2
 8001576:	0019      	movs	r1, r3
 8001578:	4b5c      	ldr	r3, [pc, #368]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	430a      	orrs	r2, r1
 800157e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001580:	f7ff fb66 	bl	8000c50 <HAL_GetTick>
 8001584:	0003      	movs	r3, r0
 8001586:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800158a:	f7ff fb61 	bl	8000c50 <HAL_GetTick>
 800158e:	0002      	movs	r2, r0
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e2b6      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800159c:	4b53      	ldr	r3, [pc, #332]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2204      	movs	r2, #4
 80015a2:	4013      	ands	r3, r2
 80015a4:	d0f1      	beq.n	800158a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a6:	4b51      	ldr	r3, [pc, #324]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	4a53      	ldr	r2, [pc, #332]	; (80016f8 <HAL_RCC_OscConfig+0x360>)
 80015ac:	4013      	ands	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	691b      	ldr	r3, [r3, #16]
 80015b4:	021a      	lsls	r2, r3, #8
 80015b6:	4b4d      	ldr	r3, [pc, #308]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80015b8:	430a      	orrs	r2, r1
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	e018      	b.n	80015f0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015be:	4b4b      	ldr	r3, [pc, #300]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	4b4a      	ldr	r3, [pc, #296]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80015c4:	2101      	movs	r1, #1
 80015c6:	438a      	bics	r2, r1
 80015c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ca:	f7ff fb41 	bl	8000c50 <HAL_GetTick>
 80015ce:	0003      	movs	r3, r0
 80015d0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80015d2:	e008      	b.n	80015e6 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015d4:	f7ff fb3c 	bl	8000c50 <HAL_GetTick>
 80015d8:	0002      	movs	r2, r0
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e291      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80015e6:	4b41      	ldr	r3, [pc, #260]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2204      	movs	r2, #4
 80015ec:	4013      	ands	r3, r2
 80015ee:	d1f1      	bne.n	80015d4 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2210      	movs	r2, #16
 80015f6:	4013      	ands	r3, r2
 80015f8:	d100      	bne.n	80015fc <HAL_RCC_OscConfig+0x264>
 80015fa:	e0a1      	b.n	8001740 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015fc:	6a3b      	ldr	r3, [r7, #32]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d140      	bne.n	8001684 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001602:	4b3a      	ldr	r3, [pc, #232]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	2380      	movs	r3, #128	; 0x80
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4013      	ands	r3, r2
 800160c:	d005      	beq.n	800161a <HAL_RCC_OscConfig+0x282>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d101      	bne.n	800161a <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e277      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800161a:	4b34      	ldr	r3, [pc, #208]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	4a3a      	ldr	r2, [pc, #232]	; (8001708 <HAL_RCC_OscConfig+0x370>)
 8001620:	4013      	ands	r3, r2
 8001622:	0019      	movs	r1, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001628:	4b30      	ldr	r3, [pc, #192]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800162a:	430a      	orrs	r2, r1
 800162c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800162e:	4b2f      	ldr	r3, [pc, #188]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	021b      	lsls	r3, r3, #8
 8001634:	0a19      	lsrs	r1, r3, #8
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a1b      	ldr	r3, [r3, #32]
 800163a:	061a      	lsls	r2, r3, #24
 800163c:	4b2b      	ldr	r3, [pc, #172]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800163e:	430a      	orrs	r2, r1
 8001640:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001646:	0b5b      	lsrs	r3, r3, #13
 8001648:	3301      	adds	r3, #1
 800164a:	2280      	movs	r2, #128	; 0x80
 800164c:	0212      	lsls	r2, r2, #8
 800164e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001650:	4b26      	ldr	r3, [pc, #152]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	091b      	lsrs	r3, r3, #4
 8001656:	210f      	movs	r1, #15
 8001658:	400b      	ands	r3, r1
 800165a:	4928      	ldr	r1, [pc, #160]	; (80016fc <HAL_RCC_OscConfig+0x364>)
 800165c:	5ccb      	ldrb	r3, [r1, r3]
 800165e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001660:	4b27      	ldr	r3, [pc, #156]	; (8001700 <HAL_RCC_OscConfig+0x368>)
 8001662:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001664:	4b27      	ldr	r3, [pc, #156]	; (8001704 <HAL_RCC_OscConfig+0x36c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2513      	movs	r5, #19
 800166a:	197c      	adds	r4, r7, r5
 800166c:	0018      	movs	r0, r3
 800166e:	f7ff faa9 	bl	8000bc4 <HAL_InitTick>
 8001672:	0003      	movs	r3, r0
 8001674:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001676:	197b      	adds	r3, r7, r5
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d060      	beq.n	8001740 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800167e:	197b      	adds	r3, r7, r5
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	e242      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d03f      	beq.n	800170c <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800168c:	4b17      	ldr	r3, [pc, #92]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b16      	ldr	r3, [pc, #88]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 8001692:	2180      	movs	r1, #128	; 0x80
 8001694:	0049      	lsls	r1, r1, #1
 8001696:	430a      	orrs	r2, r1
 8001698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169a:	f7ff fad9 	bl	8000c50 <HAL_GetTick>
 800169e:	0003      	movs	r3, r0
 80016a0:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016a4:	f7ff fad4 	bl	8000c50 <HAL_GetTick>
 80016a8:	0002      	movs	r2, r0
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e229      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016b6:	4b0d      	ldr	r3, [pc, #52]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	2380      	movs	r3, #128	; 0x80
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4013      	ands	r3, r2
 80016c0:	d0f0      	beq.n	80016a4 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016c2:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	4a10      	ldr	r2, [pc, #64]	; (8001708 <HAL_RCC_OscConfig+0x370>)
 80016c8:	4013      	ands	r3, r2
 80016ca:	0019      	movs	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016d0:	4b06      	ldr	r3, [pc, #24]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80016d2:	430a      	orrs	r2, r1
 80016d4:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016d6:	4b05      	ldr	r3, [pc, #20]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	0a19      	lsrs	r1, r3, #8
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a1b      	ldr	r3, [r3, #32]
 80016e2:	061a      	lsls	r2, r3, #24
 80016e4:	4b01      	ldr	r3, [pc, #4]	; (80016ec <HAL_RCC_OscConfig+0x354>)
 80016e6:	430a      	orrs	r2, r1
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	e029      	b.n	8001740 <HAL_RCC_OscConfig+0x3a8>
 80016ec:	40021000 	.word	0x40021000
 80016f0:	fffeffff 	.word	0xfffeffff
 80016f4:	fffbffff 	.word	0xfffbffff
 80016f8:	ffffe0ff 	.word	0xffffe0ff
 80016fc:	080031c4 	.word	0x080031c4
 8001700:	20000000 	.word	0x20000000
 8001704:	20000004 	.word	0x20000004
 8001708:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800170c:	4bbd      	ldr	r3, [pc, #756]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4bbc      	ldr	r3, [pc, #752]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001712:	49bd      	ldr	r1, [pc, #756]	; (8001a08 <HAL_RCC_OscConfig+0x670>)
 8001714:	400a      	ands	r2, r1
 8001716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001718:	f7ff fa9a 	bl	8000c50 <HAL_GetTick>
 800171c:	0003      	movs	r3, r0
 800171e:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001720:	e008      	b.n	8001734 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001722:	f7ff fa95 	bl	8000c50 <HAL_GetTick>
 8001726:	0002      	movs	r2, r0
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e1ea      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001734:	4bb3      	ldr	r3, [pc, #716]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	4013      	ands	r3, r2
 800173e:	d1f0      	bne.n	8001722 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2208      	movs	r2, #8
 8001746:	4013      	ands	r3, r2
 8001748:	d036      	beq.n	80017b8 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d019      	beq.n	8001786 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001752:	4bac      	ldr	r3, [pc, #688]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001754:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001756:	4bab      	ldr	r3, [pc, #684]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001758:	2101      	movs	r1, #1
 800175a:	430a      	orrs	r2, r1
 800175c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175e:	f7ff fa77 	bl	8000c50 <HAL_GetTick>
 8001762:	0003      	movs	r3, r0
 8001764:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001766:	e008      	b.n	800177a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001768:	f7ff fa72 	bl	8000c50 <HAL_GetTick>
 800176c:	0002      	movs	r2, r0
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b02      	cmp	r3, #2
 8001774:	d901      	bls.n	800177a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e1c7      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800177a:	4ba2      	ldr	r3, [pc, #648]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800177c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800177e:	2202      	movs	r2, #2
 8001780:	4013      	ands	r3, r2
 8001782:	d0f1      	beq.n	8001768 <HAL_RCC_OscConfig+0x3d0>
 8001784:	e018      	b.n	80017b8 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001786:	4b9f      	ldr	r3, [pc, #636]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001788:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800178a:	4b9e      	ldr	r3, [pc, #632]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800178c:	2101      	movs	r1, #1
 800178e:	438a      	bics	r2, r1
 8001790:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001792:	f7ff fa5d 	bl	8000c50 <HAL_GetTick>
 8001796:	0003      	movs	r3, r0
 8001798:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800179c:	f7ff fa58 	bl	8000c50 <HAL_GetTick>
 80017a0:	0002      	movs	r2, r0
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e1ad      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017ae:	4b95      	ldr	r3, [pc, #596]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80017b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017b2:	2202      	movs	r2, #2
 80017b4:	4013      	ands	r3, r2
 80017b6:	d1f1      	bne.n	800179c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2204      	movs	r2, #4
 80017be:	4013      	ands	r3, r2
 80017c0:	d100      	bne.n	80017c4 <HAL_RCC_OscConfig+0x42c>
 80017c2:	e0ae      	b.n	8001922 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017c4:	2027      	movs	r0, #39	; 0x27
 80017c6:	183b      	adds	r3, r7, r0
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017cc:	4b8d      	ldr	r3, [pc, #564]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80017ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	055b      	lsls	r3, r3, #21
 80017d4:	4013      	ands	r3, r2
 80017d6:	d109      	bne.n	80017ec <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017d8:	4b8a      	ldr	r3, [pc, #552]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80017da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017dc:	4b89      	ldr	r3, [pc, #548]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80017de:	2180      	movs	r1, #128	; 0x80
 80017e0:	0549      	lsls	r1, r1, #21
 80017e2:	430a      	orrs	r2, r1
 80017e4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80017e6:	183b      	adds	r3, r7, r0
 80017e8:	2201      	movs	r2, #1
 80017ea:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ec:	4b87      	ldr	r3, [pc, #540]	; (8001a0c <HAL_RCC_OscConfig+0x674>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	2380      	movs	r3, #128	; 0x80
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	4013      	ands	r3, r2
 80017f6:	d11a      	bne.n	800182e <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017f8:	4b84      	ldr	r3, [pc, #528]	; (8001a0c <HAL_RCC_OscConfig+0x674>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b83      	ldr	r3, [pc, #524]	; (8001a0c <HAL_RCC_OscConfig+0x674>)
 80017fe:	2180      	movs	r1, #128	; 0x80
 8001800:	0049      	lsls	r1, r1, #1
 8001802:	430a      	orrs	r2, r1
 8001804:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001806:	f7ff fa23 	bl	8000c50 <HAL_GetTick>
 800180a:	0003      	movs	r3, r0
 800180c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001810:	f7ff fa1e 	bl	8000c50 <HAL_GetTick>
 8001814:	0002      	movs	r2, r0
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b64      	cmp	r3, #100	; 0x64
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e173      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001822:	4b7a      	ldr	r3, [pc, #488]	; (8001a0c <HAL_RCC_OscConfig+0x674>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	2380      	movs	r3, #128	; 0x80
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4013      	ands	r3, r2
 800182c:	d0f0      	beq.n	8001810 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	689a      	ldr	r2, [r3, #8]
 8001832:	2380      	movs	r3, #128	; 0x80
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	429a      	cmp	r2, r3
 8001838:	d107      	bne.n	800184a <HAL_RCC_OscConfig+0x4b2>
 800183a:	4b72      	ldr	r3, [pc, #456]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800183c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800183e:	4b71      	ldr	r3, [pc, #452]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001840:	2180      	movs	r1, #128	; 0x80
 8001842:	0049      	lsls	r1, r1, #1
 8001844:	430a      	orrs	r2, r1
 8001846:	651a      	str	r2, [r3, #80]	; 0x50
 8001848:	e031      	b.n	80018ae <HAL_RCC_OscConfig+0x516>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d10c      	bne.n	800186c <HAL_RCC_OscConfig+0x4d4>
 8001852:	4b6c      	ldr	r3, [pc, #432]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001854:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001856:	4b6b      	ldr	r3, [pc, #428]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001858:	496b      	ldr	r1, [pc, #428]	; (8001a08 <HAL_RCC_OscConfig+0x670>)
 800185a:	400a      	ands	r2, r1
 800185c:	651a      	str	r2, [r3, #80]	; 0x50
 800185e:	4b69      	ldr	r3, [pc, #420]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001860:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001862:	4b68      	ldr	r3, [pc, #416]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001864:	496a      	ldr	r1, [pc, #424]	; (8001a10 <HAL_RCC_OscConfig+0x678>)
 8001866:	400a      	ands	r2, r1
 8001868:	651a      	str	r2, [r3, #80]	; 0x50
 800186a:	e020      	b.n	80018ae <HAL_RCC_OscConfig+0x516>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	23a0      	movs	r3, #160	; 0xa0
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	429a      	cmp	r2, r3
 8001876:	d10e      	bne.n	8001896 <HAL_RCC_OscConfig+0x4fe>
 8001878:	4b62      	ldr	r3, [pc, #392]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800187a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800187c:	4b61      	ldr	r3, [pc, #388]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800187e:	2180      	movs	r1, #128	; 0x80
 8001880:	00c9      	lsls	r1, r1, #3
 8001882:	430a      	orrs	r2, r1
 8001884:	651a      	str	r2, [r3, #80]	; 0x50
 8001886:	4b5f      	ldr	r3, [pc, #380]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001888:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800188a:	4b5e      	ldr	r3, [pc, #376]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	0049      	lsls	r1, r1, #1
 8001890:	430a      	orrs	r2, r1
 8001892:	651a      	str	r2, [r3, #80]	; 0x50
 8001894:	e00b      	b.n	80018ae <HAL_RCC_OscConfig+0x516>
 8001896:	4b5b      	ldr	r3, [pc, #364]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001898:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800189a:	4b5a      	ldr	r3, [pc, #360]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800189c:	495a      	ldr	r1, [pc, #360]	; (8001a08 <HAL_RCC_OscConfig+0x670>)
 800189e:	400a      	ands	r2, r1
 80018a0:	651a      	str	r2, [r3, #80]	; 0x50
 80018a2:	4b58      	ldr	r3, [pc, #352]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80018a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018a6:	4b57      	ldr	r3, [pc, #348]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80018a8:	4959      	ldr	r1, [pc, #356]	; (8001a10 <HAL_RCC_OscConfig+0x678>)
 80018aa:	400a      	ands	r2, r1
 80018ac:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d015      	beq.n	80018e2 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b6:	f7ff f9cb 	bl	8000c50 <HAL_GetTick>
 80018ba:	0003      	movs	r3, r0
 80018bc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018be:	e009      	b.n	80018d4 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c0:	f7ff f9c6 	bl	8000c50 <HAL_GetTick>
 80018c4:	0002      	movs	r2, r0
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	4a52      	ldr	r2, [pc, #328]	; (8001a14 <HAL_RCC_OscConfig+0x67c>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e11a      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018d4:	4b4b      	ldr	r3, [pc, #300]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80018d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4013      	ands	r3, r2
 80018de:	d0ef      	beq.n	80018c0 <HAL_RCC_OscConfig+0x528>
 80018e0:	e014      	b.n	800190c <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e2:	f7ff f9b5 	bl	8000c50 <HAL_GetTick>
 80018e6:	0003      	movs	r3, r0
 80018e8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80018ea:	e009      	b.n	8001900 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018ec:	f7ff f9b0 	bl	8000c50 <HAL_GetTick>
 80018f0:	0002      	movs	r2, r0
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	4a47      	ldr	r2, [pc, #284]	; (8001a14 <HAL_RCC_OscConfig+0x67c>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d901      	bls.n	8001900 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80018fc:	2303      	movs	r3, #3
 80018fe:	e104      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001900:	4b40      	ldr	r3, [pc, #256]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001902:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4013      	ands	r3, r2
 800190a:	d1ef      	bne.n	80018ec <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800190c:	2327      	movs	r3, #39	; 0x27
 800190e:	18fb      	adds	r3, r7, r3
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d105      	bne.n	8001922 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001916:	4b3b      	ldr	r3, [pc, #236]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001918:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800191a:	4b3a      	ldr	r3, [pc, #232]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800191c:	493e      	ldr	r1, [pc, #248]	; (8001a18 <HAL_RCC_OscConfig+0x680>)
 800191e:	400a      	ands	r2, r1
 8001920:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2220      	movs	r2, #32
 8001928:	4013      	ands	r3, r2
 800192a:	d049      	beq.n	80019c0 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d026      	beq.n	8001982 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001934:	4b33      	ldr	r3, [pc, #204]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001936:	689a      	ldr	r2, [r3, #8]
 8001938:	4b32      	ldr	r3, [pc, #200]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 800193a:	2101      	movs	r1, #1
 800193c:	430a      	orrs	r2, r1
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	4b30      	ldr	r3, [pc, #192]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001942:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001944:	4b2f      	ldr	r3, [pc, #188]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001946:	2101      	movs	r1, #1
 8001948:	430a      	orrs	r2, r1
 800194a:	635a      	str	r2, [r3, #52]	; 0x34
 800194c:	4b33      	ldr	r3, [pc, #204]	; (8001a1c <HAL_RCC_OscConfig+0x684>)
 800194e:	6a1a      	ldr	r2, [r3, #32]
 8001950:	4b32      	ldr	r3, [pc, #200]	; (8001a1c <HAL_RCC_OscConfig+0x684>)
 8001952:	2180      	movs	r1, #128	; 0x80
 8001954:	0189      	lsls	r1, r1, #6
 8001956:	430a      	orrs	r2, r1
 8001958:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195a:	f7ff f979 	bl	8000c50 <HAL_GetTick>
 800195e:	0003      	movs	r3, r0
 8001960:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001964:	f7ff f974 	bl	8000c50 <HAL_GetTick>
 8001968:	0002      	movs	r2, r0
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e0c9      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001976:	4b23      	ldr	r3, [pc, #140]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	2202      	movs	r2, #2
 800197c:	4013      	ands	r3, r2
 800197e:	d0f1      	beq.n	8001964 <HAL_RCC_OscConfig+0x5cc>
 8001980:	e01e      	b.n	80019c0 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001982:	4b20      	ldr	r3, [pc, #128]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 8001988:	2101      	movs	r1, #1
 800198a:	438a      	bics	r2, r1
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	4b23      	ldr	r3, [pc, #140]	; (8001a1c <HAL_RCC_OscConfig+0x684>)
 8001990:	6a1a      	ldr	r2, [r3, #32]
 8001992:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <HAL_RCC_OscConfig+0x684>)
 8001994:	4922      	ldr	r1, [pc, #136]	; (8001a20 <HAL_RCC_OscConfig+0x688>)
 8001996:	400a      	ands	r2, r1
 8001998:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199a:	f7ff f959 	bl	8000c50 <HAL_GetTick>
 800199e:	0003      	movs	r3, r0
 80019a0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019a4:	f7ff f954 	bl	8000c50 <HAL_GetTick>
 80019a8:	0002      	movs	r2, r0
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e0a9      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80019b6:	4b13      	ldr	r3, [pc, #76]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2202      	movs	r2, #2
 80019bc:	4013      	ands	r3, r2
 80019be:	d1f1      	bne.n	80019a4 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d100      	bne.n	80019ca <HAL_RCC_OscConfig+0x632>
 80019c8:	e09e      	b.n	8001b08 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ca:	6a3b      	ldr	r3, [r7, #32]
 80019cc:	2b0c      	cmp	r3, #12
 80019ce:	d100      	bne.n	80019d2 <HAL_RCC_OscConfig+0x63a>
 80019d0:	e077      	b.n	8001ac2 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d158      	bne.n	8001a8c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019da:	4b0a      	ldr	r3, [pc, #40]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <HAL_RCC_OscConfig+0x66c>)
 80019e0:	4910      	ldr	r1, [pc, #64]	; (8001a24 <HAL_RCC_OscConfig+0x68c>)
 80019e2:	400a      	ands	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e6:	f7ff f933 	bl	8000c50 <HAL_GetTick>
 80019ea:	0003      	movs	r3, r0
 80019ec:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019ee:	e01b      	b.n	8001a28 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019f0:	f7ff f92e 	bl	8000c50 <HAL_GetTick>
 80019f4:	0002      	movs	r2, r0
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d914      	bls.n	8001a28 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e083      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
 8001a02:	46c0      	nop			; (mov r8, r8)
 8001a04:	40021000 	.word	0x40021000
 8001a08:	fffffeff 	.word	0xfffffeff
 8001a0c:	40007000 	.word	0x40007000
 8001a10:	fffffbff 	.word	0xfffffbff
 8001a14:	00001388 	.word	0x00001388
 8001a18:	efffffff 	.word	0xefffffff
 8001a1c:	40010000 	.word	0x40010000
 8001a20:	ffffdfff 	.word	0xffffdfff
 8001a24:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a28:	4b3a      	ldr	r3, [pc, #232]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	2380      	movs	r3, #128	; 0x80
 8001a2e:	049b      	lsls	r3, r3, #18
 8001a30:	4013      	ands	r3, r2
 8001a32:	d1dd      	bne.n	80019f0 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a34:	4b37      	ldr	r3, [pc, #220]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	4a37      	ldr	r2, [pc, #220]	; (8001b18 <HAL_RCC_OscConfig+0x780>)
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	0019      	movs	r1, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	431a      	orrs	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	4b31      	ldr	r3, [pc, #196]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001a50:	430a      	orrs	r2, r1
 8001a52:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a54:	4b2f      	ldr	r3, [pc, #188]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	4b2e      	ldr	r3, [pc, #184]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001a5a:	2180      	movs	r1, #128	; 0x80
 8001a5c:	0449      	lsls	r1, r1, #17
 8001a5e:	430a      	orrs	r2, r1
 8001a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7ff f8f5 	bl	8000c50 <HAL_GetTick>
 8001a66:	0003      	movs	r3, r0
 8001a68:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a6c:	f7ff f8f0 	bl	8000c50 <HAL_GetTick>
 8001a70:	0002      	movs	r2, r0
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e045      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001a7e:	4b25      	ldr	r3, [pc, #148]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	2380      	movs	r3, #128	; 0x80
 8001a84:	049b      	lsls	r3, r3, #18
 8001a86:	4013      	ands	r3, r2
 8001a88:	d0f0      	beq.n	8001a6c <HAL_RCC_OscConfig+0x6d4>
 8001a8a:	e03d      	b.n	8001b08 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8c:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001a92:	4922      	ldr	r1, [pc, #136]	; (8001b1c <HAL_RCC_OscConfig+0x784>)
 8001a94:	400a      	ands	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a98:	f7ff f8da 	bl	8000c50 <HAL_GetTick>
 8001a9c:	0003      	movs	r3, r0
 8001a9e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa2:	f7ff f8d5 	bl	8000c50 <HAL_GetTick>
 8001aa6:	0002      	movs	r2, r0
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e02a      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ab4:	4b17      	ldr	r3, [pc, #92]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	2380      	movs	r3, #128	; 0x80
 8001aba:	049b      	lsls	r3, r3, #18
 8001abc:	4013      	ands	r3, r2
 8001abe:	d1f0      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x70a>
 8001ac0:	e022      	b.n	8001b08 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d101      	bne.n	8001ace <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e01d      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ace:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <HAL_RCC_OscConfig+0x77c>)
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad4:	69fa      	ldr	r2, [r7, #28]
 8001ad6:	2380      	movs	r3, #128	; 0x80
 8001ad8:	025b      	lsls	r3, r3, #9
 8001ada:	401a      	ands	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d10f      	bne.n	8001b04 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ae4:	69fa      	ldr	r2, [r7, #28]
 8001ae6:	23f0      	movs	r3, #240	; 0xf0
 8001ae8:	039b      	lsls	r3, r3, #14
 8001aea:	401a      	ands	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d107      	bne.n	8001b04 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001af4:	69fa      	ldr	r2, [r7, #28]
 8001af6:	23c0      	movs	r3, #192	; 0xc0
 8001af8:	041b      	lsls	r3, r3, #16
 8001afa:	401a      	ands	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d001      	beq.n	8001b08 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e000      	b.n	8001b0a <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	b00a      	add	sp, #40	; 0x28
 8001b10:	bdb0      	pop	{r4, r5, r7, pc}
 8001b12:	46c0      	nop			; (mov r8, r8)
 8001b14:	40021000 	.word	0x40021000
 8001b18:	ff02ffff 	.word	0xff02ffff
 8001b1c:	feffffff 	.word	0xfeffffff

08001b20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b20:	b5b0      	push	{r4, r5, r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
 8001b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d101      	bne.n	8001b34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e128      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b34:	4b96      	ldr	r3, [pc, #600]	; (8001d90 <HAL_RCC_ClockConfig+0x270>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	683a      	ldr	r2, [r7, #0]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d91e      	bls.n	8001b80 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b42:	4b93      	ldr	r3, [pc, #588]	; (8001d90 <HAL_RCC_ClockConfig+0x270>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2201      	movs	r2, #1
 8001b48:	4393      	bics	r3, r2
 8001b4a:	0019      	movs	r1, r3
 8001b4c:	4b90      	ldr	r3, [pc, #576]	; (8001d90 <HAL_RCC_ClockConfig+0x270>)
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	430a      	orrs	r2, r1
 8001b52:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b54:	f7ff f87c 	bl	8000c50 <HAL_GetTick>
 8001b58:	0003      	movs	r3, r0
 8001b5a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b5c:	e009      	b.n	8001b72 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b5e:	f7ff f877 	bl	8000c50 <HAL_GetTick>
 8001b62:	0002      	movs	r2, r0
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	4a8a      	ldr	r2, [pc, #552]	; (8001d94 <HAL_RCC_ClockConfig+0x274>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e109      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b72:	4b87      	ldr	r3, [pc, #540]	; (8001d90 <HAL_RCC_ClockConfig+0x270>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2201      	movs	r2, #1
 8001b78:	4013      	ands	r3, r2
 8001b7a:	683a      	ldr	r2, [r7, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d1ee      	bne.n	8001b5e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2202      	movs	r2, #2
 8001b86:	4013      	ands	r3, r2
 8001b88:	d009      	beq.n	8001b9e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b8a:	4b83      	ldr	r3, [pc, #524]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	22f0      	movs	r2, #240	; 0xf0
 8001b90:	4393      	bics	r3, r2
 8001b92:	0019      	movs	r1, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	4b7f      	ldr	r3, [pc, #508]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d100      	bne.n	8001baa <HAL_RCC_ClockConfig+0x8a>
 8001ba8:	e089      	b.n	8001cbe <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d107      	bne.n	8001bc2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bb2:	4b79      	ldr	r3, [pc, #484]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	2380      	movs	r3, #128	; 0x80
 8001bb8:	029b      	lsls	r3, r3, #10
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d120      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e0e1      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	2b03      	cmp	r3, #3
 8001bc8:	d107      	bne.n	8001bda <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001bca:	4b73      	ldr	r3, [pc, #460]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	2380      	movs	r3, #128	; 0x80
 8001bd0:	049b      	lsls	r3, r3, #18
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d114      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e0d5      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d106      	bne.n	8001bf0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001be2:	4b6d      	ldr	r3, [pc, #436]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2204      	movs	r2, #4
 8001be8:	4013      	ands	r3, r2
 8001bea:	d109      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e0ca      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001bf0:	4b69      	ldr	r3, [pc, #420]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d101      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e0c2      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c00:	4b65      	ldr	r3, [pc, #404]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	2203      	movs	r2, #3
 8001c06:	4393      	bics	r3, r2
 8001c08:	0019      	movs	r1, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	4b62      	ldr	r3, [pc, #392]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001c10:	430a      	orrs	r2, r1
 8001c12:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c14:	f7ff f81c 	bl	8000c50 <HAL_GetTick>
 8001c18:	0003      	movs	r3, r0
 8001c1a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d111      	bne.n	8001c48 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c24:	e009      	b.n	8001c3a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c26:	f7ff f813 	bl	8000c50 <HAL_GetTick>
 8001c2a:	0002      	movs	r2, r0
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	4a58      	ldr	r2, [pc, #352]	; (8001d94 <HAL_RCC_ClockConfig+0x274>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e0a5      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c3a:	4b57      	ldr	r3, [pc, #348]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	220c      	movs	r2, #12
 8001c40:	4013      	ands	r3, r2
 8001c42:	2b08      	cmp	r3, #8
 8001c44:	d1ef      	bne.n	8001c26 <HAL_RCC_ClockConfig+0x106>
 8001c46:	e03a      	b.n	8001cbe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	2b03      	cmp	r3, #3
 8001c4e:	d111      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c50:	e009      	b.n	8001c66 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c52:	f7fe fffd 	bl	8000c50 <HAL_GetTick>
 8001c56:	0002      	movs	r2, r0
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	4a4d      	ldr	r2, [pc, #308]	; (8001d94 <HAL_RCC_ClockConfig+0x274>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e08f      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c66:	4b4c      	ldr	r3, [pc, #304]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	220c      	movs	r2, #12
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	2b0c      	cmp	r3, #12
 8001c70:	d1ef      	bne.n	8001c52 <HAL_RCC_ClockConfig+0x132>
 8001c72:	e024      	b.n	8001cbe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d11b      	bne.n	8001cb4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c7c:	e009      	b.n	8001c92 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c7e:	f7fe ffe7 	bl	8000c50 <HAL_GetTick>
 8001c82:	0002      	movs	r2, r0
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	4a42      	ldr	r2, [pc, #264]	; (8001d94 <HAL_RCC_ClockConfig+0x274>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e079      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c92:	4b41      	ldr	r3, [pc, #260]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	220c      	movs	r2, #12
 8001c98:	4013      	ands	r3, r2
 8001c9a:	2b04      	cmp	r3, #4
 8001c9c:	d1ef      	bne.n	8001c7e <HAL_RCC_ClockConfig+0x15e>
 8001c9e:	e00e      	b.n	8001cbe <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca0:	f7fe ffd6 	bl	8000c50 <HAL_GetTick>
 8001ca4:	0002      	movs	r2, r0
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	4a3a      	ldr	r2, [pc, #232]	; (8001d94 <HAL_RCC_ClockConfig+0x274>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d901      	bls.n	8001cb4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e068      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001cb4:	4b38      	ldr	r3, [pc, #224]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	220c      	movs	r2, #12
 8001cba:	4013      	ands	r3, r2
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cbe:	4b34      	ldr	r3, [pc, #208]	; (8001d90 <HAL_RCC_ClockConfig+0x270>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d21e      	bcs.n	8001d0a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ccc:	4b30      	ldr	r3, [pc, #192]	; (8001d90 <HAL_RCC_ClockConfig+0x270>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	4393      	bics	r3, r2
 8001cd4:	0019      	movs	r1, r3
 8001cd6:	4b2e      	ldr	r3, [pc, #184]	; (8001d90 <HAL_RCC_ClockConfig+0x270>)
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001cde:	f7fe ffb7 	bl	8000c50 <HAL_GetTick>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce6:	e009      	b.n	8001cfc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce8:	f7fe ffb2 	bl	8000c50 <HAL_GetTick>
 8001cec:	0002      	movs	r2, r0
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	4a28      	ldr	r2, [pc, #160]	; (8001d94 <HAL_RCC_ClockConfig+0x274>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e044      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cfc:	4b24      	ldr	r3, [pc, #144]	; (8001d90 <HAL_RCC_ClockConfig+0x270>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2201      	movs	r2, #1
 8001d02:	4013      	ands	r3, r2
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	429a      	cmp	r2, r3
 8001d08:	d1ee      	bne.n	8001ce8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2204      	movs	r2, #4
 8001d10:	4013      	ands	r3, r2
 8001d12:	d009      	beq.n	8001d28 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d14:	4b20      	ldr	r3, [pc, #128]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	4a20      	ldr	r2, [pc, #128]	; (8001d9c <HAL_RCC_ClockConfig+0x27c>)
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	0019      	movs	r1, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68da      	ldr	r2, [r3, #12]
 8001d22:	4b1d      	ldr	r3, [pc, #116]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001d24:	430a      	orrs	r2, r1
 8001d26:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2208      	movs	r2, #8
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d00a      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d32:	4b19      	ldr	r3, [pc, #100]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	4a1a      	ldr	r2, [pc, #104]	; (8001da0 <HAL_RCC_ClockConfig+0x280>)
 8001d38:	4013      	ands	r3, r2
 8001d3a:	0019      	movs	r1, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	00da      	lsls	r2, r3, #3
 8001d42:	4b15      	ldr	r3, [pc, #84]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001d44:	430a      	orrs	r2, r1
 8001d46:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d48:	f000 f832 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
 8001d4c:	0001      	movs	r1, r0
 8001d4e:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <HAL_RCC_ClockConfig+0x278>)
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	091b      	lsrs	r3, r3, #4
 8001d54:	220f      	movs	r2, #15
 8001d56:	4013      	ands	r3, r2
 8001d58:	4a12      	ldr	r2, [pc, #72]	; (8001da4 <HAL_RCC_ClockConfig+0x284>)
 8001d5a:	5cd3      	ldrb	r3, [r2, r3]
 8001d5c:	000a      	movs	r2, r1
 8001d5e:	40da      	lsrs	r2, r3
 8001d60:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <HAL_RCC_ClockConfig+0x288>)
 8001d62:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <HAL_RCC_ClockConfig+0x28c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	250b      	movs	r5, #11
 8001d6a:	197c      	adds	r4, r7, r5
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	f7fe ff29 	bl	8000bc4 <HAL_InitTick>
 8001d72:	0003      	movs	r3, r0
 8001d74:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001d76:	197b      	adds	r3, r7, r5
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d002      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001d7e:	197b      	adds	r3, r7, r5
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	e000      	b.n	8001d86 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	0018      	movs	r0, r3
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	b004      	add	sp, #16
 8001d8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	40022000 	.word	0x40022000
 8001d94:	00001388 	.word	0x00001388
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	fffff8ff 	.word	0xfffff8ff
 8001da0:	ffffc7ff 	.word	0xffffc7ff
 8001da4:	080031c4 	.word	0x080031c4
 8001da8:	20000000 	.word	0x20000000
 8001dac:	20000004 	.word	0x20000004

08001db0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001db0:	b5b0      	push	{r4, r5, r7, lr}
 8001db2:	b08e      	sub	sp, #56	; 0x38
 8001db4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001db6:	4b4c      	ldr	r3, [pc, #304]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dbe:	230c      	movs	r3, #12
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2b0c      	cmp	r3, #12
 8001dc4:	d014      	beq.n	8001df0 <HAL_RCC_GetSysClockFreq+0x40>
 8001dc6:	d900      	bls.n	8001dca <HAL_RCC_GetSysClockFreq+0x1a>
 8001dc8:	e07b      	b.n	8001ec2 <HAL_RCC_GetSysClockFreq+0x112>
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	d002      	beq.n	8001dd4 <HAL_RCC_GetSysClockFreq+0x24>
 8001dce:	2b08      	cmp	r3, #8
 8001dd0:	d00b      	beq.n	8001dea <HAL_RCC_GetSysClockFreq+0x3a>
 8001dd2:	e076      	b.n	8001ec2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001dd4:	4b44      	ldr	r3, [pc, #272]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2210      	movs	r2, #16
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d002      	beq.n	8001de4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001dde:	4b43      	ldr	r3, [pc, #268]	; (8001eec <HAL_RCC_GetSysClockFreq+0x13c>)
 8001de0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001de2:	e07c      	b.n	8001ede <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001de4:	4b42      	ldr	r3, [pc, #264]	; (8001ef0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001de6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001de8:	e079      	b.n	8001ede <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dea:	4b42      	ldr	r3, [pc, #264]	; (8001ef4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001dec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001dee:	e076      	b.n	8001ede <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df2:	0c9a      	lsrs	r2, r3, #18
 8001df4:	230f      	movs	r3, #15
 8001df6:	401a      	ands	r2, r3
 8001df8:	4b3f      	ldr	r3, [pc, #252]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0x148>)
 8001dfa:	5c9b      	ldrb	r3, [r3, r2]
 8001dfc:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e00:	0d9a      	lsrs	r2, r3, #22
 8001e02:	2303      	movs	r3, #3
 8001e04:	4013      	ands	r3, r2
 8001e06:	3301      	adds	r3, #1
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e0a:	4b37      	ldr	r3, [pc, #220]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e0c:	68da      	ldr	r2, [r3, #12]
 8001e0e:	2380      	movs	r3, #128	; 0x80
 8001e10:	025b      	lsls	r3, r3, #9
 8001e12:	4013      	ands	r3, r2
 8001e14:	d01a      	beq.n	8001e4c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e18:	61bb      	str	r3, [r7, #24]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61fb      	str	r3, [r7, #28]
 8001e1e:	4a35      	ldr	r2, [pc, #212]	; (8001ef4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e20:	2300      	movs	r3, #0
 8001e22:	69b8      	ldr	r0, [r7, #24]
 8001e24:	69f9      	ldr	r1, [r7, #28]
 8001e26:	f7fe fa1b 	bl	8000260 <__aeabi_lmul>
 8001e2a:	0002      	movs	r2, r0
 8001e2c:	000b      	movs	r3, r1
 8001e2e:	0010      	movs	r0, r2
 8001e30:	0019      	movs	r1, r3
 8001e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e34:	613b      	str	r3, [r7, #16]
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	f7fe f9ef 	bl	8000220 <__aeabi_uldivmod>
 8001e42:	0002      	movs	r2, r0
 8001e44:	000b      	movs	r3, r1
 8001e46:	0013      	movs	r3, r2
 8001e48:	637b      	str	r3, [r7, #52]	; 0x34
 8001e4a:	e037      	b.n	8001ebc <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e4c:	4b26      	ldr	r3, [pc, #152]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2210      	movs	r2, #16
 8001e52:	4013      	ands	r3, r2
 8001e54:	d01a      	beq.n	8001e8c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e58:	60bb      	str	r3, [r7, #8]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	4a23      	ldr	r2, [pc, #140]	; (8001eec <HAL_RCC_GetSysClockFreq+0x13c>)
 8001e60:	2300      	movs	r3, #0
 8001e62:	68b8      	ldr	r0, [r7, #8]
 8001e64:	68f9      	ldr	r1, [r7, #12]
 8001e66:	f7fe f9fb 	bl	8000260 <__aeabi_lmul>
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	000b      	movs	r3, r1
 8001e6e:	0010      	movs	r0, r2
 8001e70:	0019      	movs	r1, r3
 8001e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e74:	603b      	str	r3, [r7, #0]
 8001e76:	2300      	movs	r3, #0
 8001e78:	607b      	str	r3, [r7, #4]
 8001e7a:	683a      	ldr	r2, [r7, #0]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f7fe f9cf 	bl	8000220 <__aeabi_uldivmod>
 8001e82:	0002      	movs	r2, r0
 8001e84:	000b      	movs	r3, r1
 8001e86:	0013      	movs	r3, r2
 8001e88:	637b      	str	r3, [r7, #52]	; 0x34
 8001e8a:	e017      	b.n	8001ebc <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e8e:	0018      	movs	r0, r3
 8001e90:	2300      	movs	r3, #0
 8001e92:	0019      	movs	r1, r3
 8001e94:	4a16      	ldr	r2, [pc, #88]	; (8001ef0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001e96:	2300      	movs	r3, #0
 8001e98:	f7fe f9e2 	bl	8000260 <__aeabi_lmul>
 8001e9c:	0002      	movs	r2, r0
 8001e9e:	000b      	movs	r3, r1
 8001ea0:	0010      	movs	r0, r2
 8001ea2:	0019      	movs	r1, r3
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea6:	001c      	movs	r4, r3
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	001d      	movs	r5, r3
 8001eac:	0022      	movs	r2, r4
 8001eae:	002b      	movs	r3, r5
 8001eb0:	f7fe f9b6 	bl	8000220 <__aeabi_uldivmod>
 8001eb4:	0002      	movs	r2, r0
 8001eb6:	000b      	movs	r3, r1
 8001eb8:	0013      	movs	r3, r2
 8001eba:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ebe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ec0:	e00d      	b.n	8001ede <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ec2:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	0b5b      	lsrs	r3, r3, #13
 8001ec8:	2207      	movs	r2, #7
 8001eca:	4013      	ands	r3, r2
 8001ecc:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001ece:	6a3b      	ldr	r3, [r7, #32]
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	2280      	movs	r2, #128	; 0x80
 8001ed4:	0212      	lsls	r2, r2, #8
 8001ed6:	409a      	lsls	r2, r3
 8001ed8:	0013      	movs	r3, r2
 8001eda:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001edc:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b00e      	add	sp, #56	; 0x38
 8001ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	003d0900 	.word	0x003d0900
 8001ef0:	00f42400 	.word	0x00f42400
 8001ef4:	007a1200 	.word	0x007a1200
 8001ef8:	080031dc 	.word	0x080031dc

08001efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f00:	4b02      	ldr	r3, [pc, #8]	; (8001f0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f02:	681b      	ldr	r3, [r3, #0]
}
 8001f04:	0018      	movs	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	20000000 	.word	0x20000000

08001f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f14:	f7ff fff2 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f18:	0001      	movs	r1, r0
 8001f1a:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	0a1b      	lsrs	r3, r3, #8
 8001f20:	2207      	movs	r2, #7
 8001f22:	4013      	ands	r3, r2
 8001f24:	4a04      	ldr	r2, [pc, #16]	; (8001f38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
 8001f28:	40d9      	lsrs	r1, r3
 8001f2a:	000b      	movs	r3, r1
}
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	46c0      	nop			; (mov r8, r8)
 8001f34:	40021000 	.word	0x40021000
 8001f38:	080031d4 	.word	0x080031d4

08001f3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f40:	f7ff ffdc 	bl	8001efc <HAL_RCC_GetHCLKFreq>
 8001f44:	0001      	movs	r1, r0
 8001f46:	4b06      	ldr	r3, [pc, #24]	; (8001f60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	0adb      	lsrs	r3, r3, #11
 8001f4c:	2207      	movs	r2, #7
 8001f4e:	4013      	ands	r3, r2
 8001f50:	4a04      	ldr	r2, [pc, #16]	; (8001f64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f52:	5cd3      	ldrb	r3, [r2, r3]
 8001f54:	40d9      	lsrs	r1, r3
 8001f56:	000b      	movs	r3, r1
}
 8001f58:	0018      	movs	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	40021000 	.word	0x40021000
 8001f64:	080031d4 	.word	0x080031d4

08001f68 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001f70:	2017      	movs	r0, #23
 8001f72:	183b      	adds	r3, r7, r0
 8001f74:	2200      	movs	r2, #0
 8001f76:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2220      	movs	r2, #32
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d100      	bne.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001f82:	e0c2      	b.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f84:	4b90      	ldr	r3, [pc, #576]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f88:	2380      	movs	r3, #128	; 0x80
 8001f8a:	055b      	lsls	r3, r3, #21
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d109      	bne.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f90:	4b8d      	ldr	r3, [pc, #564]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f94:	4b8c      	ldr	r3, [pc, #560]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f96:	2180      	movs	r1, #128	; 0x80
 8001f98:	0549      	lsls	r1, r1, #21
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001f9e:	183b      	adds	r3, r7, r0
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fa4:	4b89      	ldr	r3, [pc, #548]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	4013      	ands	r3, r2
 8001fae:	d11a      	bne.n	8001fe6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fb0:	4b86      	ldr	r3, [pc, #536]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b85      	ldr	r3, [pc, #532]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fb6:	2180      	movs	r1, #128	; 0x80
 8001fb8:	0049      	lsls	r1, r1, #1
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fbe:	f7fe fe47 	bl	8000c50 <HAL_GetTick>
 8001fc2:	0003      	movs	r3, r0
 8001fc4:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc6:	e008      	b.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc8:	f7fe fe42 	bl	8000c50 <HAL_GetTick>
 8001fcc:	0002      	movs	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b64      	cmp	r3, #100	; 0x64
 8001fd4:	d901      	bls.n	8001fda <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e0f2      	b.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fda:	4b7c      	ldr	r3, [pc, #496]	; (80021cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	2380      	movs	r3, #128	; 0x80
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d0f0      	beq.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001fe6:	4b78      	ldr	r3, [pc, #480]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	23c0      	movs	r3, #192	; 0xc0
 8001fec:	039b      	lsls	r3, r3, #14
 8001fee:	4013      	ands	r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	23c0      	movs	r3, #192	; 0xc0
 8001ff8:	039b      	lsls	r3, r3, #14
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d013      	beq.n	800202a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	23c0      	movs	r3, #192	; 0xc0
 8002008:	029b      	lsls	r3, r3, #10
 800200a:	401a      	ands	r2, r3
 800200c:	23c0      	movs	r3, #192	; 0xc0
 800200e:	029b      	lsls	r3, r3, #10
 8002010:	429a      	cmp	r2, r3
 8002012:	d10a      	bne.n	800202a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002014:	4b6c      	ldr	r3, [pc, #432]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	029b      	lsls	r3, r3, #10
 800201c:	401a      	ands	r2, r3
 800201e:	2380      	movs	r3, #128	; 0x80
 8002020:	029b      	lsls	r3, r3, #10
 8002022:	429a      	cmp	r2, r3
 8002024:	d101      	bne.n	800202a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e0ca      	b.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x258>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800202a:	4b67      	ldr	r3, [pc, #412]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800202c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800202e:	23c0      	movs	r3, #192	; 0xc0
 8002030:	029b      	lsls	r3, r3, #10
 8002032:	4013      	ands	r3, r2
 8002034:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d03b      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685a      	ldr	r2, [r3, #4]
 8002040:	23c0      	movs	r3, #192	; 0xc0
 8002042:	029b      	lsls	r3, r3, #10
 8002044:	4013      	ands	r3, r2
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	429a      	cmp	r2, r3
 800204a:	d033      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2220      	movs	r2, #32
 8002052:	4013      	ands	r3, r2
 8002054:	d02e      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002056:	4b5c      	ldr	r3, [pc, #368]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800205a:	4a5d      	ldr	r2, [pc, #372]	; (80021d0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800205c:	4013      	ands	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002060:	4b59      	ldr	r3, [pc, #356]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002062:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002064:	4b58      	ldr	r3, [pc, #352]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002066:	2180      	movs	r1, #128	; 0x80
 8002068:	0309      	lsls	r1, r1, #12
 800206a:	430a      	orrs	r2, r1
 800206c:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800206e:	4b56      	ldr	r3, [pc, #344]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002070:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002072:	4b55      	ldr	r3, [pc, #340]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002074:	4957      	ldr	r1, [pc, #348]	; (80021d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002076:	400a      	ands	r2, r1
 8002078:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800207a:	4b53      	ldr	r3, [pc, #332]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800207c:	68fa      	ldr	r2, [r7, #12]
 800207e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002080:	68fa      	ldr	r2, [r7, #12]
 8002082:	2380      	movs	r3, #128	; 0x80
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4013      	ands	r3, r2
 8002088:	d014      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208a:	f7fe fde1 	bl	8000c50 <HAL_GetTick>
 800208e:	0003      	movs	r3, r0
 8002090:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002092:	e009      	b.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002094:	f7fe fddc 	bl	8000c50 <HAL_GetTick>
 8002098:	0002      	movs	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	4a4e      	ldr	r2, [pc, #312]	; (80021d8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d901      	bls.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80020a4:	2303      	movs	r3, #3
 80020a6:	e08b      	b.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020a8:	4b47      	ldr	r3, [pc, #284]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020ac:	2380      	movs	r3, #128	; 0x80
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4013      	ands	r3, r2
 80020b2:	d0ef      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	23c0      	movs	r3, #192	; 0xc0
 80020ba:	029b      	lsls	r3, r3, #10
 80020bc:	401a      	ands	r2, r3
 80020be:	23c0      	movs	r3, #192	; 0xc0
 80020c0:	029b      	lsls	r3, r3, #10
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d10c      	bne.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80020c6:	4b40      	ldr	r3, [pc, #256]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a44      	ldr	r2, [pc, #272]	; (80021dc <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	0019      	movs	r1, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685a      	ldr	r2, [r3, #4]
 80020d4:	23c0      	movs	r3, #192	; 0xc0
 80020d6:	039b      	lsls	r3, r3, #14
 80020d8:	401a      	ands	r2, r3
 80020da:	4b3b      	ldr	r3, [pc, #236]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020dc:	430a      	orrs	r2, r1
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	4b39      	ldr	r3, [pc, #228]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685a      	ldr	r2, [r3, #4]
 80020e8:	23c0      	movs	r3, #192	; 0xc0
 80020ea:	029b      	lsls	r3, r3, #10
 80020ec:	401a      	ands	r2, r3
 80020ee:	4b36      	ldr	r3, [pc, #216]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f0:	430a      	orrs	r2, r1
 80020f2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020f4:	2317      	movs	r3, #23
 80020f6:	18fb      	adds	r3, r7, r3
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d105      	bne.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020fe:	4b32      	ldr	r3, [pc, #200]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002100:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002102:	4b31      	ldr	r3, [pc, #196]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002104:	4936      	ldr	r1, [pc, #216]	; (80021e0 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8002106:	400a      	ands	r2, r1
 8002108:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2201      	movs	r2, #1
 8002110:	4013      	ands	r3, r2
 8002112:	d009      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002114:	4b2c      	ldr	r3, [pc, #176]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002118:	2203      	movs	r2, #3
 800211a:	4393      	bics	r3, r2
 800211c:	0019      	movs	r1, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689a      	ldr	r2, [r3, #8]
 8002122:	4b29      	ldr	r3, [pc, #164]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002124:	430a      	orrs	r2, r1
 8002126:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2202      	movs	r2, #2
 800212e:	4013      	ands	r3, r2
 8002130:	d009      	beq.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002132:	4b25      	ldr	r3, [pc, #148]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002136:	220c      	movs	r2, #12
 8002138:	4393      	bics	r3, r2
 800213a:	0019      	movs	r1, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	4b21      	ldr	r3, [pc, #132]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002142:	430a      	orrs	r2, r1
 8002144:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2204      	movs	r2, #4
 800214c:	4013      	ands	r3, r2
 800214e:	d009      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002150:	4b1d      	ldr	r3, [pc, #116]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002154:	4a23      	ldr	r2, [pc, #140]	; (80021e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002156:	4013      	ands	r3, r2
 8002158:	0019      	movs	r1, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	691a      	ldr	r2, [r3, #16]
 800215e:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002160:	430a      	orrs	r2, r1
 8002162:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2208      	movs	r2, #8
 800216a:	4013      	ands	r3, r2
 800216c:	d009      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800216e:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002172:	4a1d      	ldr	r2, [pc, #116]	; (80021e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002174:	4013      	ands	r3, r2
 8002176:	0019      	movs	r1, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	4b12      	ldr	r3, [pc, #72]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800217e:	430a      	orrs	r2, r1
 8002180:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2240      	movs	r2, #64	; 0x40
 8002188:	4013      	ands	r3, r2
 800218a:	d009      	beq.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800218c:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800218e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002190:	4a16      	ldr	r2, [pc, #88]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002192:	4013      	ands	r3, r2
 8002194:	0019      	movs	r1, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69da      	ldr	r2, [r3, #28]
 800219a:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800219c:	430a      	orrs	r2, r1
 800219e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2280      	movs	r2, #128	; 0x80
 80021a6:	4013      	ands	r3, r2
 80021a8:	d009      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80021aa:	4b07      	ldr	r3, [pc, #28]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ae:	4a10      	ldr	r2, [pc, #64]	; (80021f0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80021b0:	4013      	ands	r3, r2
 80021b2:	0019      	movs	r1, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	699a      	ldr	r2, [r3, #24]
 80021b8:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ba:	430a      	orrs	r2, r1
 80021bc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80021be:	2300      	movs	r3, #0
}
 80021c0:	0018      	movs	r0, r3
 80021c2:	46bd      	mov	sp, r7
 80021c4:	b006      	add	sp, #24
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40007000 	.word	0x40007000
 80021d0:	fffcffff 	.word	0xfffcffff
 80021d4:	fff7ffff 	.word	0xfff7ffff
 80021d8:	00001388 	.word	0x00001388
 80021dc:	ffcfffff 	.word	0xffcfffff
 80021e0:	efffffff 	.word	0xefffffff
 80021e4:	fffff3ff 	.word	0xfffff3ff
 80021e8:	ffffcfff 	.word	0xffffcfff
 80021ec:	fbffffff 	.word	0xfbffffff
 80021f0:	fff3ffff 	.word	0xfff3ffff

080021f4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e08e      	b.n	8002324 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2221      	movs	r2, #33	; 0x21
 800220a:	5c9b      	ldrb	r3, [r3, r2]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d107      	bne.n	8002222 <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2220      	movs	r2, #32
 8002216:	2100      	movs	r1, #0
 8002218:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	0018      	movs	r0, r3
 800221e:	f7fe fbcb 	bl	80009b8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2221      	movs	r2, #33	; 0x21
 8002226:	2102      	movs	r1, #2
 8002228:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	22ca      	movs	r2, #202	; 0xca
 8002230:	625a      	str	r2, [r3, #36]	; 0x24
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2253      	movs	r2, #83	; 0x53
 8002238:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	0018      	movs	r0, r3
 800223e:	f000 fa10 	bl	8002662 <RTC_EnterInitMode>
 8002242:	1e03      	subs	r3, r0, #0
 8002244:	d009      	beq.n	800225a <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	22ff      	movs	r2, #255	; 0xff
 800224c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2221      	movs	r2, #33	; 0x21
 8002252:	2104      	movs	r1, #4
 8002254:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e064      	b.n	8002324 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4931      	ldr	r1, [pc, #196]	; (800232c <HAL_RTC_Init+0x138>)
 8002266:	400a      	ands	r2, r1
 8002268:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6899      	ldr	r1, [r3, #8]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	431a      	orrs	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	68d2      	ldr	r2, [r2, #12]
 8002290:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6919      	ldr	r1, [r3, #16]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	041a      	lsls	r2, r3, #16
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	68da      	ldr	r2, [r3, #12]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2180      	movs	r1, #128	; 0x80
 80022b2:	438a      	bics	r2, r1
 80022b4:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2103      	movs	r1, #3
 80022c2:	438a      	bics	r2, r1
 80022c4:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	69da      	ldr	r2, [r3, #28]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	695b      	ldr	r3, [r3, #20]
 80022d4:	431a      	orrs	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	430a      	orrs	r2, r1
 80022dc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	2220      	movs	r2, #32
 80022e6:	4013      	ands	r3, r2
 80022e8:	d113      	bne.n	8002312 <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	0018      	movs	r0, r3
 80022ee:	f000 f991 	bl	8002614 <HAL_RTC_WaitForSynchro>
 80022f2:	1e03      	subs	r3, r0, #0
 80022f4:	d00d      	beq.n	8002312 <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	22ff      	movs	r2, #255	; 0xff
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2221      	movs	r2, #33	; 0x21
 8002302:	2104      	movs	r1, #4
 8002304:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2220      	movs	r2, #32
 800230a:	2100      	movs	r1, #0
 800230c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e008      	b.n	8002324 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	22ff      	movs	r2, #255	; 0xff
 8002318:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2221      	movs	r2, #33	; 0x21
 800231e:	2101      	movs	r1, #1
 8002320:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002322:	2300      	movs	r3, #0
  }
}
 8002324:	0018      	movs	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	b002      	add	sp, #8
 800232a:	bd80      	pop	{r7, pc}
 800232c:	ff8fffbf 	.word	0xff8fffbf

08002330 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002330:	b590      	push	{r4, r7, lr}
 8002332:	b087      	sub	sp, #28
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2220      	movs	r2, #32
 8002340:	5c9b      	ldrb	r3, [r3, r2]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d101      	bne.n	800234a <HAL_RTC_SetTime+0x1a>
 8002346:	2302      	movs	r3, #2
 8002348:	e0ad      	b.n	80024a6 <HAL_RTC_SetTime+0x176>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2220      	movs	r2, #32
 800234e:	2101      	movs	r1, #1
 8002350:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2221      	movs	r2, #33	; 0x21
 8002356:	2102      	movs	r1, #2
 8002358:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d125      	bne.n	80023ac <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	2240      	movs	r2, #64	; 0x40
 8002368:	4013      	ands	r3, r2
 800236a:	d102      	bne.n	8002372 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	2200      	movs	r2, #0
 8002370:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	0018      	movs	r0, r3
 8002378:	f000 f99d 	bl	80026b6 <RTC_ByteToBcd2>
 800237c:	0003      	movs	r3, r0
 800237e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	785b      	ldrb	r3, [r3, #1]
 8002384:	0018      	movs	r0, r3
 8002386:	f000 f996 	bl	80026b6 <RTC_ByteToBcd2>
 800238a:	0003      	movs	r3, r0
 800238c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800238e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	789b      	ldrb	r3, [r3, #2]
 8002394:	0018      	movs	r0, r3
 8002396:	f000 f98e 	bl	80026b6 <RTC_ByteToBcd2>
 800239a:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800239c:	0022      	movs	r2, r4
 800239e:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	78db      	ldrb	r3, [r3, #3]
 80023a4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80023a6:	4313      	orrs	r3, r2
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	e017      	b.n	80023dc <HAL_RTC_SetTime+0xac>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	2240      	movs	r2, #64	; 0x40
 80023b4:	4013      	ands	r3, r2
 80023b6:	d102      	bne.n	80023be <HAL_RTC_SetTime+0x8e>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	2200      	movs	r2, #0
 80023bc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	785b      	ldrb	r3, [r3, #1]
 80023c8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023ca:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80023d0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	78db      	ldrb	r3, [r3, #3]
 80023d6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80023d8:	4313      	orrs	r3, r2
 80023da:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	22ca      	movs	r2, #202	; 0xca
 80023e2:	625a      	str	r2, [r3, #36]	; 0x24
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2253      	movs	r2, #83	; 0x53
 80023ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	0018      	movs	r0, r3
 80023f0:	f000 f937 	bl	8002662 <RTC_EnterInitMode>
 80023f4:	1e03      	subs	r3, r0, #0
 80023f6:	d00d      	beq.n	8002414 <HAL_RTC_SetTime+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	22ff      	movs	r2, #255	; 0xff
 80023fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2221      	movs	r2, #33	; 0x21
 8002404:	2104      	movs	r1, #4
 8002406:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2220      	movs	r2, #32
 800240c:	2100      	movs	r1, #0
 800240e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e048      	b.n	80024a6 <HAL_RTC_SetTime+0x176>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	697a      	ldr	r2, [r7, #20]
 800241a:	4925      	ldr	r1, [pc, #148]	; (80024b0 <HAL_RTC_SetTime+0x180>)
 800241c:	400a      	ands	r2, r1
 800241e:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689a      	ldr	r2, [r3, #8]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4922      	ldr	r1, [pc, #136]	; (80024b4 <HAL_RTC_SetTime+0x184>)
 800242c:	400a      	ands	r2, r1
 800242e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6899      	ldr	r1, [r3, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	431a      	orrs	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68da      	ldr	r2, [r3, #12]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2180      	movs	r1, #128	; 0x80
 8002454:	438a      	bics	r2, r1
 8002456:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	2220      	movs	r2, #32
 8002460:	4013      	ands	r3, r2
 8002462:	d113      	bne.n	800248c <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	0018      	movs	r0, r3
 8002468:	f000 f8d4 	bl	8002614 <HAL_RTC_WaitForSynchro>
 800246c:	1e03      	subs	r3, r0, #0
 800246e:	d00d      	beq.n	800248c <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	22ff      	movs	r2, #255	; 0xff
 8002476:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2221      	movs	r2, #33	; 0x21
 800247c:	2104      	movs	r1, #4
 800247e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2220      	movs	r2, #32
 8002484:	2100      	movs	r1, #0
 8002486:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e00c      	b.n	80024a6 <HAL_RTC_SetTime+0x176>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	22ff      	movs	r2, #255	; 0xff
 8002492:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2221      	movs	r2, #33	; 0x21
 8002498:	2101      	movs	r1, #1
 800249a:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2220      	movs	r2, #32
 80024a0:	2100      	movs	r1, #0
 80024a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024a4:	2300      	movs	r3, #0
  }
}
 80024a6:	0018      	movs	r0, r3
 80024a8:	46bd      	mov	sp, r7
 80024aa:	b007      	add	sp, #28
 80024ac:	bd90      	pop	{r4, r7, pc}
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	007f7f7f 	.word	0x007f7f7f
 80024b4:	fffbffff 	.word	0xfffbffff

080024b8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2220      	movs	r2, #32
 80024c8:	5c9b      	ldrb	r3, [r3, r2]
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d101      	bne.n	80024d2 <HAL_RTC_SetDate+0x1a>
 80024ce:	2302      	movs	r3, #2
 80024d0:	e099      	b.n	8002606 <HAL_RTC_SetDate+0x14e>
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2220      	movs	r2, #32
 80024d6:	2101      	movs	r1, #1
 80024d8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2221      	movs	r2, #33	; 0x21
 80024de:	2102      	movs	r1, #2
 80024e0:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d10e      	bne.n	8002506 <HAL_RTC_SetDate+0x4e>
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	785b      	ldrb	r3, [r3, #1]
 80024ec:	001a      	movs	r2, r3
 80024ee:	2310      	movs	r3, #16
 80024f0:	4013      	ands	r3, r2
 80024f2:	d008      	beq.n	8002506 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	785b      	ldrb	r3, [r3, #1]
 80024f8:	2210      	movs	r2, #16
 80024fa:	4393      	bics	r3, r2
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	330a      	adds	r3, #10
 8002500:	b2da      	uxtb	r2, r3
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d11c      	bne.n	8002546 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	78db      	ldrb	r3, [r3, #3]
 8002510:	0018      	movs	r0, r3
 8002512:	f000 f8d0 	bl	80026b6 <RTC_ByteToBcd2>
 8002516:	0003      	movs	r3, r0
 8002518:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	785b      	ldrb	r3, [r3, #1]
 800251e:	0018      	movs	r0, r3
 8002520:	f000 f8c9 	bl	80026b6 <RTC_ByteToBcd2>
 8002524:	0003      	movs	r3, r0
 8002526:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002528:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	789b      	ldrb	r3, [r3, #2]
 800252e:	0018      	movs	r0, r3
 8002530:	f000 f8c1 	bl	80026b6 <RTC_ByteToBcd2>
 8002534:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8002536:	0022      	movs	r2, r4
 8002538:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8002540:	4313      	orrs	r3, r2
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	e00e      	b.n	8002564 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	78db      	ldrb	r3, [r3, #3]
 800254a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	785b      	ldrb	r3, [r3, #1]
 8002550:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002552:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8002558:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8002560:	4313      	orrs	r3, r2
 8002562:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	22ca      	movs	r2, #202	; 0xca
 800256a:	625a      	str	r2, [r3, #36]	; 0x24
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2253      	movs	r2, #83	; 0x53
 8002572:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	0018      	movs	r0, r3
 8002578:	f000 f873 	bl	8002662 <RTC_EnterInitMode>
 800257c:	1e03      	subs	r3, r0, #0
 800257e:	d00d      	beq.n	800259c <HAL_RTC_SetDate+0xe4>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	22ff      	movs	r2, #255	; 0xff
 8002586:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2221      	movs	r2, #33	; 0x21
 800258c:	2104      	movs	r1, #4
 800258e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2220      	movs	r2, #32
 8002594:	2100      	movs	r1, #0
 8002596:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e034      	b.n	8002606 <HAL_RTC_SetDate+0x14e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	697a      	ldr	r2, [r7, #20]
 80025a2:	491b      	ldr	r1, [pc, #108]	; (8002610 <HAL_RTC_SetDate+0x158>)
 80025a4:	400a      	ands	r2, r1
 80025a6:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	438a      	bics	r2, r1
 80025b6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2220      	movs	r2, #32
 80025c0:	4013      	ands	r3, r2
 80025c2:	d113      	bne.n	80025ec <HAL_RTC_SetDate+0x134>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	0018      	movs	r0, r3
 80025c8:	f000 f824 	bl	8002614 <HAL_RTC_WaitForSynchro>
 80025cc:	1e03      	subs	r3, r0, #0
 80025ce:	d00d      	beq.n	80025ec <HAL_RTC_SetDate+0x134>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	22ff      	movs	r2, #255	; 0xff
 80025d6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2221      	movs	r2, #33	; 0x21
 80025dc:	2104      	movs	r1, #4
 80025de:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2220      	movs	r2, #32
 80025e4:	2100      	movs	r1, #0
 80025e6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e00c      	b.n	8002606 <HAL_RTC_SetDate+0x14e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	22ff      	movs	r2, #255	; 0xff
 80025f2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2221      	movs	r2, #33	; 0x21
 80025f8:	2101      	movs	r1, #1
 80025fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2220      	movs	r2, #32
 8002600:	2100      	movs	r1, #0
 8002602:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002604:	2300      	movs	r3, #0
  }
}
 8002606:	0018      	movs	r0, r3
 8002608:	46bd      	mov	sp, r7
 800260a:	b007      	add	sp, #28
 800260c:	bd90      	pop	{r4, r7, pc}
 800260e:	46c0      	nop			; (mov r8, r8)
 8002610:	00ffff3f 	.word	0x00ffff3f

08002614 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68da      	ldr	r2, [r3, #12]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	21a0      	movs	r1, #160	; 0xa0
 8002628:	438a      	bics	r2, r1
 800262a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800262c:	f7fe fb10 	bl	8000c50 <HAL_GetTick>
 8002630:	0003      	movs	r3, r0
 8002632:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002634:	e00a      	b.n	800264c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002636:	f7fe fb0b 	bl	8000c50 <HAL_GetTick>
 800263a:	0002      	movs	r2, r0
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	1ad2      	subs	r2, r2, r3
 8002640:	23fa      	movs	r3, #250	; 0xfa
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	429a      	cmp	r2, r3
 8002646:	d901      	bls.n	800264c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e006      	b.n	800265a <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	2220      	movs	r2, #32
 8002654:	4013      	ands	r3, r2
 8002656:	d0ee      	beq.n	8002636 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	0018      	movs	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	b004      	add	sp, #16
 8002660:	bd80      	pop	{r7, pc}

08002662 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b084      	sub	sp, #16
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	2240      	movs	r2, #64	; 0x40
 8002672:	4013      	ands	r3, r2
 8002674:	d11a      	bne.n	80026ac <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2201      	movs	r2, #1
 800267c:	4252      	negs	r2, r2
 800267e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002680:	f7fe fae6 	bl	8000c50 <HAL_GetTick>
 8002684:	0003      	movs	r3, r0
 8002686:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002688:	e00a      	b.n	80026a0 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800268a:	f7fe fae1 	bl	8000c50 <HAL_GetTick>
 800268e:	0002      	movs	r2, r0
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	1ad2      	subs	r2, r2, r3
 8002694:	23fa      	movs	r3, #250	; 0xfa
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	429a      	cmp	r2, r3
 800269a:	d901      	bls.n	80026a0 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e006      	b.n	80026ae <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	68db      	ldr	r3, [r3, #12]
 80026a6:	2240      	movs	r2, #64	; 0x40
 80026a8:	4013      	ands	r3, r2
 80026aa:	d0ee      	beq.n	800268a <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	0018      	movs	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	b004      	add	sp, #16
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b084      	sub	sp, #16
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	0002      	movs	r2, r0
 80026be:	1dfb      	adds	r3, r7, #7
 80026c0:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80026c6:	230b      	movs	r3, #11
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	1dfa      	adds	r2, r7, #7
 80026cc:	7812      	ldrb	r2, [r2, #0]
 80026ce:	701a      	strb	r2, [r3, #0]

  while (Param >= 10U)
 80026d0:	e008      	b.n	80026e4 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	3301      	adds	r3, #1
 80026d6:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80026d8:	220b      	movs	r2, #11
 80026da:	18bb      	adds	r3, r7, r2
 80026dc:	18ba      	adds	r2, r7, r2
 80026de:	7812      	ldrb	r2, [r2, #0]
 80026e0:	3a0a      	subs	r2, #10
 80026e2:	701a      	strb	r2, [r3, #0]
  while (Param >= 10U)
 80026e4:	210b      	movs	r1, #11
 80026e6:	187b      	adds	r3, r7, r1
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	2b09      	cmp	r3, #9
 80026ec:	d8f1      	bhi.n	80026d2 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	011b      	lsls	r3, r3, #4
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	187b      	adds	r3, r7, r1
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	b2db      	uxtb	r3, r3
}
 80026fe:	0018      	movs	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	b004      	add	sp, #16
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e083      	b.n	8002822 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	2b00      	cmp	r3, #0
 8002720:	d109      	bne.n	8002736 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	2382      	movs	r3, #130	; 0x82
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	429a      	cmp	r2, r3
 800272c:	d009      	beq.n	8002742 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	61da      	str	r2, [r3, #28]
 8002734:	e005      	b.n	8002742 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2251      	movs	r2, #81	; 0x51
 800274c:	5c9b      	ldrb	r3, [r3, r2]
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d107      	bne.n	8002764 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2250      	movs	r2, #80	; 0x50
 8002758:	2100      	movs	r1, #0
 800275a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	0018      	movs	r0, r3
 8002760:	f7fe f942 	bl	80009e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2251      	movs	r2, #81	; 0x51
 8002768:	2102      	movs	r1, #2
 800276a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2140      	movs	r1, #64	; 0x40
 8002778:	438a      	bics	r2, r1
 800277a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	2382      	movs	r3, #130	; 0x82
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	401a      	ands	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6899      	ldr	r1, [r3, #8]
 800278a:	2384      	movs	r3, #132	; 0x84
 800278c:	021b      	lsls	r3, r3, #8
 800278e:	400b      	ands	r3, r1
 8002790:	431a      	orrs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	68d9      	ldr	r1, [r3, #12]
 8002796:	2380      	movs	r3, #128	; 0x80
 8002798:	011b      	lsls	r3, r3, #4
 800279a:	400b      	ands	r3, r1
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	2102      	movs	r1, #2
 80027a4:	400b      	ands	r3, r1
 80027a6:	431a      	orrs	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	2101      	movs	r1, #1
 80027ae:	400b      	ands	r3, r1
 80027b0:	431a      	orrs	r2, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6999      	ldr	r1, [r3, #24]
 80027b6:	2380      	movs	r3, #128	; 0x80
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	400b      	ands	r3, r1
 80027bc:	431a      	orrs	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	2138      	movs	r1, #56	; 0x38
 80027c4:	400b      	ands	r3, r1
 80027c6:	431a      	orrs	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	2180      	movs	r1, #128	; 0x80
 80027ce:	400b      	ands	r3, r1
 80027d0:	431a      	orrs	r2, r3
 80027d2:	0011      	movs	r1, r2
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027d8:	2380      	movs	r3, #128	; 0x80
 80027da:	019b      	lsls	r3, r3, #6
 80027dc:	401a      	ands	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	0c1b      	lsrs	r3, r3, #16
 80027ec:	2204      	movs	r2, #4
 80027ee:	4013      	ands	r3, r2
 80027f0:	0019      	movs	r1, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f6:	2210      	movs	r2, #16
 80027f8:	401a      	ands	r2, r3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	69da      	ldr	r2, [r3, #28]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4907      	ldr	r1, [pc, #28]	; (800282c <HAL_SPI_Init+0x124>)
 800280e:	400a      	ands	r2, r1
 8002810:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2251      	movs	r2, #81	; 0x51
 800281c:	2101      	movs	r1, #1
 800281e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	0018      	movs	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	b002      	add	sp, #8
 8002828:	bd80      	pop	{r7, pc}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	fffff7ff 	.word	0xfffff7ff

08002830 <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	60f8      	str	r0, [r7, #12]
 8002838:	607a      	str	r2, [r7, #4]
 800283a:	230b      	movs	r3, #11
 800283c:	18fb      	adds	r3, r7, r3
 800283e:	1c0a      	adds	r2, r1, #0
 8002840:	701a      	strb	r2, [r3, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_MultiProcessor_Init+0x1c>
  {
    return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e061      	b.n	8002910 <HAL_MultiProcessor_Init+0xe0>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002850:	2b00      	cmp	r3, #0
 8002852:	d107      	bne.n	8002864 <HAL_MultiProcessor_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2274      	movs	r2, #116	; 0x74
 8002858:	2100      	movs	r1, #0
 800285a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	0018      	movs	r0, r3
 8002860:	f7fe f906 	bl	8000a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2224      	movs	r2, #36	; 0x24
 8002868:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2101      	movs	r1, #1
 8002876:	438a      	bics	r2, r1
 8002878:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	0018      	movs	r0, r3
 800287e:	f000 f84f 	bl	8002920 <UART_SetConfig>
 8002882:	0003      	movs	r3, r0
 8002884:	2b01      	cmp	r3, #1
 8002886:	d101      	bne.n	800288c <HAL_MultiProcessor_Init+0x5c>
  {
    return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e041      	b.n	8002910 <HAL_MultiProcessor_Init+0xe0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_MultiProcessor_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	0018      	movs	r0, r3
 8002898:	f000 fae2 	bl	8002e60 <UART_AdvFeatureConfig>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	491c      	ldr	r1, [pc, #112]	; (8002918 <HAL_MultiProcessor_Init+0xe8>)
 80028a8:	400a      	ands	r2, r1
 80028aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	212a      	movs	r1, #42	; 0x2a
 80028b8:	438a      	bics	r2, r1
 80028ba:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	2380      	movs	r3, #128	; 0x80
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d10c      	bne.n	80028e0 <HAL_MultiProcessor_Init+0xb0>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	021b      	lsls	r3, r3, #8
 80028ce:	0a19      	lsrs	r1, r3, #8
 80028d0:	230b      	movs	r3, #11
 80028d2:	18fb      	adds	r3, r7, r3
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	061a      	lsls	r2, r3, #24
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	430a      	orrs	r2, r1
 80028de:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a0d      	ldr	r2, [pc, #52]	; (800291c <HAL_MultiProcessor_Init+0xec>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	0019      	movs	r1, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2101      	movs	r1, #1
 8002902:	430a      	orrs	r2, r1
 8002904:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	0018      	movs	r0, r3
 800290a:	f000 fb5d 	bl	8002fc8 <UART_CheckIdleState>
 800290e:	0003      	movs	r3, r0
}
 8002910:	0018      	movs	r0, r3
 8002912:	46bd      	mov	sp, r7
 8002914:	b004      	add	sp, #16
 8002916:	bd80      	pop	{r7, pc}
 8002918:	ffffb7ff 	.word	0xffffb7ff
 800291c:	fffff7ff 	.word	0xfffff7ff

08002920 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002920:	b5b0      	push	{r4, r5, r7, lr}
 8002922:	b08e      	sub	sp, #56	; 0x38
 8002924:	af00      	add	r7, sp, #0
 8002926:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002928:	231a      	movs	r3, #26
 800292a:	2218      	movs	r2, #24
 800292c:	4694      	mov	ip, r2
 800292e:	44bc      	add	ip, r7
 8002930:	4463      	add	r3, ip
 8002932:	2200      	movs	r2, #0
 8002934:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	691b      	ldr	r3, [r3, #16]
 800293e:	431a      	orrs	r2, r3
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	695b      	ldr	r3, [r3, #20]
 8002944:	431a      	orrs	r2, r3
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	4313      	orrs	r3, r2
 800294c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4ac1      	ldr	r2, [pc, #772]	; (8002c5c <UART_SetConfig+0x33c>)
 8002956:	4013      	ands	r3, r2
 8002958:	0019      	movs	r1, r3
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002960:	430a      	orrs	r2, r1
 8002962:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	4abd      	ldr	r2, [pc, #756]	; (8002c60 <UART_SetConfig+0x340>)
 800296c:	4013      	ands	r3, r2
 800296e:	0019      	movs	r1, r3
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	68da      	ldr	r2, [r3, #12]
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4ab7      	ldr	r2, [pc, #732]	; (8002c64 <UART_SetConfig+0x344>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d004      	beq.n	8002996 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002992:	4313      	orrs	r3, r2
 8002994:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	4ab2      	ldr	r2, [pc, #712]	; (8002c68 <UART_SetConfig+0x348>)
 800299e:	4013      	ands	r3, r2
 80029a0:	0019      	movs	r1, r3
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029a8:	430a      	orrs	r2, r1
 80029aa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4aae      	ldr	r2, [pc, #696]	; (8002c6c <UART_SetConfig+0x34c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d136      	bne.n	8002a24 <UART_SetConfig+0x104>
 80029b6:	4bae      	ldr	r3, [pc, #696]	; (8002c70 <UART_SetConfig+0x350>)
 80029b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ba:	2203      	movs	r2, #3
 80029bc:	4013      	ands	r3, r2
 80029be:	2b03      	cmp	r3, #3
 80029c0:	d020      	beq.n	8002a04 <UART_SetConfig+0xe4>
 80029c2:	d827      	bhi.n	8002a14 <UART_SetConfig+0xf4>
 80029c4:	2b02      	cmp	r3, #2
 80029c6:	d00d      	beq.n	80029e4 <UART_SetConfig+0xc4>
 80029c8:	d824      	bhi.n	8002a14 <UART_SetConfig+0xf4>
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d002      	beq.n	80029d4 <UART_SetConfig+0xb4>
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d010      	beq.n	80029f4 <UART_SetConfig+0xd4>
 80029d2:	e01f      	b.n	8002a14 <UART_SetConfig+0xf4>
 80029d4:	231b      	movs	r3, #27
 80029d6:	2218      	movs	r2, #24
 80029d8:	4694      	mov	ip, r2
 80029da:	44bc      	add	ip, r7
 80029dc:	4463      	add	r3, ip
 80029de:	2201      	movs	r2, #1
 80029e0:	701a      	strb	r2, [r3, #0]
 80029e2:	e0ab      	b.n	8002b3c <UART_SetConfig+0x21c>
 80029e4:	231b      	movs	r3, #27
 80029e6:	2218      	movs	r2, #24
 80029e8:	4694      	mov	ip, r2
 80029ea:	44bc      	add	ip, r7
 80029ec:	4463      	add	r3, ip
 80029ee:	2202      	movs	r2, #2
 80029f0:	701a      	strb	r2, [r3, #0]
 80029f2:	e0a3      	b.n	8002b3c <UART_SetConfig+0x21c>
 80029f4:	231b      	movs	r3, #27
 80029f6:	2218      	movs	r2, #24
 80029f8:	4694      	mov	ip, r2
 80029fa:	44bc      	add	ip, r7
 80029fc:	4463      	add	r3, ip
 80029fe:	2204      	movs	r2, #4
 8002a00:	701a      	strb	r2, [r3, #0]
 8002a02:	e09b      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002a04:	231b      	movs	r3, #27
 8002a06:	2218      	movs	r2, #24
 8002a08:	4694      	mov	ip, r2
 8002a0a:	44bc      	add	ip, r7
 8002a0c:	4463      	add	r3, ip
 8002a0e:	2208      	movs	r2, #8
 8002a10:	701a      	strb	r2, [r3, #0]
 8002a12:	e093      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002a14:	231b      	movs	r3, #27
 8002a16:	2218      	movs	r2, #24
 8002a18:	4694      	mov	ip, r2
 8002a1a:	44bc      	add	ip, r7
 8002a1c:	4463      	add	r3, ip
 8002a1e:	2210      	movs	r2, #16
 8002a20:	701a      	strb	r2, [r3, #0]
 8002a22:	e08b      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a92      	ldr	r2, [pc, #584]	; (8002c74 <UART_SetConfig+0x354>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d136      	bne.n	8002a9c <UART_SetConfig+0x17c>
 8002a2e:	4b90      	ldr	r3, [pc, #576]	; (8002c70 <UART_SetConfig+0x350>)
 8002a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a32:	220c      	movs	r2, #12
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b0c      	cmp	r3, #12
 8002a38:	d020      	beq.n	8002a7c <UART_SetConfig+0x15c>
 8002a3a:	d827      	bhi.n	8002a8c <UART_SetConfig+0x16c>
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	d00d      	beq.n	8002a5c <UART_SetConfig+0x13c>
 8002a40:	d824      	bhi.n	8002a8c <UART_SetConfig+0x16c>
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d002      	beq.n	8002a4c <UART_SetConfig+0x12c>
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d010      	beq.n	8002a6c <UART_SetConfig+0x14c>
 8002a4a:	e01f      	b.n	8002a8c <UART_SetConfig+0x16c>
 8002a4c:	231b      	movs	r3, #27
 8002a4e:	2218      	movs	r2, #24
 8002a50:	4694      	mov	ip, r2
 8002a52:	44bc      	add	ip, r7
 8002a54:	4463      	add	r3, ip
 8002a56:	2200      	movs	r2, #0
 8002a58:	701a      	strb	r2, [r3, #0]
 8002a5a:	e06f      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002a5c:	231b      	movs	r3, #27
 8002a5e:	2218      	movs	r2, #24
 8002a60:	4694      	mov	ip, r2
 8002a62:	44bc      	add	ip, r7
 8002a64:	4463      	add	r3, ip
 8002a66:	2202      	movs	r2, #2
 8002a68:	701a      	strb	r2, [r3, #0]
 8002a6a:	e067      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002a6c:	231b      	movs	r3, #27
 8002a6e:	2218      	movs	r2, #24
 8002a70:	4694      	mov	ip, r2
 8002a72:	44bc      	add	ip, r7
 8002a74:	4463      	add	r3, ip
 8002a76:	2204      	movs	r2, #4
 8002a78:	701a      	strb	r2, [r3, #0]
 8002a7a:	e05f      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002a7c:	231b      	movs	r3, #27
 8002a7e:	2218      	movs	r2, #24
 8002a80:	4694      	mov	ip, r2
 8002a82:	44bc      	add	ip, r7
 8002a84:	4463      	add	r3, ip
 8002a86:	2208      	movs	r2, #8
 8002a88:	701a      	strb	r2, [r3, #0]
 8002a8a:	e057      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002a8c:	231b      	movs	r3, #27
 8002a8e:	2218      	movs	r2, #24
 8002a90:	4694      	mov	ip, r2
 8002a92:	44bc      	add	ip, r7
 8002a94:	4463      	add	r3, ip
 8002a96:	2210      	movs	r2, #16
 8002a98:	701a      	strb	r2, [r3, #0]
 8002a9a:	e04f      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a70      	ldr	r2, [pc, #448]	; (8002c64 <UART_SetConfig+0x344>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d143      	bne.n	8002b2e <UART_SetConfig+0x20e>
 8002aa6:	4b72      	ldr	r3, [pc, #456]	; (8002c70 <UART_SetConfig+0x350>)
 8002aa8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002aaa:	23c0      	movs	r3, #192	; 0xc0
 8002aac:	011b      	lsls	r3, r3, #4
 8002aae:	4013      	ands	r3, r2
 8002ab0:	22c0      	movs	r2, #192	; 0xc0
 8002ab2:	0112      	lsls	r2, r2, #4
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d02a      	beq.n	8002b0e <UART_SetConfig+0x1ee>
 8002ab8:	22c0      	movs	r2, #192	; 0xc0
 8002aba:	0112      	lsls	r2, r2, #4
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d82e      	bhi.n	8002b1e <UART_SetConfig+0x1fe>
 8002ac0:	2280      	movs	r2, #128	; 0x80
 8002ac2:	0112      	lsls	r2, r2, #4
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d012      	beq.n	8002aee <UART_SetConfig+0x1ce>
 8002ac8:	2280      	movs	r2, #128	; 0x80
 8002aca:	0112      	lsls	r2, r2, #4
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d826      	bhi.n	8002b1e <UART_SetConfig+0x1fe>
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <UART_SetConfig+0x1be>
 8002ad4:	2280      	movs	r2, #128	; 0x80
 8002ad6:	00d2      	lsls	r2, r2, #3
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d010      	beq.n	8002afe <UART_SetConfig+0x1de>
 8002adc:	e01f      	b.n	8002b1e <UART_SetConfig+0x1fe>
 8002ade:	231b      	movs	r3, #27
 8002ae0:	2218      	movs	r2, #24
 8002ae2:	4694      	mov	ip, r2
 8002ae4:	44bc      	add	ip, r7
 8002ae6:	4463      	add	r3, ip
 8002ae8:	2200      	movs	r2, #0
 8002aea:	701a      	strb	r2, [r3, #0]
 8002aec:	e026      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002aee:	231b      	movs	r3, #27
 8002af0:	2218      	movs	r2, #24
 8002af2:	4694      	mov	ip, r2
 8002af4:	44bc      	add	ip, r7
 8002af6:	4463      	add	r3, ip
 8002af8:	2202      	movs	r2, #2
 8002afa:	701a      	strb	r2, [r3, #0]
 8002afc:	e01e      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002afe:	231b      	movs	r3, #27
 8002b00:	2218      	movs	r2, #24
 8002b02:	4694      	mov	ip, r2
 8002b04:	44bc      	add	ip, r7
 8002b06:	4463      	add	r3, ip
 8002b08:	2204      	movs	r2, #4
 8002b0a:	701a      	strb	r2, [r3, #0]
 8002b0c:	e016      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002b0e:	231b      	movs	r3, #27
 8002b10:	2218      	movs	r2, #24
 8002b12:	4694      	mov	ip, r2
 8002b14:	44bc      	add	ip, r7
 8002b16:	4463      	add	r3, ip
 8002b18:	2208      	movs	r2, #8
 8002b1a:	701a      	strb	r2, [r3, #0]
 8002b1c:	e00e      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002b1e:	231b      	movs	r3, #27
 8002b20:	2218      	movs	r2, #24
 8002b22:	4694      	mov	ip, r2
 8002b24:	44bc      	add	ip, r7
 8002b26:	4463      	add	r3, ip
 8002b28:	2210      	movs	r2, #16
 8002b2a:	701a      	strb	r2, [r3, #0]
 8002b2c:	e006      	b.n	8002b3c <UART_SetConfig+0x21c>
 8002b2e:	231b      	movs	r3, #27
 8002b30:	2218      	movs	r2, #24
 8002b32:	4694      	mov	ip, r2
 8002b34:	44bc      	add	ip, r7
 8002b36:	4463      	add	r3, ip
 8002b38:	2210      	movs	r2, #16
 8002b3a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a48      	ldr	r2, [pc, #288]	; (8002c64 <UART_SetConfig+0x344>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d000      	beq.n	8002b48 <UART_SetConfig+0x228>
 8002b46:	e09b      	b.n	8002c80 <UART_SetConfig+0x360>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b48:	231b      	movs	r3, #27
 8002b4a:	2218      	movs	r2, #24
 8002b4c:	4694      	mov	ip, r2
 8002b4e:	44bc      	add	ip, r7
 8002b50:	4463      	add	r3, ip
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	2b08      	cmp	r3, #8
 8002b56:	d01d      	beq.n	8002b94 <UART_SetConfig+0x274>
 8002b58:	dc20      	bgt.n	8002b9c <UART_SetConfig+0x27c>
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	d015      	beq.n	8002b8a <UART_SetConfig+0x26a>
 8002b5e:	dc1d      	bgt.n	8002b9c <UART_SetConfig+0x27c>
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d002      	beq.n	8002b6a <UART_SetConfig+0x24a>
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d005      	beq.n	8002b74 <UART_SetConfig+0x254>
 8002b68:	e018      	b.n	8002b9c <UART_SetConfig+0x27c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b6a:	f7ff f9d1 	bl	8001f10 <HAL_RCC_GetPCLK1Freq>
 8002b6e:	0003      	movs	r3, r0
 8002b70:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b72:	e01d      	b.n	8002bb0 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b74:	4b3e      	ldr	r3, [pc, #248]	; (8002c70 <UART_SetConfig+0x350>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2210      	movs	r2, #16
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d002      	beq.n	8002b84 <UART_SetConfig+0x264>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002b7e:	4b3e      	ldr	r3, [pc, #248]	; (8002c78 <UART_SetConfig+0x358>)
 8002b80:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002b82:	e015      	b.n	8002bb0 <UART_SetConfig+0x290>
          pclk = (uint32_t) HSI_VALUE;
 8002b84:	4b3d      	ldr	r3, [pc, #244]	; (8002c7c <UART_SetConfig+0x35c>)
 8002b86:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b88:	e012      	b.n	8002bb0 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b8a:	f7ff f911 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
 8002b8e:	0003      	movs	r3, r0
 8002b90:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b92:	e00d      	b.n	8002bb0 <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b94:	2380      	movs	r3, #128	; 0x80
 8002b96:	021b      	lsls	r3, r3, #8
 8002b98:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002b9a:	e009      	b.n	8002bb0 <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002ba0:	231a      	movs	r3, #26
 8002ba2:	2218      	movs	r2, #24
 8002ba4:	4694      	mov	ip, r2
 8002ba6:	44bc      	add	ip, r7
 8002ba8:	4463      	add	r3, ip
 8002baa:	2201      	movs	r2, #1
 8002bac:	701a      	strb	r2, [r3, #0]
        break;
 8002bae:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d100      	bne.n	8002bb8 <UART_SetConfig+0x298>
 8002bb6:	e139      	b.n	8002e2c <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	0013      	movs	r3, r2
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	189b      	adds	r3, r3, r2
 8002bc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d305      	bcc.n	8002bd4 <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002bce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d907      	bls.n	8002be4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8002bd4:	231a      	movs	r3, #26
 8002bd6:	2218      	movs	r2, #24
 8002bd8:	4694      	mov	ip, r2
 8002bda:	44bc      	add	ip, r7
 8002bdc:	4463      	add	r3, ip
 8002bde:	2201      	movs	r2, #1
 8002be0:	701a      	strb	r2, [r3, #0]
 8002be2:	e123      	b.n	8002e2c <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be6:	613b      	str	r3, [r7, #16]
 8002be8:	2300      	movs	r3, #0
 8002bea:	617b      	str	r3, [r7, #20]
 8002bec:	6939      	ldr	r1, [r7, #16]
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	000b      	movs	r3, r1
 8002bf2:	0e1b      	lsrs	r3, r3, #24
 8002bf4:	0010      	movs	r0, r2
 8002bf6:	0205      	lsls	r5, r0, #8
 8002bf8:	431d      	orrs	r5, r3
 8002bfa:	000b      	movs	r3, r1
 8002bfc:	021c      	lsls	r4, r3, #8
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	085b      	lsrs	r3, r3, #1
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	68b8      	ldr	r0, [r7, #8]
 8002c0c:	68f9      	ldr	r1, [r7, #12]
 8002c0e:	1900      	adds	r0, r0, r4
 8002c10:	4169      	adcs	r1, r5
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	603b      	str	r3, [r7, #0]
 8002c18:	2300      	movs	r3, #0
 8002c1a:	607b      	str	r3, [r7, #4]
 8002c1c:	683a      	ldr	r2, [r7, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f7fd fafe 	bl	8000220 <__aeabi_uldivmod>
 8002c24:	0002      	movs	r2, r0
 8002c26:	000b      	movs	r3, r1
 8002c28:	0013      	movs	r3, r2
 8002c2a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c2e:	23c0      	movs	r3, #192	; 0xc0
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d309      	bcc.n	8002c4a <UART_SetConfig+0x32a>
 8002c36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c38:	2380      	movs	r3, #128	; 0x80
 8002c3a:	035b      	lsls	r3, r3, #13
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d204      	bcs.n	8002c4a <UART_SetConfig+0x32a>
        {
          huart->Instance->BRR = usartdiv;
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c46:	60da      	str	r2, [r3, #12]
 8002c48:	e0f0      	b.n	8002e2c <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 8002c4a:	231a      	movs	r3, #26
 8002c4c:	2218      	movs	r2, #24
 8002c4e:	4694      	mov	ip, r2
 8002c50:	44bc      	add	ip, r7
 8002c52:	4463      	add	r3, ip
 8002c54:	2201      	movs	r2, #1
 8002c56:	701a      	strb	r2, [r3, #0]
 8002c58:	e0e8      	b.n	8002e2c <UART_SetConfig+0x50c>
 8002c5a:	46c0      	nop			; (mov r8, r8)
 8002c5c:	efff69f3 	.word	0xefff69f3
 8002c60:	ffffcfff 	.word	0xffffcfff
 8002c64:	40004800 	.word	0x40004800
 8002c68:	fffff4ff 	.word	0xfffff4ff
 8002c6c:	40013800 	.word	0x40013800
 8002c70:	40021000 	.word	0x40021000
 8002c74:	40004400 	.word	0x40004400
 8002c78:	003d0900 	.word	0x003d0900
 8002c7c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	69da      	ldr	r2, [r3, #28]
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	021b      	lsls	r3, r3, #8
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d000      	beq.n	8002c8e <UART_SetConfig+0x36e>
 8002c8c:	e074      	b.n	8002d78 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8002c8e:	231b      	movs	r3, #27
 8002c90:	2218      	movs	r2, #24
 8002c92:	4694      	mov	ip, r2
 8002c94:	44bc      	add	ip, r7
 8002c96:	4463      	add	r3, ip
 8002c98:	781b      	ldrb	r3, [r3, #0]
 8002c9a:	2b08      	cmp	r3, #8
 8002c9c:	d822      	bhi.n	8002ce4 <UART_SetConfig+0x3c4>
 8002c9e:	009a      	lsls	r2, r3, #2
 8002ca0:	4b6a      	ldr	r3, [pc, #424]	; (8002e4c <UART_SetConfig+0x52c>)
 8002ca2:	18d3      	adds	r3, r2, r3
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ca8:	f7ff f932 	bl	8001f10 <HAL_RCC_GetPCLK1Freq>
 8002cac:	0003      	movs	r3, r0
 8002cae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cb0:	e022      	b.n	8002cf8 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cb2:	f7ff f943 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 8002cb6:	0003      	movs	r3, r0
 8002cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cba:	e01d      	b.n	8002cf8 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002cbc:	4b64      	ldr	r3, [pc, #400]	; (8002e50 <UART_SetConfig+0x530>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2210      	movs	r2, #16
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d002      	beq.n	8002ccc <UART_SetConfig+0x3ac>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002cc6:	4b63      	ldr	r3, [pc, #396]	; (8002e54 <UART_SetConfig+0x534>)
 8002cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002cca:	e015      	b.n	8002cf8 <UART_SetConfig+0x3d8>
          pclk = (uint32_t) HSI_VALUE;
 8002ccc:	4b62      	ldr	r3, [pc, #392]	; (8002e58 <UART_SetConfig+0x538>)
 8002cce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cd0:	e012      	b.n	8002cf8 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cd2:	f7ff f86d 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
 8002cd6:	0003      	movs	r3, r0
 8002cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cda:	e00d      	b.n	8002cf8 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cdc:	2380      	movs	r3, #128	; 0x80
 8002cde:	021b      	lsls	r3, r3, #8
 8002ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ce2:	e009      	b.n	8002cf8 <UART_SetConfig+0x3d8>
      default:
        pclk = 0U;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002ce8:	231a      	movs	r3, #26
 8002cea:	2218      	movs	r2, #24
 8002cec:	4694      	mov	ip, r2
 8002cee:	44bc      	add	ip, r7
 8002cf0:	4463      	add	r3, ip
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	701a      	strb	r2, [r3, #0]
        break;
 8002cf6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d100      	bne.n	8002d00 <UART_SetConfig+0x3e0>
 8002cfe:	e095      	b.n	8002e2c <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d02:	005a      	lsls	r2, r3, #1
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	085b      	lsrs	r3, r3, #1
 8002d0a:	18d2      	adds	r2, r2, r3
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	0019      	movs	r1, r3
 8002d12:	0010      	movs	r0, r2
 8002d14:	f7fd f9f8 	bl	8000108 <__udivsi3>
 8002d18:	0003      	movs	r3, r0
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d20:	2b0f      	cmp	r3, #15
 8002d22:	d921      	bls.n	8002d68 <UART_SetConfig+0x448>
 8002d24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	025b      	lsls	r3, r3, #9
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d21c      	bcs.n	8002d68 <UART_SetConfig+0x448>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	200e      	movs	r0, #14
 8002d34:	2418      	movs	r4, #24
 8002d36:	193b      	adds	r3, r7, r4
 8002d38:	181b      	adds	r3, r3, r0
 8002d3a:	210f      	movs	r1, #15
 8002d3c:	438a      	bics	r2, r1
 8002d3e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d42:	085b      	lsrs	r3, r3, #1
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	2207      	movs	r2, #7
 8002d48:	4013      	ands	r3, r2
 8002d4a:	b299      	uxth	r1, r3
 8002d4c:	193b      	adds	r3, r7, r4
 8002d4e:	181b      	adds	r3, r3, r0
 8002d50:	193a      	adds	r2, r7, r4
 8002d52:	1812      	adds	r2, r2, r0
 8002d54:	8812      	ldrh	r2, [r2, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	193a      	adds	r2, r7, r4
 8002d60:	1812      	adds	r2, r2, r0
 8002d62:	8812      	ldrh	r2, [r2, #0]
 8002d64:	60da      	str	r2, [r3, #12]
 8002d66:	e061      	b.n	8002e2c <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8002d68:	231a      	movs	r3, #26
 8002d6a:	2218      	movs	r2, #24
 8002d6c:	4694      	mov	ip, r2
 8002d6e:	44bc      	add	ip, r7
 8002d70:	4463      	add	r3, ip
 8002d72:	2201      	movs	r2, #1
 8002d74:	701a      	strb	r2, [r3, #0]
 8002d76:	e059      	b.n	8002e2c <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d78:	231b      	movs	r3, #27
 8002d7a:	2218      	movs	r2, #24
 8002d7c:	4694      	mov	ip, r2
 8002d7e:	44bc      	add	ip, r7
 8002d80:	4463      	add	r3, ip
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d822      	bhi.n	8002dce <UART_SetConfig+0x4ae>
 8002d88:	009a      	lsls	r2, r3, #2
 8002d8a:	4b34      	ldr	r3, [pc, #208]	; (8002e5c <UART_SetConfig+0x53c>)
 8002d8c:	18d3      	adds	r3, r2, r3
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d92:	f7ff f8bd 	bl	8001f10 <HAL_RCC_GetPCLK1Freq>
 8002d96:	0003      	movs	r3, r0
 8002d98:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d9a:	e022      	b.n	8002de2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d9c:	f7ff f8ce 	bl	8001f3c <HAL_RCC_GetPCLK2Freq>
 8002da0:	0003      	movs	r3, r0
 8002da2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002da4:	e01d      	b.n	8002de2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002da6:	4b2a      	ldr	r3, [pc, #168]	; (8002e50 <UART_SetConfig+0x530>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2210      	movs	r2, #16
 8002dac:	4013      	ands	r3, r2
 8002dae:	d002      	beq.n	8002db6 <UART_SetConfig+0x496>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002db0:	4b28      	ldr	r3, [pc, #160]	; (8002e54 <UART_SetConfig+0x534>)
 8002db2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002db4:	e015      	b.n	8002de2 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8002db6:	4b28      	ldr	r3, [pc, #160]	; (8002e58 <UART_SetConfig+0x538>)
 8002db8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dba:	e012      	b.n	8002de2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dbc:	f7fe fff8 	bl	8001db0 <HAL_RCC_GetSysClockFreq>
 8002dc0:	0003      	movs	r3, r0
 8002dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dc4:	e00d      	b.n	8002de2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dc6:	2380      	movs	r3, #128	; 0x80
 8002dc8:	021b      	lsls	r3, r3, #8
 8002dca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dcc:	e009      	b.n	8002de2 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002dd2:	231a      	movs	r3, #26
 8002dd4:	2218      	movs	r2, #24
 8002dd6:	4694      	mov	ip, r2
 8002dd8:	44bc      	add	ip, r7
 8002dda:	4463      	add	r3, ip
 8002ddc:	2201      	movs	r2, #1
 8002dde:	701a      	strb	r2, [r3, #0]
        break;
 8002de0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d021      	beq.n	8002e2c <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	085a      	lsrs	r2, r3, #1
 8002dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df0:	18d2      	adds	r2, r2, r3
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	0019      	movs	r1, r3
 8002df8:	0010      	movs	r0, r2
 8002dfa:	f7fd f985 	bl	8000108 <__udivsi3>
 8002dfe:	0003      	movs	r3, r0
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e06:	2b0f      	cmp	r3, #15
 8002e08:	d909      	bls.n	8002e1e <UART_SetConfig+0x4fe>
 8002e0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e0c:	2380      	movs	r3, #128	; 0x80
 8002e0e:	025b      	lsls	r3, r3, #9
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d204      	bcs.n	8002e1e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = usartdiv;
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e1a:	60da      	str	r2, [r3, #12]
 8002e1c:	e006      	b.n	8002e2c <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e1e:	231a      	movs	r3, #26
 8002e20:	2218      	movs	r2, #24
 8002e22:	4694      	mov	ip, r2
 8002e24:	44bc      	add	ip, r7
 8002e26:	4463      	add	r3, ip
 8002e28:	2201      	movs	r2, #1
 8002e2a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	2200      	movs	r2, #0
 8002e36:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002e38:	231a      	movs	r3, #26
 8002e3a:	2218      	movs	r2, #24
 8002e3c:	4694      	mov	ip, r2
 8002e3e:	44bc      	add	ip, r7
 8002e40:	4463      	add	r3, ip
 8002e42:	781b      	ldrb	r3, [r3, #0]
}
 8002e44:	0018      	movs	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	b00e      	add	sp, #56	; 0x38
 8002e4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e4c:	080031e8 	.word	0x080031e8
 8002e50:	40021000 	.word	0x40021000
 8002e54:	003d0900 	.word	0x003d0900
 8002e58:	00f42400 	.word	0x00f42400
 8002e5c:	0800320c 	.word	0x0800320c

08002e60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d00b      	beq.n	8002e8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	4a4a      	ldr	r2, [pc, #296]	; (8002fa4 <UART_AdvFeatureConfig+0x144>)
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	0019      	movs	r1, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8e:	2202      	movs	r2, #2
 8002e90:	4013      	ands	r3, r2
 8002e92:	d00b      	beq.n	8002eac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4a43      	ldr	r2, [pc, #268]	; (8002fa8 <UART_AdvFeatureConfig+0x148>)
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb0:	2204      	movs	r2, #4
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d00b      	beq.n	8002ece <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	4a3b      	ldr	r2, [pc, #236]	; (8002fac <UART_AdvFeatureConfig+0x14c>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	0019      	movs	r1, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed2:	2208      	movs	r2, #8
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	d00b      	beq.n	8002ef0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	4a34      	ldr	r2, [pc, #208]	; (8002fb0 <UART_AdvFeatureConfig+0x150>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	2210      	movs	r2, #16
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	d00b      	beq.n	8002f12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	4a2c      	ldr	r2, [pc, #176]	; (8002fb4 <UART_AdvFeatureConfig+0x154>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	0019      	movs	r1, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f16:	2220      	movs	r2, #32
 8002f18:	4013      	ands	r3, r2
 8002f1a:	d00b      	beq.n	8002f34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	4a25      	ldr	r2, [pc, #148]	; (8002fb8 <UART_AdvFeatureConfig+0x158>)
 8002f24:	4013      	ands	r3, r2
 8002f26:	0019      	movs	r1, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f38:	2240      	movs	r2, #64	; 0x40
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	d01d      	beq.n	8002f7a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	4a1d      	ldr	r2, [pc, #116]	; (8002fbc <UART_AdvFeatureConfig+0x15c>)
 8002f46:	4013      	ands	r3, r2
 8002f48:	0019      	movs	r1, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f5a:	2380      	movs	r3, #128	; 0x80
 8002f5c:	035b      	lsls	r3, r3, #13
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d10b      	bne.n	8002f7a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	4a15      	ldr	r2, [pc, #84]	; (8002fc0 <UART_AdvFeatureConfig+0x160>)
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	0019      	movs	r1, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7e:	2280      	movs	r2, #128	; 0x80
 8002f80:	4013      	ands	r3, r2
 8002f82:	d00b      	beq.n	8002f9c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	4a0e      	ldr	r2, [pc, #56]	; (8002fc4 <UART_AdvFeatureConfig+0x164>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	0019      	movs	r1, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	605a      	str	r2, [r3, #4]
  }
}
 8002f9c:	46c0      	nop			; (mov r8, r8)
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	b002      	add	sp, #8
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	fffdffff 	.word	0xfffdffff
 8002fa8:	fffeffff 	.word	0xfffeffff
 8002fac:	fffbffff 	.word	0xfffbffff
 8002fb0:	ffff7fff 	.word	0xffff7fff
 8002fb4:	ffffefff 	.word	0xffffefff
 8002fb8:	ffffdfff 	.word	0xffffdfff
 8002fbc:	ffefffff 	.word	0xffefffff
 8002fc0:	ff9fffff 	.word	0xff9fffff
 8002fc4:	fff7ffff 	.word	0xfff7ffff

08002fc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af02      	add	r7, sp, #8
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2280      	movs	r2, #128	; 0x80
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fd8:	f7fd fe3a 	bl	8000c50 <HAL_GetTick>
 8002fdc:	0003      	movs	r3, r0
 8002fde:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2208      	movs	r2, #8
 8002fe8:	4013      	ands	r3, r2
 8002fea:	2b08      	cmp	r3, #8
 8002fec:	d10c      	bne.n	8003008 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2280      	movs	r2, #128	; 0x80
 8002ff2:	0391      	lsls	r1, r2, #14
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	4a17      	ldr	r2, [pc, #92]	; (8003054 <UART_CheckIdleState+0x8c>)
 8002ff8:	9200      	str	r2, [sp, #0]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f000 f82c 	bl	8003058 <UART_WaitOnFlagUntilTimeout>
 8003000:	1e03      	subs	r3, r0, #0
 8003002:	d001      	beq.n	8003008 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e021      	b.n	800304c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2204      	movs	r2, #4
 8003010:	4013      	ands	r3, r2
 8003012:	2b04      	cmp	r3, #4
 8003014:	d10c      	bne.n	8003030 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2280      	movs	r2, #128	; 0x80
 800301a:	03d1      	lsls	r1, r2, #15
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	4a0d      	ldr	r2, [pc, #52]	; (8003054 <UART_CheckIdleState+0x8c>)
 8003020:	9200      	str	r2, [sp, #0]
 8003022:	2200      	movs	r2, #0
 8003024:	f000 f818 	bl	8003058 <UART_WaitOnFlagUntilTimeout>
 8003028:	1e03      	subs	r3, r0, #0
 800302a:	d001      	beq.n	8003030 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e00d      	b.n	800304c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2220      	movs	r2, #32
 8003034:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2220      	movs	r2, #32
 800303a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2274      	movs	r2, #116	; 0x74
 8003046:	2100      	movs	r1, #0
 8003048:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800304a:	2300      	movs	r3, #0
}
 800304c:	0018      	movs	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	b004      	add	sp, #16
 8003052:	bd80      	pop	{r7, pc}
 8003054:	01ffffff 	.word	0x01ffffff

08003058 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	60f8      	str	r0, [r7, #12]
 8003060:	60b9      	str	r1, [r7, #8]
 8003062:	603b      	str	r3, [r7, #0]
 8003064:	1dfb      	adds	r3, r7, #7
 8003066:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003068:	e05e      	b.n	8003128 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	3301      	adds	r3, #1
 800306e:	d05b      	beq.n	8003128 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003070:	f7fd fdee 	bl	8000c50 <HAL_GetTick>
 8003074:	0002      	movs	r2, r0
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	429a      	cmp	r2, r3
 800307e:	d302      	bcc.n	8003086 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d11b      	bne.n	80030be <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	492f      	ldr	r1, [pc, #188]	; (8003150 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003092:	400a      	ands	r2, r1
 8003094:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2101      	movs	r1, #1
 80030a2:	438a      	bics	r2, r1
 80030a4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2220      	movs	r2, #32
 80030aa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2220      	movs	r2, #32
 80030b0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2274      	movs	r2, #116	; 0x74
 80030b6:	2100      	movs	r1, #0
 80030b8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e044      	b.n	8003148 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2204      	movs	r2, #4
 80030c6:	4013      	ands	r3, r2
 80030c8:	d02e      	beq.n	8003128 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	69da      	ldr	r2, [r3, #28]
 80030d0:	2380      	movs	r3, #128	; 0x80
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	401a      	ands	r2, r3
 80030d6:	2380      	movs	r3, #128	; 0x80
 80030d8:	011b      	lsls	r3, r3, #4
 80030da:	429a      	cmp	r2, r3
 80030dc:	d124      	bne.n	8003128 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2280      	movs	r2, #128	; 0x80
 80030e4:	0112      	lsls	r2, r2, #4
 80030e6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4917      	ldr	r1, [pc, #92]	; (8003150 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80030f4:	400a      	ands	r2, r1
 80030f6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2101      	movs	r1, #1
 8003104:	438a      	bics	r2, r1
 8003106:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2220      	movs	r2, #32
 800310c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2220      	movs	r2, #32
 8003112:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2280      	movs	r2, #128	; 0x80
 8003118:	2120      	movs	r1, #32
 800311a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2274      	movs	r2, #116	; 0x74
 8003120:	2100      	movs	r1, #0
 8003122:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e00f      	b.n	8003148 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	4013      	ands	r3, r2
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	425a      	negs	r2, r3
 8003138:	4153      	adcs	r3, r2
 800313a:	b2db      	uxtb	r3, r3
 800313c:	001a      	movs	r2, r3
 800313e:	1dfb      	adds	r3, r7, #7
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	429a      	cmp	r2, r3
 8003144:	d091      	beq.n	800306a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	0018      	movs	r0, r3
 800314a:	46bd      	mov	sp, r7
 800314c:	b004      	add	sp, #16
 800314e:	bd80      	pop	{r7, pc}
 8003150:	fffffe5f 	.word	0xfffffe5f

08003154 <__libc_init_array>:
 8003154:	b570      	push	{r4, r5, r6, lr}
 8003156:	2600      	movs	r6, #0
 8003158:	4d0c      	ldr	r5, [pc, #48]	; (800318c <__libc_init_array+0x38>)
 800315a:	4c0d      	ldr	r4, [pc, #52]	; (8003190 <__libc_init_array+0x3c>)
 800315c:	1b64      	subs	r4, r4, r5
 800315e:	10a4      	asrs	r4, r4, #2
 8003160:	42a6      	cmp	r6, r4
 8003162:	d109      	bne.n	8003178 <__libc_init_array+0x24>
 8003164:	2600      	movs	r6, #0
 8003166:	f000 f821 	bl	80031ac <_init>
 800316a:	4d0a      	ldr	r5, [pc, #40]	; (8003194 <__libc_init_array+0x40>)
 800316c:	4c0a      	ldr	r4, [pc, #40]	; (8003198 <__libc_init_array+0x44>)
 800316e:	1b64      	subs	r4, r4, r5
 8003170:	10a4      	asrs	r4, r4, #2
 8003172:	42a6      	cmp	r6, r4
 8003174:	d105      	bne.n	8003182 <__libc_init_array+0x2e>
 8003176:	bd70      	pop	{r4, r5, r6, pc}
 8003178:	00b3      	lsls	r3, r6, #2
 800317a:	58eb      	ldr	r3, [r5, r3]
 800317c:	4798      	blx	r3
 800317e:	3601      	adds	r6, #1
 8003180:	e7ee      	b.n	8003160 <__libc_init_array+0xc>
 8003182:	00b3      	lsls	r3, r6, #2
 8003184:	58eb      	ldr	r3, [r5, r3]
 8003186:	4798      	blx	r3
 8003188:	3601      	adds	r6, #1
 800318a:	e7f2      	b.n	8003172 <__libc_init_array+0x1e>
 800318c:	08003238 	.word	0x08003238
 8003190:	08003238 	.word	0x08003238
 8003194:	08003238 	.word	0x08003238
 8003198:	0800323c 	.word	0x0800323c

0800319c <memset>:
 800319c:	0003      	movs	r3, r0
 800319e:	1882      	adds	r2, r0, r2
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d100      	bne.n	80031a6 <memset+0xa>
 80031a4:	4770      	bx	lr
 80031a6:	7019      	strb	r1, [r3, #0]
 80031a8:	3301      	adds	r3, #1
 80031aa:	e7f9      	b.n	80031a0 <memset+0x4>

080031ac <_init>:
 80031ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ae:	46c0      	nop			; (mov r8, r8)
 80031b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031b2:	bc08      	pop	{r3}
 80031b4:	469e      	mov	lr, r3
 80031b6:	4770      	bx	lr

080031b8 <_fini>:
 80031b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031be:	bc08      	pop	{r3}
 80031c0:	469e      	mov	lr, r3
 80031c2:	4770      	bx	lr
