{
  "design": {
    "design_info": {
      "boundary_crc": "0x6ADE50811F52AE41",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../FuSim.gen/sources_1/bd/MemorySubsys",
      "name": "MemorySubsys",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "mig_7series_0": "",
      "axi_dma_0": "",
      "smartconnect_0": "",
      "util_vector_logic_0": ""
    },
    "interface_ports": {
      "M_AXIS_MM2S_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "MemorySubsys_mig_7series_0_0_ui_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "M_AXIS_MM2S_0_tdata",
            "direction": "O",
            "left": "255",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "M_AXIS_MM2S_0_tkeep",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "M_AXIS_MM2S_0_tlast",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "M_AXIS_MM2S_0_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "M_AXIS_MM2S_0_tvalid",
            "direction": "O"
          }
        }
      },
      "S_AXI_LITE_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "MemorySubsys_mig_7series_0_0_ui_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "400000000",
            "value_src": "default_prop"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_LITE_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_LITE_0_araddr",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_LITE_0_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "S_AXI_LITE_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_LITE_0_awaddr",
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_LITE_0_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "S_AXI_LITE_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_LITE_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_LITE_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_LITE_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_LITE_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S_AXI_LITE_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_LITE_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_LITE_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_LITE_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S_AXI_LITE_0_wready",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "S_AXI_LITE_0_wvalid",
            "direction": "I"
          }
        }
      },
      "S_AXIS_S2MM_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "MemorySubsys_mig_7series_0_0_ui_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000",
            "value_src": "default_prop"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "TDATA_NUM_BYTES": {
            "value": "32"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "S_AXIS_S2MM_0_tdata",
            "direction": "I",
            "left": "255",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "S_AXIS_S2MM_0_tkeep",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "S_AXIS_S2MM_0_tlast",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "S_AXIS_S2MM_0_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "S_AXIS_S2MM_0_tvalid",
            "direction": "I"
          }
        }
      },
      "SYS_CLK_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "SYS_CLK_0_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "SYS_CLK_0_clk_n",
            "direction": "I"
          }
        }
      },
      "DDR3_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "DDR3_0_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR3_0_dqs_p",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR3_0_dqs_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR3_0_addr",
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "BA": {
            "physical_name": "DDR3_0_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "DDR3_0_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "DDR3_0_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "DDR3_0_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "DDR3_0_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "DDR3_0_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "DDR3_0_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "DDR3_0_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "DDR3_0_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR3_0_dm",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "DDR3_0_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "init_calib_complete_0": {
        "direction": "O"
      },
      "sys_rst_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "mmcm_locked_0": {
        "direction": "O"
      },
      "ui_clk_sync_rst_0": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "MemorySubsys_mig_7series_0_0",
        "xci_path": "ip\\MemorySubsys_mig_7series_0_0\\MemorySubsys_mig_7series_0_0.xci",
        "inst_hier_path": "mig_7series_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "MemorySubsys_axi_dma_0_0",
        "xci_path": "ip\\MemorySubsys_axi_dma_0_0\\MemorySubsys_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "256"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "256"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "MemorySubsys_smartconnect_0_0",
        "xci_path": "ip\\MemorySubsys_smartconnect_0_0\\MemorySubsys_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "8"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "MemorySubsys_util_vector_logic_0_0",
        "xci_path": "ip\\MemorySubsys_util_vector_logic_0_0\\MemorySubsys_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "SYS_CLK_0_1": {
        "interface_ports": [
          "SYS_CLK_0",
          "mig_7series_0/SYS_CLK"
        ]
      },
      "S_AXIS_S2MM_0_1": {
        "interface_ports": [
          "S_AXIS_S2MM_0",
          "axi_dma_0/S_AXIS_S2MM"
        ]
      },
      "S_AXI_LITE_0_1": {
        "interface_ports": [
          "S_AXI_LITE_0",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "M_AXIS_MM2S_0",
          "axi_dma_0/M_AXIS_MM2S"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "smartconnect_0/S00_AXI"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "smartconnect_0/S01_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3_0",
          "mig_7series_0/DDR3"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      }
    },
    "nets": {
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "init_calib_complete_0"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "mmcm_locked_0"
        ]
      },
      "mig_7series_0_ui_addn_clk_0": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "smartconnect_0/aclk1",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/s_axi_lite_aclk"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "smartconnect_0/aclk"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "ui_clk_sync_rst_0",
          "util_vector_logic_0/Op1"
        ]
      },
      "sys_rst_0_1": {
        "ports": [
          "sys_rst_0",
          "mig_7series_0/sys_rst"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "axi_dma_0/axi_resetn",
          "smartconnect_0/aresetn",
          "mig_7series_0/aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_LITE_0": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}