
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	-stylus -file /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl 
Date:		Thu Feb 27 19:23:11 2025
Host:		cinova05.lesc.ufc.br (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*13th Gen Intel(R) Core(TM) i5-13500 24576KB)
OS:		Rocky Linux release 8.10 (Green Obsidian)

License:
		[19:23:11.201609] Configured Lic search path (21.01-s002): 5280@192.168.0.10

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_249602_cinova05.lesc.ufc.br_cinovador_im0Yuf.

Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading PVS 23.11 fill procedures

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
#@ Begin verbose source (pre): source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
@file 1:
@file 2: #-----------------------------------------------------------------------------
@file 3: # Initial configurations
@file 4: #-----------------------------------------------------------------------------
@file 5: # see file ${PROJECT_DIR}/backend/synthesis/scripts/run_first.tcl
@file 6:
@file 7: #-----------------------------------------------------------------------------
@file 8: # (!) same as $DESIGNS.tcl (!) Main Custom Variables Design Dependent (set local)
@file 9: #-----------------------------------------------------------------------------
@file 10: set PROJECT_DIR $env(PROJECT_DIR)
@file 11: set BACKEND_DIR $env(BACKEND_DIR)
@file 12: set TECH_DIR $env(TECH_DIR)
@file 13: set DESIGNS $env(DESIGNS)
@file 14: set HDL_NAME $env(HDL_NAME)
@file 15: set VLOG_LIST $env(VLOG_LIST)
@file 16: set INTERCONNECT_MODE ple
@file 17: set FRONTEND_DIR $env(FRONTEND_DIR)
@file 18:
@file 19: #-----------------------------------------------------------------------------
@file 20: # (!) same as $DESIGNS.tcl (!) MAIN Custom Variables to be used in SDC (constraints file)
@file 21: #-----------------------------------------------------------------------------
@file 22: set MAIN_CLOCK_NAME clk
@file 23: set MAIN_RST_NAME rst_n
@file 24: set BEST_LIB_OPERATING_CONDITION PVT_1P32V_0C
@file 25: set WORST_LIB_OPERATING_CONDITION PVT_0P9V_125C
@file 26: set period_clk 50.0  ;
@file 26: # (100 ns = 10 MHz) (10 ns = 100 MHz) (50 ns = 20 MHz) (1 ns = 1 GHz)
@file 27: set clk_uncertainty 0.044 ;
@file 27: # ns (a guess)
@file 28: set clk_latency 0.105 ;
@file 28: # ns (a guess)
@file 29: set in_delay 0.28 ;
@file 29: # ns
@file 30: set out_delay 0.35;
@file 30: # ns
@file 31: set out_load 0.045 ;
@file 31: # pF
@file 32: set slew "146 164 264 252" ;
@file 32: # minimum rise, minimum fall, maximum rise and maximum fall
@file 33: set slew_min_rise 0.146 ;
@file 33: # ns
@file 34: set slew_min_fall 0.164 ;
@file 34: # ns
@file 35: set slew_max_rise 0.264 ;
@file 35: # ns
@file 36: set slew_max_fall 0.252 ;
@file 36: # ns
@file 37: set NET_ZERO VSS ;
@file 37: # power net: see the lef file
@file 38: set NET_ONE VDD ;
@file 38: # power net: see the lef file
@file 39:
@file 40: #-----------------------------------------------------------------------------
@file 41: # Load Path File
@file 42: #-----------------------------------------------------------------------------
@file 43: source ${PROJECT_DIR}/backend/synthesis/scripts/common/path.tcl
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/scripts/common/path.tcl (pre)
@file 1:
@file 2: #-----------------------------------------------------------------------------
@file 3: # Common path variables (directory structure dependent)
@file 4: #-----------------------------------------------------------------------------
@file 5: set BACKEND_DIR ${PROJECT_DIR}/backend
@file 6: set SYNT_DIR ${BACKEND_DIR}/synthesis
@file 7: set SCRIPT_DIR ${SYNT_DIR}/scripts
@file 8: set RPT_DIR ${SYNT_DIR}/reports
@file 9: set DEV_DIR ${SYNT_DIR}/deliverables
@file 10: set LAYOUT_DIR ${BACKEND_DIR}/layout
@file 11:
@file 12: #-----------------------------------------------------------------------------
@file 13: # Setting rtl search directories
@file 14: #-----------------------------------------------------------------------------
@file 15: set FRONTEND_DIR ${PROJECT_DIR}/frontend
@file 16: set OTHERS ""
@file 17: lappend FRONTEND_DIR $OTHERS
@file 18:
@file 19: #-----------------------------------------------------------------------------
@file 20: # Setting technology directories - Uncomment the line from your university and comment out the lines from the others universities
@file 21: #-----------------------------------------------------------------------------
@file 22: # set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/timing
@file 23: # The following set is only for UFC guys
@file 24: set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
@file 25:
@file 26: # The following set is only for UFCG guys
@file 27: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/timing
@file 28:
@file 29: # The following set is only for UFSM guys
@file 30: # set LIB_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/timing
@file 31:
@file 32: ##########################################################
@file 33: ############### Setting the LEF_DIR PATH
@file 34: # set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/lef
@file 35: # The following set is only for UFC guys
@file 36: set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef
@file 37:
@file 38: # The following set is only for UFCG guys
@file 39: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4_4/gsclib045/lef
@file 40:
@file 41: # The following set is only for UFSM guys
@file 42: # set LEF_DIR ${TECH_DIR}/gsclib045_all_v4.7/gsclib045/lef
@file 43:
@file 44:
@file 45: ################ appeding the LEF_DIR path
@file 46: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
@file 47:
@file 48: # UFC guys
@file 49: # lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
@file 50:
@file 51: #UFCG guys
#@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/scripts/common/path.tcl
@file 44:
@file 45:
@file 46: #-----------------------------------------------------------------------------
@file 47: # set tech files to be used in ".globals" and ".view"
@file 48: #-----------------------------------------------------------------------------
@file 49: set WORST_LIST ${LIB_DIR}/slow_vdd1v0_basicCells.lib
@file 50: set BEST_LIST ${LIB_DIR}/fast_vdd1v2_basicCells.lib
@file 51: set LEF_INIT "${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef" ;
@file 51: # LEF_LIST
@file 52: set CAP_MAX ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
@file 53: set CAP_MIN ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
@file 54: set QRC_LIST ${TECH_DIR}/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
@file 55:
@file 56:
@file 57: #-----------------------------------------------------------------------------
@file 58: # Initiates the design files (netlist, LEFs, timing libraries)
@file 59: #-----------------------------------------------------------------------------
@@file 60: set_db init_power_nets $NET_ONE
@@file 61: set_db init_ground_nets $NET_ZERO
@@file 62: read_mmmc ${LAYOUT_DIR}/scripts/${DESIGNS}.view
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/multiplier32FP.view (pre)
@file 1: # timing libraries
@@file 2: create_library_set -name fast -timing $BEST_LIST
@@file 3: create_library_set -name slow -timing $WORST_LIST
@file 4:
@file 5: # capacitance files
@@file 6: create_rc_corner -name rc_best -cap_table $CAP_MIN -T 0
@@file 7: create_rc_corner -name rc_worst -cap_table $CAP_MAX -T 125
@file 8:
@file 9: # operating conditions
@@file 10: create_opcond -name oc_slow -process {1.0} -voltage {0.90} -temperature {125}
@@file 11: create_opcond -name oc_fast -process {1.0} -voltage {1.32} -temperature {0}
@file 12:
@file 13: # timing conditions
@@file 14: create_timing_condition -name slow_timing -library_sets [list slow] -opcond oc_slow
@@file 15: create_timing_condition -name fast_timing -library_sets [list fast] -opcond oc_fast
@file 16:
@file 17: # creating delay corners
@@file 18: create_delay_corner -name slow_max -timing_condition slow_timing -rc_corner rc_worst
@@file 19: create_delay_corner -name fast_min -timing_condition fast_timing -rc_corner rc_best
@file 20:
@file 21: # adding constraints
@@file 22: create_constraint_mode -name normal_genus_slow_max -sdc_files ${PROJECT_DIR}/backend/synthesis/constraints/$DESIGNS.sdc
@file 23:
@file 24: # creating analysis views
@@file 25: create_analysis_view -name analysis_normal_slow_max -constraint_mode {normal_genus_slow_max} -delay_corner slow_max
@@file 26: create_analysis_view -name analysis_normal_fast_min -constraint_mode {normal_genus_slow_max} -delay_corner fast_min
@file 27:
@file 28: # defining which views to use in hold and setup analyses
@@file 29: set_analysis_view -setup [list analysis_normal_slow_max] -hold [list analysis_normal_fast_min]
#@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/multiplier32FP.view
Reading slow timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading fast timing library '/home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
Read 489 cells in library 'fast_vdd1v2' 
@@file 63: read_physical -lef $LEF_INIT

Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

@@file 64: read_netlist ../../synthesis/deliverables/${DESIGNS}.v
#% Begin Load netlist data ... (date=02/27 19:23:25, mem=1050.8M)
*** Begin netlist parsing (mem=1235.8M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../synthesis/deliverables/multiplier32FP.v'

*** Memory Usage v#1 (Current mem = 1238.809M, initial mem = 500.914M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1238.8M) ***
#% End Load netlist data ... (date=02/27 19:23:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1065.6M, current mem=1065.6M)
Top level cell is multiplier32FP.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell multiplier32FP ...
*** Netlist is unique.
** info: there are 1073 modules.
** info: there are 1327 stdCell insts.

*** Memory Usage v#1 (Current mem = 1303.223M, initial mem = 500.914M) ***
@@file 65: init_design
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
Cap table was created using Encounter 09.11-s082_1.
Process name: gpdk045.
**WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
Reading Capacitance Table File /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl ...
Cap table was created using Encounter 09.11-s082_1.
Process name: gpdk045.
**WARN: (IMPEXT-2662):	Cap table /home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
Summary of Active RC-Corners : 
 
 Analysis View: analysis_normal_slow_max
    RC-Corner Name        : rc_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: analysis_normal_fast_min
    RC-Corner Name        : rc_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : '/home/tools/cadence/gpdk/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/synthesis/constraints/multiplier32FP.sdc' ...
Current (total cpu=0:00:12.6, real=0:00:14.0, peak res=1364.6M, current mem=1364.6M)
multiplier32FP
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1458.7M, current mem=1458.7M)
Current (total cpu=0:00:12.7, real=0:00:15.0, peak res=1458.7M, current mem=1458.7M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
@@file 66: connect_global_net $NET_ONE -type pg_pin -pin_base_name $NET_ONE -inst_base_name *
@@file 67: connect_global_net $NET_ZERO -type pg_pin -pin_base_name $NET_ZERO -inst_base_name *
@file 68:
@file 69: #-----------------------------------------------------------------------------
@file 70: # Tells Innovus the technology being used
@file 71: #-----------------------------------------------------------------------------
@@file 72: set_db design_process_node 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
@file 73:
@file 74: #-----------------------------------------------------------------------------
@file 75: # Specify floorplan
@file 76: #-----------------------------------------------------------------------------
@file 77: # graphical or command
@@file 78: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1 0.7 2.5 2.5 2.5 2.5
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :2.6
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :2.66
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :2.6
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :2.66
Adjusting core size to PlacementGrid : width :76.6 height : 75.24
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
@file 79:
@file 80: #-----------------------------------------------------------------------------
@file 81: # Add ring (Power planning)
@file 82: #-----------------------------------------------------------------------------
@file 83: # graphical or command
@@file 84: set_db add_rings_skip_shared_inner_ring none
@@file 85: set_db add_rings_avoid_short 1
add_rings command will avoid shorts while creating rings.
@@file 86: set_db add_rings_ignore_rows 0
add_rings command will consider rows while creating rings.
@@file 87: set_db add_rings_extend_over_row 0
add_rings command will disallow rings to go over rows.
@@file 88: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets "$NET_ONE $NET_ZERO" -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing 0.4 -offset 0.6
#% Begin add_rings (date=02/27 19:23:26, mem=1484.7M)


viaInitial starts at Thu Feb 27 19:23:26 2025
viaInitial ends at Thu Feb 27 19:23:26 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=02/27 19:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1488.5M, current mem=1488.5M)
@file 89:
@file 90: #-----------------------------------------------------------------------------
@file 91: # Add stripes (Power planning)
@file 92: #-----------------------------------------------------------------------------
@file 93: # graphical or command
@@file 94: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 7 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.22 -start_offset 1 -nets "$NET_ONE $NET_ZERO"
#% Begin add_stripes (date=02/27 19:23:26, mem=1488.5M)

Initialize fgc environment(mem: 1702.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1702.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1703.4M)
Stripe generation is complete.
vias are now being generated.
add_stripes created 22 wires.
ViaGen created 44 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       22       |       NA       |
|  Via10 |       44       |        0       |
+--------+----------------+----------------+
#% End add_stripes (date=02/27 19:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1490.0M, current mem=1490.0M)
@file 95:
@file 96: #-----------------------------------------------------------------------------
@file 97: # Sroute
@file 98: #-----------------------------------------------------------------------------
@file 99: # graphical or command
@@file 100: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets "$NET_ONE $NET_ZERO" -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
#% Begin route_special (date=02/27 19:23:26, mem=1490.0M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Feb 27 19:23:26 2025 ***
SPECIAL ROUTE ran on directory: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/work
SPECIAL ROUTE ran on machine: cinova05.lesc.ufc.br (Linux 4.18.0-553.36.1.el8_10.x86_64 x86_64 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3233.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 49 used
Read in 49 components
  49 core components: 49 unplaced, 0 placed, 0 fixed
Read in 104 logical pins
Read in 104 nets
Read in 2 special nets, 2 routed
Read in 98 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 77.84) (31.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 77.84) (38.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 77.84) (45.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 77.84) (52.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 77.84) (59.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 77.84) (66.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 77.84) (73.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 77.84) (3.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 77.84) (10.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (17.60, 77.84) (17.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (24.60, 77.84) (24.82, 77.96).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (31.60, 74.42) (31.82, 74.54).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (38.60, 74.42) (38.82, 74.54).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (45.60, 74.42) (45.82, 74.54).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (52.60, 74.42) (52.82, 74.54).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (59.60, 74.42) (59.82, 74.54).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (66.60, 74.42) (66.82, 74.54).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (73.60, 74.42) (73.82, 74.54).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (3.60, 74.42) (3.82, 74.54).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (10.60, 74.42) (10.82, 74.54).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 90
  Number of Followpin connections: 45
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3235.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 135 wires.
ViaGen created 810 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       135      |       NA       |
|  Via1  |       90       |        0       |
|  Via2  |       90       |        0       |
|  Via3  |       90       |        0       |
|  Via4  |       90       |        0       |
|  Via5  |       90       |        0       |
|  Via6  |       90       |        0       |
|  Via7  |       90       |        0       |
|  Via8  |       90       |        0       |
|  Via9  |       90       |        0       |
+--------+----------------+----------------+
#% End route_special (date=02/27 19:23:26, total cpu=0:00:00.3, real=0:00:00.0, peak res=1515.7M, current mem=1499.2M)
@file 101:
@file 102: #-----------------------------------------------------------------------------
@file 103: # Save Design: 01_power.enc
@file 104: #-----------------------------------------------------------------------------
@file 105: # graphical or command
@@file 106: write_db 01_power.enc
slow_timing fast_timing
#% Begin save design ... (date=02/27 19:23:26, mem=1502.4M)
% Begin Save ccopt configuration ... (date=02/27 19:23:26, mem=1502.4M)
% End Save ccopt configuration ... (date=02/27 19:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.0M, current mem=1504.0M)
% Begin Save netlist data ... (date=02/27 19:23:26, mem=1504.0M)
Writing Binary DB to 01_power.enc.tmp/multiplier32FP.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/27 19:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.3M, current mem=1504.3M)
Saving symbol-table file ...
Saving congestion map file 01_power.enc.tmp/multiplier32FP.route.congmap.gz ...
% Begin Save AAE data ... (date=02/27 19:23:26, mem=1504.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/27 19:23:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.3M, current mem=1504.3M)
Saving preference file 01_power.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/27 19:23:27, mem=1508.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/27 19:23:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1508.0M, current mem=1508.0M)
Saving PG file 01_power.enc.tmp/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 19:23:27 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1709.2M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/27 19:23:27, mem=1508.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/27 19:23:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1508.7M, current mem=1508.7M)
% Begin Save routing data ... (date=02/27 19:23:27, mem=1508.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1709.2M) ***
% End Save routing data ... (date=02/27 19:23:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1508.9M, current mem=1508.9M)
Saving property file 01_power.enc.tmp/multiplier32FP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1712.2M) ***
% Begin Save power constraints data ... (date=02/27 19:23:27, mem=1510.3M)
% End Save power constraints data ... (date=02/27 19:23:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1510.3M, current mem=1510.3M)
rc_best rc_worst
Generated self-contained design 01_power.enc.tmp
#% End save design ... (date=02/27 19:23:27, total cpu=0:00:00.7, real=0:00:01.0, peak res=1538.7M, current mem=1511.4M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 107:
@file 108:
@file 109: #-----------------------------------------------------------------------------
@file 110: # Placement
@file 111: #-----------------------------------------------------------------------------
@file 112: # graphical or command
@@file 113: set_db place_global_place_io_pins 1
@@file 114: set_db place_global_reorder_scan 0
@@file 115: place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:13.8/0:00:15.4 (0.9), mem = 1741.5M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting place_design default flow ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 37 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.249602 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1803.4 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1814.92)
Total number of fetched objects 1704
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1933 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1933 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1915.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.4 mem=1923.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.5 mem=1923.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 1164 (69.7%) nets
3		: 337 (20.2%) nets
4     -	14	: 122 (7.3%) nets
15    -	39	: 46 (2.8%) nets
40    -	79	: 2 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1290 (0 fixed + 1290 movable) #buf cell=0 #inv cell=73 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1671 #term=5364 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=104
stdCell: 1290 single + 0 double + 0 multi
Total standard cell length = 2.2734 (mm), area = 0.0039 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.675.
Density for the design = 0.675.
       = stdcell_area 11367 sites (3888 um^2) / alloc_area 16852 sites (5763 um^2).
Pin Density = 0.3183.
            = total # of pins 5364 / total area 16852.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.791e-11 (1.35e-11 1.45e-11)
              Est.  stn bbox = 2.989e-11 (1.47e-11 1.52e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1939.7M
Iteration  2: Total net bbox = 2.791e-11 (1.35e-11 1.45e-11)
              Est.  stn bbox = 2.989e-11 (1.47e-11 1.52e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1939.7M
Iteration  3: Total net bbox = 4.874e+01 (2.91e+01 1.97e+01)
              Est.  stn bbox = 5.953e+01 (3.53e+01 2.42e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1944.0M
Active setup views:
    analysis_normal_slow_max
Iteration  4: Total net bbox = 1.071e+04 (5.77e+03 4.94e+03)
              Est.  stn bbox = 1.359e+04 (7.13e+03 6.46e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1944.0M
Iteration  5: Total net bbox = 1.436e+04 (7.35e+03 7.00e+03)
              Est.  stn bbox = 1.840e+04 (9.07e+03 9.33e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1944.0M
Iteration  6: Total net bbox = 1.522e+04 (7.91e+03 7.32e+03)
              Est.  stn bbox = 1.911e+04 (9.54e+03 9.58e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1944.0M

Iteration  7: Total net bbox = 1.670e+04 (8.81e+03 7.90e+03)
              Est.  stn bbox = 2.080e+04 (1.06e+04 1.02e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1944.0M
Iteration  8: Total net bbox = 1.670e+04 (8.81e+03 7.90e+03)
              Est.  stn bbox = 2.080e+04 (1.06e+04 1.02e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1944.0M
Iteration  9: Total net bbox = 1.632e+04 (8.39e+03 7.93e+03)
              Est.  stn bbox = 2.025e+04 (1.00e+04 1.03e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1944.0M
Iteration 10: Total net bbox = 1.678e+04 (8.67e+03 8.11e+03)
              Est.  stn bbox = 2.071e+04 (1.03e+04 1.04e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1944.0M
Iteration 11: Total net bbox = 1.678e+04 (8.67e+03 8.11e+03)
              Est.  stn bbox = 2.071e+04 (1.03e+04 1.04e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1944.0M
*** cost = 1.678e+04 (8.67e+03 8.11e+03) (cpu for global=0:00:01.4) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:01.0 real: 0:00:01.0
Core Placement runtime cpu: 0:00:01.1 real: 0:00:02.0
*** Starting place_detail (0:00:16.9 mem=1944.0M) ***
Total net bbox length = 1.679e+04 (8.668e+03 8.124e+03) (ext = 9.965e+02)
Move report: Detail placement moves 1290 insts, mean move: 1.37 um, max move: 8.32 um 
	Max move on inst (mul_97_52_g15490__1705): (77.80, 50.53) --> (74.60, 45.41)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1971.1MB
Summary Report:
Instances move: 1290 (out of 1290 movable)
Instances flipped: 0
Mean displacement: 1.37 um
Max displacement: 8.32 um (Instance: mul_97_52_g15490__1705) (77.8, 50.526) -> (74.6, 45.41)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: XNOR2X1
Total net bbox length = 1.735e+04 (8.782e+03 8.570e+03) (ext = 9.860e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1971.1MB
*** Finished place_detail (0:00:16.9 mem=1971.1M) ***
*** End of Placement (cpu=0:00:02.2, real=0:00:03.0, mem=1968.1M) ***
default core: bins with density > 0.750 =  8.00 % ( 2 / 25 )
Density distribution unevenness ratio = 4.003%
*** Free Virtual Timing Model ...(mem=1968.1M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.249602 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1971.07)
Total number of fetched objects 1704
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2002.77 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2002.77 CPU=0:00:00.1 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1664 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1664
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1671 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1671
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1671 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.010618e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2001.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5260 
[NR-eGR]  Metal2   (2V)          8406   7494 
[NR-eGR]  Metal3   (3H)          9483    674 
[NR-eGR]  Metal4   (4V)          2177    209 
[NR-eGR]  Metal5   (5H)          1324     17 
[NR-eGR]  Metal6   (6V)             2     16 
[NR-eGR]  Metal7   (7H)            29     13 
[NR-eGR]  Metal8   (8V)             0     13 
[NR-eGR]  Metal9   (9H)             1     11 
[NR-eGR]  Metal10  (10V)            6     17 
[NR-eGR]  Metal11  (11H)           40      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21467  13724 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17328um
[NR-eGR] Total length: 21467um, number of vias: 13724
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 171um, number of vias: 100
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2001.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing place_design default flow ***
***** Total cpu  0:0:3
***** Total real time  0:0:5
**place_design ... cpu = 0: 0: 3, real = 0: 0: 5, mem = 1939.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
*** Message Summary: 2 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :           40
Multi-Bit FF Count           :            0
Total Bit Count              :           40
Total FF Count               :           40
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :        8.318
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops               40                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           17.4             21                                      place_design
*** placeDesign #1 [finish] : cpu/real = 0:00:03.6/0:00:04.7 (0.8), totSession cpu/real = 0:00:17.4/0:00:20.0 (0.9), mem = 1939.3M
@file 116:
@file 117:
@file 118: #-----------------------------------------------------------------------------
@file 119: # Save Design: 02_placement.enc
@file 120: #-----------------------------------------------------------------------------
@file 121: # graphical or command
@@file 122: write_db 02_placement.enc
slow_timing fast_timing
#% Begin save design ... (date=02/27 19:23:32, mem=1649.1M)
% Begin Save ccopt configuration ... (date=02/27 19:23:32, mem=1649.1M)
% End Save ccopt configuration ... (date=02/27 19:23:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1649.1M, current mem=1649.1M)
% Begin Save netlist data ... (date=02/27 19:23:32, mem=1649.1M)
Writing Binary DB to 02_placement.enc.tmp/multiplier32FP.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/27 19:23:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1649.3M, current mem=1649.3M)
Saving symbol-table file ...
Saving congestion map file 02_placement.enc.tmp/multiplier32FP.route.congmap.gz ...
% Begin Save AAE data ... (date=02/27 19:23:32, mem=1649.6M)
Saving AAE Data ...
% End Save AAE data ... (date=02/27 19:23:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1649.6M, current mem=1649.6M)
Saving preference file 02_placement.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/27 19:23:33, mem=1651.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/27 19:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.6M, current mem=1651.6M)
Saving PG file 02_placement.enc.tmp/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 19:23:33 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1939.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/27 19:23:33, mem=1651.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/27 19:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.6M, current mem=1651.6M)
% Begin Save routing data ... (date=02/27 19:23:33, mem=1651.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1939.8M) ***
% End Save routing data ... (date=02/27 19:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.6M, current mem=1651.6M)
Saving property file 02_placement.enc.tmp/multiplier32FP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1942.8M) ***
% Begin Save power constraints data ... (date=02/27 19:23:33, mem=1651.6M)
% End Save power constraints data ... (date=02/27 19:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.6M, current mem=1651.6M)
rc_best rc_worst
Generated self-contained design 02_placement.enc.tmp
#% End save design ... (date=02/27 19:23:33, total cpu=0:00:00.7, real=0:00:01.0, peak res=1682.3M, current mem=1652.4M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 123:
@file 124:
@file 125: #-----------------------------------------------------------------------------
@file 126: # Extract RC
@file 127: #-----------------------------------------------------------------------------
@file 128: # graphical or command
@@file 129: set_db extract_rc_engine pre_route
@@file 130: extract_rc ;
Extraction called for design 'multiplier32FP' of instances=1290 and nets=1731 using extraction engine 'pre_route' .
pre_route RC Extraction called for design multiplier32FP.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1954.910M)
@file 130: # generates RC database for timing analysis and signal integrity (SI) anaysis
@file 131:
@file 132:
@file 133: #-----------------------------------------------------------------------------
@file 134: # preCTS optimization
@file 135: #-----------------------------------------------------------------------------
@file 136: #set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load false
@file 137: #opt_design -pre_cts
@file 138:
@file 139:
@file 140: #-----------------------------------------------------------------------------
@file 141: # Pre-CTS timing verification
@file 142: #-----------------------------------------------------------------------------
@@file 143: set_db timing_analysis_type best_case_worst_case
@@file 144: time_design -pre_cts
AAE DB initialization (MEM=1926.29 CPU=0:00:00.0 REAL=0:00:00.0) 
*** time_design #1 [begin] : totSession cpu/real = 0:00:18.1/0:00:21.3 (0.9), mem = 1926.3M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1926.3M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1954.14)
Total number of fetched objects 1704
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2030.46 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2030.46 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:18.5 mem=2022.5M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.912  | 45.912  | 48.751  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   117   |   40    |   79    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     38 (148)     |   -0.930   |     38 (148)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.452%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.43 sec
Total Real time: 1.0 sec
Total Memory Usage: 1993.898438 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:00.4/0:00:01.0 (0.4), totSession cpu/real = 0:00:18.6/0:00:22.3 (0.8), mem = 1993.9M
@file 145:
@file 146:
@file 147: #-----------------------------------------------------------------------------
@file 148: # CTS - Clock Concurrent Optimization Flow
@file 149: #-----------------------------------------------------------------------------
@@file 150: get_db clock_trees
@file 151: # source ../scripts/cts.ccopt
@file 152: source ${BACKEND_DIR}/layout/scripts/cts.ccopt
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/cts.ccopt (pre)
@file 1: #  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2}
@file 2: #  Inverters:   {INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
@file 3: #  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
@file 4: #  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
@file 5:
@file 6: #
@file 7: set BUFFERS_CTS "CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2"
@@file 8: set_db cts_buffer_cells $BUFFERS_CTS ;
@file 8: # specifies the buffer cells for CTS
@@file 9: get_db cts_buffer_cells;
@file 10: #
@@file 11: get_db cts_inverter_cells;
@file 12: set INVERTERS_CTS "INVX20 CLKINVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL"
@@file 13: set_db cts_inverter_cells $INVERTERS_CTS ;
@file 13: # specifies the inverter cells for CTS
@file 14:
#@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/cts.ccopt
@@file 153: create_clock_tree_spec -out_file ${BACKEND_DIR}/layout/scripts/cts.spec ;
Creating clock tree spec for modes (timing configs): normal_genus_slow_max
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/cts.spec
@file 153: # creates a database cts spec
@@file 154: get_db clock_trees
@@file 155: ccopt_design ;
#% Begin ccopt_design (date=02/27 19:23:34, mem=1662.2M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:18.7/0:00:22.4 (0.8), mem = 1969.9M
Runtime...
**INFO: User's settings:
delaycal_default_net_delay                               1000ps
delaycal_default_net_load                                0.5pf
delaycal_enable_high_fanout                              true
delaycal_ignore_net_load                                 false
delaycal_input_transition_delay                          0.1ps
delaycal_socv_accuracy_mode                              low
delaycal_use_default_delay_limit                         1000
setAnalysisMode -cts                                     postCTS
setAnalysisMode -virtualIPO                              false
setDelayCalMode -engine                                  aae
design_process_node                                      45
extract_rc_coupling_cap_threshold                        0.1
extract_rc_engine                                        pre_route
extract_rc_relative_cap_threshold                        1.0
extract_rc_shrink_factor                                 1.0
extract_rc_total_cap_threshold                           0.0
opt_preserve_all_sequential                              true
place_global_place_io_pins                               true
place_global_reorder_scan                                false
route_design_extract_third_party_compatible              false
getAnalysisMode -cts                                     postCTS
getAnalysisMode -virtualIPO                              false
getDelayCalMode -engine                                  aae
getIlmMode -keepHighFanoutCriticalInsts                  false
get_power_analysis_mode -report_power_quiet              false
getAnalysisMode -cts                                     postCTS
getAnalysisMode -virtualIPO                              false
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): normal_genus_slow_max
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 40 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/normal_genus_slow_max was created. It contains 40 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1991.0M, init mem=1991.0M)
*info: Placed = 1290          
*info: Unplaced = 0           
Placement Density:67.45%(3888/5763)
Placement Density (including fixed std cells):67.45%(3888/5763)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1991.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:23.1/0:00:26.9 (0.9), mem = 1991.0M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 40 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 40 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1971.02 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1664 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1664
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1671 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1671
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1671 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.010618e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5260 
[NR-eGR]  Metal2   (2V)          8406   7494 
[NR-eGR]  Metal3   (3H)          9483    674 
[NR-eGR]  Metal4   (4V)          2177    209 
[NR-eGR]  Metal5   (5H)          1324     17 
[NR-eGR]  Metal6   (6V)             2     16 
[NR-eGR]  Metal7   (7H)            29     13 
[NR-eGR]  Metal8   (8V)             0     13 
[NR-eGR]  Metal9   (9H)             1     11 
[NR-eGR]  Metal10  (10V)            6     17 
[NR-eGR]  Metal11  (11H)           40      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21467  13724 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17328um
[NR-eGR] Total length: 21467um, number of vias: 13724
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 171um, number of vias: 100
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 1971.02 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_skew_group_target_insertion_delay is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {INVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 5763.384um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner slow_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.093ns
  Slew time target (trunk):   0.093ns
  Slew time target (top):     0.093ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 430.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=430.000um, saturatedSlew=0.081ns, speed=3189.911um per ns, cellArea=19.088um^2 per 1000um}
  Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=340.606um, saturatedSlew=0.078ns, speed=4472.830um per ns, cellArea=19.078um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=415.000um, saturatedSlew=0.084ns, speed=1206.746um per ns, cellArea=36.260um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=415.000um, saturatedSlew=0.084ns, speed=1207.448um per ns, cellArea=32.964um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for slow_max:setup.late...
Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk/normal_genus_slow_max:
  Sources:                     pin clk
  Total number of sinks:       40
  Delay constrained sinks:     40
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_max:setup.late:
  Skew target:                 0.102ns
  Insertion delay target:      0.105ns
Primary reporting skew groups are:
skew_group clk/normal_genus_slow_max with 40 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      1
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk            40
---------------------


No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.6 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:00:24.0 mem=1975.7M) ***
Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1991.7MB
Summary Report:
Instances move: 0 (out of 1290 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1991.7MB
*** Finished place_detail (0:00:24.0 mem=1991.7M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for slow_max:setup.late...
    Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1530 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1530
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1671 nets ( ignored 1670 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5260 
[NR-eGR]  Metal2   (2V)          8407   7481 
[NR-eGR]  Metal3   (3H)          9476    677 
[NR-eGR]  Metal4   (4V)          2186    209 
[NR-eGR]  Metal5   (5H)          1324     17 
[NR-eGR]  Metal6   (6V)             2     16 
[NR-eGR]  Metal7   (7H)            29     13 
[NR-eGR]  Metal8   (8V)             0     13 
[NR-eGR]  Metal9   (9H)             1     11 
[NR-eGR]  Metal10  (10V)            6     17 
[NR-eGR]  Metal11  (11H)           40      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21470  13714 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17328um
[NR-eGR] Total length: 21470um, number of vias: 13714
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    40 
[NR-eGR]  Metal2   (2V)            99    47 
[NR-eGR]  Metal3   (3H)            66     3 
[NR-eGR]  Metal4   (4V)             9     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          174    90 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 86um
[NR-eGR] Total length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1991.98 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:24.2/0:00:28.0 (0.9), mem = 1992.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1664 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1664
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 73
[NR-eGR] Read 1671 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1670
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1670 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.994373e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1992.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5260 
[NR-eGR]  Metal2   (2V)          8351   7458 
[NR-eGR]  Metal3   (3H)          9458    675 
[NR-eGR]  Metal4   (4V)          2236    207 
[NR-eGR]  Metal5   (5H)          1343     17 
[NR-eGR]  Metal6   (6V)             2     16 
[NR-eGR]  Metal7   (7H)            29     13 
[NR-eGR]  Metal8   (8V)             0     13 
[NR-eGR]  Metal9   (9H)             1     11 
[NR-eGR]  Metal10  (10V)            6     17 
[NR-eGR]  Metal11  (11H)           40      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21465  13687 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17328um
[NR-eGR] Total length: 21465um, number of vias: 13687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1992.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.3), totSession cpu/real = 0:00:24.2/0:00:28.1 (0.9), mem = 1992.0M
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.2 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'multiplier32FP' of instances=1290 and nets=1731 using extraction engine 'pre_route' .
pre_route RC Extraction called for design multiplier32FP.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1991.977M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.053ns to 0.000ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------------------
      Skew group                   Desired    Slackened    Desired    Slackened
                                   Target     Target       Target     Target
                                   Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------------------
      clk/normal_genus_slow_max       -           -         0.053       0.000
      -------------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
  Primary reporting skew groups before polishing:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.1 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:00:25.4 mem=1989.1M) ***
Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1989.1MB
Summary Report:
Instances move: 0 (out of 1290 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1989.1MB
*** Finished place_detail (0:00:25.4 mem=1989.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
  Restoring place_status_cts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1530 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1530
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1671 nets ( ignored 1670 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5260 
[NR-eGR]  Metal2   (2V)          8351   7458 
[NR-eGR]  Metal3   (3H)          9458    675 
[NR-eGR]  Metal4   (4V)          2236    207 
[NR-eGR]  Metal5   (5H)          1343     17 
[NR-eGR]  Metal6   (6V)             2     16 
[NR-eGR]  Metal7   (7H)            29     13 
[NR-eGR]  Metal8   (8V)             0     13 
[NR-eGR]  Metal9   (9H)             1     11 
[NR-eGR]  Metal10  (10V)            6     17 
[NR-eGR]  Metal11  (11H)           40      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21465  13687 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17328um
[NR-eGR] Total length: 21465um, number of vias: 13687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    40 
[NR-eGR]  Metal2   (2V)            99    47 
[NR-eGR]  Metal3   (3H)            66     3 
[NR-eGR]  Metal4   (4V)             9     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          174    90 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 86um
[NR-eGR] Total length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1989.13 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'multiplier32FP' of instances=1290 and nets=1731 using extraction engine 'pre_route' .
pre_route RC Extraction called for design multiplier32FP.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1989.133M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_max:setup.late...
        Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:00:25.7 mem=1989.3M) ***
Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1989.3MB
Summary Report:
Instances move: 0 (out of 1290 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.733e+04 (8.784e+03 8.544e+03) (ext = 9.682e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1989.3MB
*** Finished place_detail (0:00:25.7 mem=1989.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 40).
  Restoring place_status_cts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1530 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1530
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1671 nets ( ignored 1670 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658700e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5260 
[NR-eGR]  Metal2   (2V)          8351   7458 
[NR-eGR]  Metal3   (3H)          9458    675 
[NR-eGR]  Metal4   (4V)          2236    207 
[NR-eGR]  Metal5   (5H)          1343     17 
[NR-eGR]  Metal6   (6V)             2     16 
[NR-eGR]  Metal7   (7H)            29     13 
[NR-eGR]  Metal8   (8V)             0     13 
[NR-eGR]  Metal9   (9H)             1     11 
[NR-eGR]  Metal10  (10V)            6     17 
[NR-eGR]  Metal11  (11H)           40      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21465  13687 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17328um
[NR-eGR] Total length: 21465um, number of vias: 13687
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0    40 
[NR-eGR]  Metal2   (2V)            99    47 
[NR-eGR]  Metal3   (3H)            66     3 
[NR-eGR]  Metal4   (4V)             9     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total          174    90 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 86um
[NR-eGR] Total length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 174um, number of vias: 90
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 1989.29 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Thu Feb 27 19:23:42 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=1)
#num needed restored net=0
#need_extraction net=0 (total=1731)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total wire length = 174 um.
#Total half perimeter of net bounding box = 87 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 99 um.
#Total wire length on LAYER Metal3 = 66 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 90
#Up-Via Summary (total 90):
#           
#-----------------------
# Metal1             40
# Metal2             47
# Metal3              3
#-----------------------
#                    90 
#
#Start routing data preparation on Thu Feb 27 19:23:42 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1729 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1687.40 (MB), peak = 1722.78 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1691.96 (MB), peak = 1722.78 (MB)
#Data initialization: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     1164 ( 2         pin),    337 ( 3         pin),     57 ( 4         pin),
#       25 ( 5         pin),      4 ( 6         pin),      3 ( 7         pin),
#        9 ( 9         pin),     31 (10-19      pin),     34 (20-29      pin),
#        5 (30-39      pin),      2 (40-49      pin),      0 (>=2000     pin).
#Total: 1731 nets, 1671 non-trivial nets, 1 fully global routed, 1 clock,
#       1 net (1 automatically) has layer range, 1 net has priority.
#
#Nets in 1 layer range:
#  *(Metal3, -------) :        1 ( 0.1%)
#
#1 net selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.89 (MB)
#Total memory = 1696.16 (MB)
#Peak memory = 1722.78 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 45
#  Total number of overlap segments     =  0 (  0.0%)
#  Total number of assigned segments    = 20 ( 44.4%)
#  Total number of shifted segments     =  1 (  2.2%)
#  Average movement of shifted segments =  1.00 tracks
#
#  Total number of overlaps             =  0
#  Total length of overlaps             =  0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total wire length = 178 um.
#Total half perimeter of net bounding box = 87 um.
#Total wire length on LAYER Metal1 = 12 um.
#Total wire length on LAYER Metal2 = 99 um.
#Total wire length on LAYER Metal3 = 59 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 80
#Up-Via Summary (total 80):
#           
#-----------------------
# Metal1             40
# Metal2             37
# Metal3              3
#-----------------------
#                    80 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.50 (MB)
#Total memory = 1694.61 (MB)
#Peak memory = 1722.78 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1698.80 (MB), peak = 1722.78 (MB)
#Complete Detail Routing.
#Total wire length = 178 um.
#Total half perimeter of net bounding box = 87 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 107 um.
#Total wire length on LAYER Metal3 = 63 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 77
#Up-Via Summary (total 77):
#           
#-----------------------
# Metal1             40
# Metal2             34
# Metal3              3
#-----------------------
#                    77 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.20 (MB)
#Total memory = 1698.80 (MB)
#Peak memory = 1722.78 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.20 (MB)
#Total memory = 1698.80 (MB)
#Peak memory = 1722.78 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 24.04 (MB)
#Total memory = 1704.39 (MB)
#Peak memory = 1722.78 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Feb 27 19:23:43 2025
#
        NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2006.43 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1664 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1664
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 69
[NR-eGR] Read 1671 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1670
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1670 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.994373e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5260 
[NR-eGR]  Metal2   (2V)          8362   7452 
[NR-eGR]  Metal3   (3H)          9455    673 
[NR-eGR]  Metal4   (4V)          2234    207 
[NR-eGR]  Metal5   (5H)          1343     17 
[NR-eGR]  Metal6   (6V)             2     16 
[NR-eGR]  Metal7   (7H)            29     13 
[NR-eGR]  Metal8   (8V)             0     13 
[NR-eGR]  Metal9   (9H)             1     11 
[NR-eGR]  Metal10  (10V)            6     17 
[NR-eGR]  Metal11  (11H)           40      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21471  13679 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17328um
[NR-eGR] Total length: 21471um, number of vias: 13679
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.11 sec, Curr Mem: 2006.43 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.4 real=0:00:01.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'multiplier32FP' of instances=1290 and nets=1731 using extraction engine 'pre_route' .
pre_route RC Extraction called for design multiplier32FP.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2006.430M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.5 real=0:00:01.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 52 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk/normal_genus_slow_max from 0.053ns to 0.000ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      -------------------------------------------------------------------------
      Skew group                   Desired    Slackened    Desired    Slackened
                                   Target     Target       Target     Target
                                   Max ID     Max ID       Skew       Skew
      -------------------------------------------------------------------------
      clk/normal_genus_slow_max       -           -         0.053       0.000
      -------------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1730 (unrouted=60, trialRouted=1670, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=60, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_max:setup.late...
  Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              40
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                40
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.093       1       0.000       0.000      0.000    0.000    {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner            Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_max:setup.late    clk/normal_genus_slow_max    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2080.82)
Total number of fetched objects 1704
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 1704
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2101.78 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2101.78 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.105, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -min -rise 0.105 [get_pins clk]
	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.105, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -min -rise 0.105 [get_pins clk]
	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.105, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -min -fall 0.105 [get_pins clk]
	Clock: clk, View: analysis_normal_fast_min, Ideal Latency: 0.105, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -min -fall 0.105 [get_pins clk]
	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.105, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -max -rise 0.105 [get_pins clk]
	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.105, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -max -rise 0.105 [get_pins clk]
	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.105, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -max -fall 0.105 [get_pins clk]
	Clock: clk, View: analysis_normal_slow_max, Ideal Latency: 0.105, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -max -fall 0.105 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=40, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=40
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.093ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.056ns, 0 <= 0.074ns, 0 <= 0.083ns, 0 <= 0.088ns, 0 <= 0.093ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/normal_genus_slow_max: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:09.1 real=0:00:09.5)
Runtime Summary
===============
Clock Runtime:  (51%) Core CTS           2.52 (Init 0.66, Construction 0.48, Implementation 0.83, eGRPC 0.20, PostConditioning 0.14, Other 0.20)
Clock Runtime:  (34%) CTS services       1.69 (RefinePlace 0.12, EarlyGlobalClock 0.27, NanoRoute 1.26, ExtractRC 0.04, TimingAnalysis 0.00)
Clock Runtime:  (13%) Other CTS          0.68 (Init 0.12, CongRepair/EGR-DP 0.23, TimingUpdate 0.33, Other 0.00)
Clock Runtime: (100%) Total              4.89

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.7/0:00:05.1 (0.9), totSession cpu/real = 0:00:27.8/0:00:31.9 (0.9), mem = 1983.6M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1713.0M, totSessionCpu=0:00:28 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:27.9/0:00:32.0 (0.9), mem = 1983.6M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1740.5M, totSessionCpu=0:00:28 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2011.2M)

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2245.12)
Total number of fetched objects 1704
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2229.12 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2229.12 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:29.2 mem=2229.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.910  | 45.910  | 48.751  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   117   |   40    |   79    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     38 (148)     |   -0.930   |     38 (148)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.452%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1865.6M, totSessionCpu=0:00:29 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:00:29.2/0:00:33.3 (0.9), mem = 2137.4M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 83.2
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.2/0:00:33.4 (0.9), mem = 2137.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:29.2/0:00:33.4 (0.9), mem = 2137.4M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2137.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2137.4M) ***
*** Starting optimizing excluded clock nets MEM= 2137.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2137.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.3/0:00:33.4 (0.9), mem = 2137.4M
Info: 1 net with fixed/cover wires excluded.
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:29.4/0:00:33.5 (0.9), mem = 2135.5M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:29.4/0:00:33.5 (0.9), mem = 2151.5M
Info: 1 net with fixed/cover wires excluded.
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   113|   479|    -0.99|     0|     0|     0.00|     0|     0|     0|     0|    45.91|     0.00|       0|       0|       0| 67.45%|          |         |
|    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    46.87|     0.00|      57|      92|       5| 72.03%| 0:00:00.0|  2247.4M|
|    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    46.87|     0.00|       0|       0|       0| 72.03%| 0:00:00.0|  2248.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 65 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    65 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2248.4M) ***

*** Starting place_detail (0:00:30.4 mem=2248.4M) ***
Total net bbox length = 1.747e+04 (8.859e+03 8.610e+03) (ext = 5.172e+02)
Move report: Detail placement moves 266 insts, mean move: 1.85 um, max move: 13.86 um 
	Max move on inst (FE_OFC120_a_i_15): (37.00, 2.66) --> (40.60, 12.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2253.4MB
Summary Report:
Instances move: 266 (out of 1439 movable)
Instances flipped: 0
Mean displacement: 1.85 um
Max displacement: 13.86 um (Instance: FE_OFC120_a_i_15) (37, 2.66) -> (40.6, 12.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.774e+04 (8.979e+03 8.760e+03) (ext = 7.790e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2253.4MB
*** Finished place_detail (0:00:30.4 mem=2253.4M) ***
*** maximum move = 13.86 um ***
*** Finished re-routing un-routed nets (2250.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2250.4M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:30.4/0:00:34.6 (0.9), mem = 2170.4M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:03, real = 0:00:02, mem = 1879.9M, totSessionCpu=0:00:30 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 net with fixed/cover wires excluded.
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:30.4/0:00:34.6 (0.9), mem = 2170.4M
*info: 1 clock net excluded
*info: 2 ideal nets excluded from IPO operation.
*info: 25 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+------------------------+---------+-------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |       Worst View       |Pathgroup|        End Point        |
+--------+--------+---------+------------+--------+------------------------+---------+-------------------------+
|   0.000|   0.000|   72.03%|   0:00:00.0| 2229.6M|analysis_normal_slow_max|       NA| NA                      |
+--------+--------+---------+------------+--------+------------------------+---------+-------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2229.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2229.6M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:30.9/0:00:35.0 (0.9), mem = 2170.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 net with fixed/cover wires excluded.
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:30.9/0:00:35.1 (0.9), mem = 2227.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 72.03
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   72.03%|        -|   0.100|   0.000|   0:00:00.0| 2229.8M|
|   72.03%|        0|   0.100|   0.000|   0:00:00.0| 2230.8M|
|   72.03%|        0|   0.100|   0.000|   0:00:00.0| 2230.8M|
|   70.73%|       44|   0.100|   0.000|   0:00:00.0| 2256.4M|
|   69.34%|       90|   0.100|   0.000|   0:00:01.0| 2257.4M|
|   69.21%|       16|   0.100|   0.000|   0:00:00.0| 2257.4M|
|   69.21%|        0|   0.100|   0.000|   0:00:00.0| 2257.4M|
|   69.21%|        0|   0.100|   0.000|   0:00:00.0| 2257.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 69.21
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:31.7/0:00:35.9 (0.9), mem = 2257.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2177.28M, totSessionCpu=0:00:32).

Active setup views:
 analysis_normal_slow_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
Info: 1 net with fixed/cover wires excluded.
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:31.8/0:00:35.9 (0.9), mem = 2228.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.21
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.21%|        -|   0.000|   0.000|   0:00:00.0| 2234.7M|
|   69.12%|        8|   0.000|   0.000|   0:00:00.0| 2264.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.12
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:32.4/0:00:36.5 (0.9), mem = 2264.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2181.22M, totSessionCpu=0:00:32).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 net with fixed/cover wires excluded.
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:32.4/0:00:36.6 (0.9), mem = 2238.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 69.12
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.12%|        -|   0.083|   0.000|   0:00:00.0| 2238.5M|
|   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2238.5M|
|   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2238.5M|
|   69.12%|        0|   0.083|   0.000|   0:00:01.0| 2238.5M|
|   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2238.5M|
|   69.12%|        0|   0.083|   0.000|   0:00:00.0| 2238.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 69.12
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:01.0) **
*** Starting place_detail (0:00:32.6 mem=2238.5M) ***
Total net bbox length = 1.755e+04 (8.892e+03 8.655e+03) (ext = 9.531e+02)
Move report: Detail placement moves 13 insts, mean move: 0.90 um, max move: 1.80 um 
	Max move on inst (FE_OFC35_product_o_22): (7.80, 19.76) --> (6.00, 19.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2243.5MB
Summary Report:
Instances move: 13 (out of 1389 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 1.80 um (Instance: FE_OFC35_product_o_22) (7.8, 19.76) -> (6, 19.76)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.755e+04 (8.895e+03 8.658e+03) (ext = 9.521e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2243.5MB
*** Finished place_detail (0:00:32.6 mem=2243.5M) ***
*** maximum move = 1.80 um ***
*** Finished re-routing un-routed nets (2238.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2238.5M) ***
*** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:32.6/0:00:36.8 (0.9), mem = 2238.5M
End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2181.43M, totSessionCpu=0:00:33).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:00:32.7 mem=2181.4M) ***
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Timing cost in AAE based: 1.6946246615261771
Move report: Detail placement moves 550 insts, mean move: 2.60 um, max move: 10.91 um 
	Max move on inst (mantissa_temp_reg[32]): (6.00, 16.34) --> (15.20, 18.05)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2181.4MB
Summary Report:
Instances move: 550 (out of 1389 movable)
Instances flipped: 0
Mean displacement: 2.60 um
Max displacement: 10.91 um (Instance: mantissa_temp_reg[32]) (6, 16.34) -> (15.2, 18.05)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: TLATNXL
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2181.4MB
*** Finished place_detail (0:00:32.9 mem=2181.4M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2173.43)
Total number of fetched objects 1803
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2181.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2181.86 CPU=0:00:00.1 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1664 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1664
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 69
[NR-eGR] Read 1770 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1769
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1769 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.959147e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   5458 
[NR-eGR]  Metal2   (2V)          8257   7520 
[NR-eGR]  Metal3   (3H)          9449    629 
[NR-eGR]  Metal4   (4V)          2118    205 
[NR-eGR]  Metal5   (5H)          1256     16 
[NR-eGR]  Metal6   (6V)            26     15 
[NR-eGR]  Metal7   (7H)            27     10 
[NR-eGR]  Metal8   (8V)             3     10 
[NR-eGR]  Metal9   (9H)             1      8 
[NR-eGR]  Metal10  (10V)            2      8 
[NR-eGR]  Metal11  (11H)           42      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21181  13879 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 17124um
[NR-eGR] Total length: 21181um, number of vias: 13879
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.13 sec, Curr Mem: 2133.35 MB )
Extraction called for design 'multiplier32FP' of instances=1389 and nets=1830 using extraction engine 'pre_route' .
pre_route RC Extraction called for design multiplier32FP.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2133.348M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:33.3/0:00:37.5 (0.9), mem = 2152.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:33.3/0:00:37.5 (0.9), mem = 2152.4M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2161.94)
Total number of fetched objects 1803
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2179.55 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2179.55 CPU=0:00:00.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:33.6/0:00:37.8 (0.9), mem = 2179.6M
Info: 1 net with fixed/cover wires excluded.
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    66|   231|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    46.79|     0.00|       0|       0|       0| 69.12%|          |         |
|    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    46.79|     0.00|      44|       0|       0| 70.42%| 0:00:00.0|  2253.5M|
|    65|    65|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|    46.79|     0.00|       0|       0|       0| 70.42%| 0:00:00.0|  2254.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 65 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    65 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2254.5M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:34.1/0:00:38.4 (0.9), mem = 2172.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:00:34.2 mem=2172.4M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.905%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2172.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 44 insts, mean move: 5.60 um, max move: 13.86 um 
	Max move on inst (FE_OFC174_a_i_15): (37.00, 2.66) --> (40.60, 12.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2175.5MB
Summary Report:
Instances move: 44 (out of 1433 movable)
Instances flipped: 0
Mean displacement: 5.60 um
Max displacement: 13.86 um (Instance: FE_OFC174_a_i_15) (37, 2.66) -> (40.6, 12.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2175.5MB
*** Finished place_detail (0:00:34.2 mem=2175.5M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 1847 nets : 

Active setup views:
 analysis_normal_slow_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'multiplier32FP' of instances=1433 and nets=1874 using extraction engine 'pre_route' .
pre_route RC Extraction called for design multiplier32FP.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2201.109M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2210.62)
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2198.44 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2198.44 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:34.5 mem=2198.4M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 1894.8M, totSessionCpu=0:00:35 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.787  | 46.787  | 49.100  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   117   |   40    |   79    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.425%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:07, mem = 1895.7M, totSessionCpu=0:00:35 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns         46.787 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :           40
Multi-Bit FF Count           :            0
Total Bit Count              :           40
Total FF Count               :           40
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :        8.318
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops               40                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.88              7          0.000 ns         46.787 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for slow_max:setup.early...
Clock tree timing engine global stage delay update for slow_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for slow_max:setup.late...
Clock tree timing engine global stage delay update for slow_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_min:hold.early...
Clock tree timing engine global stage delay update for fast_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_min:hold.late...
Clock tree timing engine global stage delay update for fast_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :           40
Multi-Bit FF Count           :            0
Total Bit Count              :           40
Total FF Count               :           40
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :        8.318
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops               40                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          11.74             13          0.000 ns         46.787 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6166          5  Capacitance table file(s) without the EX...
ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 18 warning(s), 2 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:16.3/0:00:17.5 (0.9), totSession cpu/real = 0:00:34.9/0:00:39.9 (0.9), mem = 2158.9M
#% End ccopt_design (date=02/27 19:23:52, total cpu=0:00:16.3, real=0:00:18.0, peak res=1911.9M, current mem=1785.0M)
@file 155: # creates the clock tree
@file 156: #delete_clock_tree_spec ;# removes the already loaded cts specification (reset_cts_config)
@file 157: # look for "CTS constraint violations" in the innovus.log file
@file 158: # GUI: Viewing clock tree results in the physical view
@file 159: # select Clock -> CCOpt Clock Tree Debugger -> click OK for default selection in the window
@file 160:
@file 161:
@file 162: #-----------------------------------------------------------------------------
@file 163: # Post-CTS timing verification
@file 164: #-----------------------------------------------------------------------------
@@file 165: set_db timing_analysis_type best_case_worst_case
@@file 166: set_db timing_analysis_clock_propagation_mode sdc_control
@@file 167: time_design -post_cts
*** time_design #2 [begin] : totSession cpu/real = 0:00:35.0/0:00:39.9 (0.9), mem = 2055.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2055.9M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.787  | 46.787  | 49.100  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   117   |   40    |   79    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 70.425%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Reported timing to dir ./timingReports
Total CPU time: 0.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 2056.078125 Mbytes
*** time_design #2 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:00:35.1/0:00:40.7 (0.9), mem = 2056.1M
@@file 168: time_design -post_cts -hold
*** time_design #3 [begin] : totSession cpu/real = 0:00:35.1/0:00:40.7 (0.9), mem = 2056.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2040.6M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2058.1)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2090.54 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2090.54 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:35.4 mem=2090.5M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 analysis_normal_fast_min 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.028  |  0.028  |  0.212  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   117   |   40    |   79    |
+--------------------+---------+---------+---------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 70.425%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Reported timing to dir ./timingReports
Total CPU time: 0.36 sec
Total Real time: 0.0 sec
Total Memory Usage: 2025.042969 Mbytes
*** time_design #3 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:35.5/0:00:41.1 (0.9), mem = 2025.0M
@file 169:
@file 170: #-----------------------------------------------------------------------------
@file 171: # postCTS optimization
@file 172: #-----------------------------------------------------------------------------
@file 173: #opt_design -post_cts ;# optimize for setup
@file 174: #opt_design -post_cts ;# optimize for hold
@file 175:
@file 176:
@file 177: #-----------------------------------------------------------------------------
@file 178: # Save Design: 03_cts.enc
@file 179: #-----------------------------------------------------------------------------
@file 180: # graphical or command
@@file 181: write_db 03_cts.enc
slow_timing fast_timing
#% Begin save design ... (date=02/27 19:23:53, mem=1752.8M)
% Begin Save ccopt configuration ... (date=02/27 19:23:53, mem=1752.8M)
% End Save ccopt configuration ... (date=02/27 19:23:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1753.3M, current mem=1753.3M)
% Begin Save netlist data ... (date=02/27 19:23:53, mem=1753.3M)
Writing Binary DB to 03_cts.enc.tmp/multiplier32FP.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/27 19:23:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1753.3M, current mem=1753.3M)
Saving symbol-table file ...
Saving congestion map file 03_cts.enc.tmp/multiplier32FP.route.congmap.gz ...
% Begin Save AAE data ... (date=02/27 19:23:53, mem=1753.6M)
Saving AAE Data ...
% End Save AAE data ... (date=02/27 19:23:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1753.6M, current mem=1753.6M)
Saving preference file 03_cts.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/27 19:23:54, mem=1790.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/27 19:23:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1790.6M, current mem=1790.6M)
Saving PG file 03_cts.enc.tmp/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 19:23:54 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2033.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/27 19:23:54, mem=1790.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/27 19:23:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1790.6M, current mem=1790.6M)
% Begin Save routing data ... (date=02/27 19:23:54, mem=1790.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2033.6M) ***
% End Save routing data ... (date=02/27 19:23:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1790.6M, current mem=1790.6M)
Saving property file 03_cts.enc.tmp/multiplier32FP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2036.6M) ***
#Saving pin access data to file 03_cts.enc.tmp/multiplier32FP.apa ...
#
% Begin Save power constraints data ... (date=02/27 19:23:54, mem=1790.7M)
% End Save power constraints data ... (date=02/27 19:23:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1790.7M, current mem=1790.7M)
rc_best rc_worst
Generated self-contained design 03_cts.enc.tmp
#% End save design ... (date=02/27 19:23:55, total cpu=0:00:00.9, real=0:00:02.0, peak res=1791.6M, current mem=1791.6M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 182:
@file 183:
@file 184: #-----------------------------------------------------------------------------
@file 185: # Routing
@file 186: #-----------------------------------------------------------------------------
@file 187: # graphical or command
@@file 188: route_design
#% Begin route_design (date=02/27 19:23:55, mem=1791.6M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.64 (MB), peak = 1911.95 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_default_net_delay                                   1000ps
delaycal_default_net_load                                    0.5pf
delaycal_enable_high_fanout                                  true
delaycal_ignore_net_load                                     false
delaycal_input_transition_delay                              0.1ps
delaycal_socv_accuracy_mode                                  low
delaycal_use_default_delay_limit                             1000
setAnalysisMode -cts                                         postCTS
setAnalysisMode -skew                                        true
setAnalysisMode -virtualIPO                                  false
setDelayCalMode -engine                                      aae
design_process_node                                          45
extract_rc_coupling_cap_threshold                            0.1
extract_rc_engine                                            pre_route
extract_rc_relative_cap_threshold                            1.0
extract_rc_shrink_factor                                     1.0
extract_rc_total_cap_threshold                               0.0
route_design_extract_third_party_compatible                  false
route_design_global_exp_timing_driven_std_delay              41.6
getAnalysisMode -cts                                         postCTS
getAnalysisMode -skew                                        true
getAnalysisMode -virtualIPO                                  false
getDelayCalMode -engine                                      aae
getIlmMode -keepHighFanoutCriticalInsts                      false
get_power_analysis_mode -report_power_quiet                  false
getAnalysisMode -cts                                         postCTS
getAnalysisMode -skew                                        true
getAnalysisMode -virtualIPO                                  false
#rc_worst has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=2055.8M, init mem=2055.8M)
TechSite Violation:	48
*info: Placed = 1433          
*info: Unplaced = 0           
Placement Density:70.42%(4059/5763)
Placement Density (including fixed std cells):70.42%(4059/5763)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2055.8M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2055.8M) ***
#Start route 1 clock and analog nets...

route_global_detail

#Start route_global_detail on Thu Feb 27 19:23:59 2025
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=1873
#need_extraction net=0 (total=1874)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
#Total number of nets with skipped attribute = 1813 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1874.
#1 routable net do not has any wires.
#1813 skipped nets have only detail routed wires.
#1 net will be global routed.
#Start routing data preparation on Thu Feb 27 19:23:59 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1872 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.23 (MB), peak = 1911.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1801.54 (MB), peak = 1911.95 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Thu Feb 27 19:24:00 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.44 (MB)
#Total memory = 1801.54 (MB)
#Peak memory = 1911.95 (MB)
#
#
#Start global routing on Thu Feb 27 19:24:00 2025
#
#
#Start global routing initialization on Thu Feb 27 19:24:00 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Thu Feb 27 19:24:00 2025
#
#Start routing resource analysis on Thu Feb 27 19:24:00 2025
#
#Routing resource analysis is done on Thu Feb 27 19:24:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          54         370         812    73.03%
#  Metal2         V         391          18         812     0.00%
#  Metal3         H         414          10         812     0.00%
#  Metal4         V         392          17         812     0.00%
#  Metal5         H         415           9         812     0.00%
#  Metal6         V         392          17         812     0.00%
#  Metal7         H         416           8         812     0.00%
#  Metal8         V         392          17         812     0.00%
#  Metal9         H         408          16         812     0.00%
#  Metal10        V         121          42         812     3.45%
#  Metal11        H         158          11         812     0.00%
#  --------------------------------------------------------------
#  Total                   3557      13.22%        8932     6.95%
#
#
#
#
#Global routing data preparation is done on Thu Feb 27 19:24:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1801.79 (MB), peak = 1911.95 (MB)
#
#
#Global routing initialization is done on Thu Feb 27 19:24:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1801.79 (MB), peak = 1911.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.59 (MB), peak = 1911.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.59 (MB), peak = 1911.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
#Total number of nets with skipped attribute = 1813 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1874.
#
#1 routable net has routed wires.
#1813 skipped nets have only detail routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1814  
#-----------------------------
#        Total            1814  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 197 um.
#Total half perimeter of net bounding box = 85 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 103 um.
#Total wire length on LAYER Metal3 = 86 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81
#Up-Via Summary (total 81):
#           
#-----------------------
# Metal1             38
# Metal2             40
# Metal3              3
#-----------------------
#                    81 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.14 (MB)
#Total memory = 1802.68 (MB)
#Peak memory = 1911.95 (MB)
#
#Finished global routing on Thu Feb 27 19:24:00 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.68 (MB), peak = 1911.95 (MB)
#Start Track Assignment.
#Done with 8 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 197 um.
#Total half perimeter of net bounding box = 85 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 103 um.
#Total wire length on LAYER Metal3 = 86 um.
#Total wire length on LAYER Metal4 = 9 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81
#Up-Via Summary (total 81):
#           
#-----------------------
# Metal1             38
# Metal2             40
# Metal3              3
#-----------------------
#                    81 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.79 (MB), peak = 1911.95 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.68 (MB)
#Total memory = 1802.79 (MB)
#Peak memory = 1911.95 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 20.0% required routing.
#   number of violations = 0
#797 out of 1433 instances (55.6%) need to be verified(marked ipoed), dirty area = 33.1%.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.79 (MB), peak = 1911.95 (MB)
#Complete Detail Routing.
#Total wire length = 195 um.
#Total half perimeter of net bounding box = 85 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 107 um.
#Total wire length on LAYER Metal3 = 75 um.
#Total wire length on LAYER Metal4 = 14 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 93
#Up-Via Summary (total 93):
#           
#-----------------------
# Metal1             40
# Metal2             47
# Metal3              6
#-----------------------
#                    93 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1802.79 (MB)
#Peak memory = 1911.95 (MB)
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1802.79 (MB)
#Peak memory = 1911.95 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.12 (MB)
#Total memory = 1795.85 (MB)
#Peak memory = 1911.95 (MB)
#Number of warnings = 2
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Feb 27 19:24:00 2025
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Thu Feb 27 19:24:00 2025
#
#Generating timing data, please wait...
#1847 total nets, 1 already routed, 1 will ignore in trialRoute
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
#Dump tif for version 2.1
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2145.46 CPU=0:00:00.1 REAL=0:00:00.0)

#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.69 (MB), peak = 1911.95 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=1874)
#Start reading timing information from file .timing_file_249602.tif.gz ...
#Read in timing information for 104 ports, 1433 instances from timing file .timing_file_249602.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
#Total number of routable nets = 1814.
#Total number of nets in the design = 1874.
#1813 routable nets do not have any wires.
#1 routable net has routed wires.
#1813 nets will be global routed.
#Start routing data preparation on Thu Feb 27 19:24:01 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1872 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.03 (MB), peak = 1911.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.53 (MB), peak = 1911.95 (MB)
#
#Finished routing data preparation on Thu Feb 27 19:24:01 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.59 (MB)
#Total memory = 1808.53 (MB)
#Peak memory = 1911.95 (MB)
#
#
#Start global routing on Thu Feb 27 19:24:01 2025
#
#
#Start global routing initialization on Thu Feb 27 19:24:01 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Feb 27 19:24:01 2025
#
#Start routing resource analysis on Thu Feb 27 19:24:01 2025
#
#Routing resource analysis is done on Thu Feb 27 19:24:01 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          54         370         812    73.03%
#  Metal2         V         388          21         812     0.00%
#  Metal3         H         413          11         812     0.00%
#  Metal4         V         392          17         812     0.00%
#  Metal5         H         415           9         812     0.00%
#  Metal6         V         392          17         812     0.00%
#  Metal7         H         416           8         812     0.00%
#  Metal8         V         392          17         812     0.00%
#  Metal9         H         408          16         812     0.00%
#  Metal10        V         121          42         812     3.45%
#  Metal11        H         158          11         812     0.00%
#  --------------------------------------------------------------
#  Total                   3552      13.32%        8932     6.95%
#
#
#
#
#Global routing data preparation is done on Thu Feb 27 19:24:01 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.53 (MB), peak = 1911.95 (MB)
#
#
#Global routing initialization is done on Thu Feb 27 19:24:01 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.53 (MB), peak = 1911.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.69 (MB), peak = 1911.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.69 (MB), peak = 1911.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
#Total number of routable nets = 1814.
#Total number of nets in the design = 1874.
#
#1814 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1813  
#-----------------------------
#        Total            1813  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1814  
#-----------------------------
#        Total            1814  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        0(0.00%)      0(0.00%)      1(0.12%)   (0.12%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      0(0.00%)      0(0.00%)      1(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              1.00 |    54.72    54.72    61.55    61.55 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 19466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 142 um.
#Total wire length on LAYER Metal2 = 6124 um.
#Total wire length on LAYER Metal3 = 8599 um.
#Total wire length on LAYER Metal4 = 3180 um.
#Total wire length on LAYER Metal5 = 1355 um.
#Total wire length on LAYER Metal6 = 20 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 6 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 31 um.
#Total number of vias = 9729
#Up-Via Summary (total 9729):
#           
#-----------------------
# Metal1           5361
# Metal2           3512
# Metal3            631
# Metal4            162
# Metal5             14
# Metal6             13
# Metal7             10
# Metal8             10
# Metal9              8
# Metal10             8
#-----------------------
#                  9729 
#
#Max overcon = 3 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.24 (MB)
#Total memory = 1809.77 (MB)
#Peak memory = 1911.95 (MB)
#
#Finished global routing on Thu Feb 27 19:24:01 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.77 (MB), peak = 1911.95 (MB)
#Start Track Assignment.
#Done with 2373 horizontal wires in 1 hboxes and 2168 vertical wires in 1 hboxes.
#Done with 575 horizontal wires in 1 hboxes and 548 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       137.86 	  0.04%  	  0.00% 	  0.00%
# Metal2      5984.74 	  0.06%  	  0.00% 	  0.00%
# Metal3      8312.85 	  0.21%  	  0.00% 	  0.00%
# Metal4      3144.16 	  0.00%  	  0.00% 	  0.00%
# Metal5      1355.01 	  0.01%  	  0.00% 	  0.00%
# Metal6        16.56 	  0.00%  	  0.00% 	  0.00%
# Metal7         9.03 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         4.89 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11       31.01 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       18996.10  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 19084 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 137 um.
#Total wire length on LAYER Metal2 = 6027 um.
#Total wire length on LAYER Metal3 = 8352 um.
#Total wire length on LAYER Metal4 = 3162 um.
#Total wire length on LAYER Metal5 = 1348 um.
#Total wire length on LAYER Metal6 = 16 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 5 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 29 um.
#Total number of vias = 9729
#Up-Via Summary (total 9729):
#           
#-----------------------
# Metal1           5361
# Metal2           3512
# Metal3            631
# Metal4            162
# Metal5             14
# Metal6             13
# Metal7             10
# Metal8             10
# Metal9              8
# Metal10             8
#-----------------------
#                  9729 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1809.79 (MB), peak = 1911.95 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.84 (MB)
#Total memory = 1809.79 (MB)
#Peak memory = 1911.95 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 26
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       14       15
#	Metal2        0       11       11
#	Totals        1       25       26
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1817.67 (MB), peak = 1911.95 (MB)
#start 1st optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.39 (MB), peak = 1911.95 (MB)
#start 2nd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        3        3
#	Totals        3        3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1821.39 (MB), peak = 1911.95 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1820.69 (MB), peak = 1911.95 (MB)
#Complete Detail Routing.
#Total wire length = 21221 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 634 um.
#Total wire length on LAYER Metal2 = 6908 um.
#Total wire length on LAYER Metal3 = 8193 um.
#Total wire length on LAYER Metal4 = 3973 um.
#Total wire length on LAYER Metal5 = 1471 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Up-Via Summary (total 10844):
#           
#-----------------------
# Metal1           5614
# Metal2           4030
# Metal3            941
# Metal4            196
# Metal5             14
# Metal6             13
# Metal7             10
# Metal8             10
# Metal9              8
# Metal10             8
#-----------------------
#                 10844 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 10.90 (MB)
#Total memory = 1820.69 (MB)
#Peak memory = 1911.95 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1820.69 (MB), peak = 1911.95 (MB)
#
#Total wire length = 21221 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 634 um.
#Total wire length on LAYER Metal2 = 6908 um.
#Total wire length on LAYER Metal3 = 8193 um.
#Total wire length on LAYER Metal4 = 3973 um.
#Total wire length on LAYER Metal5 = 1471 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Up-Via Summary (total 10844):
#           
#-----------------------
# Metal1           5614
# Metal2           4030
# Metal3            941
# Metal4            196
# Metal5             14
# Metal6             13
# Metal7             10
# Metal8             10
# Metal9              8
# Metal10             8
#-----------------------
#                 10844 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 21221 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 634 um.
#Total wire length on LAYER Metal2 = 6908 um.
#Total wire length on LAYER Metal3 = 8193 um.
#Total wire length on LAYER Metal4 = 3973 um.
#Total wire length on LAYER Metal5 = 1471 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Up-Via Summary (total 10844):
#           
#-----------------------
# Metal1           5614
# Metal2           4030
# Metal3            941
# Metal4            196
# Metal5             14
# Metal6             13
# Metal7             10
# Metal8             10
# Metal9              8
# Metal10             8
#-----------------------
#                 10844 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.88% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1820.23 (MB), peak = 1911.95 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 21221 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 634 um.
#Total wire length on LAYER Metal2 = 6908 um.
#Total wire length on LAYER Metal3 = 8193 um.
#Total wire length on LAYER Metal4 = 3973 um.
#Total wire length on LAYER Metal5 = 1471 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.67 (MB), peak = 1911.95 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Feb 27 19:24:07 2025
#
#
#Start Post Route Wire Spread.
#Done with 429 horizontal wires in 2 hboxes and 300 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 21459 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6949 um.
#Total wire length on LAYER Metal3 = 8307 um.
#Total wire length on LAYER Metal4 = 4037 um.
#Total wire length on LAYER Metal5 = 1484 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1820.76 (MB), peak = 1911.95 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1820.76 (MB), peak = 1911.95 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 21459 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6949 um.
#Total wire length on LAYER Metal3 = 8307 um.
#Total wire length on LAYER Metal4 = 4037 um.
#Total wire length on LAYER Metal5 = 1484 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#route_detail Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 10.97 (MB)
#Total memory = 1820.76 (MB)
#Peak memory = 1911.95 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 17.59 (MB)
#Total memory = 1813.48 (MB)
#Peak memory = 1911.95 (MB)
#Number of warnings = 1
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Feb 27 19:24:07 2025
#
#Default setup view is reset to analysis_normal_slow_max.
#Default setup view is reset to analysis_normal_slow_max.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1795.07 (MB), peak = 1911.95 (MB)
#% End route_design (date=02/27 19:24:07, total cpu=0:00:12.7, real=0:00:12.0, peak res=1795.1M, current mem=1795.1M)
@file 189:
@file 190: #-----------------------------------------------------------------------------
@file 191: # Post-route timing verification
@file 192: #-----------------------------------------------------------------------------
@@file 193: set_db timing_analysis_type ocv
@@file 194: time_design -post_route
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** time_design #4 [begin] : totSession cpu/real = 0:00:49.1/0:00:55.5 (0.9), mem = 2063.9M
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'set_design_mode') but the technology file for TQuantus extraction not specified. Therefore, going for post_route (extract_rc_effort_level low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'multiplier32FP' of instances=1433 and nets=1874 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design multiplier32FP.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
Process corner(s) are loaded.
 Corner: rc_worst
 Corner: rc_best
extractDetailRC Option : -outfile /tmp/innovus_temp_249602_cinova05.lesc.ufc.br_cinovador_im0Yuf/multiplier32FP_249602_bD2w2l.rcdb.d  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2063.9M)
Extracted 10.0121% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 20.0108% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 30.0094% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 40.0081% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 50.0135% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 60.0121% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 70.0108% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 80.0094% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 90.0081% (CPU Time= 0:00:00.0  MEM= 2115.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2115.9M)
Number of Extracted Resistors     : 26855
Number of Extracted Ground Cap.   : 27424
Number of Extracted Coupling Cap. : 48184
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: rc_worst
 Corner: rc_best
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2099.9M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2105.949M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2113.49 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2125.1)
Initializing multi-corner resistance tables ...
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2177.41 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2177.41 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2169.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2169.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2126.53)
Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Analyzed = 1847. 
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2173.23 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2173.23 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:49.9 mem=2173.2M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 analysis_normal_slow_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.643  | 46.643  | 48.993  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   117   |   40    |   79    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Density: 70.425%
------------------------------------------------------------------
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Reported timing to dir ./timingReports
Total CPU time: 0.94 sec
Total Real time: 2.0 sec
Total Memory Usage: 2146.835938 Mbytes
Reset AAE Options
*** time_design #4 [finish] : cpu/real = 0:00:00.9/0:00:01.8 (0.5), totSession cpu/real = 0:00:50.0/0:00:57.3 (0.9), mem = 2146.8M
@file 195:
@@file 196: set_interactive_constraint_modes {normal_genus_slow_max} ;
@file 196: # mode name define in ".view" configuration file
@@file 197: set_propagated_clock [all_clocks]
**WARN: (TCLCMD-1126):	Clock object 'clk' converted from ideal to propagated mode
**WARN: (TCLCMD-1126):	Clock object 'clk' converted from ideal to propagated mode
@file 198:
@@file 199: set_db timing_analysis_check_type setup
@@file 200: report_timing
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cinova05.lesc.ufc.br)
#  Generated on:      Thu Feb 27 19:24:09 2025
#  Design:            multiplier32FP
#  Command:           report_timing
###############################################################
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2138.72)
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2171.15 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2171.15 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2171.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2171.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2133.27)
Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Analyzed = 1847. 
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2178.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2178.96 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET (46.643 ns) Setup Check with Pin product_o_reg[27]/CK->D
               View: analysis_normal_slow_max
              Group: clk
         Startpoint: (R) product_o_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) product_o_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   50.000        0.000
        Src Latency:+    0.000        0.105
        Net Latency:+    0.000 (P)    0.000 (P)
            Arrival:=   50.000        0.105

              Setup:-    0.139
        Uncertainty:-    0.044
      Required Time:=   49.817
       Launch Clock:=    0.105
          Data Path:+    3.070
              Slack:=   46.643

#---------------------------------------------------------------------------------------
# Timing Point             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  product_o_reg[16]/CK     -      CK     R     (arrival)      40  0.004       -    0.105  
  product_o_reg[16]/Q      -      CK->Q  F     DFFRHQX1        1  0.004   0.215    0.321  
  FE_OFC73_product_o_16/Y  -      A->Y   F     CLKBUFX6        3  0.037   0.181    0.502  
  g5652__2802/Y            -      A->Y   F     OR4X1           1  0.221   0.378    0.879  
  g5629__9315/Y            -      D->Y   F     OR4X1           1  0.058   0.240    1.120  
  g5622__1881/Y            -      D->Y   F     OR4X1           1  0.076   0.231    1.351  
  g5591__6131/Y            -      D->Y   F     OR4X1           1  0.045   0.230    1.580  
  g5564__5122/Y            -      D->Y   F     OR4X1           1  0.065   0.227    1.807  
  g5560__1617/Y            -      D->Y   F     OR4X1           1  0.045   0.225    2.032  
  g5556__5526/Y            -      D->Y   F     OR4X1           2  0.057   0.264    2.296  
  g5552__5107/Y            -      A1->Y  F     OA21X1          2  0.107   0.166    2.462  
  g5522__1705/Y            -      A2->Y  R     OAI31X1         1  0.046   0.088    2.550  
  g5520__1617/Y            -      B->Y   R     AND2X1          1  0.086   0.162    2.712  
  g5518__3680/Y            -      A->Y   R     OR3X4          32  0.029   0.176    2.887  
  g5505__2883/Y            -      A0->Y  F     AOI22X1         1  0.147   0.186    3.074  
  g5473__4733/Y            -      B->Y   R     NAND2X1         1  0.138   0.101    3.175  
  product_o_reg[27]/D      -      D      R     DFFRHQX1        1  0.063   0.000    3.175  
#---------------------------------------------------------------------------------------

@file 201:
@@file 202: set_db timing_analysis_check_type hold
@@file 203: report_timing
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID cinova05.lesc.ufc.br)
#  Generated on:      Thu Feb 27 19:24:10 2025
#  Design:            multiplier32FP
#  Command:           report_timing
###############################################################
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2170.85)
*** Calculating scaling factor for fast libraries using the default operating condition of each library.
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2170.85 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2170.85 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2170.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2170.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2136.96)
Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Analyzed = 1847. 
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2182.66 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2182.66 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET (0.133 ns) Hold Check with Pin product_o_reg[1]/CK->D
               View: analysis_normal_fast_min
              Group: clk
         Startpoint: (R) product_o_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) product_o_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+    0.000        0.105
        Net Latency:+    0.000 (P)    0.000 (P)
            Arrival:=    0.000        0.105

               Hold:+    0.000
        Uncertainty:+    0.044
      Required Time:=    0.044
       Launch Clock:=    0.105
          Data Path:+    0.073
              Slack:=    0.133

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  product_o_reg[1]/CK  -      CK     R     (arrival)      40  0.004       -    0.105  
  product_o_reg[1]/Q   -      CK->Q  F     DFFRHQX1        2  0.004   0.043    0.147  
  g5510__5477/Y        -      A1->Y  R     AOI22X1         1  0.009   0.018    0.165  
  g5477__2883/Y        -      B->Y   F     NAND2X1         1  0.017   0.012    0.178  
  product_o_reg[1]/D   -      D      F     DFFRHQX1        1  0.012   0.000    0.178  
#-----------------------------------------------------------------------------------

@file 204:
@file 205:
@file 206: #-----------------------------------------------------------------------------
@file 207: # Save Design: 04_route.enc
@file 208: #-----------------------------------------------------------------------------
@file 209: # graphical or command
@@file 210: write_db 04_route.enc
slow_timing fast_timing
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/27 19:24:10, mem=1851.1M)
% Begin Save ccopt configuration ... (date=02/27 19:24:10, mem=1851.1M)
% End Save ccopt configuration ... (date=02/27 19:24:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.4M, current mem=1851.4M)
% Begin Save netlist data ... (date=02/27 19:24:10, mem=1851.4M)
Writing Binary DB to 04_route.enc.tmp/multiplier32FP.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/27 19:24:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.4M, current mem=1851.4M)
Saving symbol-table file ...
Saving congestion map file 04_route.enc.tmp/multiplier32FP.route.congmap.gz ...
% Begin Save AAE data ... (date=02/27 19:24:10, mem=1851.4M)
Saving AAE Data ...
% End Save AAE data ... (date=02/27 19:24:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.4M, current mem=1851.4M)
Saving preference file 04_route.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/27 19:24:11, mem=1869.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/27 19:24:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.6M, current mem=1869.6M)
Saving PG file 04_route.enc.tmp/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 19:24:11 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2155.2M) ***
Saving Drc markers ...
... 48 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=02/27 19:24:11, mem=1869.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/27 19:24:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.6M, current mem=1869.6M)
% Begin Save routing data ... (date=02/27 19:24:11, mem=1869.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2155.2M) ***
% End Save routing data ... (date=02/27 19:24:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=1869.6M, current mem=1869.6M)
Saving property file 04_route.enc.tmp/multiplier32FP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2158.2M) ***
#Saving pin access data to file 04_route.enc.tmp/multiplier32FP.apa ...
#
% Begin Save power constraints data ... (date=02/27 19:24:12, mem=1869.6M)
% End Save power constraints data ... (date=02/27 19:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.6M, current mem=1869.6M)
rc_best rc_worst
Generated self-contained design 04_route.enc.tmp
#% End save design ... (date=02/27 19:24:12, total cpu=0:00:00.9, real=0:00:02.0, peak res=1890.4M, current mem=1869.8M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 211:
@file 212:
@file 213: #-----------------------------------------------------------------------------
@file 214: # Filler Cells Insertion
@file 215: #-----------------------------------------------------------------------------
@file 216: # graphical or command
@@file 217: add_fillers -base_cells {FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1}
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 12 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 50 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 151 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 285 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 456 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 476 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 1431 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 1431 new insts, @file 218:
@file 219:
@file 220: #-----------------------------------------------------------------------------
@file 221: # Save Design: 05_filler.enc
@file 222: #-----------------------------------------------------------------------------
@file 223: # graphical or command
@@file 224: write_db 05_filler.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
slow_timing fast_timing
#% Begin save design ... (date=02/27 19:24:12, mem=1868.8M)
% Begin Save ccopt configuration ... (date=02/27 19:24:12, mem=1868.8M)
% End Save ccopt configuration ... (date=02/27 19:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1868.8M, current mem=1867.4M)
% Begin Save netlist data ... (date=02/27 19:24:12, mem=1867.4M)
Writing Binary DB to 05_filler.enc.tmp/multiplier32FP.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/27 19:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.4M, current mem=1867.4M)
Saving symbol-table file ...
Saving congestion map file 05_filler.enc.tmp/multiplier32FP.route.congmap.gz ...
% Begin Save AAE data ... (date=02/27 19:24:12, mem=1867.4M)
Saving AAE Data ...
% End Save AAE data ... (date=02/27 19:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.4M, current mem=1867.4M)
Saving preference file 05_filler.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/27 19:24:13, mem=1870.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/27 19:24:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1870.4M, current mem=1870.4M)
Saving PG file 05_filler.enc.tmp/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 19:24:13 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2171.6M) ***
Saving Drc markers ...
... 48 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=02/27 19:24:13, mem=1870.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/27 19:24:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1870.4M, current mem=1870.4M)
% Begin Save routing data ... (date=02/27 19:24:13, mem=1870.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2171.6M) ***
% End Save routing data ... (date=02/27 19:24:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1870.4M, current mem=1870.4M)
Saving property file 05_filler.enc.tmp/multiplier32FP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2174.6M) ***
#Saving pin access data to file 05_filler.enc.tmp/multiplier32FP.apa ...
#
% Begin Save power constraints data ... (date=02/27 19:24:14, mem=1870.4M)
% End Save power constraints data ... (date=02/27 19:24:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1870.4M, current mem=1870.4M)
rc_best rc_worst
Generated self-contained design 05_filler.enc.tmp
#% End save design ... (date=02/27 19:24:14, total cpu=0:00:00.9, real=0:00:02.0, peak res=1870.4M, current mem=1869.3M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 225:
@file 226:
@file 227:
@file 228: #-----------------------------------------------------------------------------
@file 229: # Fix DRC violations after routing (some commands maybe optional)
@file 230: #-----------------------------------------------------------------------------
@file 231: # graphical or command
@@file 232: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2171.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 282.1M) ***

@@file 233: delete_routes -regular_wire_with_drc ;
@file 233: # command to delete routed nets with DRC violations
@@file 234: route_design ;
#% Begin route_design (date=02/27 19:24:14, mem=1894.2M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1886.25 (MB), peak = 1911.95 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_default_net_delay                                                                 1000ps
delaycal_default_net_load                                                                  0.5pf
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         true
delaycal_ignore_net_load                                                                   false
delaycal_input_transition_delay                                                            0.1ps
delaycal_socv_accuracy_mode                                                                low
delaycal_use_default_delay_limit                                                           1000
setAnalysisMode -cts                                                                       postCTS
setAnalysisMode -skew                                                                      true
setAnalysisMode -virtualIPO                                                                false
setDelayCalMode -engine                                                                    aae
design_process_node                                                                        45
extract_rc_cap_table_basic                                                                 true
extract_rc_cap_table_extended                                                              false
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          post_route
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_shrink_factor                                                                   1.0
extract_rc_total_cap_threshold                                                             0.0
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            41.6
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_design_strict_honor_route_rule                                                       false
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getAnalysisMode -virtualIPO                                                                false
getDelayCalMode -engine                                                                    aae
getIlmMode -keepHighFanoutCriticalInsts                                                    false
get_power_analysis_mode -report_power_quiet                                                false
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getAnalysisMode -virtualIPO                                                                false
#rc_worst has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=2197.7M, init mem=2197.8M)
TechSite Violation:	48
*info: Placed = 2864          
*info: Unplaced = 0           
Placement Density:100.00%(5763/5763)
Placement Density (including fixed std cells):100.00%(5763/5763)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2197.8M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2197.8M) ***
#Start route 1 clock and analog nets...

route_global_detail

#Start route_global_detail on Thu Feb 27 19:24:18 2025
#
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=1873
#need_extraction net=0 (total=1874)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
#Total number of nets with skipped attribute = 1813 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1874.
#1 routable net has routed wires.
#1813 skipped nets have only detail routed wires.
#No nets have been global routed.
#Start routing data preparation on Thu Feb 27 19:24:18 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1872 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1890.01 (MB), peak = 1923.41 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1894.58 (MB), peak = 1923.41 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Thu Feb 27 19:24:20 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.52 (MB)
#Total memory = 1894.58 (MB)
#Peak memory = 1923.41 (MB)
#
#
#Start global routing on Thu Feb 27 19:24:20 2025
#
#
#Start global routing initialization on Thu Feb 27 19:24:20 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.52 (MB)
#Total memory = 1894.58 (MB)
#Peak memory = 1923.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#1431 out of 2864 instances (50.0%) need to be verified(marked ipoed), dirty area = 27.7%.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1896.19 (MB), peak = 1925.94 (MB)
#Complete Detail Routing.
#Total wire length = 186 um.
#Total half perimeter of net bounding box = 85 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 95 um.
#Total wire length on LAYER Metal3 = 77 um.
#Total wire length on LAYER Metal4 = 14 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 95
#Total number of multi-cut vias = 56 ( 58.9%)
#Total number of single cut vias = 39 ( 41.1%)
#Up-Via Summary (total 95):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1            38 ( 95.0%)         2 (  5.0%)         40
# Metal2             1 (  2.1%)        47 ( 97.9%)         48
# Metal3             0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                   39 ( 41.1%)        56 ( 58.9%)         95 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.61 (MB)
#Total memory = 1896.19 (MB)
#Peak memory = 1925.94 (MB)
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.61 (MB)
#Total memory = 1896.19 (MB)
#Peak memory = 1925.94 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -37.66 (MB)
#Total memory = 1848.97 (MB)
#Peak memory = 1925.94 (MB)
#Number of warnings = 2
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Feb 27 19:24:20 2025
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Thu Feb 27 19:24:20 2025
#
#Warning: design is detail-routed. Trial route is skipped!
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=1874)
#Start reading timing information from file .timing_file_249602.tif.gz ...
#Read in timing information for 104 ports, 1433 instances from timing file .timing_file_249602.tif.gz.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
#Total number of routable nets = 1814.
#Total number of nets in the design = 1874.
#1814 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Thu Feb 27 19:24:20 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1872 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1851.34 (MB), peak = 1925.94 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.65 (MB), peak = 1925.94 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Thu Feb 27 19:24:20 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.33 (MB)
#Total memory = 1855.65 (MB)
#Peak memory = 1925.94 (MB)
#
#
#Start global routing on Thu Feb 27 19:24:20 2025
#
#
#Start global routing initialization on Thu Feb 27 19:24:20 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.33 (MB)
#Total memory = 1855.65 (MB)
#Peak memory = 1925.94 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.65 (MB), peak = 1925.94 (MB)
#Complete Detail Routing.
#Total wire length = 21459 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6949 um.
#Total wire length on LAYER Metal3 = 8307 um.
#Total wire length on LAYER Metal4 = 4037 um.
#Total wire length on LAYER Metal5 = 1484 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.25 (MB)
#Total memory = 1855.90 (MB)
#Peak memory = 1925.94 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.86 (MB), peak = 1925.94 (MB)
#
#Total wire length = 21459 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6949 um.
#Total wire length on LAYER Metal3 = 8307 um.
#Total wire length on LAYER Metal4 = 4037 um.
#Total wire length on LAYER Metal5 = 1484 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 21459 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6949 um.
#Total wire length on LAYER Metal3 = 8307 um.
#Total wire length on LAYER Metal4 = 4037 um.
#Total wire length on LAYER Metal5 = 1484 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:00:59, elapsed time = 483526:24:21, memory = 1855.91 (MB), peak = 1925.94 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total wire length = 21459 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6949 um.
#Total wire length on LAYER Metal3 = 8307 um.
#Total wire length on LAYER Metal4 = 4037 um.
#Total wire length on LAYER Metal5 = 1484 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1855.89 (MB), peak = 1926.72 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Feb 27 19:24:21 2025
#
#
#Start Post Route Wire Spread.
#Done with 33 horizontal wires in 2 hboxes and 36 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 21466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6951 um.
#Total wire length on LAYER Metal3 = 8311 um.
#Total wire length on LAYER Metal4 = 4038 um.
#Total wire length on LAYER Metal5 = 1485 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.07 (MB), peak = 1926.72 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.07 (MB), peak = 1926.72 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 21466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6951 um.
#Total wire length on LAYER Metal3 = 8311 um.
#Total wire length on LAYER Metal4 = 4038 um.
#Total wire length on LAYER Metal5 = 1485 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.42 (MB)
#Total memory = 1856.07 (MB)
#Peak memory = 1926.72 (MB)
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.92 (MB)
#Total memory = 1851.00 (MB)
#Peak memory = 1926.72 (MB)
#Number of warnings = 2
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Feb 27 19:24:21 2025
#
#Default setup view is reset to analysis_normal_slow_max.
#Default setup view is reset to analysis_normal_slow_max.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1843.63 (MB), peak = 1926.72 (MB)
#% End route_design (date=02/27 19:24:21, total cpu=0:00:07.1, real=0:00:07.0, peak res=1926.7M, current mem=1843.6M)
@file 234: # re-route the design
@@file 235: check_drc ;
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2155.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***

@file 235: # check DRC violations again
@file 236: #
@@file 237: route_eco -fix_drc ;
**INFO: User settings:
design_process_node                                                                        45
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            41.6
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_strict_honor_route_rule                                                       false
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getAnalysisMode -virtualIPO                                                                false
getDelayCalMode -engine                                                                    aae
getIlmMode -keepHighFanoutCriticalInsts                                                    false
get_power_analysis_mode -report_power_quiet                                                false
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getAnalysisMode -virtualIPO                                                                false

route_detail -fix_drc

#Start route_detail on Thu Feb 27 19:24:26 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=1874)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#WARNING (NRDB-942) Reset route_design_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#Start routing data preparation on Thu Feb 27 19:24:26 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1872 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.77 (MB), peak = 1926.72 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.28 (MB), peak = 1926.72 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.28 (MB), peak = 1926.72 (MB)
#Complete Detail Routing.
#Total wire length = 21466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6951 um.
#Total wire length on LAYER Metal3 = 8311 um.
#Total wire length on LAYER Metal4 = 4038 um.
#Total wire length on LAYER Metal5 = 1485 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.53 (MB)
#Total memory = 1854.34 (MB)
#Peak memory = 1926.72 (MB)
#	no debugging net set
#
#route_detail statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.52 (MB)
#Total memory = 1849.29 (MB)
#Peak memory = 1926.72 (MB)
#Number of warnings = 1
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete route_detail on Thu Feb 27 19:24:26 2025
#
@file 237: # tries to fix remaining violation nets
@@file 238: check_drc ;
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2159.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 1.00  MEM: 264.1M) ***

@file 238: # check DRC violations again
@file 239: # GUI: if there are still violations, open the violation browser to analyze the DRC violation in detail
@file 240: # manually select and delete the nets or vias that have DRC violations and run route_eco again
@@file 241: route_eco -route_only_layers 2:6;
**INFO: User settings:
design_process_node                                                                        45
route_design_detail_use_min_spacing_for_blockage                                           auto
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            41.6
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
route_design_strict_honor_route_rule                                                       false
setNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getAnalysisMode -virtualIPO                                                                false
getDelayCalMode -engine                                                                    aae
getIlmMode -keepHighFanoutCriticalInsts                                                    false
get_power_analysis_mode -report_power_quiet                                                false
getNanoRouteMode -drouteStartIteration                                                     0
getAnalysisMode -cts                                                                       postCTS
getAnalysisMode -skew                                                                      true
getAnalysisMode -virtualIPO                                                                false
**WARN: (IMPDBTCL-321):	The attribute 'route_design_eco_only_in_layers' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.

route_global_detail

#Start route_global_detail on Thu Feb 27 19:24:31 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=1874)
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 60 (skipped).
#Total number of routable nets = 1814.
#Total number of nets in the design = 1874.
#1814 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Thu Feb 27 19:24:31 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 1872 nets.
#Voltage range [0.900 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1852.99 (MB), peak = 1926.72 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.50 (MB), peak = 1926.72 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Thu Feb 27 19:24:31 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.65 (MB)
#Total memory = 1857.50 (MB)
#Peak memory = 1926.72 (MB)
#
#
#Start global routing on Thu Feb 27 19:24:31 2025
#
#
#Start global routing initialization on Thu Feb 27 19:24:31 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.65 (MB)
#Total memory = 1857.50 (MB)
#Peak memory = 1926.72 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.50 (MB), peak = 1926.72 (MB)
#Complete Detail Routing.
#Total wire length = 21466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6951 um.
#Total wire length on LAYER Metal3 = 8311 um.
#Total wire length on LAYER Metal4 = 4038 um.
#Total wire length on LAYER Metal5 = 1485 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.05 (MB)
#Total memory = 1857.55 (MB)
#Peak memory = 1926.72 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.51 (MB), peak = 1926.72 (MB)
#
#Total wire length = 21466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6951 um.
#Total wire length on LAYER Metal3 = 8311 um.
#Total wire length on LAYER Metal4 = 4038 um.
#Total wire length on LAYER Metal5 = 1485 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 21466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6951 um.
#Total wire length on LAYER Metal3 = 8311 um.
#Total wire length on LAYER Metal4 = 4038 um.
#Total wire length on LAYER Metal5 = 1485 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Feb 27 19:24:32 2025
#
#
#Start Post Route Wire Spread.
#Done with 21 horizontal wires in 2 hboxes and 29 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 21466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6951 um.
#Total wire length on LAYER Metal3 = 8311 um.
#Total wire length on LAYER Metal4 = 4038 um.
#Total wire length on LAYER Metal5 = 1485 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.30 (MB), peak = 1926.72 (MB)
#CELL_VIEW multiplier32FP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 21466 um.
#Total half perimeter of net bounding box = 19453 um.
#Total wire length on LAYER Metal1 = 640 um.
#Total wire length on LAYER Metal2 = 6951 um.
#Total wire length on LAYER Metal3 = 8311 um.
#Total wire length on LAYER Metal4 = 4038 um.
#Total wire length on LAYER Metal5 = 1485 um.
#Total wire length on LAYER Metal6 = 2 um.
#Total wire length on LAYER Metal7 = 9 um.
#Total wire length on LAYER Metal8 = 1 um.
#Total wire length on LAYER Metal9 = 2 um.
#Total wire length on LAYER Metal10 = 1 um.
#Total wire length on LAYER Metal11 = 28 um.
#Total number of vias = 10844
#Total number of multi-cut vias = 10183 ( 93.9%)
#Total number of single cut vias = 661 (  6.1%)
#Up-Via Summary (total 10844):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1           610 ( 10.9%)      5004 ( 89.1%)       5614
# Metal2            45 (  1.1%)      3985 ( 98.9%)       4030
# Metal3             2 (  0.2%)       939 ( 99.8%)        941
# Metal4             0 (  0.0%)       196 (100.0%)        196
# Metal5             0 (  0.0%)        14 (100.0%)         14
# Metal6             0 (  0.0%)        13 (100.0%)         13
# Metal7             0 (  0.0%)        10 (100.0%)         10
# Metal8             0 (  0.0%)        10 (100.0%)         10
# Metal9             2 ( 25.0%)         6 ( 75.0%)          8
# Metal10            2 ( 25.0%)         6 ( 75.0%)          8
#-----------------------------------------------------------
#                  661 (  6.1%)     10183 ( 93.9%)      10844 
#
#route_detail Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.80 (MB)
#Total memory = 1858.30 (MB)
#Peak memory = 1926.72 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.26 (MB)
#Total memory = 1853.26 (MB)
#Peak memory = 1926.72 (MB)
#Number of warnings = 2
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Feb 27 19:24:32 2025
#
**WARN: (IMPDBTCL-321):	The attribute 'route_design_eco_only_in_layers' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_eco_only_in_layers' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
@file 241: # route_only_layers option restricts eco routing to specified layer range
@@file 242: check_drc ;
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2179.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***

@file 242: # check DRC violations again
@file 243: # Similarly fix the remaining DRC violations further
@file 244:
@file 245:
@file 246: #-----------------------------------------------------------------------------
@file 247: # Save Design: 06_drc.enc
@file 248: #-----------------------------------------------------------------------------
@file 249: # graphical or command
@@file 250: write_db 06_drc.enc
slow_timing fast_timing
#% Begin save design ... (date=02/27 19:24:32, mem=1857.2M)
% Begin Save ccopt configuration ... (date=02/27 19:24:32, mem=1857.2M)
% End Save ccopt configuration ... (date=02/27 19:24:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1857.5M, current mem=1857.5M)
% Begin Save netlist data ... (date=02/27 19:24:32, mem=1857.5M)
Writing Binary DB to 06_drc.enc.tmp/multiplier32FP.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/27 19:24:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1857.6M, current mem=1857.6M)
Saving symbol-table file ...
Saving congestion map file 06_drc.enc.tmp/multiplier32FP.route.congmap.gz ...
% Begin Save AAE data ... (date=02/27 19:24:32, mem=1857.6M)
Saving AAE Data ...
AAE DB initialization (MEM=2188.78 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=02/27 19:24:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1860.5M, current mem=1860.5M)
Saving preference file 06_drc.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/27 19:24:33, mem=1886.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/27 19:24:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.3M, current mem=1886.3M)
Saving PG file 06_drc.enc.tmp/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 19:24:33 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2195.3M) ***
Saving Drc markers ...
... 48 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=02/27 19:24:33, mem=1886.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/27 19:24:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.3M, current mem=1886.3M)
% Begin Save routing data ... (date=02/27 19:24:33, mem=1886.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2195.3M) ***
% End Save routing data ... (date=02/27 19:24:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.3M, current mem=1886.3M)
Saving property file 06_drc.enc.tmp/multiplier32FP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2198.3M) ***
#Saving pin access data to file 06_drc.enc.tmp/multiplier32FP.apa ...
#
% Begin Save power constraints data ... (date=02/27 19:24:34, mem=1886.4M)
% End Save power constraints data ... (date=02/27 19:24:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.4M, current mem=1886.4M)
rc_best rc_worst
Generated self-contained design 06_drc.enc.tmp
#% End save design ... (date=02/27 19:24:34, total cpu=0:00:00.9, real=0:00:02.0, peak res=1886.4M, current mem=1878.3M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 251:
@file 252:
@file 253: #-----------------------------------------------------------------------------
@file 254: # Write verilog
@file 255: #-----------------------------------------------------------------------------
@@file 256: write_netlist ${BACKEND_DIR}/layout/deliverables/${DESIGNS}_layout.v
Writing Netlist "/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/deliverables/multiplier32FP_layout.v" ...
@file 257:
@file 258:
@file 259: #-----------------------------------------------------------------------------
@file 260: # Write SDF
@file 261: #-----------------------------------------------------------------------------
@@file 262: write_sdf -edge check_edge -map_setuphold merge_always -map_recrem merge_always -version 3.0  ${BACKEND_DIR}/layout/deliverables/${DESIGNS}_layout.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: multiplier32FP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'set_design_mode') but the technology file for TQuantus extraction not specified. Therefore, going for post_route (extract_rc_effort_level low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'multiplier32FP' of instances=2864 and nets=1874 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design multiplier32FP.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in pre_route extraction and for all nets in post_route extraction using extract_rc_effort_level low. Regenerate capacitance table file(s) using the write_cap_table command.
Type 'man IMPEXT-6166' for more detail.
Process corner(s) are loaded.
 Corner: rc_worst
 Corner: rc_best
extractDetailRC Option : -outfile /tmp/innovus_temp_249602_cinova05.lesc.ufc.br_cinovador_im0Yuf/multiplier32FP_249602_DHKokL.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2208.6M)
Extracted 10.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 20.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 30.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 40.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 50.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 60.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 70.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 80.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 90.0133% (CPU Time= 0:00:00.0  MEM= 2268.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 2268.6M)
Number of Extracted Resistors     : 27023
Number of Extracted Ground Cap.   : 27592
Number of Extracted Coupling Cap. : 48544
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: rc_worst
 Corner: rc_best
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2252.6M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2256.566M)
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2268.36)
Initializing multi-corner resistance tables ...
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2320.68 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2320.68 CPU=0:00:00.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2312.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2312.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2277.89)
Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View analysis_normal_slow_max -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Skipped = 6. 
Glitch Analysis: View analysis_normal_fast_min -- Total Number of Nets Analyzed = 1847. 
Total number of fetched objects 1847
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1874,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2328.11 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2328.11 CPU=0:00:00.0 REAL=0:00:00.0)
@file 263:
@file 264:
@file 265: #-----------------------------------------------------------------------------
@file 266: # Simulate design and generate VDC file(s)
@file 267: #-----------------------------------------------------------------------------
@file 268: # Xcelium: gate level simulation with SDF
@file 269: # Xcelium: need to create VCD files before use them in the power analysis
@file 270:
@file 271:
@file 272: #-----------------------------------------------------------------------------
@file 273: # Power Analysis
@file 274: #-----------------------------------------------------------------------------
@file 275: # command
@@file 276: get_db power_method ;
@file 276: # this command should return "static"
@@file 277: report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_no_VCD.rpt
env CDS_WORKAREA is set to /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/work
@file 278: #
@@file 279: set_db power_corner min
@file 280: ##set_default_switching_activity -reset
@file 281: ##set_default_switching_activity -input_activity 0.2 -period 100.0 ;# 100 = 10 Mhz
@file 282: #set_db power_report_missing_nets true
@file 283: #set_db power_method event_based
@file 284:
@file 285:
@file 286: # The following command must be uncommented when we have the VCD MAX files.
@file 287: # #
@@file 288: read_activity_file -format VCD -scope ${DESIGNS}_tb/DUT ${PROJECT_DIR}/frontend/work/${DESIGNS}_MAX_tb.vcd
CK: assigning clock clk to net clk
Parsing VCD file
/home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/work/multiplier32FP_MAX_tb.vcd

Starting Reading VCD variables
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT)
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 10%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 20%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 30%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 40%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 50%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 60%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 70%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 80%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 90%

Finished Reading VCD variables
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT)
   With this vcd command,  128871 value changes and 6.0605e-05 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    :
/home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/work/multiplier32FP_MAX_tb.vcd
  Names in file that matched to design   : 6993/9973
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1817/1847 = 98.3757%

  2980 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 1817/1847 = 98.3757%
  Percent of VCD annotated nets with zero toggles: 0/1847 = 0%

'read_activity_file' finished successfully.
@@file 289: report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_MAX.rpt
env CDS_WORKAREA is set to /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/work
@file 290:
@file 291: # The following command must be uncommented when we have the VCD MIN files.
@file 292: # #
@@file 293: read_activity_file -format VCD -scope ${DESIGNS}_tb/DUT ${PROJECT_DIR}/frontend/work/${DESIGNS}_MIN_tb.vcd -reset
             0V	    VSS
          1.32V	    VDD
** WARN:  (VOLTUS_POWR-1608):   Found conflicting clock definitions for the same clock 'clk' in the SDC file.
  Retaining the last specified frequency of 20MHz.

CK: assigning clock clk to net clk
Parsing VCD file
/home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/work/multiplier32FP_MIN_tb.vcd

Starting Reading VCD variables
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT)
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 10%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 20%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 30%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 40%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 50%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 60%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 70%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 80%
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT): 90%

Finished Reading VCD variables
2025-Feb-27 19:24:36 (2025-Feb-27 22:24:36 GMT)
   With this vcd command,  86854 value changes and 2.0185e-05 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    :
/home/cinovador/Documents/course_files/physical_synthesis/synthesis/frontend/work/multiplier32FP_MIN_tb.vcd
  Names in file that matched to design   : 6993/9973
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1817/1847 = 98.3757%

  2980 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 1817/1847 = 98.3757%
  Percent of VCD annotated nets with zero toggles: 0/1847 = 0%

'read_activity_file' finished successfully.
@@file 294: report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_MIN.rpt
env CDS_WORKAREA is set to /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/work
@file 295:
@file 296:
@file 297:
@@file 298: report_area > ${BACKEND_DIR}/layout/deliverables/reports/report_area.rpt
@@file 299: report_timing > ${BACKEND_DIR}/layout/deliverables/reports/report_timing.rpt
@file 300:
@file 301:
@file 302: # #
@file 303: # read_activity_file -format VCD -scope somador_tb(verification)/DUV ${FRONTEND_DIR}/vcd/${DESIGNS}_layout_10kns.vcd
@file 304: # report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_10kns.rpt
@file 305: # #
@file 306: # read_activity_file -format VCD -scope somador_tb(verification)/DUV ${FRONTEND_DIR}/vcd/${DESIGNS}_layout_5kns.vcd -reset
@file 307: # report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_5kns.rpt
@file 308: # #
@file 309: # read_activity_file -format VCD -scope somador_tb(verification)/DUV ${FRONTEND_DIR}/vcd/${DESIGNS}_layout_10kns_minimum.vcd -reset
@file 310: # report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_10kns_minimum.rpt
@file 311: # #
@file 312: # read_activity_file -format VCD -scope somador_tb(verification)/DUV ${FRONTEND_DIR}/vcd/${DESIGNS}_layout_5kns_minimum.vcd -reset
@file 313: # report_power -power_unit uW > ${BACKEND_DIR}/layout/deliverables/reports/power_report_VCD_5kns_minimum.rpt
@file 314:
@file 315:
@file 316:
@file 317:
@file 318:
@file 319: #-----------------------------------------------------------------------------
@file 320: # Add metal fill
@file 321: #-----------------------------------------------------------------------------
@file 322: # graphical or command
@@file 323: add_metal_fill -layers {Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11} ;
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.7'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.8'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.9'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.10'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_249602.conf) Unknown option '2'!
**WARN: (from .metalfill_249602.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.11'!
**WARN: (from .metalfill_249602.conf) Unknown option '0'!
Layer [M0] : Size_X changed to ( 81.800) due to window size.
Layer [M0] : Size_y changed to ( 80.560) due to window size.
Layer [M1] : Size_X changed to ( 81.800) due to window size.
Layer [M1] : Size_y changed to ( 80.560) due to window size.
Layer [M2] : Size_X changed to ( 81.800) due to window size.
Layer [M2] : Size_y changed to ( 80.560) due to window size.
Layer [M3] : Size_X changed to ( 81.800) due to window size.
Layer [M3] : Size_y changed to ( 80.560) due to window size.
Layer [M4] : Size_X changed to ( 81.800) due to window size.
Layer [M4] : Size_y changed to ( 80.560) due to window size.
Layer [M5] : Size_X changed to ( 81.800) due to window size.
Layer [M5] : Size_y changed to ( 80.560) due to window size.
Layer [M6] : Size_X changed to ( 81.800) due to window size.
Layer [M6] : Size_y changed to ( 80.560) due to window size.
Layer [M7] : Size_X changed to ( 81.800) due to window size.
Layer [M7] : Size_y changed to ( 80.560) due to window size.
Layer [M8] : Size_X changed to ( 81.800) due to window size.
Layer [M8] : Size_y changed to ( 80.560) due to window size.
Layer [M9] : Size_X changed to ( 81.800) due to window size.
Layer [M9] : Size_y changed to ( 80.560) due to window size.
Layer [M10] : Size_X changed to ( 81.800) due to window size.
Layer [M10] : Size_y changed to ( 80.560) due to window size.
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 1871
Clock Nets: 1
************************
Density calculation ...... Slot :   1 of   1
Density calculation ...... Slot :   1 of   1
End of Density Calculation : cpu time : 0:00:00.2, real time : 0:00:00.0, peak mem : 2349.54 megs
Process data during iteration   1 in region   0 of 1.
End metal filling: cpu:  0:00:00.3,  real:  0:00:00.0,  peak mem:  2349.54  megs.
@file 323: #-nets {VDD VSS}
@file 324:
@file 325:
@file 326:
@file 327: #-----------------------------------------------------------------------------
@file 328: # Write GDS
@file 329: #-----------------------------------------------------------------------------
@@file 330: write_stream -mode ALL -unit 2000 ${BACKEND_DIR}/layout/deliverables/${DESIGNS}.gsd
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 58
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           2864

Ports/Pins                           104
    metal layer Metal2                28
    metal layer Metal3                49
    metal layer Metal4                 3
    metal layer Metal5                10
    metal layer Metal6                 1
    metal layer Metal7                 3
    metal layer Metal9                 2
    metal layer Metal11                8

Nets                               16179
    metal layer Metal1               855
    metal layer Metal2              8485
    metal layer Metal3              5043
    metal layer Metal4              1450
    metal layer Metal5               289
    metal layer Metal6                14
    metal layer Metal7                15
    metal layer Metal8                10
    metal layer Metal9                 2
    metal layer Metal10                8
    metal layer Metal11                8

    Via Instances                  10844

Special Nets                         165
    metal layer Metal1               135
    metal layer Metal10               26
    metal layer Metal11                4

    Via Instances                    862

Metal Fills                         2624
    metal layer Metal1                14
    metal layer Metal2               117
    metal layer Metal3               183
    metal layer Metal4               376
    metal layer Metal5               280
    metal layer Metal6               564
    metal layer Metal7               158
    metal layer Metal8               533
    metal layer Metal9               162
    metal layer Metal10              109
    metal layer Metal11              128

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                1920
    metal layer Metal1               116
    metal layer Metal2              1290
    metal layer Metal3               429
    metal layer Metal4                45
    metal layer Metal5                20
    metal layer Metal6                 1
    metal layer Metal7                 3
    metal layer Metal9                 2
    metal layer Metal10                2
    metal layer Metal11               12


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
@file 331: ls streamOut.map ;
@file 331: # this file should be created after write_stream command run
@file 332:
@file 333:
@file 334: #-----------------------------------------------------------------------------
@file 335: # Write DEF
@file 336: #-----------------------------------------------------------------------------
@@file 337: write_def ${BACKEND_DIR}/layout/deliverables/${DESIGNS}_layout.def
Writing DEF file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/deliverables/multiplier32FP_layout.def', current time is Thu Feb 27 19:24:37 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/deliverables/multiplier32FP_layout.def' is written, current time is Thu Feb 27 19:24:37 2025 ...
@file 338:
@file 339:
@file 340: #-----------------------------------------------------------------------------
@file 341: # Save Design: 07_to-drc-lvs.enc
@file 342: #-----------------------------------------------------------------------------
@file 343: # graphical or command
@@file 344: write_db 07_to-drc-lvs.enc
slow_timing fast_timing
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/27 19:24:37, mem=1981.5M)
% Begin Save ccopt configuration ... (date=02/27 19:24:37, mem=1981.5M)
% End Save ccopt configuration ... (date=02/27 19:24:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1981.7M, current mem=1981.7M)
% Begin Save netlist data ... (date=02/27 19:24:37, mem=1981.7M)
Writing Binary DB to 07_to-drc-lvs.enc.tmp/multiplier32FP.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/27 19:24:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1981.8M, current mem=1981.8M)
Saving symbol-table file ...
Saving congestion map file 07_to-drc-lvs.enc.tmp/multiplier32FP.route.congmap.gz ...
% Begin Save AAE data ... (date=02/27 19:24:37, mem=1981.8M)
Saving AAE Data ...
% End Save AAE data ... (date=02/27 19:24:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1981.8M, current mem=1981.8M)
Saving preference file 07_to-drc-lvs.enc.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=02/27 19:24:38, mem=1996.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/27 19:24:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.2M, current mem=1996.2M)
Saving PG file 07_to-drc-lvs.enc.tmp/multiplier32FP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Feb 27 19:24:38 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2333.1M) ***
Saving Drc markers ...
... 48 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=02/27 19:24:38, mem=1996.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/27 19:24:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.2M, current mem=1996.2M)
% Begin Save routing data ... (date=02/27 19:24:38, mem=1996.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2333.1M) ***
% End Save routing data ... (date=02/27 19:24:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.2M, current mem=1996.2M)
Saving property file 07_to-drc-lvs.enc.tmp/multiplier32FP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2336.1M) ***
#Saving pin access data to file 07_to-drc-lvs.enc.tmp/multiplier32FP.apa ...
#
% Begin Save power constraints data ... (date=02/27 19:24:39, mem=1996.3M)
% End Save power constraints data ... (date=02/27 19:24:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1996.3M, current mem=1996.3M)
rc_best rc_worst
Generated self-contained design 07_to-drc-lvs.enc.tmp
#% End save design ... (date=02/27 19:24:39, total cpu=0:00:00.9, real=0:00:02.0, peak res=1996.3M, current mem=1993.6M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 345:
@file 346:
@file 347: # gui_show
@file 348:
@file 349: #-----------------------------------------------------------------------------
@file 350: # DRC and LVS
@file 351: #-----------------------------------------------------------------------------
@file 352: # Virtuoso
@file 353:
@file 354:
#@ End verbose source: /home/cinovador/Documents/course_files/physical_synthesis/synthesis/backend/layout/scripts/layout.tcl
@innovus 2> exit

*** Memory Usage v#1 (Current mem = 2334.082M, initial mem = 500.914M) ***
*** Message Summary: 556 warning(s), 14 error(s)

--- Ending "Innovus" (totcpu=0:01:15, real=0:01:31, mem=2334.1M) ---
