INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.sim/sim_1/synth/func/FPU_Division_Sim_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-307] analyzing entity Counter_0
INFO: [VRFC 10-307] analyzing entity Counter_1
INFO: [VRFC 10-307] analyzing entity Divider
INFO: [VRFC 10-307] analyzing entity MPG
INFO: [VRFC 10-307] analyzing entity MPG_2
INFO: [VRFC 10-307] analyzing entity MPG_3
INFO: [VRFC 10-307] analyzing entity MPG_4
INFO: [VRFC 10-307] analyzing entity FPU_Division
INFO: [VRFC 10-307] analyzing entity Control_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_Division
WARNING: [VRFC 10-1193] overwriting existing primary unit fpu_division [D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd:36]
ERROR: [VRFC 10-149] 'exceptions' is not compiled in library xil_defaultlib [D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd:102]
ERROR: [VRFC 10-719] formal port/generic <a> is not declared in <divider> [D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd:110]
ERROR: [VRFC 10-704] formal q2_reg has no actual or default value [D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd:109]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd:45]
INFO: [VRFC 10-240] VHDL file D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/FPU_Division_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPU_Division_Sim
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/Exceptions_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Exceptions_Sim
ERROR: [VRFC 10-149] 'exceptions' is not compiled in library xil_defaultlib [D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/Exceptions_Sim.vhd:50]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/Exceptions_Sim.vhd:40]
INFO: [VRFC 10-240] VHDL file D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/Exceptions_Sim.vhd ignored due to errors
