{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1467253172031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1467253172032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 19:19:31 2016 " "Processing started: Wed Jun 29 19:19:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1467253172032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1467253172032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_115_combinationalLogicDesign -c de2_115_combinationalLogicDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_115_combinationalLogicDesign -c de2_115_combinationalLogicDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1467253172032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1467253172316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/de2_115_combinationalLogicDesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/de2_115_combinationalLogicDesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_115_combinationalLogicDesign-topLevel " "Found design unit 1: de2_115_combinationalLogicDesign-topLevel" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1467253172813 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_115_combinationalLogicDesign " "Found entity 1: de2_115_combinationalLogicDesign" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467253172813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467253172813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/simpleLogicGates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/simpleLogicGates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simpleLogicGates-combinational " "Found design unit 1: simpleLogicGates-combinational" {  } { { "rtl/simpleLogicGates.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/simpleLogicGates.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1467253172815 ""} { "Info" "ISGN_ENTITY_NAME" "1 simpleLogicGates " "Found entity 1: simpleLogicGates" {  } { { "rtl/simpleLogicGates.vhd" "" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/simpleLogicGates.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467253172815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467253172815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_115_combinationalLogicDesign " "Elaborating entity \"de2_115_combinationalLogicDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1467253172877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleLogicGates simpleLogicGates:U0 " "Elaborating entity \"simpleLogicGates\" for hierarchy \"simpleLogicGates:U0\"" {  } { { "rtl/de2_115_combinationalLogicDesign.vhd" "U0" { Text "/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/rtl/de2_115_combinationalLogicDesign.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467253172889 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1467253173884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1467253174184 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1467253174184 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1467253174214 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1467253174214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1467253174214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1467253174214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1467253174269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 19:19:34 2016 " "Processing ended: Wed Jun 29 19:19:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1467253174269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1467253174269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1467253174269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1467253174269 ""}
