Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 26 19:08:49 2019
| Host         : JupiterSoftware running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_Overlay_wrapper_timing_summary_routed.rpt -pb Counter_Overlay_wrapper_timing_summary_routed.pb -rpx Counter_Overlay_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter_Overlay_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.351    -1772.987                    392                 5038        0.041        0.000                      0                 5038        2.000        0.000                       0                  2732  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
sys_clock                               {0.000 4.000}        8.000           125.000         
  clk_out1_Counter_Overlay_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_Counter_Overlay_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    3.735        0.000                      0                 4506        0.041        0.000                      0                 4506        4.020        0.000                       0                  2458  
sys_clock                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_Counter_Overlay_clk_wiz_0_0        2.683        0.000                      0                  268        0.084        0.000                      0                  268        3.500        0.000                       0                   270  
  clkfbout_Counter_Overlay_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                            clk_out1_Counter_Overlay_clk_wiz_0_0       -5.351    -1772.987                    392                  392        1.730        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.064ns (21.452%)  route 3.896ns (78.548%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.845     3.139    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X37Y101        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=108, routed)         1.225     4.820    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X37Y95         LUT4 (Prop_lut4_I1_O)        0.152     4.972 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.225     6.197    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.332     6.529 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.471     7.000    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0
    SLICE_X36Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.124 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.975     8.099    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.562    12.742    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    Counter_Overlay_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 2.675ns (43.246%)  route 3.511ns (56.754%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.844     3.138    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X36Y104        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDSE (Prop_fdse_C_Q)         0.478     3.616 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.777     4.393    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.321     4.714 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           1.004     5.718    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y106        LUT5 (Prop_lut5_I2_O)        0.356     6.074 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.904     6.978    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.332     7.310 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.310    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.843 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.843    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.166 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.825     8.992    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y103        LUT3 (Prop_lut3_I0_O)        0.332     9.324 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.324    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y103        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.699    12.878    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y103        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    13.125    
                         clock uncertainty           -0.154    12.971    
    SLICE_X30Y103        FDRE (Setup_fdre_C_D)        0.118    13.089    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 2.795ns (45.630%)  route 3.330ns (54.370%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.844     3.138    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X36Y104        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDSE (Prop_fdse_C_Q)         0.478     3.616 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.777     4.393    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.321     4.714 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           1.004     5.718    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y106        LUT5 (Prop_lut5_I2_O)        0.356     6.074 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.904     6.978    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.332     7.310 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.310    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.843 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.843    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.960 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.283 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.645     8.928    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.335     9.263 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.263    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X31Y105        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.699    12.878    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y105        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.125    
                         clock uncertainty           -0.154    12.971    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.075    13.046    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 2.785ns (46.048%)  route 3.263ns (53.952%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.844     3.138    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X36Y104        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDSE (Prop_fdse_C_Q)         0.478     3.616 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.777     4.393    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.321     4.714 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           1.004     5.718    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y106        LUT5 (Prop_lut5_I2_O)        0.356     6.074 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.904     6.978    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y104        LUT4 (Prop_lut4_I3_O)        0.332     7.310 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.310    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.843 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.843    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.960 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.960    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X30Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.275 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.578     8.853    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.333     9.186 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.186    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X31Y105        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.699    12.878    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y105        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.125    
                         clock uncertainty           -0.154    12.971    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.075    13.046    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.773ns (14.109%)  route 4.706ns (85.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.845     3.139    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDSE (Prop_fdse_C_Q)         0.478     3.617 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          1.593     5.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.295     5.505 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=48, routed)          3.113     8.618    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.580    12.760    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.773ns (14.109%)  route 4.706ns (85.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.845     3.139    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDSE (Prop_fdse_C_Q)         0.478     3.617 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          1.593     5.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.295     5.505 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=48, routed)          3.113     8.618    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.580    12.760    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.773ns (14.109%)  route 4.706ns (85.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.845     3.139    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDSE (Prop_fdse_C_Q)         0.478     3.617 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          1.593     5.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.295     5.505 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=48, routed)          3.113     8.618    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.580    12.760    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.773ns (14.109%)  route 4.706ns (85.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.845     3.139    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDSE (Prop_fdse_C_Q)         0.478     3.617 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          1.593     5.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.295     5.505 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=48, routed)          3.113     8.618    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.580    12.760    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.773ns (14.109%)  route 4.706ns (85.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.845     3.139    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDSE (Prop_fdse_C_Q)         0.478     3.617 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          1.593     5.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.295     5.505 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=48, routed)          3.113     8.618    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.580    12.760    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.773ns (14.109%)  route 4.706ns (85.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.845     3.139    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y100        FDSE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDSE (Prop_fdse_C_Q)         0.478     3.617 f  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          1.593     5.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X28Y100        LUT3 (Prop_lut3_I1_O)        0.295     5.505 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__1/O
                         net (fo=48, routed)          3.113     8.618    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]_0[0]
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.580    12.760    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.205    12.515    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  3.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.148ns (36.728%)  route 0.255ns (63.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.574     0.910    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.255     1.313    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X30Y102        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.931     1.297    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.010     1.272    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.558     0.894    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y94         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.132     1.167    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X36Y94         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.824     1.190    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y94         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.639     0.975    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDSE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.191     1.307    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.352 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.352    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.825     1.191    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.639     0.975    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDSE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.191     1.307    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.352 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.352    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[2]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.825     1.191    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.046%)  route 0.165ns (46.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.639     0.975    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y101        FDSE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDSE (Prop_fdse_C_Q)         0.141     1.116 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.165     1.281    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X41Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.326 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1/O
                         net (fo=1, routed)           0.000     1.326    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0
    SLICE_X41Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.825     1.191    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_rdack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.421%)  route 0.274ns (59.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.556     0.892    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=6, routed)           0.274     1.307    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/bus2ip_rnw
    SLICE_X50Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.352 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/ip2bus_rdack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.352    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_rdack_i
    SLICE_X50Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_rdack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.821     1.187    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X50Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_rdack_i_D1_reg/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121     1.273    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_rdack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.698%)  route 0.335ns (64.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.557     0.893    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=7, routed)           0.335     1.369    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]
    SLICE_X44Y100        LUT5 (Prop_lut5_I3_O)        0.045     1.414 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.414    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_out[0]
    SLICE_X44Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.911     1.277    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.588%)  route 0.120ns (48.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.557     0.893    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.120     1.141    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y91         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.824     1.190    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.055    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.933%)  route 0.210ns (53.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.639     0.975    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y102        FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=3, routed)           0.210     1.326    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr[0]
    SLICE_X46Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.371 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1/O
                         net (fo=1, routed)           0.000     1.371    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]_0
    SLICE_X46Y98         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.825     1.191    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y98         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.231ns (43.164%)  route 0.304ns (56.836%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.559     0.895    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X33Y99         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/Q
                         net (fo=1, routed)           0.110     1.146    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_2
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.191 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__4/O
                         net (fo=3, routed)           0.194     1.385    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_i
    SLICE_X35Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.430 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1__0/O
                         net (fo=1, routed)           0.000     1.430    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_2
    SLICE_X35Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.912     1.278    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X35Y100        FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.092     1.335    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y100   Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y98    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y97    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X49Y101   Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y101   Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y105   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y105   Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.482ns (29.728%)  route 3.503ns (70.272%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.305 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.655     3.914    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.474     6.305    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.567     6.872    
                         clock uncertainty           -0.069     6.802    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     6.597    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.482ns (29.728%)  route 3.503ns (70.272%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.305 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.655     3.914    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.474     6.305    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/C
                         clock pessimism              0.567     6.872    
                         clock uncertainty           -0.069     6.802    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     6.597    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.482ns (29.728%)  route 3.503ns (70.272%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.305 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.655     3.914    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.474     6.305    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.567     6.872    
                         clock uncertainty           -0.069     6.802    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     6.597    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.482ns (29.728%)  route 3.503ns (70.272%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.305 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.655     3.914    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.474     6.305    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.567     6.872    
                         clock uncertainty           -0.069     6.802    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     6.597    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.482ns (29.728%)  route 3.503ns (70.272%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.305 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.655     3.914    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.474     6.305    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                         clock pessimism              0.567     6.872    
                         clock uncertainty           -0.069     6.802    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     6.597    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.482ns (29.728%)  route 3.503ns (70.272%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.305 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.655     3.914    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.474     6.305    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                         clock pessimism              0.567     6.872    
                         clock uncertainty           -0.069     6.802    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     6.597    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.482ns (29.728%)  route 3.503ns (70.272%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.305 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.655     3.914    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.474     6.305    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]/C
                         clock pessimism              0.567     6.872    
                         clock uncertainty           -0.069     6.802    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     6.597    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[8]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.482ns (29.728%)  route 3.503ns (70.272%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 6.305 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.655     3.914    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.474     6.305    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.567     6.872    
                         clock uncertainty           -0.069     6.802    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     6.597    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          6.597    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.482ns (29.640%)  route 3.518ns (70.360%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 6.302 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.669     3.929    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.471     6.302    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]/C
                         clock pessimism              0.567     6.869    
                         clock uncertainty           -0.069     6.799    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169     6.630    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.482ns (29.640%)  route 3.518ns (70.360%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 6.302 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.071ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.645    -1.071    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.615 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           1.290     0.675    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X51Y87         LUT4 (Prop_lut4_I3_O)        0.124     0.799 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.799    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_i_7_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.349 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.349    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.463 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.463    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X51Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.577 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.558     3.135    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X47Y86         LUT4 (Prop_lut4_I1_O)        0.124     3.259 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.669     3.929    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.471     6.302    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y83         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                         clock pessimism              0.567     6.869    
                         clock uncertainty           -0.069     6.799    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169     6.630    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                          6.630    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  2.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.037%)  route 0.145ns (26.963%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.556    -0.675    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y98         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/Q
                         net (fo=4, routed)           0.145    -0.390    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.230 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.230    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.191 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.190    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.136 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.136    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1_n_7
    SLICE_X48Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.911    -0.829    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.576%)  route 0.145ns (26.424%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.556    -0.675    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y98         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/Q
                         net (fo=4, routed)           0.145    -0.390    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.230 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.230    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.191 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.190    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.125 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1_n_5
    SLICE_X48Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.911    -0.829    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.430ns (74.724%)  route 0.145ns (25.276%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.556    -0.675    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y98         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/Q
                         net (fo=4, routed)           0.145    -0.390    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.230 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.230    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.191 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.190    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.100 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.100    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1_n_6
    SLICE_X48Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.911    -0.829    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.430ns (74.724%)  route 0.145ns (25.276%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.556    -0.675    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y98         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/Q
                         net (fo=4, routed)           0.145    -0.390    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.230 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.230    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.191 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.190    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[24]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.100 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.100    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1_n_4
    SLICE_X48Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.911    -0.829    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y100        FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.557    -0.674    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y97         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=3, routed)           0.175    -0.335    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/Op1[0]
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.045    -0.290 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1/O
                         net (fo=1, routed)           0.000    -0.290    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.825    -0.915    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y97         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                         clock pessimism              0.240    -0.674    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.120    -0.554    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.575    -0.656    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/Q
                         net (fo=4, routed)           0.120    -0.395    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.287    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1_n_4
    SLICE_X29Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.843    -0.897    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]/C
                         clock pessimism              0.240    -0.656    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.105    -0.551    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.571    -0.660    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y83         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/Q
                         net (fo=4, routed)           0.120    -0.399    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
    SLICE_X29Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.291 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.291    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]_i_1_n_4
    SLICE_X29Y83         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.837    -0.903    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y83         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.242    -0.660    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.105    -0.555    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.572    -0.659    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y84         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.398    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.290 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.290    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_4
    SLICE_X29Y84         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.838    -0.902    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y84         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                         clock pessimism              0.242    -0.659    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.105    -0.554    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.571    -0.660    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X27Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=3, routed)           0.170    -0.349    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/Op1[0]
    SLICE_X27Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.304 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1/O
                         net (fo=1, routed)           0.000    -0.304    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_i_1_n_0
    SLICE_X27Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.841    -0.899    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X27Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                         clock pessimism              0.238    -0.660    
    SLICE_X27Y88         FDRE (Hold_fdre_C_D)         0.091    -0.569    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.572    -0.659    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y84         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/Q
                         net (fo=4, routed)           0.115    -0.403    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
    SLICE_X29Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.288 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.288    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_7
    SLICE_X29Y84         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.838    -0.902    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y84         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.242    -0.659    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.105    -0.554    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Counter_Overlay_i/t_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y30      Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y32      Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y33      Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y31      Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X27Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y83     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X29Y85     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X48Y86     Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y86     Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y85     Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y85     Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y86     Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y86     Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X48Y86     Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X27Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X27Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y88     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y85     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y85     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y85     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y85     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y86     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y86     Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0
  To Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   Counter_Overlay_i/t_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :          392  Failing Endpoints,  Worst Slack       -5.351ns,  Total Violation    -1772.987ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.927ns  (logic 0.580ns (30.098%)  route 1.347ns (69.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 30.307 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.725    34.872    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.476    30.307    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.000    30.307    
                         clock uncertainty           -0.262    30.045    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524    29.521    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.521    
                         arrival time                         -34.872    
  -------------------------------------------------------------------
                         slack                                 -5.351    

Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.927ns  (logic 0.580ns (30.098%)  route 1.347ns (69.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 30.307 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.725    34.872    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.476    30.307    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.000    30.307    
                         clock uncertainty           -0.262    30.045    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524    29.521    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.521    
                         arrival time                         -34.872    
  -------------------------------------------------------------------
                         slack                                 -5.351    

Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.927ns  (logic 0.580ns (30.098%)  route 1.347ns (69.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 30.307 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.725    34.872    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.476    30.307    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.000    30.307    
                         clock uncertainty           -0.262    30.045    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524    29.521    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.521    
                         arrival time                         -34.872    
  -------------------------------------------------------------------
                         slack                                 -5.351    

Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.927ns  (logic 0.580ns (30.098%)  route 1.347ns (69.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.693ns = ( 30.307 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.725    34.872    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.476    30.307    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y88         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.000    30.307    
                         clock uncertainty           -0.262    30.045    
    SLICE_X38Y88         FDRE (Setup_fdre_C_R)       -0.524    29.521    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.521    
                         arrival time                         -34.872    
  -------------------------------------------------------------------
                         slack                                 -5.351    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.364%)  route 1.330ns (69.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 30.308 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.708    34.855    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.477    30.308    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                         clock pessimism              0.000    30.308    
                         clock uncertainty           -0.262    30.046    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.524    29.522    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         29.522    
                         arrival time                         -34.855    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.364%)  route 1.330ns (69.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 30.308 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.708    34.855    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.477    30.308    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                         clock pessimism              0.000    30.308    
                         clock uncertainty           -0.262    30.046    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.524    29.522    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         29.522    
                         arrival time                         -34.855    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.364%)  route 1.330ns (69.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 30.308 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.708    34.855    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.477    30.308    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]/C
                         clock pessimism              0.000    30.308    
                         clock uncertainty           -0.262    30.046    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.524    29.522    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         29.522    
                         arrival time                         -34.855    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.364%)  route 1.330ns (69.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 30.308 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.708    34.855    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.477    30.308    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[9]/C
                         clock pessimism              0.000    30.308    
                         clock uncertainty           -0.262    30.046    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.524    29.522    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         29.522    
                         arrival time                         -34.855    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.472%)  route 1.206ns (67.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 30.308 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.584    34.731    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.477    30.308    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.000    30.308    
                         clock uncertainty           -0.262    30.046    
    SLICE_X38Y89         FDRE (Setup_fdre_C_R)       -0.524    29.522    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         29.522    
                         arrival time                         -34.731    
  -------------------------------------------------------------------
                         slack                                 -5.209    

Slack (VIOLATED) :        -5.209ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.472%)  route 1.206ns (67.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 30.308 - 32.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 32.945 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.651    32.945    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456    33.401 f  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.622    34.023    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124    34.147 r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.584    34.731    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X38Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         1.477    30.308    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X38Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
                         clock pessimism              0.000    30.308    
                         clock uncertainty           -0.262    30.046    
    SLICE_X38Y89         FDRE (Setup_fdre_C_R)       -0.524    29.522    Counter_Overlay_i/CTR_CH3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         29.522    
                         arrival time                         -34.731    
  -------------------------------------------------------------------
                         slack                                 -5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.575     0.911    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y91         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.075     1.113    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/D[29]
    SLICE_X28Y91         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.843    -0.897    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y91         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/C
                         clock pessimism              0.000    -0.897    
                         clock uncertainty            0.262    -0.634    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.018    -0.616    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.735ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.146%)  route 0.124ns (46.854%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.556     0.892    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.124     1.157    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/D[7]
    SLICE_X46Y96         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.824    -0.916    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y96         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.262    -0.653    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.075    -0.578    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.475%)  route 0.128ns (47.525%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.575     0.911    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.128     1.179    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/D[9]
    SLICE_X28Y91         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.843    -0.897    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y91         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.000    -0.897    
                         clock uncertainty            0.262    -0.634    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.078    -0.556    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.695%)  route 0.127ns (47.305%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.572     0.908    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y86         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.127     1.175    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/D[1]
    SLICE_X30Y86         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.839    -0.901    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X30Y86         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]/C
                         clock pessimism              0.000    -0.901    
                         clock uncertainty            0.262    -0.638    
    SLICE_X30Y86         FDRE (Hold_fdre_C_D)         0.076    -0.562    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.695%)  route 0.127ns (47.305%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.574     0.910    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.127     1.177    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/D[14]
    SLICE_X26Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.841    -0.899    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X26Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    -0.899    
                         clock uncertainty            0.262    -0.636    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.076    -0.560    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.776%)  route 0.126ns (47.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.575     0.911    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y90         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.126     1.178    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/D[13]
    SLICE_X26Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.841    -0.899    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X26Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/C
                         clock pessimism              0.000    -0.899    
                         clock uncertainty            0.262    -0.636    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.076    -0.560    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.355%)  route 0.128ns (47.645%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.556     0.892    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y96         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.128     1.161    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/D[15]
    SLICE_X43Y97         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.825    -0.915    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y97         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.262    -0.652    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.075    -0.577    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.914%)  route 0.131ns (48.086%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.574     0.910    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.131     1.181    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/D[11]
    SLICE_X26Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.841    -0.899    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X26Y89         FDRE                                         r  Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]/C
                         clock pessimism              0.000    -0.899    
                         clock uncertainty            0.262    -0.636    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.075    -0.561    Counter_Overlay_i/CTR_CH0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.553     0.889    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.111     1.164    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/D[9]
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.820    -0.920    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y87         FDRE                                         r  Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.262    -0.657    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.078    -0.579    Counter_Overlay_i/CTR_CH2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.556     0.892    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y96         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.122     1.155    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/D[19]
    SLICE_X46Y96         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=268, routed)         0.824    -0.916    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y96         FDRE                                         r  Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.262    -0.653    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.064    -0.589    Counter_Overlay_i/CTR_CH1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.744    





