--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml mod_Add.twx mod_Add.ncd -o mod_Add.twr mod_Add.pcf

Design file:              mod_Add.ncd
Physical constraint file: mod_Add.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in_A<0>     |    0.858(R)|    0.644(R)|clk_BUFGP         |   0.000|
in_A<1>     |    1.411(R)|    0.133(R)|clk_BUFGP         |   0.000|
in_A<2>     |    0.719(R)|    0.561(R)|clk_BUFGP         |   0.000|
in_A<3>     |    1.528(R)|    0.272(R)|clk_BUFGP         |   0.000|
in_A<4>     |    1.256(R)|    0.119(R)|clk_BUFGP         |   0.000|
in_A<5>     |    1.172(R)|    0.192(R)|clk_BUFGP         |   0.000|
in_A<6>     |    1.549(R)|    0.512(R)|clk_BUFGP         |   0.000|
in_A<7>     |    1.166(R)|    0.544(R)|clk_BUFGP         |   0.000|
in_A<8>     |    1.463(R)|    0.583(R)|clk_BUFGP         |   0.000|
in_A<9>     |    0.942(R)|    0.596(R)|clk_BUFGP         |   0.000|
in_A<10>    |    7.964(R)|    0.281(R)|clk_BUFGP         |   0.000|
in_A<11>    |    7.921(R)|    0.334(R)|clk_BUFGP         |   0.000|
in_A<12>    |    6.356(R)|    0.595(R)|clk_BUFGP         |   0.000|
in_A<13>    |    8.741(R)|    0.242(R)|clk_BUFGP         |   0.000|
in_A<14>    |    8.671(R)|    0.182(R)|clk_BUFGP         |   0.000|
in_A<15>    |    0.607(R)|    0.611(R)|clk_BUFGP         |   0.000|
in_B<0>     |    0.856(R)|    0.570(R)|clk_BUFGP         |   0.000|
in_B<1>     |    0.693(R)|    0.796(R)|clk_BUFGP         |   0.000|
in_B<2>     |    0.993(R)|    0.545(R)|clk_BUFGP         |   0.000|
in_B<3>     |    0.901(R)|    0.621(R)|clk_BUFGP         |   0.000|
in_B<4>     |    0.902(R)|    0.674(R)|clk_BUFGP         |   0.000|
in_B<5>     |    0.569(R)|    0.854(R)|clk_BUFGP         |   0.000|
in_B<6>     |    0.778(R)|    0.866(R)|clk_BUFGP         |   0.000|
in_B<7>     |    0.741(R)|    0.834(R)|clk_BUFGP         |   0.000|
in_B<8>     |    1.085(R)|    0.857(R)|clk_BUFGP         |   0.000|
in_B<9>     |    0.674(R)|    0.899(R)|clk_BUFGP         |   0.000|
in_B<10>    |    8.349(R)|    0.865(R)|clk_BUFGP         |   0.000|
in_B<11>    |    8.220(R)|    0.373(R)|clk_BUFGP         |   0.000|
in_B<12>    |    7.419(R)|    0.119(R)|clk_BUFGP         |   0.000|
in_B<13>    |    9.920(R)|    0.505(R)|clk_BUFGP         |   0.000|
in_B<14>    |    9.123(R)|    0.365(R)|clk_BUFGP         |   0.000|
in_B<15>    |    0.572(R)|    0.643(R)|clk_BUFGP         |   0.000|
in_En       |    2.363(R)|    0.660(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out_Out<0>  |    7.107(R)|clk_BUFGP         |   0.000|
out_Out<1>  |    6.626(R)|clk_BUFGP         |   0.000|
out_Out<2>  |    6.930(R)|clk_BUFGP         |   0.000|
out_Out<3>  |    7.083(R)|clk_BUFGP         |   0.000|
out_Out<4>  |    6.934(R)|clk_BUFGP         |   0.000|
out_Out<5>  |    6.659(R)|clk_BUFGP         |   0.000|
out_Out<6>  |    6.873(R)|clk_BUFGP         |   0.000|
out_Out<7>  |    6.866(R)|clk_BUFGP         |   0.000|
out_Out<8>  |    6.631(R)|clk_BUFGP         |   0.000|
out_Out<9>  |    6.640(R)|clk_BUFGP         |   0.000|
out_Out<10> |    6.616(R)|clk_BUFGP         |   0.000|
out_Out<11> |    6.625(R)|clk_BUFGP         |   0.000|
out_Out<12> |    6.928(R)|clk_BUFGP         |   0.000|
out_Out<13> |    6.625(R)|clk_BUFGP         |   0.000|
out_Out<14> |    6.868(R)|clk_BUFGP         |   0.000|
out_Out<15> |    6.871(R)|clk_BUFGP         |   0.000|
out_Ready   |    6.669(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.211|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 12 07:39:40 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



