
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _48_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _49_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     3    0.03    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ _48_/CLK (sky130_fd_sc_hd__dfxtp_4)
     9    0.06    0.17    0.44    0.68 ^ _48_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_out.in[2] (net)
                  0.17    0.00    0.68 ^ _21_/C_N (sky130_fd_sc_hd__or4bb_4)
     5    0.01    0.11    0.59    1.27 v _21_/X (sky130_fd_sc_hd__or4bb_4)
                                         _05_ (net)
                  0.11    0.00    1.27 v _44_/B (sky130_fd_sc_hd__and4b_2)
     1    0.00    0.04    0.22    1.49 v _44_/X (sky130_fd_sc_hd__and4b_2)
                                         _19_ (net)
                  0.04    0.00    1.49 v _45_/A (sky130_fd_sc_hd__buf_2)
     1    0.01    0.04    0.14    1.62 v _45_/X (sky130_fd_sc_hd__buf_2)
                                         _03_ (net)
                  0.04    0.00    1.62 v _49_/D (sky130_fd_sc_hd__dfxtp_4)
                                  1.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11   10.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00   10.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11   10.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00   10.22 ^ _49_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00   10.22   clock reconvergence pessimism
                         -0.11   10.11   library setup time
                                 10.11   data required time
-----------------------------------------------------------------------------
                                 10.11   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  8.49   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 27 partially unannotated drivers.
 clk
 _20_/X
 _21_/X
 _22_/X
 _23_/X
 _24_/X
 _25_/X
 _26_/X
 _28_/Y
 _29_/Y
 _30_/Y
 _33_/Y
 _34_/Y
 _35_/X
 _37_/X
 _38_/Y
 _41_/X
 _44_/X
 _45_/X
 _46_/Q
 _47_/Q
 _48_/Q
 _49_/Q
 _50_/X
 clkbuf_0_clk/X
 clkbuf_1_1__f_clk/X
 input1/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 7 unconstrained endpoints.
  out[0]
  out[1]
  out[2]
  out[3]
  out[4]
  out[5]
  out[6]
