// Seed: 567507160
module module_0 (
    output wand id_0,
    input wand id_1,
    input tri1 id_2,
    input wor module_0
    , id_19,
    output supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri1 id_8,
    input supply1 id_9,
    output wor id_10,
    input wand id_11,
    output wire id_12,
    output tri0 id_13,
    input supply1 id_14,
    input tri id_15,
    output tri1 id_16,
    input tri id_17
);
  assign id_19 = id_17 ? -1 : id_14;
endmodule
module module_1 #(
    parameter id_1 = 32'd44,
    parameter id_6 = 32'd26,
    parameter id_8 = 32'd22
) (
    input supply1 id_0,
    input tri _id_1,
    output wor id_2,
    input tri0 id_3
);
  wire id_5 = id_1;
  uwire _id_6 = 1;
  wire [-1 : id_1] id_7 = id_3;
  assign id_2 = id_1 >= id_5#(
      .id_1(1),
      .id_1(-1),
      .id_3(1),
      .id_1(1),
      .id_0(1),
      .id_6(1 != 1 ^ 1)
  );
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3
  );
  wire _id_8 = id_7;
  wire [id_6 : id_8] id_9 = id_8;
  assign id_9 = id_9;
endmodule
