
NixieClock3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f6c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  080050fc  080050fc  000060fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058b4  080058b4  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080058b4  080058b4  000068b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058bc  080058bc  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058bc  080058bc  000068bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080058c0  080058c0  000068c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080058c4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008ec  2000005c  08005920  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000948  08005920  00007948  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e106  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002530  00000000  00000000  00015192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  000176c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000086a  00000000  00000000  000181c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000207a4  00000000  00000000  00018a32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e015  00000000  00000000  000391d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1295  00000000  00000000  000471eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108480  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000303c  00000000  00000000  001084c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0010b500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080050e4 	.word	0x080050e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080050e4 	.word	0x080050e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <uartSend>:
char *LED_OFF = "<p>LED1 Status: OFF</p><a class=\"button button-on\" href=\"/ledon\">ON</a>";
char *Terminate = "</body></html>";


static void uartSend (char *str)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(wifi_uart, (uint8_t *) str, strlen (str), 1000);
 80005b4:	6878      	ldr	r0, [r7, #4]
 80005b6:	f7ff fe0b 	bl	80001d0 <strlen>
 80005ba:	4603      	mov	r3, r0
 80005bc:	b29a      	uxth	r2, r3
 80005be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005c2:	6879      	ldr	r1, [r7, #4]
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <uartSend+0x28>)
 80005c6:	f002 fe6d 	bl	80032a4 <HAL_UART_Transmit>
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	2000008c 	.word	0x2000008c

080005d8 <debugLog>:

static void debugLog (char *str)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(pc_uart, (uint8_t *) str, strlen (str), 1000);
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f7ff fdf5 	bl	80001d0 <strlen>
 80005e6:	4603      	mov	r3, r0
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005ee:	6879      	ldr	r1, [r7, #4]
 80005f0:	4803      	ldr	r0, [pc, #12]	@ (8000600 <debugLog+0x28>)
 80005f2:	f002 fe57 	bl	80032a4 <HAL_UART_Transmit>
}
 80005f6:	bf00      	nop
 80005f8:	3708      	adds	r7, #8
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	20000114 	.word	0x20000114

08000604 <ESP_Init>:

/*****************************************************************************************************************************************/

int ESP_Init (char *SSID, char *PASSWD)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b098      	sub	sp, #96	@ 0x60
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
 800060c:	6039      	str	r1, [r7, #0]
	char data[80];

	Ringbuf_Init();
 800060e:	f000 fc01 	bl	8000e14 <Ringbuf_Init>

//	uartSend("AT+RST\r\n");
	debugLog("STARTING.");
 8000612:	4869      	ldr	r0, [pc, #420]	@ (80007b8 <ESP_Init+0x1b4>)
 8000614:	f7ff ffe0 	bl	80005d8 <debugLog>
	for (int i=0; i<5; i++)
 8000618:	2300      	movs	r3, #0
 800061a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800061c:	e009      	b.n	8000632 <ESP_Init+0x2e>
	{
		debugLog(".");
 800061e:	4867      	ldr	r0, [pc, #412]	@ (80007bc <ESP_Init+0x1b8>)
 8000620:	f7ff ffda 	bl	80005d8 <debugLog>
		HAL_Delay(1000);
 8000624:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000628:	f000 fefe 	bl	8001428 <HAL_Delay>
	for (int i=0; i<5; i++)
 800062c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800062e:	3301      	adds	r3, #1
 8000630:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000632:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000634:	2b04      	cmp	r3, #4
 8000636:	ddf2      	ble.n	800061e <ESP_Init+0x1a>
	}

	/********* AT **********/
	uartSend("AT\r\n");
 8000638:	4861      	ldr	r0, [pc, #388]	@ (80007c0 <ESP_Init+0x1bc>)
 800063a:	f7ff ffb7 	bl	80005ac <uartSend>
	if(isConfirmed(1000) != 1)
 800063e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000642:	f000 fc51 	bl	8000ee8 <isConfirmed>
 8000646:	4603      	mov	r3, r0
 8000648:	2b01      	cmp	r3, #1
 800064a:	d004      	beq.n	8000656 <ESP_Init+0x52>
	{
		debugLog("failed at AT\r\n");
 800064c:	485d      	ldr	r0, [pc, #372]	@ (80007c4 <ESP_Init+0x1c0>)
 800064e:	f7ff ffc3 	bl	80005d8 <debugLog>
		return 0;
 8000652:	2300      	movs	r3, #0
 8000654:	e0ac      	b.n	80007b0 <ESP_Init+0x1ac>
	}
	debugLog("AT---->OK\r\n");
 8000656:	485c      	ldr	r0, [pc, #368]	@ (80007c8 <ESP_Init+0x1c4>)
 8000658:	f7ff ffbe 	bl	80005d8 <debugLog>
	HAL_Delay (1000);
 800065c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000660:	f000 fee2 	bl	8001428 <HAL_Delay>

	/********* AT+CWMODE=1 **********/
	uartSend("AT+CWMODE=1\r\n");
 8000664:	4859      	ldr	r0, [pc, #356]	@ (80007cc <ESP_Init+0x1c8>)
 8000666:	f7ff ffa1 	bl	80005ac <uartSend>
	if(isConfirmed(2000) != 1)
 800066a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800066e:	f000 fc3b 	bl	8000ee8 <isConfirmed>
 8000672:	4603      	mov	r3, r0
 8000674:	2b01      	cmp	r3, #1
 8000676:	d004      	beq.n	8000682 <ESP_Init+0x7e>
	{
		debugLog("failed at CWMODE\r\n");
 8000678:	4855      	ldr	r0, [pc, #340]	@ (80007d0 <ESP_Init+0x1cc>)
 800067a:	f7ff ffad 	bl	80005d8 <debugLog>
		return 0;
 800067e:	2300      	movs	r3, #0
 8000680:	e096      	b.n	80007b0 <ESP_Init+0x1ac>
	}
	debugLog("CW MODE---->1\r\n");
 8000682:	4854      	ldr	r0, [pc, #336]	@ (80007d4 <ESP_Init+0x1d0>)
 8000684:	f7ff ffa8 	bl	80005d8 <debugLog>
	HAL_Delay (1000);
 8000688:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800068c:	f000 fecc 	bl	8001428 <HAL_Delay>

	/********* AT+CWJAP="SSID","PASSWD" **********/
	debugLog("connecting... to the provided AP\r\n");
 8000690:	4851      	ldr	r0, [pc, #324]	@ (80007d8 <ESP_Init+0x1d4>)
 8000692:	f7ff ffa1 	bl	80005d8 <debugLog>
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8000696:	f107 0008 	add.w	r0, r7, #8
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	687a      	ldr	r2, [r7, #4]
 800069e:	494f      	ldr	r1, [pc, #316]	@ (80007dc <ESP_Init+0x1d8>)
 80006a0:	f004 f880 	bl	80047a4 <siprintf>
	uartSend(data);
 80006a4:	f107 0308 	add.w	r3, r7, #8
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff ff7f 	bl	80005ac <uartSend>
	if(waitFor("GOT IP", 10000) != 1)
 80006ae:	f242 7110 	movw	r1, #10000	@ 0x2710
 80006b2:	484b      	ldr	r0, [pc, #300]	@ (80007e0 <ESP_Init+0x1dc>)
 80006b4:	f000 fc3c 	bl	8000f30 <waitFor>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b01      	cmp	r3, #1
 80006bc:	d004      	beq.n	80006c8 <ESP_Init+0xc4>
	{
		debugLog("failed to connect to the provided SSID\r\n");
 80006be:	4849      	ldr	r0, [pc, #292]	@ (80007e4 <ESP_Init+0x1e0>)
 80006c0:	f7ff ff8a 	bl	80005d8 <debugLog>
		return 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	e073      	b.n	80007b0 <ESP_Init+0x1ac>
	}
	sprintf (data, "Connected to,\"%s\"\r\n", SSID);
 80006c8:	f107 0308 	add.w	r3, r7, #8
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	4946      	ldr	r1, [pc, #280]	@ (80007e8 <ESP_Init+0x1e4>)
 80006d0:	4618      	mov	r0, r3
 80006d2:	f004 f867 	bl	80047a4 <siprintf>
	debugLog(data);
 80006d6:	f107 0308 	add.w	r3, r7, #8
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff ff7c 	bl	80005d8 <debugLog>
	debugLog("Waiting for 5 seconds\r\n");
 80006e0:	4842      	ldr	r0, [pc, #264]	@ (80007ec <ESP_Init+0x1e8>)
 80006e2:	f7ff ff79 	bl	80005d8 <debugLog>
	/* send dummy */
//	uartSend("AT\r\n");
	HAL_Delay (4000);
 80006e6:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80006ea:	f000 fe9d 	bl	8001428 <HAL_Delay>

	/* sending dummy data */
	Ringbuf_Reset();
 80006ee:	f000 fbcd 	bl	8000e8c <Ringbuf_Reset>
	HAL_Delay (1000);
 80006f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006f6:	f000 fe97 	bl	8001428 <HAL_Delay>



	/********* AT+CIFSR **********/
	uartSend("AT+CIFSR\r\n");
 80006fa:	483d      	ldr	r0, [pc, #244]	@ (80007f0 <ESP_Init+0x1ec>)
 80006fc:	f7ff ff56 	bl	80005ac <uartSend>
	if (waitFor("CIFSR:STAIP,\"", 5000) != 1)
 8000700:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000704:	483b      	ldr	r0, [pc, #236]	@ (80007f4 <ESP_Init+0x1f0>)
 8000706:	f000 fc13 	bl	8000f30 <waitFor>
 800070a:	4603      	mov	r3, r0
 800070c:	2b01      	cmp	r3, #1
 800070e:	d004      	beq.n	800071a <ESP_Init+0x116>
	{
		debugLog("failed to get the STATIC IP Step 1\r\n");
 8000710:	4839      	ldr	r0, [pc, #228]	@ (80007f8 <ESP_Init+0x1f4>)
 8000712:	f7ff ff61 	bl	80005d8 <debugLog>
		return 0;
 8000716:	2300      	movs	r3, #0
 8000718:	e04a      	b.n	80007b0 <ESP_Init+0x1ac>
	}
	if (copyUpto("\"",buffer, 3000) != 1)
 800071a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800071e:	4937      	ldr	r1, [pc, #220]	@ (80007fc <ESP_Init+0x1f8>)
 8000720:	4837      	ldr	r0, [pc, #220]	@ (8000800 <ESP_Init+0x1fc>)
 8000722:	f000 fca1 	bl	8001068 <copyUpto>
 8000726:	4603      	mov	r3, r0
 8000728:	2b01      	cmp	r3, #1
 800072a:	d004      	beq.n	8000736 <ESP_Init+0x132>
	{
		debugLog("failed to get the STATIC IP Step 2\r\n");
 800072c:	4835      	ldr	r0, [pc, #212]	@ (8000804 <ESP_Init+0x200>)
 800072e:	f7ff ff53 	bl	80005d8 <debugLog>
		return 0;
 8000732:	2300      	movs	r3, #0
 8000734:	e03c      	b.n	80007b0 <ESP_Init+0x1ac>
	}
	if(isConfirmed(2000) != 1)
 8000736:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800073a:	f000 fbd5 	bl	8000ee8 <isConfirmed>
 800073e:	4603      	mov	r3, r0
 8000740:	2b01      	cmp	r3, #1
 8000742:	d004      	beq.n	800074e <ESP_Init+0x14a>
	{
		debugLog("failed to get the STATIC IP Step 3\r\n");
 8000744:	4830      	ldr	r0, [pc, #192]	@ (8000808 <ESP_Init+0x204>)
 8000746:	f7ff ff47 	bl	80005d8 <debugLog>
		return 0;
 800074a:	2300      	movs	r3, #0
 800074c:	e030      	b.n	80007b0 <ESP_Init+0x1ac>
	}
	int len = strlen (buffer);
 800074e:	482b      	ldr	r0, [pc, #172]	@ (80007fc <ESP_Init+0x1f8>)
 8000750:	f7ff fd3e 	bl	80001d0 <strlen>
 8000754:	4603      	mov	r3, r0
 8000756:	65bb      	str	r3, [r7, #88]	@ 0x58
	buffer[len-1] = '\0';
 8000758:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800075a:	3b01      	subs	r3, #1
 800075c:	4a27      	ldr	r2, [pc, #156]	@ (80007fc <ESP_Init+0x1f8>)
 800075e:	2100      	movs	r1, #0
 8000760:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP ADDR: %s\r\n", buffer);
 8000762:	f107 0308 	add.w	r3, r7, #8
 8000766:	4a25      	ldr	r2, [pc, #148]	@ (80007fc <ESP_Init+0x1f8>)
 8000768:	4928      	ldr	r1, [pc, #160]	@ (800080c <ESP_Init+0x208>)
 800076a:	4618      	mov	r0, r3
 800076c:	f004 f81a 	bl	80047a4 <siprintf>
	debugLog(data);
 8000770:	f107 0308 	add.w	r3, r7, #8
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff2f 	bl	80005d8 <debugLog>
	HAL_Delay (1000);
 800077a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800077e:	f000 fe53 	bl	8001428 <HAL_Delay>

	/********* NTP **********/
	uartSend("AT+CIPSNTPCFG=1,0,\"pool.ntp.org\"\r\n");
 8000782:	4823      	ldr	r0, [pc, #140]	@ (8000810 <ESP_Init+0x20c>)
 8000784:	f7ff ff12 	bl	80005ac <uartSend>
	if(isConfirmed(1000) != 1)
 8000788:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800078c:	f000 fbac 	bl	8000ee8 <isConfirmed>
 8000790:	4603      	mov	r3, r0
 8000792:	2b01      	cmp	r3, #1
 8000794:	d004      	beq.n	80007a0 <ESP_Init+0x19c>
	{
		debugLog("failed at NTP\r\n");
 8000796:	481f      	ldr	r0, [pc, #124]	@ (8000814 <ESP_Init+0x210>)
 8000798:	f7ff ff1e 	bl	80005d8 <debugLog>
		return 0;
 800079c:	2300      	movs	r3, #0
 800079e:	e007      	b.n	80007b0 <ESP_Init+0x1ac>
	}
	debugLog("CIPNTP--->OK\r\n");
 80007a0:	481d      	ldr	r0, [pc, #116]	@ (8000818 <ESP_Init+0x214>)
 80007a2:	f7ff ff19 	bl	80005d8 <debugLog>
	HAL_Delay (1000);
 80007a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007aa:	f000 fe3d 	bl	8001428 <HAL_Delay>
	}
	debugLog("CIPSERVER---->OK\r\n");

	debugLog("Now Connect to the IP ADRESS\r\n");
*/
	return 1;
 80007ae:	2301      	movs	r3, #1

}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3760      	adds	r7, #96	@ 0x60
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	08005500 	.word	0x08005500
 80007bc:	0800550c 	.word	0x0800550c
 80007c0:	08005510 	.word	0x08005510
 80007c4:	08005518 	.word	0x08005518
 80007c8:	08005528 	.word	0x08005528
 80007cc:	08005534 	.word	0x08005534
 80007d0:	08005544 	.word	0x08005544
 80007d4:	08005558 	.word	0x08005558
 80007d8:	08005568 	.word	0x08005568
 80007dc:	0800558c 	.word	0x0800558c
 80007e0:	080055a4 	.word	0x080055a4
 80007e4:	080055ac 	.word	0x080055ac
 80007e8:	080055d8 	.word	0x080055d8
 80007ec:	080055ec 	.word	0x080055ec
 80007f0:	08005604 	.word	0x08005604
 80007f4:	08005610 	.word	0x08005610
 80007f8:	08005620 	.word	0x08005620
 80007fc:	20000078 	.word	0x20000078
 8000800:	08005648 	.word	0x08005648
 8000804:	0800564c 	.word	0x0800564c
 8000808:	08005674 	.word	0x08005674
 800080c:	0800569c 	.word	0x0800569c
 8000810:	080056ac 	.word	0x080056ac
 8000814:	080056d0 	.word	0x080056d0
 8000818:	080056e0 	.word	0x080056e0

0800081c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000820:	f000 fd8d 	bl	800133e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000824:	f000 f81e 	bl	8000864 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000828:	f000 f8fc 	bl	8000a24 <MX_GPIO_Init>
  MX_DMA_Init();
 800082c:	f000 f8dc 	bl	80009e8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000830:	f000 f8aa 	bl	8000988 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000834:	f000 f878 	bl	8000928 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
//  Ringbuf_Init();
  HAL_Delay(1000);
 8000838:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800083c:	f000 fdf4 	bl	8001428 <HAL_Delay>
  //külön kell resetelni
//  HAL_UART_Transmit(&huart1, (uint8_t *)"AT+RESTORE\r\n", 14, 1000);
//  HAL_UART_Transmit(&huart1, (uint8_t *)"AT+RST\r\n", 10, 1000);
//  HAL_Delay(10000);
 //while( ESP_Init("Viva la Bajot","negyvenketto42")!=1);
 while( ESP_Init("HUAWEI P30","peti1234")!=1)
 8000840:	e003      	b.n	800084a <main+0x2e>
 {
	 HAL_Delay(1000);//led villogjon
 8000842:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000846:	f000 fdef 	bl	8001428 <HAL_Delay>
 while( ESP_Init("HUAWEI P30","peti1234")!=1)
 800084a:	4904      	ldr	r1, [pc, #16]	@ (800085c <main+0x40>)
 800084c:	4804      	ldr	r0, [pc, #16]	@ (8000860 <main+0x44>)
 800084e:	f7ff fed9 	bl	8000604 <ESP_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b01      	cmp	r3, #1
 8000856:	d1f4      	bne.n	8000842 <main+0x26>
 }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <main+0x3c>
 800085c:	08005820 	.word	0x08005820
 8000860:	0800582c 	.word	0x0800582c

08000864 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b096      	sub	sp, #88	@ 0x58
 8000868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086a:	f107 0314 	add.w	r3, r7, #20
 800086e:	2244      	movs	r2, #68	@ 0x44
 8000870:	2100      	movs	r1, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f003 ffb8 	bl	80047e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000878:	463b      	mov	r3, r7
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	609a      	str	r2, [r3, #8]
 8000882:	60da      	str	r2, [r3, #12]
 8000884:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000886:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800088a:	f001 fb37 	bl	8001efc <HAL_PWREx_ControlVoltageScaling>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000894:	f000 f910 	bl	8000ab8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000898:	f001 fb12 	bl	8001ec0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800089c:	4b21      	ldr	r3, [pc, #132]	@ (8000924 <SystemClock_Config+0xc0>)
 800089e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80008a2:	4a20      	ldr	r2, [pc, #128]	@ (8000924 <SystemClock_Config+0xc0>)
 80008a4:	f023 0318 	bic.w	r3, r3, #24
 80008a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80008ac:	2314      	movs	r3, #20
 80008ae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008b0:	2301      	movs	r3, #1
 80008b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008b4:	2301      	movs	r3, #1
 80008b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008bc:	2360      	movs	r3, #96	@ 0x60
 80008be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c0:	2302      	movs	r3, #2
 80008c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80008c4:	2301      	movs	r3, #1
 80008c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008c8:	2301      	movs	r3, #1
 80008ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80008cc:	2328      	movs	r3, #40	@ 0x28
 80008ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008d0:	2307      	movs	r3, #7
 80008d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008d4:	2302      	movs	r3, #2
 80008d6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008d8:	2302      	movs	r3, #2
 80008da:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	4618      	mov	r0, r3
 80008e2:	f001 fb61 	bl	8001fa8 <HAL_RCC_OscConfig>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80008ec:	f000 f8e4 	bl	8000ab8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f0:	230f      	movs	r3, #15
 80008f2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f4:	2303      	movs	r3, #3
 80008f6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008fc:	2300      	movs	r3, #0
 80008fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000904:	463b      	mov	r3, r7
 8000906:	2104      	movs	r1, #4
 8000908:	4618      	mov	r0, r3
 800090a:	f001 ff61 	bl	80027d0 <HAL_RCC_ClockConfig>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000914:	f000 f8d0 	bl	8000ab8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000918:	f002 fb74 	bl	8003004 <HAL_RCCEx_EnableMSIPLLMode>
}
 800091c:	bf00      	nop
 800091e:	3758      	adds	r7, #88	@ 0x58
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40021000 	.word	0x40021000

08000928 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800092c:	4b14      	ldr	r3, [pc, #80]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 800092e:	4a15      	ldr	r2, [pc, #84]	@ (8000984 <MX_USART1_UART_Init+0x5c>)
 8000930:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000932:	4b13      	ldr	r3, [pc, #76]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 8000934:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000938:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800093a:	4b11      	ldr	r3, [pc, #68]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 800093c:	2200      	movs	r2, #0
 800093e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000940:	4b0f      	ldr	r3, [pc, #60]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 8000942:	2200      	movs	r2, #0
 8000944:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000946:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 8000948:	2200      	movs	r2, #0
 800094a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800094c:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 800094e:	220c      	movs	r2, #12
 8000950:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000952:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 8000954:	2200      	movs	r2, #0
 8000956:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000958:	4b09      	ldr	r3, [pc, #36]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 800095a:	2200      	movs	r2, #0
 800095c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800095e:	4b08      	ldr	r3, [pc, #32]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 8000960:	2200      	movs	r2, #0
 8000962:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000964:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 8000966:	2200      	movs	r2, #0
 8000968:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800096a:	4805      	ldr	r0, [pc, #20]	@ (8000980 <MX_USART1_UART_Init+0x58>)
 800096c:	f002 fc4c 	bl	8003208 <HAL_UART_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000976:	f000 f89f 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	2000008c 	.word	0x2000008c
 8000984:	40013800 	.word	0x40013800

08000988 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800098c:	4b14      	ldr	r3, [pc, #80]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 800098e:	4a15      	ldr	r2, [pc, #84]	@ (80009e4 <MX_USART2_UART_Init+0x5c>)
 8000990:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000992:	4b13      	ldr	r3, [pc, #76]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 8000994:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000998:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800099a:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009a0:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009ac:	4b0c      	ldr	r3, [pc, #48]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 80009ae:	220c      	movs	r2, #12
 80009b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b2:	4b0b      	ldr	r3, [pc, #44]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b8:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009be:	4b08      	ldr	r3, [pc, #32]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ca:	4805      	ldr	r0, [pc, #20]	@ (80009e0 <MX_USART2_UART_Init+0x58>)
 80009cc:	f002 fc1c 	bl	8003208 <HAL_UART_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009d6:	f000 f86f 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20000114 	.word	0x20000114
 80009e4:	40004400 	.word	0x40004400

080009e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <MX_DMA_Init+0x38>)
 80009f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009f2:	4a0b      	ldr	r2, [pc, #44]	@ (8000a20 <MX_DMA_Init+0x38>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80009fa:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <MX_DMA_Init+0x38>)
 80009fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	200f      	movs	r0, #15
 8000a0c:	f000 fe0b 	bl	8001626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000a10:	200f      	movs	r0, #15
 8000a12:	f000 fe24 	bl	800165e <HAL_NVIC_EnableIRQ>

}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40021000 	.word	0x40021000

08000a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2a:	f107 030c 	add.w	r3, r7, #12
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
 8000a38:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a40:	f043 0304 	orr.w	r3, r3, #4
 8000a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a46:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	f003 0304 	and.w	r3, r3, #4
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b17      	ldr	r3, [pc, #92]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a16      	ldr	r2, [pc, #88]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b14      	ldr	r3, [pc, #80]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	607b      	str	r3, [r7, #4]
 8000a68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6a:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a10      	ldr	r2, [pc, #64]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a70:	f043 0302 	orr.w	r3, r3, #2
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <MX_GPIO_Init+0x8c>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	603b      	str	r3, [r7, #0]
 8000a80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2108      	movs	r1, #8
 8000a86:	480b      	ldr	r0, [pc, #44]	@ (8000ab4 <MX_GPIO_Init+0x90>)
 8000a88:	f001 fa02 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000a8c:	2308      	movs	r3, #8
 8000a8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a90:	2301      	movs	r3, #1
 8000a92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000a9c:	f107 030c 	add.w	r3, r7, #12
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4804      	ldr	r0, [pc, #16]	@ (8000ab4 <MX_GPIO_Init+0x90>)
 8000aa4:	f001 f88a 	bl	8001bbc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000aa8:	bf00      	nop
 8000aaa:	3720      	adds	r7, #32
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	48000400 	.word	0x48000400

08000ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000abc:	b672      	cpsid	i
}
 8000abe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <Error_Handler+0x8>

08000ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aca:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <HAL_MspInit+0x44>)
 8000acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ace:	4a0e      	ldr	r2, [pc, #56]	@ (8000b08 <HAL_MspInit+0x44>)
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <HAL_MspInit+0x44>)
 8000ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	607b      	str	r3, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae2:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <HAL_MspInit+0x44>)
 8000ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ae6:	4a08      	ldr	r2, [pc, #32]	@ (8000b08 <HAL_MspInit+0x44>)
 8000ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aec:	6593      	str	r3, [r2, #88]	@ 0x58
 8000aee:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <HAL_MspInit+0x44>)
 8000af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afa:	bf00      	nop
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	40021000 	.word	0x40021000

08000b0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b0a0      	sub	sp, #128	@ 0x80
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b24:	f107 0318 	add.w	r3, r7, #24
 8000b28:	2254      	movs	r2, #84	@ 0x54
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f003 fe5b 	bl	80047e8 <memset>
  if(huart->Instance==USART1)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a62      	ldr	r2, [pc, #392]	@ (8000cc0 <HAL_UART_MspInit+0x1b4>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d167      	bne.n	8000c0c <HAL_UART_MspInit+0x100>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b40:	2300      	movs	r3, #0
 8000b42:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b44:	f107 0318 	add.w	r3, r7, #24
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f002 f865 	bl	8002c18 <HAL_RCCEx_PeriphCLKConfig>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b54:	f7ff ffb0 	bl	8000ab8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b58:	4b5a      	ldr	r3, [pc, #360]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000b5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b5c:	4a59      	ldr	r2, [pc, #356]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000b5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b62:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b64:	4b57      	ldr	r3, [pc, #348]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b6c:	617b      	str	r3, [r7, #20]
 8000b6e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b70:	4b54      	ldr	r3, [pc, #336]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b74:	4a53      	ldr	r2, [pc, #332]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000b76:	f043 0302 	orr.w	r3, r3, #2
 8000b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7c:	4b51      	ldr	r3, [pc, #324]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b80:	f003 0302 	and.w	r3, r3, #2
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b88:	23c0      	movs	r3, #192	@ 0xc0
 8000b8a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b94:	2303      	movs	r3, #3
 8000b96:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b98:	2307      	movs	r3, #7
 8000b9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b9c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4849      	ldr	r0, [pc, #292]	@ (8000cc8 <HAL_UART_MspInit+0x1bc>)
 8000ba4:	f001 f80a 	bl	8001bbc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000ba8:	4b48      	ldr	r3, [pc, #288]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000baa:	4a49      	ldr	r2, [pc, #292]	@ (8000cd0 <HAL_UART_MspInit+0x1c4>)
 8000bac:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8000bae:	4b47      	ldr	r3, [pc, #284]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bb0:	2202      	movs	r2, #2
 8000bb2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bb4:	4b45      	ldr	r3, [pc, #276]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bba:	4b44      	ldr	r3, [pc, #272]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bc0:	4b42      	ldr	r3, [pc, #264]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bc2:	2280      	movs	r2, #128	@ 0x80
 8000bc4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bc6:	4b41      	ldr	r3, [pc, #260]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bcc:	4b3f      	ldr	r3, [pc, #252]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000bd8:	4b3c      	ldr	r3, [pc, #240]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000bde:	483b      	ldr	r0, [pc, #236]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000be0:	f000 fd58 	bl	8001694 <HAL_DMA_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 8000bea:	f7ff ff65 	bl	8000ab8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4a36      	ldr	r2, [pc, #216]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bf2:	675a      	str	r2, [r3, #116]	@ 0x74
 8000bf4:	4a35      	ldr	r2, [pc, #212]	@ (8000ccc <HAL_UART_MspInit+0x1c0>)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	2025      	movs	r0, #37	@ 0x25
 8000c00:	f000 fd11 	bl	8001626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c04:	2025      	movs	r0, #37	@ 0x25
 8000c06:	f000 fd2a 	bl	800165e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c0a:	e055      	b.n	8000cb8 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a30      	ldr	r2, [pc, #192]	@ (8000cd4 <HAL_UART_MspInit+0x1c8>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d150      	bne.n	8000cb8 <HAL_UART_MspInit+0x1ac>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c16:	2302      	movs	r3, #2
 8000c18:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c1e:	f107 0318 	add.w	r3, r7, #24
 8000c22:	4618      	mov	r0, r3
 8000c24:	f001 fff8 	bl	8002c18 <HAL_RCCEx_PeriphCLKConfig>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <HAL_UART_MspInit+0x126>
      Error_Handler();
 8000c2e:	f7ff ff43 	bl	8000ab8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c32:	4b24      	ldr	r3, [pc, #144]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c36:	4a23      	ldr	r2, [pc, #140]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000c38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c3e:	4b21      	ldr	r3, [pc, #132]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4e:	4a1d      	ldr	r2, [pc, #116]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000c50:	f043 0301 	orr.w	r3, r3, #1
 8000c54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c56:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	60bb      	str	r3, [r7, #8]
 8000c60:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000c62:	2304      	movs	r3, #4
 8000c64:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c72:	2307      	movs	r3, #7
 8000c74:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000c76:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c80:	f000 ff9c 	bl	8001bbc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000c84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c88:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c92:	2303      	movs	r3, #3
 8000c94:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000c96:	2303      	movs	r3, #3
 8000c98:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000c9a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca4:	f000 ff8a 	bl	8001bbc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2100      	movs	r1, #0
 8000cac:	2026      	movs	r0, #38	@ 0x26
 8000cae:	f000 fcba 	bl	8001626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cb2:	2026      	movs	r0, #38	@ 0x26
 8000cb4:	f000 fcd3 	bl	800165e <HAL_NVIC_EnableIRQ>
}
 8000cb8:	bf00      	nop
 8000cba:	3780      	adds	r7, #128	@ 0x80
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40013800 	.word	0x40013800
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	48000400 	.word	0x48000400
 8000ccc:	2000019c 	.word	0x2000019c
 8000cd0:	40020058 	.word	0x40020058
 8000cd4:	40004400 	.word	0x40004400

08000cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <NMI_Handler+0x4>

08000ce0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <HardFault_Handler+0x4>

08000ce8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cec:	bf00      	nop
 8000cee:	e7fd      	b.n	8000cec <MemManage_Handler+0x4>

08000cf0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <BusFault_Handler+0x4>

08000cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <UsageFault_Handler+0x4>

08000d00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
	...

08000d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d30:	f000 fb5a 	bl	80013e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TIMEOUT--;
 8000d34:	4b03      	ldr	r3, [pc, #12]	@ (8000d44 <SysTick_Handler+0x18>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	3b01      	subs	r3, #1
 8000d3a:	4a02      	ldr	r2, [pc, #8]	@ (8000d44 <SysTick_Handler+0x18>)
 8000d3c:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200007f8 	.word	0x200007f8

08000d48 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000d4c:	4802      	ldr	r0, [pc, #8]	@ (8000d58 <DMA1_Channel5_IRQHandler+0x10>)
 8000d4e:	f000 fe3f 	bl	80019d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	2000019c 	.word	0x2000019c

08000d5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d60:	4802      	ldr	r0, [pc, #8]	@ (8000d6c <USART1_IRQHandler+0x10>)
 8000d62:	f002 fb33 	bl	80033cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	2000008c 	.word	0x2000008c

08000d70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d74:	4802      	ldr	r0, [pc, #8]	@ (8000d80 <USART2_IRQHandler+0x10>)
 8000d76:	f002 fb29 	bl	80033cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20000114 	.word	0x20000114

08000d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d8c:	4a14      	ldr	r2, [pc, #80]	@ (8000de0 <_sbrk+0x5c>)
 8000d8e:	4b15      	ldr	r3, [pc, #84]	@ (8000de4 <_sbrk+0x60>)
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d98:	4b13      	ldr	r3, [pc, #76]	@ (8000de8 <_sbrk+0x64>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d102      	bne.n	8000da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000da0:	4b11      	ldr	r3, [pc, #68]	@ (8000de8 <_sbrk+0x64>)
 8000da2:	4a12      	ldr	r2, [pc, #72]	@ (8000dec <_sbrk+0x68>)
 8000da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000da6:	4b10      	ldr	r3, [pc, #64]	@ (8000de8 <_sbrk+0x64>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d207      	bcs.n	8000dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000db4:	f003 fd20 	bl	80047f8 <__errno>
 8000db8:	4603      	mov	r3, r0
 8000dba:	220c      	movs	r2, #12
 8000dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc2:	e009      	b.n	8000dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dc4:	4b08      	ldr	r3, [pc, #32]	@ (8000de8 <_sbrk+0x64>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dca:	4b07      	ldr	r3, [pc, #28]	@ (8000de8 <_sbrk+0x64>)
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	4a05      	ldr	r2, [pc, #20]	@ (8000de8 <_sbrk+0x64>)
 8000dd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3718      	adds	r7, #24
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	2000c000 	.word	0x2000c000
 8000de4:	00000400 	.word	0x00000400
 8000de8:	200001e4 	.word	0x200001e4
 8000dec:	20000948 	.word	0x20000948

08000df0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000df4:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <SystemInit+0x20>)
 8000df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dfa:	4a05      	ldr	r2, [pc, #20]	@ (8000e10 <SystemInit+0x20>)
 8000dfc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <Ringbuf_Init>:
/* Timeout is in milliseconds */
int32_t TIMEOUT = 0;

/* Initialize the Ring Buffer */
void Ringbuf_Init (void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	memset(RxBuf, '\0', RxBuf_SIZE);
 8000e18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4813      	ldr	r0, [pc, #76]	@ (8000e6c <Ringbuf_Init+0x58>)
 8000e20:	f003 fce2 	bl	80047e8 <memset>
	memset(MainBuf, '\0', MainBuf_SIZE);
 8000e24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4811      	ldr	r0, [pc, #68]	@ (8000e70 <Ringbuf_Init+0x5c>)
 8000e2c:	f003 fcdc 	bl	80047e8 <memset>

	Head = Tail = 0;
 8000e30:	4b10      	ldr	r3, [pc, #64]	@ (8000e74 <Ringbuf_Init+0x60>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	801a      	strh	r2, [r3, #0]
 8000e36:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <Ringbuf_Init+0x60>)
 8000e38:	881a      	ldrh	r2, [r3, #0]
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e78 <Ringbuf_Init+0x64>)
 8000e3c:	801a      	strh	r2, [r3, #0]
	oldPos = 0;
 8000e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <Ringbuf_Init+0x68>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	801a      	strh	r2, [r3, #0]
	newPos = 0;
 8000e44:	4b0e      	ldr	r3, [pc, #56]	@ (8000e80 <Ringbuf_Init+0x6c>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	801a      	strh	r2, [r3, #0]

  HAL_UARTEx_ReceiveToIdle_DMA(&UART, RxBuf, RxBuf_SIZE);
 8000e4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e4e:	4907      	ldr	r1, [pc, #28]	@ (8000e6c <Ringbuf_Init+0x58>)
 8000e50:	480c      	ldr	r0, [pc, #48]	@ (8000e84 <Ringbuf_Init+0x70>)
 8000e52:	f003 fc52 	bl	80046fa <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8000e56:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <Ringbuf_Init+0x74>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <Ringbuf_Init+0x74>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f022 0204 	bic.w	r2, r2, #4
 8000e64:	601a      	str	r2, [r3, #0]
}
 8000e66:	bf00      	nop
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	200001e8 	.word	0x200001e8
 8000e70:	200003e8 	.word	0x200003e8
 8000e74:	200007ee 	.word	0x200007ee
 8000e78:	200007ec 	.word	0x200007ec
 8000e7c:	200007e8 	.word	0x200007e8
 8000e80:	200007ea 	.word	0x200007ea
 8000e84:	2000008c 	.word	0x2000008c
 8000e88:	2000019c 	.word	0x2000019c

08000e8c <Ringbuf_Reset>:

/* Resets the Ring buffer */
void Ringbuf_Reset (void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	memset(MainBuf,'\0', MainBuf_SIZE);
 8000e90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e94:	2100      	movs	r1, #0
 8000e96:	480d      	ldr	r0, [pc, #52]	@ (8000ecc <Ringbuf_Reset+0x40>)
 8000e98:	f003 fca6 	bl	80047e8 <memset>
	memset(RxBuf, '\0', RxBuf_SIZE);
 8000e9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	480b      	ldr	r0, [pc, #44]	@ (8000ed0 <Ringbuf_Reset+0x44>)
 8000ea4:	f003 fca0 	bl	80047e8 <memset>
	Tail = 0;
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed4 <Ringbuf_Reset+0x48>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	801a      	strh	r2, [r3, #0]
	Head = 0;
 8000eae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <Ringbuf_Reset+0x4c>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	801a      	strh	r2, [r3, #0]
	oldPos = 0;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <Ringbuf_Reset+0x50>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	801a      	strh	r2, [r3, #0]
	newPos = 0;
 8000eba:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <Ringbuf_Reset+0x54>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	801a      	strh	r2, [r3, #0]
	isOK = 0;
 8000ec0:	4b08      	ldr	r3, [pc, #32]	@ (8000ee4 <Ringbuf_Reset+0x58>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200003e8 	.word	0x200003e8
 8000ed0:	200001e8 	.word	0x200001e8
 8000ed4:	200007ee 	.word	0x200007ee
 8000ed8:	200007ec 	.word	0x200007ec
 8000edc:	200007e8 	.word	0x200007e8
 8000ee0:	200007ea 	.word	0x200007ea
 8000ee4:	200007f4 	.word	0x200007f4

08000ee8 <isConfirmed>:
 * The timeout is in milliseconds
 * returns 1 on success
 * returns 0 on failure
 * */
uint8_t isConfirmed (int32_t Timeout)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	TIMEOUT = Timeout;
 8000ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f28 <isConfirmed+0x40>)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6013      	str	r3, [r2, #0]
	while ((!isOK)&&(TIMEOUT));
 8000ef6:	bf00      	nop
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f2c <isConfirmed+0x44>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d103      	bne.n	8000f08 <isConfirmed+0x20>
 8000f00:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <isConfirmed+0x40>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d1f7      	bne.n	8000ef8 <isConfirmed+0x10>
	isOK = 0;
 8000f08:	4b08      	ldr	r3, [pc, #32]	@ (8000f2c <isConfirmed+0x44>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
	if (TIMEOUT <= 0) return 0;
 8000f0e:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <isConfirmed+0x40>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	dc01      	bgt.n	8000f1a <isConfirmed+0x32>
 8000f16:	2300      	movs	r3, #0
 8000f18:	e000      	b.n	8000f1c <isConfirmed+0x34>
	return 1;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	200007f8 	.word	0x200007f8
 8000f2c:	200007f4 	.word	0x200007f4

08000f30 <waitFor>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 * return 0, in case of the timeout
 */
int waitFor (char *string, uint32_t Timeout)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff f946 	bl	80001d0 <strlen>
 8000f44:	4603      	mov	r3, r0
 8000f46:	60bb      	str	r3, [r7, #8]

	TIMEOUT = Timeout;
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	4a42      	ldr	r2, [pc, #264]	@ (8001054 <waitFor+0x124>)
 8000f4c:	6013      	str	r3, [r2, #0]

	while ((Tail==Head)&&TIMEOUT);  // let's wait for the data to show up
 8000f4e:	bf00      	nop
 8000f50:	4b41      	ldr	r3, [pc, #260]	@ (8001058 <waitFor+0x128>)
 8000f52:	881a      	ldrh	r2, [r3, #0]
 8000f54:	4b41      	ldr	r3, [pc, #260]	@ (800105c <waitFor+0x12c>)
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d103      	bne.n	8000f64 <waitFor+0x34>
 8000f5c:	4b3d      	ldr	r3, [pc, #244]	@ (8001054 <waitFor+0x124>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d1f5      	bne.n	8000f50 <waitFor+0x20>
	isDataAvailable = 0;
 8000f64:	4b3e      	ldr	r3, [pc, #248]	@ (8001060 <waitFor+0x130>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	e002      	b.n	8000f72 <waitFor+0x42>
	while (MainBuf[Tail] != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (TIMEOUT <= 0) return 0;


		if (Tail == Head) goto again;
 8000f6c:	bf00      	nop
 8000f6e:	e000      	b.n	8000f72 <waitFor+0x42>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
	{
		if (TIMEOUT <= 0) return 0;
		so_far++;

		if (Tail == Head) goto again;
 8000f70:	bf00      	nop
	if (TIMEOUT <= 0) return 0;
 8000f72:	4b38      	ldr	r3, [pc, #224]	@ (8001054 <waitFor+0x124>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	dc1b      	bgt.n	8000fb2 <waitFor+0x82>
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	e065      	b.n	800104a <waitFor+0x11a>
		if (TIMEOUT <= 0) return 0;
 8000f7e:	4b35      	ldr	r3, [pc, #212]	@ (8001054 <waitFor+0x124>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	dc01      	bgt.n	8000f8a <waitFor+0x5a>
 8000f86:	2300      	movs	r3, #0
 8000f88:	e05f      	b.n	800104a <waitFor+0x11a>
		if (Tail == Head) goto again;
 8000f8a:	4b33      	ldr	r3, [pc, #204]	@ (8001058 <waitFor+0x128>)
 8000f8c:	881a      	ldrh	r2, [r3, #0]
 8000f8e:	4b33      	ldr	r3, [pc, #204]	@ (800105c <waitFor+0x12c>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d0ea      	beq.n	8000f6c <waitFor+0x3c>
		Tail++;
 8000f96:	4b30      	ldr	r3, [pc, #192]	@ (8001058 <waitFor+0x128>)
 8000f98:	881b      	ldrh	r3, [r3, #0]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8001058 <waitFor+0x128>)
 8000fa0:	801a      	strh	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8000fa2:	4b2d      	ldr	r3, [pc, #180]	@ (8001058 <waitFor+0x128>)
 8000fa4:	881b      	ldrh	r3, [r3, #0]
 8000fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000faa:	d102      	bne.n	8000fb2 <waitFor+0x82>
 8000fac:	4b2a      	ldr	r3, [pc, #168]	@ (8001058 <waitFor+0x128>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	801a      	strh	r2, [r3, #0]
	while (MainBuf[Tail] != string[so_far])  // peek in the rx_buffer to see if we get the string
 8000fb2:	4b29      	ldr	r3, [pc, #164]	@ (8001058 <waitFor+0x128>)
 8000fb4:	881b      	ldrh	r3, [r3, #0]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001064 <waitFor+0x134>)
 8000fba:	5c9a      	ldrb	r2, [r3, r2]
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	440b      	add	r3, r1
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d1da      	bne.n	8000f7e <waitFor+0x4e>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
 8000fc8:	e022      	b.n	8001010 <waitFor+0xe0>
		if (TIMEOUT <= 0) return 0;
 8000fca:	4b22      	ldr	r3, [pc, #136]	@ (8001054 <waitFor+0x124>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	dc01      	bgt.n	8000fd6 <waitFor+0xa6>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e039      	b.n	800104a <waitFor+0x11a>
		so_far++;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	60fb      	str	r3, [r7, #12]
		if (Tail == Head) goto again;
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8001058 <waitFor+0x128>)
 8000fde:	881a      	ldrh	r2, [r3, #0]
 8000fe0:	4b1e      	ldr	r3, [pc, #120]	@ (800105c <waitFor+0x12c>)
 8000fe2:	881b      	ldrh	r3, [r3, #0]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d0c3      	beq.n	8000f70 <waitFor+0x40>
		Tail++;
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8001058 <waitFor+0x128>)
 8000fea:	881b      	ldrh	r3, [r3, #0]
 8000fec:	3301      	adds	r3, #1
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	4b19      	ldr	r3, [pc, #100]	@ (8001058 <waitFor+0x128>)
 8000ff2:	801a      	strh	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8000ff4:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <waitFor+0x128>)
 8000ff6:	881b      	ldrh	r3, [r3, #0]
 8000ff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ffc:	d102      	bne.n	8001004 <waitFor+0xd4>
 8000ffe:	4b16      	ldr	r3, [pc, #88]	@ (8001058 <waitFor+0x128>)
 8001000:	2200      	movs	r2, #0
 8001002:	801a      	strh	r2, [r3, #0]
		if (so_far == len) return 1;
 8001004:	68fa      	ldr	r2, [r7, #12]
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	429a      	cmp	r2, r3
 800100a:	d101      	bne.n	8001010 <waitFor+0xe0>
 800100c:	2301      	movs	r3, #1
 800100e:	e01c      	b.n	800104a <waitFor+0x11a>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
 8001010:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <waitFor+0x128>)
 8001012:	881b      	ldrh	r3, [r3, #0]
 8001014:	461a      	mov	r2, r3
 8001016:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <waitFor+0x134>)
 8001018:	5c9a      	ldrb	r2, [r3, r2]
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	6879      	ldr	r1, [r7, #4]
 800101e:	440b      	add	r3, r1
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	429a      	cmp	r2, r3
 8001024:	d0d1      	beq.n	8000fca <waitFor+0x9a>
//	{
//		so_far = 0;
//		goto again;
//	}

	HAL_Delay (100);
 8001026:	2064      	movs	r0, #100	@ 0x64
 8001028:	f000 f9fe 	bl	8001428 <HAL_Delay>

	if ((so_far!=len)&&isDataAvailable)
 800102c:	68fa      	ldr	r2, [r7, #12]
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	429a      	cmp	r2, r3
 8001032:	d007      	beq.n	8001044 <waitFor+0x114>
 8001034:	4b0a      	ldr	r3, [pc, #40]	@ (8001060 <waitFor+0x130>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <waitFor+0x114>
	{
		isDataAvailable = 0;
 800103c:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <waitFor+0x130>)
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
//		so_far = 0;
		goto again;
 8001042:	e796      	b.n	8000f72 <waitFor+0x42>
	}
	else
	{
		so_far = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	60fb      	str	r3, [r7, #12]
		goto again;
 8001048:	e793      	b.n	8000f72 <waitFor+0x42>
	}


	return 0;
}
 800104a:	4618      	mov	r0, r3
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200007f8 	.word	0x200007f8
 8001058:	200007ee 	.word	0x200007ee
 800105c:	200007ec 	.word	0x200007ec
 8001060:	200007f0 	.word	0x200007f0
 8001064:	200003e8 	.word	0x200003e8

08001068 <copyUpto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 *
 */
int copyUpto (char *string, char *buffertocopyinto, uint32_t Timeout)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b088      	sub	sp, #32
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8001074:	2300      	movs	r3, #0
 8001076:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8001078:	68f8      	ldr	r0, [r7, #12]
 800107a:	f7ff f8a9 	bl	80001d0 <strlen>
 800107e:	4603      	mov	r3, r0
 8001080:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	61bb      	str	r3, [r7, #24]

	TIMEOUT = Timeout;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a42      	ldr	r2, [pc, #264]	@ (8001194 <copyUpto+0x12c>)
 800108a:	6013      	str	r3, [r2, #0]
	while ((Tail==Head)&&TIMEOUT);
 800108c:	bf00      	nop
 800108e:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <copyUpto+0x130>)
 8001090:	881a      	ldrh	r2, [r3, #0]
 8001092:	4b42      	ldr	r3, [pc, #264]	@ (800119c <copyUpto+0x134>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	429a      	cmp	r2, r3
 8001098:	d103      	bne.n	80010a2 <copyUpto+0x3a>
 800109a:	4b3e      	ldr	r3, [pc, #248]	@ (8001194 <copyUpto+0x12c>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1f5      	bne.n	800108e <copyUpto+0x26>
	isDataAvailable = 0;
 80010a2:	4b3f      	ldr	r3, [pc, #252]	@ (80011a0 <copyUpto+0x138>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	e000      	b.n	80010ac <copyUpto+0x44>
	/* Keep copying data until the string is found in the incoming data */
	while (MainBuf[Tail] != string [so_far])
	{
		buffertocopyinto[indx] = MainBuf[Tail];

		if (Tail == Head) goto again;
 80010aa:	bf00      	nop
	if (TIMEOUT<=0) return 0;
 80010ac:	4b39      	ldr	r3, [pc, #228]	@ (8001194 <copyUpto+0x12c>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	dc21      	bgt.n	80010f8 <copyUpto+0x90>
 80010b4:	2300      	movs	r3, #0
 80010b6:	e069      	b.n	800118c <copyUpto+0x124>
		buffertocopyinto[indx] = MainBuf[Tail];
 80010b8:	4b37      	ldr	r3, [pc, #220]	@ (8001198 <copyUpto+0x130>)
 80010ba:	881b      	ldrh	r3, [r3, #0]
 80010bc:	4619      	mov	r1, r3
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	68ba      	ldr	r2, [r7, #8]
 80010c2:	4413      	add	r3, r2
 80010c4:	4a37      	ldr	r2, [pc, #220]	@ (80011a4 <copyUpto+0x13c>)
 80010c6:	5c52      	ldrb	r2, [r2, r1]
 80010c8:	701a      	strb	r2, [r3, #0]
		if (Tail == Head) goto again;
 80010ca:	4b33      	ldr	r3, [pc, #204]	@ (8001198 <copyUpto+0x130>)
 80010cc:	881a      	ldrh	r2, [r3, #0]
 80010ce:	4b33      	ldr	r3, [pc, #204]	@ (800119c <copyUpto+0x134>)
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d0e9      	beq.n	80010aa <copyUpto+0x42>
		Tail++;
 80010d6:	4b30      	ldr	r3, [pc, #192]	@ (8001198 <copyUpto+0x130>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	3301      	adds	r3, #1
 80010dc:	b29a      	uxth	r2, r3
 80010de:	4b2e      	ldr	r3, [pc, #184]	@ (8001198 <copyUpto+0x130>)
 80010e0:	801a      	strh	r2, [r3, #0]
		indx++;
 80010e2:	69bb      	ldr	r3, [r7, #24]
 80010e4:	3301      	adds	r3, #1
 80010e6:	61bb      	str	r3, [r7, #24]
		if (Tail==MainBuf_SIZE) Tail = 0;
 80010e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001198 <copyUpto+0x130>)
 80010ea:	881b      	ldrh	r3, [r3, #0]
 80010ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010f0:	d102      	bne.n	80010f8 <copyUpto+0x90>
 80010f2:	4b29      	ldr	r3, [pc, #164]	@ (8001198 <copyUpto+0x130>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	801a      	strh	r2, [r3, #0]
	while (MainBuf[Tail] != string [so_far])
 80010f8:	4b27      	ldr	r3, [pc, #156]	@ (8001198 <copyUpto+0x130>)
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b29      	ldr	r3, [pc, #164]	@ (80011a4 <copyUpto+0x13c>)
 8001100:	5c9a      	ldrb	r2, [r3, r2]
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	68f9      	ldr	r1, [r7, #12]
 8001106:	440b      	add	r3, r1
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	429a      	cmp	r2, r3
 800110c:	d1d4      	bne.n	80010b8 <copyUpto+0x50>
	}

/* If the string is found, copy it and return 1
 * or else goto again: and keep copying
 */
	while (MainBuf[Tail] == string [so_far])
 800110e:	e020      	b.n	8001152 <copyUpto+0xea>
	{
		so_far++;
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	3301      	adds	r3, #1
 8001114:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = MainBuf[Tail++];
 8001116:	4b20      	ldr	r3, [pc, #128]	@ (8001198 <copyUpto+0x130>)
 8001118:	881b      	ldrh	r3, [r3, #0]
 800111a:	1c5a      	adds	r2, r3, #1
 800111c:	b291      	uxth	r1, r2
 800111e:	4a1e      	ldr	r2, [pc, #120]	@ (8001198 <copyUpto+0x130>)
 8001120:	8011      	strh	r1, [r2, #0]
 8001122:	4619      	mov	r1, r3
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	1c5a      	adds	r2, r3, #1
 8001128:	61ba      	str	r2, [r7, #24]
 800112a:	461a      	mov	r2, r3
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	4413      	add	r3, r2
 8001130:	4a1c      	ldr	r2, [pc, #112]	@ (80011a4 <copyUpto+0x13c>)
 8001132:	5c52      	ldrb	r2, [r2, r1]
 8001134:	701a      	strb	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001136:	4b18      	ldr	r3, [pc, #96]	@ (8001198 <copyUpto+0x130>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800113e:	d102      	bne.n	8001146 <copyUpto+0xde>
 8001140:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <copyUpto+0x130>)
 8001142:	2200      	movs	r2, #0
 8001144:	801a      	strh	r2, [r3, #0]
		if (so_far == len) return 1;
 8001146:	69fa      	ldr	r2, [r7, #28]
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	429a      	cmp	r2, r3
 800114c:	d101      	bne.n	8001152 <copyUpto+0xea>
 800114e:	2301      	movs	r3, #1
 8001150:	e01c      	b.n	800118c <copyUpto+0x124>
	while (MainBuf[Tail] == string [so_far])
 8001152:	4b11      	ldr	r3, [pc, #68]	@ (8001198 <copyUpto+0x130>)
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	461a      	mov	r2, r3
 8001158:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <copyUpto+0x13c>)
 800115a:	5c9a      	ldrb	r2, [r3, r2]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	68f9      	ldr	r1, [r7, #12]
 8001160:	440b      	add	r3, r1
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	429a      	cmp	r2, r3
 8001166:	d0d3      	beq.n	8001110 <copyUpto+0xa8>
	}

	HAL_Delay (100);
 8001168:	2064      	movs	r0, #100	@ 0x64
 800116a:	f000 f95d 	bl	8001428 <HAL_Delay>

	if ((so_far!=len)&&isDataAvailable)
 800116e:	69fa      	ldr	r2, [r7, #28]
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	429a      	cmp	r2, r3
 8001174:	d007      	beq.n	8001186 <copyUpto+0x11e>
 8001176:	4b0a      	ldr	r3, [pc, #40]	@ (80011a0 <copyUpto+0x138>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <copyUpto+0x11e>
	{
		isDataAvailable = 0;
 800117e:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <copyUpto+0x138>)
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
//		so_far = 0;
		goto again;
 8001184:	e792      	b.n	80010ac <copyUpto+0x44>
	}
	else
	{
		so_far = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
		goto again;
 800118a:	e78f      	b.n	80010ac <copyUpto+0x44>
	}
    return 0;
}
 800118c:	4618      	mov	r0, r3
 800118e:	3720      	adds	r7, #32
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200007f8 	.word	0x200007f8
 8001198:	200007ee 	.word	0x200007ee
 800119c:	200007ec 	.word	0x200007ec
 80011a0:	200007f0 	.word	0x200007f0
 80011a4:	200003e8 	.word	0x200003e8

080011a8 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	807b      	strh	r3, [r7, #2]
		isDataAvailable = 1;
 80011b4:	4b44      	ldr	r3, [pc, #272]	@ (80012c8 <HAL_UARTEx_RxEventCallback+0x120>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	601a      	str	r2, [r3, #0]

		oldPos = newPos;  // Update the last position before copying new data
 80011ba:	4b44      	ldr	r3, [pc, #272]	@ (80012cc <HAL_UARTEx_RxEventCallback+0x124>)
 80011bc:	881a      	ldrh	r2, [r3, #0]
 80011be:	4b44      	ldr	r3, [pc, #272]	@ (80012d0 <HAL_UARTEx_RxEventCallback+0x128>)
 80011c0:	801a      	strh	r2, [r3, #0]

		/* If the data in large and it is about to exceed the buffer size, we have to route it to the start of the buffer
		 * This is to maintain the circular buffer
		 * The old data in the main buffer will be overlapped
		 */
		if (oldPos+Size > MainBuf_SIZE)  // If the current position + new data size is greater than the main buffer
 80011c2:	4b43      	ldr	r3, [pc, #268]	@ (80012d0 <HAL_UARTEx_RxEventCallback+0x128>)
 80011c4:	881b      	ldrh	r3, [r3, #0]
 80011c6:	461a      	mov	r2, r3
 80011c8:	887b      	ldrh	r3, [r7, #2]
 80011ca:	4413      	add	r3, r2
 80011cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011d0:	dd22      	ble.n	8001218 <HAL_UARTEx_RxEventCallback+0x70>
		{
			uint16_t datatocopy = MainBuf_SIZE-oldPos;  // find out how much space is left in the main buffer
 80011d2:	4b3f      	ldr	r3, [pc, #252]	@ (80012d0 <HAL_UARTEx_RxEventCallback+0x128>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 80011da:	817b      	strh	r3, [r7, #10]
			memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, datatocopy);  // copy data in that remaining space
 80011dc:	4b3c      	ldr	r3, [pc, #240]	@ (80012d0 <HAL_UARTEx_RxEventCallback+0x128>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b3c      	ldr	r3, [pc, #240]	@ (80012d4 <HAL_UARTEx_RxEventCallback+0x12c>)
 80011e4:	4413      	add	r3, r2
 80011e6:	897a      	ldrh	r2, [r7, #10]
 80011e8:	493b      	ldr	r1, [pc, #236]	@ (80012d8 <HAL_UARTEx_RxEventCallback+0x130>)
 80011ea:	4618      	mov	r0, r3
 80011ec:	f003 fb30 	bl	8004850 <memcpy>

			oldPos = 0;  // point to the start of the buffer
 80011f0:	4b37      	ldr	r3, [pc, #220]	@ (80012d0 <HAL_UARTEx_RxEventCallback+0x128>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)MainBuf, (uint8_t *)RxBuf+datatocopy, (Size-datatocopy));  // copy the remaining data
 80011f6:	897b      	ldrh	r3, [r7, #10]
 80011f8:	4a37      	ldr	r2, [pc, #220]	@ (80012d8 <HAL_UARTEx_RxEventCallback+0x130>)
 80011fa:	1899      	adds	r1, r3, r2
 80011fc:	887a      	ldrh	r2, [r7, #2]
 80011fe:	897b      	ldrh	r3, [r7, #10]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	461a      	mov	r2, r3
 8001204:	4833      	ldr	r0, [pc, #204]	@ (80012d4 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001206:	f003 fb23 	bl	8004850 <memcpy>
			newPos = (Size-datatocopy);  // update the position
 800120a:	887a      	ldrh	r2, [r7, #2]
 800120c:	897b      	ldrh	r3, [r7, #10]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	b29a      	uxth	r2, r3
 8001212:	4b2e      	ldr	r3, [pc, #184]	@ (80012cc <HAL_UARTEx_RxEventCallback+0x124>)
 8001214:	801a      	strh	r2, [r3, #0]
 8001216:	e010      	b.n	800123a <HAL_UARTEx_RxEventCallback+0x92>
		/* if the current position + new data size is less than the main buffer
		 * we will simply copy the data into the buffer and update the position
		 */
		else
		{
			memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, Size);
 8001218:	4b2d      	ldr	r3, [pc, #180]	@ (80012d0 <HAL_UARTEx_RxEventCallback+0x128>)
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b2d      	ldr	r3, [pc, #180]	@ (80012d4 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001220:	4413      	add	r3, r2
 8001222:	887a      	ldrh	r2, [r7, #2]
 8001224:	492c      	ldr	r1, [pc, #176]	@ (80012d8 <HAL_UARTEx_RxEventCallback+0x130>)
 8001226:	4618      	mov	r0, r3
 8001228:	f003 fb12 	bl	8004850 <memcpy>
			newPos = Size+oldPos;
 800122c:	4b28      	ldr	r3, [pc, #160]	@ (80012d0 <HAL_UARTEx_RxEventCallback+0x128>)
 800122e:	881a      	ldrh	r2, [r3, #0]
 8001230:	887b      	ldrh	r3, [r7, #2]
 8001232:	4413      	add	r3, r2
 8001234:	b29a      	uxth	r2, r3
 8001236:	4b25      	ldr	r3, [pc, #148]	@ (80012cc <HAL_UARTEx_RxEventCallback+0x124>)
 8001238:	801a      	strh	r2, [r3, #0]

		/* Update the position of the Head
		 * If the current position + new size is less then the buffer size, Head will update normally
		 * Or else the head will be at the new position from the beginning
		 */
		if (Head+Size < MainBuf_SIZE) Head = Head+Size;
 800123a:	4b28      	ldr	r3, [pc, #160]	@ (80012dc <HAL_UARTEx_RxEventCallback+0x134>)
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	461a      	mov	r2, r3
 8001240:	887b      	ldrh	r3, [r7, #2]
 8001242:	4413      	add	r3, r2
 8001244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001248:	da07      	bge.n	800125a <HAL_UARTEx_RxEventCallback+0xb2>
 800124a:	4b24      	ldr	r3, [pc, #144]	@ (80012dc <HAL_UARTEx_RxEventCallback+0x134>)
 800124c:	881a      	ldrh	r2, [r3, #0]
 800124e:	887b      	ldrh	r3, [r7, #2]
 8001250:	4413      	add	r3, r2
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b21      	ldr	r3, [pc, #132]	@ (80012dc <HAL_UARTEx_RxEventCallback+0x134>)
 8001256:	801a      	strh	r2, [r3, #0]
 8001258:	e009      	b.n	800126e <HAL_UARTEx_RxEventCallback+0xc6>
		else Head = Head+Size - MainBuf_SIZE;
 800125a:	4b20      	ldr	r3, [pc, #128]	@ (80012dc <HAL_UARTEx_RxEventCallback+0x134>)
 800125c:	881a      	ldrh	r2, [r3, #0]
 800125e:	887b      	ldrh	r3, [r7, #2]
 8001260:	4413      	add	r3, r2
 8001262:	b29b      	uxth	r3, r3
 8001264:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001268:	b29a      	uxth	r2, r3
 800126a:	4b1c      	ldr	r3, [pc, #112]	@ (80012dc <HAL_UARTEx_RxEventCallback+0x134>)
 800126c:	801a      	strh	r2, [r3, #0]

		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&UART, (uint8_t *) RxBuf, RxBuf_SIZE);
 800126e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001272:	4919      	ldr	r1, [pc, #100]	@ (80012d8 <HAL_UARTEx_RxEventCallback+0x130>)
 8001274:	481a      	ldr	r0, [pc, #104]	@ (80012e0 <HAL_UARTEx_RxEventCallback+0x138>)
 8001276:	f003 fa40 	bl	80046fa <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 800127a:	4b1a      	ldr	r3, [pc, #104]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0x13c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4b18      	ldr	r3, [pc, #96]	@ (80012e4 <HAL_UARTEx_RxEventCallback+0x13c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f022 0204 	bic.w	r2, r2, #4
 8001288:	601a      	str	r2, [r3, #0]
	/****************** PROCESS (Little) THE DATA HERE *********************
	 * This is the PART OF  "isConfirmed" Function
	 */

	/* Let's say we want to check for the keyword "OK" within our incoming DATA */
	for (int i=0; i<Size; i++)
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	e011      	b.n	80012b4 <HAL_UARTEx_RxEventCallback+0x10c>
	{
		if ((RxBuf[i] == 'O') && (RxBuf[i+1] == 'K'))
 8001290:	4a11      	ldr	r2, [pc, #68]	@ (80012d8 <HAL_UARTEx_RxEventCallback+0x130>)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	4413      	add	r3, r2
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	2b4f      	cmp	r3, #79	@ 0x4f
 800129a:	d108      	bne.n	80012ae <HAL_UARTEx_RxEventCallback+0x106>
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	3301      	adds	r3, #1
 80012a0:	4a0d      	ldr	r2, [pc, #52]	@ (80012d8 <HAL_UARTEx_RxEventCallback+0x130>)
 80012a2:	5cd3      	ldrb	r3, [r2, r3]
 80012a4:	2b4b      	cmp	r3, #75	@ 0x4b
 80012a6:	d102      	bne.n	80012ae <HAL_UARTEx_RxEventCallback+0x106>
		{
			isOK = 1;
 80012a8:	4b0f      	ldr	r3, [pc, #60]	@ (80012e8 <HAL_UARTEx_RxEventCallback+0x140>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	601a      	str	r2, [r3, #0]
	for (int i=0; i<Size; i++)
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	3301      	adds	r3, #1
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	887b      	ldrh	r3, [r7, #2]
 80012b6:	68fa      	ldr	r2, [r7, #12]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	dbe9      	blt.n	8001290 <HAL_UARTEx_RxEventCallback+0xe8>
		}
	}
}
 80012bc:	bf00      	nop
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200007f0 	.word	0x200007f0
 80012cc:	200007ea 	.word	0x200007ea
 80012d0:	200007e8 	.word	0x200007e8
 80012d4:	200003e8 	.word	0x200003e8
 80012d8:	200001e8 	.word	0x200001e8
 80012dc:	200007ec 	.word	0x200007ec
 80012e0:	2000008c 	.word	0x2000008c
 80012e4:	2000019c 	.word	0x2000019c
 80012e8:	200007f4 	.word	0x200007f4

080012ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001324 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012f0:	f7ff fd7e 	bl	8000df0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012f4:	480c      	ldr	r0, [pc, #48]	@ (8001328 <LoopForever+0x6>)
  ldr r1, =_edata
 80012f6:	490d      	ldr	r1, [pc, #52]	@ (800132c <LoopForever+0xa>)
  ldr r2, =_sidata
 80012f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001330 <LoopForever+0xe>)
  movs r3, #0
 80012fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012fc:	e002      	b.n	8001304 <LoopCopyDataInit>

080012fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001302:	3304      	adds	r3, #4

08001304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001308:	d3f9      	bcc.n	80012fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800130a:	4a0a      	ldr	r2, [pc, #40]	@ (8001334 <LoopForever+0x12>)
  ldr r4, =_ebss
 800130c:	4c0a      	ldr	r4, [pc, #40]	@ (8001338 <LoopForever+0x16>)
  movs r3, #0
 800130e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001310:	e001      	b.n	8001316 <LoopFillZerobss>

08001312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001314:	3204      	adds	r2, #4

08001316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001318:	d3fb      	bcc.n	8001312 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800131a:	f003 fa73 	bl	8004804 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800131e:	f7ff fa7d 	bl	800081c <main>

08001322 <LoopForever>:

LoopForever:
    b LoopForever
 8001322:	e7fe      	b.n	8001322 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001324:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8001328:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800132c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001330:	080058c4 	.word	0x080058c4
  ldr r2, =_sbss
 8001334:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001338:	20000948 	.word	0x20000948

0800133c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800133c:	e7fe      	b.n	800133c <ADC1_IRQHandler>

0800133e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001344:	2300      	movs	r3, #0
 8001346:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001348:	2003      	movs	r0, #3
 800134a:	f000 f961 	bl	8001610 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800134e:	2000      	movs	r0, #0
 8001350:	f000 f80e 	bl	8001370 <HAL_InitTick>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d002      	beq.n	8001360 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	71fb      	strb	r3, [r7, #7]
 800135e:	e001      	b.n	8001364 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001360:	f7ff fbb0 	bl	8000ac4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001364:	79fb      	ldrb	r3, [r7, #7]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800137c:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <HAL_InitTick+0x6c>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d023      	beq.n	80013cc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001384:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <HAL_InitTick+0x70>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b14      	ldr	r3, [pc, #80]	@ (80013dc <HAL_InitTick+0x6c>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	4619      	mov	r1, r3
 800138e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001392:	fbb3 f3f1 	udiv	r3, r3, r1
 8001396:	fbb2 f3f3 	udiv	r3, r2, r3
 800139a:	4618      	mov	r0, r3
 800139c:	f000 f96d 	bl	800167a <HAL_SYSTICK_Config>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d10f      	bne.n	80013c6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b0f      	cmp	r3, #15
 80013aa:	d809      	bhi.n	80013c0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ac:	2200      	movs	r2, #0
 80013ae:	6879      	ldr	r1, [r7, #4]
 80013b0:	f04f 30ff 	mov.w	r0, #4294967295
 80013b4:	f000 f937 	bl	8001626 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013b8:	4a0a      	ldr	r2, [pc, #40]	@ (80013e4 <HAL_InitTick+0x74>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	e007      	b.n	80013d0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	73fb      	strb	r3, [r7, #15]
 80013c4:	e004      	b.n	80013d0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	73fb      	strb	r3, [r7, #15]
 80013ca:	e001      	b.n	80013d0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000008 	.word	0x20000008
 80013e0:	20000000 	.word	0x20000000
 80013e4:	20000004 	.word	0x20000004

080013e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <HAL_IncTick+0x20>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b06      	ldr	r3, [pc, #24]	@ (800140c <HAL_IncTick+0x24>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4413      	add	r3, r2
 80013f8:	4a04      	ldr	r2, [pc, #16]	@ (800140c <HAL_IncTick+0x24>)
 80013fa:	6013      	str	r3, [r2, #0]
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	20000008 	.word	0x20000008
 800140c:	200007fc 	.word	0x200007fc

08001410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return uwTick;
 8001414:	4b03      	ldr	r3, [pc, #12]	@ (8001424 <HAL_GetTick+0x14>)
 8001416:	681b      	ldr	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	200007fc 	.word	0x200007fc

08001428 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001430:	f7ff ffee 	bl	8001410 <HAL_GetTick>
 8001434:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001440:	d005      	beq.n	800144e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <HAL_Delay+0x44>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	4413      	add	r3, r2
 800144c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800144e:	bf00      	nop
 8001450:	f7ff ffde 	bl	8001410 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	429a      	cmp	r2, r3
 800145e:	d8f7      	bhi.n	8001450 <HAL_Delay+0x28>
  {
  }
}
 8001460:	bf00      	nop
 8001462:	bf00      	nop
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000008 	.word	0x20000008

08001470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800148c:	4013      	ands	r3, r2
 800148e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800149c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014a2:	4a04      	ldr	r2, [pc, #16]	@ (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	60d3      	str	r3, [r2, #12]
}
 80014a8:	bf00      	nop
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	e000ed00 	.word	0xe000ed00

080014b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014bc:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <__NVIC_GetPriorityGrouping+0x18>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	0a1b      	lsrs	r3, r3, #8
 80014c2:	f003 0307 	and.w	r3, r3, #7
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	db0b      	blt.n	80014fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	f003 021f 	and.w	r2, r3, #31
 80014ec:	4907      	ldr	r1, [pc, #28]	@ (800150c <__NVIC_EnableIRQ+0x38>)
 80014ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f2:	095b      	lsrs	r3, r3, #5
 80014f4:	2001      	movs	r0, #1
 80014f6:	fa00 f202 	lsl.w	r2, r0, r2
 80014fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000e100 	.word	0xe000e100

08001510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	6039      	str	r1, [r7, #0]
 800151a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800151c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001520:	2b00      	cmp	r3, #0
 8001522:	db0a      	blt.n	800153a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	b2da      	uxtb	r2, r3
 8001528:	490c      	ldr	r1, [pc, #48]	@ (800155c <__NVIC_SetPriority+0x4c>)
 800152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152e:	0112      	lsls	r2, r2, #4
 8001530:	b2d2      	uxtb	r2, r2
 8001532:	440b      	add	r3, r1
 8001534:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001538:	e00a      	b.n	8001550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	b2da      	uxtb	r2, r3
 800153e:	4908      	ldr	r1, [pc, #32]	@ (8001560 <__NVIC_SetPriority+0x50>)
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	f003 030f 	and.w	r3, r3, #15
 8001546:	3b04      	subs	r3, #4
 8001548:	0112      	lsls	r2, r2, #4
 800154a:	b2d2      	uxtb	r2, r2
 800154c:	440b      	add	r3, r1
 800154e:	761a      	strb	r2, [r3, #24]
}
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	e000e100 	.word	0xe000e100
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001564:	b480      	push	{r7}
 8001566:	b089      	sub	sp, #36	@ 0x24
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	f1c3 0307 	rsb	r3, r3, #7
 800157e:	2b04      	cmp	r3, #4
 8001580:	bf28      	it	cs
 8001582:	2304      	movcs	r3, #4
 8001584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3304      	adds	r3, #4
 800158a:	2b06      	cmp	r3, #6
 800158c:	d902      	bls.n	8001594 <NVIC_EncodePriority+0x30>
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	3b03      	subs	r3, #3
 8001592:	e000      	b.n	8001596 <NVIC_EncodePriority+0x32>
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001598:	f04f 32ff 	mov.w	r2, #4294967295
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	43da      	mvns	r2, r3
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	401a      	ands	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015ac:	f04f 31ff 	mov.w	r1, #4294967295
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	fa01 f303 	lsl.w	r3, r1, r3
 80015b6:	43d9      	mvns	r1, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015bc:	4313      	orrs	r3, r2
         );
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3724      	adds	r7, #36	@ 0x24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
	...

080015cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3b01      	subs	r3, #1
 80015d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015dc:	d301      	bcc.n	80015e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015de:	2301      	movs	r3, #1
 80015e0:	e00f      	b.n	8001602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015e2:	4a0a      	ldr	r2, [pc, #40]	@ (800160c <SysTick_Config+0x40>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ea:	210f      	movs	r1, #15
 80015ec:	f04f 30ff 	mov.w	r0, #4294967295
 80015f0:	f7ff ff8e 	bl	8001510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f4:	4b05      	ldr	r3, [pc, #20]	@ (800160c <SysTick_Config+0x40>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015fa:	4b04      	ldr	r3, [pc, #16]	@ (800160c <SysTick_Config+0x40>)
 80015fc:	2207      	movs	r2, #7
 80015fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	e000e010 	.word	0xe000e010

08001610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ff29 	bl	8001470 <__NVIC_SetPriorityGrouping>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b086      	sub	sp, #24
 800162a:	af00      	add	r7, sp, #0
 800162c:	4603      	mov	r3, r0
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
 8001632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001634:	2300      	movs	r3, #0
 8001636:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001638:	f7ff ff3e 	bl	80014b8 <__NVIC_GetPriorityGrouping>
 800163c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	68b9      	ldr	r1, [r7, #8]
 8001642:	6978      	ldr	r0, [r7, #20]
 8001644:	f7ff ff8e 	bl	8001564 <NVIC_EncodePriority>
 8001648:	4602      	mov	r2, r0
 800164a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800164e:	4611      	mov	r1, r2
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff ff5d 	bl	8001510 <__NVIC_SetPriority>
}
 8001656:	bf00      	nop
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	4603      	mov	r3, r0
 8001666:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff31 	bl	80014d4 <__NVIC_EnableIRQ>
}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff ffa2 	bl	80015cc <SysTick_Config>
 8001688:	4603      	mov	r3, r0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
	...

08001694 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e098      	b.n	80017d8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	4b4d      	ldr	r3, [pc, #308]	@ (80017e4 <HAL_DMA_Init+0x150>)
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d80f      	bhi.n	80016d2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	461a      	mov	r2, r3
 80016b8:	4b4b      	ldr	r3, [pc, #300]	@ (80017e8 <HAL_DMA_Init+0x154>)
 80016ba:	4413      	add	r3, r2
 80016bc:	4a4b      	ldr	r2, [pc, #300]	@ (80017ec <HAL_DMA_Init+0x158>)
 80016be:	fba2 2303 	umull	r2, r3, r2, r3
 80016c2:	091b      	lsrs	r3, r3, #4
 80016c4:	009a      	lsls	r2, r3, #2
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4a48      	ldr	r2, [pc, #288]	@ (80017f0 <HAL_DMA_Init+0x15c>)
 80016ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80016d0:	e00e      	b.n	80016f0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b46      	ldr	r3, [pc, #280]	@ (80017f4 <HAL_DMA_Init+0x160>)
 80016da:	4413      	add	r3, r2
 80016dc:	4a43      	ldr	r2, [pc, #268]	@ (80017ec <HAL_DMA_Init+0x158>)
 80016de:	fba2 2303 	umull	r2, r3, r2, r3
 80016e2:	091b      	lsrs	r3, r3, #4
 80016e4:	009a      	lsls	r2, r3, #2
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a42      	ldr	r2, [pc, #264]	@ (80017f8 <HAL_DMA_Init+0x164>)
 80016ee:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2202      	movs	r2, #2
 80016f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800170a:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6819      	ldr	r1, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	689a      	ldr	r2, [r3, #8]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	431a      	orrs	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	691b      	ldr	r3, [r3, #16]
 8001720:	431a      	orrs	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	431a      	orrs	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	431a      	orrs	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	430a      	orrs	r2, r1
 8001740:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus = 0U;
    hdma->DMAmuxRequestGenStatusMask = 0U;
  }
#else
  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800174a:	d039      	beq.n	80017c0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	4a27      	ldr	r2, [pc, #156]	@ (80017f0 <HAL_DMA_Init+0x15c>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d11a      	bne.n	800178c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001756:	4b29      	ldr	r3, [pc, #164]	@ (80017fc <HAL_DMA_Init+0x168>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175e:	f003 031c 	and.w	r3, r3, #28
 8001762:	210f      	movs	r1, #15
 8001764:	fa01 f303 	lsl.w	r3, r1, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	4924      	ldr	r1, [pc, #144]	@ (80017fc <HAL_DMA_Init+0x168>)
 800176c:	4013      	ands	r3, r2
 800176e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001770:	4b22      	ldr	r3, [pc, #136]	@ (80017fc <HAL_DMA_Init+0x168>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6859      	ldr	r1, [r3, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177c:	f003 031c 	and.w	r3, r3, #28
 8001780:	fa01 f303 	lsl.w	r3, r1, r3
 8001784:	491d      	ldr	r1, [pc, #116]	@ (80017fc <HAL_DMA_Init+0x168>)
 8001786:	4313      	orrs	r3, r2
 8001788:	600b      	str	r3, [r1, #0]
 800178a:	e019      	b.n	80017c0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800178c:	4b1c      	ldr	r3, [pc, #112]	@ (8001800 <HAL_DMA_Init+0x16c>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001794:	f003 031c 	and.w	r3, r3, #28
 8001798:	210f      	movs	r1, #15
 800179a:	fa01 f303 	lsl.w	r3, r1, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	4917      	ldr	r1, [pc, #92]	@ (8001800 <HAL_DMA_Init+0x16c>)
 80017a2:	4013      	ands	r3, r2
 80017a4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80017a6:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <HAL_DMA_Init+0x16c>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6859      	ldr	r1, [r3, #4]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b2:	f003 031c 	and.w	r3, r3, #28
 80017b6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ba:	4911      	ldr	r1, [pc, #68]	@ (8001800 <HAL_DMA_Init+0x16c>)
 80017bc:	4313      	orrs	r3, r2
 80017be:	600b      	str	r3, [r1, #0]
    }
  }
#endif /* DMAMUX1 */

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2200      	movs	r2, #0
 80017c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2200      	movs	r2, #0
 80017d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	40020407 	.word	0x40020407
 80017e8:	bffdfff8 	.word	0xbffdfff8
 80017ec:	cccccccd 	.word	0xcccccccd
 80017f0:	40020000 	.word	0x40020000
 80017f4:	bffdfbf8 	.word	0xbffdfbf8
 80017f8:	40020400 	.word	0x40020400
 80017fc:	400200a8 	.word	0x400200a8
 8001800:	400204a8 	.word	0x400204a8

08001804 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	60f8      	str	r0, [r7, #12]
 800180c:	60b9      	str	r1, [r7, #8]
 800180e:	607a      	str	r2, [r7, #4]
 8001810:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800181c:	2b01      	cmp	r3, #1
 800181e:	d101      	bne.n	8001824 <HAL_DMA_Start_IT+0x20>
 8001820:	2302      	movs	r3, #2
 8001822:	e04e      	b.n	80018c2 <HAL_DMA_Start_IT+0xbe>
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2b01      	cmp	r3, #1
 8001836:	d13a      	bne.n	80018ae <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2202      	movs	r2, #2
 800183c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2200      	movs	r2, #0
 8001844:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 0201 	bic.w	r2, r2, #1
 8001854:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	68b9      	ldr	r1, [r7, #8]
 800185c:	68f8      	ldr	r0, [r7, #12]
 800185e:	f000 f97d 	bl	8001b5c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	2b00      	cmp	r3, #0
 8001868:	d008      	beq.n	800187c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f042 020e 	orr.w	r2, r2, #14
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	e00f      	b.n	800189c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f022 0204 	bic.w	r2, r2, #4
 800188a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f042 020a 	orr.w	r2, r2, #10
 800189a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
    }

#endif /* DMAMUX1 */
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f042 0201 	orr.w	r2, r2, #1
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	e008      	b.n	80018c0 <HAL_DMA_Start_IT+0xbc>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2280      	movs	r2, #128	@ 0x80
 80018b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80018c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3718      	adds	r7, #24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018ca:	b480      	push	{r7}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d101      	bne.n	80018dc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e031      	b.n	8001940 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d008      	beq.n	80018fa <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2204      	movs	r2, #4
 80018ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e022      	b.n	8001940 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f022 0201 	bic.w	r2, r2, #1
 8001908:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f022 020e 	bic.w	r2, r2, #14
 8001918:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191e:	f003 021c 	and.w	r2, r3, #28
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001926:	2101      	movs	r1, #1
 8001928:	fa01 f202 	lsl.w	r2, r1, r2
 800192c:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001954:	2300      	movs	r3, #0
 8001956:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800195e:	b2db      	uxtb	r3, r3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d005      	beq.n	8001970 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2204      	movs	r2, #4
 8001968:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	73fb      	strb	r3, [r7, #15]
 800196e:	e029      	b.n	80019c4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f022 0201 	bic.w	r2, r2, #1
 800197e:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f022 020e 	bic.w	r2, r2, #14
 800198e:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001994:	f003 021c 	and.w	r2, r3, #28
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199c:	2101      	movs	r1, #1
 800199e:	fa01 f202 	lsl.w	r2, r1, r2
 80019a2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d003      	beq.n	80019c4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	4798      	blx	r3
    }
  }
  return status;
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ec:	f003 031c 	and.w	r3, r3, #28
 80019f0:	2204      	movs	r2, #4
 80019f2:	409a      	lsls	r2, r3
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	4013      	ands	r3, r2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d027      	beq.n	8001a4c <HAL_DMA_IRQHandler+0x7c>
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	f003 0304 	and.w	r3, r3, #4
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d022      	beq.n	8001a4c <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0320 	and.w	r3, r3, #32
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d107      	bne.n	8001a24 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f022 0204 	bic.w	r2, r2, #4
 8001a22:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a28:	f003 021c 	and.w	r2, r3, #28
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a30:	2104      	movs	r1, #4
 8001a32:	fa01 f202 	lsl.w	r2, r1, r2
 8001a36:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 8081 	beq.w	8001b44 <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001a4a:	e07b      	b.n	8001b44 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a50:	f003 031c 	and.w	r3, r3, #28
 8001a54:	2202      	movs	r2, #2
 8001a56:	409a      	lsls	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d03d      	beq.n	8001adc <HAL_DMA_IRQHandler+0x10c>
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d038      	beq.n	8001adc <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0320 	and.w	r3, r3, #32
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d10b      	bne.n	8001a90 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f022 020a 	bic.w	r2, r2, #10
 8001a86:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	461a      	mov	r2, r3
 8001a96:	4b2e      	ldr	r3, [pc, #184]	@ (8001b50 <HAL_DMA_IRQHandler+0x180>)
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d909      	bls.n	8001ab0 <HAL_DMA_IRQHandler+0xe0>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa0:	f003 031c 	and.w	r3, r3, #28
 8001aa4:	4a2b      	ldr	r2, [pc, #172]	@ (8001b54 <HAL_DMA_IRQHandler+0x184>)
 8001aa6:	2102      	movs	r1, #2
 8001aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aac:	6053      	str	r3, [r2, #4]
 8001aae:	e008      	b.n	8001ac2 <HAL_DMA_IRQHandler+0xf2>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab4:	f003 031c 	and.w	r3, r3, #28
 8001ab8:	4a27      	ldr	r2, [pc, #156]	@ (8001b58 <HAL_DMA_IRQHandler+0x188>)
 8001aba:	2102      	movs	r1, #2
 8001abc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac0:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d038      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001ada:	e033      	b.n	8001b44 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae0:	f003 031c 	and.w	r3, r3, #28
 8001ae4:	2208      	movs	r2, #8
 8001ae6:	409a      	lsls	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	4013      	ands	r3, r2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d02a      	beq.n	8001b46 <HAL_DMA_IRQHandler+0x176>
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	f003 0308 	and.w	r3, r3, #8
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d025      	beq.n	8001b46 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 020e 	bic.w	r2, r2, #14
 8001b08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0e:	f003 021c 	and.w	r2, r3, #28
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b16:	2101      	movs	r1, #1
 8001b18:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d004      	beq.n	8001b46 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
}
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40020080 	.word	0x40020080
 8001b54:	40020400 	.word	0x40020400
 8001b58:	40020000 	.word	0x40020000

08001b5c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif /* DMAMUX1 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b6e:	f003 021c 	and.w	r2, r3, #28
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b76:	2101      	movs	r1, #1
 8001b78:	fa01 f202 	lsl.w	r2, r1, r2
 8001b7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b10      	cmp	r3, #16
 8001b8c:	d108      	bne.n	8001ba0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b9e:	e007      	b.n	8001bb0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	68ba      	ldr	r2, [r7, #8]
 8001ba6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	60da      	str	r2, [r3, #12]
}
 8001bb0:	bf00      	nop
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b087      	sub	sp, #28
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bca:	e148      	b.n	8001e5e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f000 813a 	beq.w	8001e58 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f003 0303 	and.w	r3, r3, #3
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d005      	beq.n	8001bfc <HAL_GPIO_Init+0x40>
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f003 0303 	and.w	r3, r3, #3
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d130      	bne.n	8001c5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	2203      	movs	r2, #3
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	4013      	ands	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c32:	2201      	movs	r2, #1
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	091b      	lsrs	r3, r3, #4
 8001c48:	f003 0201 	and.w	r2, r3, #1
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	693a      	ldr	r2, [r7, #16]
 8001c5c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	2b03      	cmp	r3, #3
 8001c68:	d017      	beq.n	8001c9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	005b      	lsls	r3, r3, #1
 8001c74:	2203      	movs	r2, #3
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	689a      	ldr	r2, [r3, #8]
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f003 0303 	and.w	r3, r3, #3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d123      	bne.n	8001cee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	08da      	lsrs	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	220f      	movs	r2, #15
 8001cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc2:	43db      	mvns	r3, r3
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	08da      	lsrs	r2, r3, #3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3208      	adds	r2, #8
 8001ce8:	6939      	ldr	r1, [r7, #16]
 8001cea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	2203      	movs	r2, #3
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4013      	ands	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 0203 	and.w	r2, r3, #3
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f000 8094 	beq.w	8001e58 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d30:	4b52      	ldr	r3, [pc, #328]	@ (8001e7c <HAL_GPIO_Init+0x2c0>)
 8001d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d34:	4a51      	ldr	r2, [pc, #324]	@ (8001e7c <HAL_GPIO_Init+0x2c0>)
 8001d36:	f043 0301 	orr.w	r3, r3, #1
 8001d3a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d3c:	4b4f      	ldr	r3, [pc, #316]	@ (8001e7c <HAL_GPIO_Init+0x2c0>)
 8001d3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	60bb      	str	r3, [r7, #8]
 8001d46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d48:	4a4d      	ldr	r2, [pc, #308]	@ (8001e80 <HAL_GPIO_Init+0x2c4>)
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	089b      	lsrs	r3, r3, #2
 8001d4e:	3302      	adds	r3, #2
 8001d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	f003 0303 	and.w	r3, r3, #3
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	220f      	movs	r2, #15
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	43db      	mvns	r3, r3
 8001d66:	693a      	ldr	r2, [r7, #16]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d72:	d00d      	beq.n	8001d90 <HAL_GPIO_Init+0x1d4>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a43      	ldr	r2, [pc, #268]	@ (8001e84 <HAL_GPIO_Init+0x2c8>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d007      	beq.n	8001d8c <HAL_GPIO_Init+0x1d0>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a42      	ldr	r2, [pc, #264]	@ (8001e88 <HAL_GPIO_Init+0x2cc>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d101      	bne.n	8001d88 <HAL_GPIO_Init+0x1cc>
 8001d84:	2302      	movs	r3, #2
 8001d86:	e004      	b.n	8001d92 <HAL_GPIO_Init+0x1d6>
 8001d88:	2307      	movs	r3, #7
 8001d8a:	e002      	b.n	8001d92 <HAL_GPIO_Init+0x1d6>
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e000      	b.n	8001d92 <HAL_GPIO_Init+0x1d6>
 8001d90:	2300      	movs	r3, #0
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	f002 0203 	and.w	r2, r2, #3
 8001d98:	0092      	lsls	r2, r2, #2
 8001d9a:	4093      	lsls	r3, r2
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001da2:	4937      	ldr	r1, [pc, #220]	@ (8001e80 <HAL_GPIO_Init+0x2c4>)
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	089b      	lsrs	r3, r3, #2
 8001da8:	3302      	adds	r3, #2
 8001daa:	693a      	ldr	r2, [r7, #16]
 8001dac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001db0:	4b36      	ldr	r3, [pc, #216]	@ (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	43db      	mvns	r3, r3
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d003      	beq.n	8001dd4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001dd4:	4a2d      	ldr	r2, [pc, #180]	@ (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dda:	4b2c      	ldr	r3, [pc, #176]	@ (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001ddc:	68db      	ldr	r3, [r3, #12]
 8001dde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	43db      	mvns	r3, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4013      	ands	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001dfe:	4a23      	ldr	r2, [pc, #140]	@ (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e04:	4b21      	ldr	r3, [pc, #132]	@ (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4013      	ands	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e28:	4a18      	ldr	r2, [pc, #96]	@ (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e2e:	4b17      	ldr	r3, [pc, #92]	@ (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	43db      	mvns	r3, r3
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e52:	4a0e      	ldr	r2, [pc, #56]	@ (8001e8c <HAL_GPIO_Init+0x2d0>)
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	fa22 f303 	lsr.w	r3, r2, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f47f aeaf 	bne.w	8001bcc <HAL_GPIO_Init+0x10>
  }
}
 8001e6e:	bf00      	nop
 8001e70:	bf00      	nop
 8001e72:	371c      	adds	r7, #28
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	40010000 	.word	0x40010000
 8001e84:	48000400 	.word	0x48000400
 8001e88:	48000800 	.word	0x48000800
 8001e8c:	40010400 	.word	0x40010400

08001e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	807b      	strh	r3, [r7, #2]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ea0:	787b      	ldrb	r3, [r7, #1]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ea6:	887a      	ldrh	r2, [r7, #2]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001eac:	e002      	b.n	8001eb4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001eae:	887a      	ldrh	r2, [r7, #2]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ec4:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a04      	ldr	r2, [pc, #16]	@ (8001edc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001eca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ece:	6013      	str	r3, [r2, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	40007000 	.word	0x40007000

08001ee0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ee4:	4b04      	ldr	r3, [pc, #16]	@ (8001ef8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	40007000 	.word	0x40007000

08001efc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f0a:	d130      	bne.n	8001f6e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f0c:	4b23      	ldr	r3, [pc, #140]	@ (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f18:	d038      	beq.n	8001f8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f1a:	4b20      	ldr	r3, [pc, #128]	@ (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f22:	4a1e      	ldr	r2, [pc, #120]	@ (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f28:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2232      	movs	r2, #50	@ 0x32
 8001f30:	fb02 f303 	mul.w	r3, r2, r3
 8001f34:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f36:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3a:	0c9b      	lsrs	r3, r3, #18
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f40:	e002      	b.n	8001f48 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	3b01      	subs	r3, #1
 8001f46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f48:	4b14      	ldr	r3, [pc, #80]	@ (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f4a:	695b      	ldr	r3, [r3, #20]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f54:	d102      	bne.n	8001f5c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1f2      	bne.n	8001f42 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f5e:	695b      	ldr	r3, [r3, #20]
 8001f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f68:	d110      	bne.n	8001f8c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e00f      	b.n	8001f8e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f7a:	d007      	beq.n	8001f8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f7c:	4b07      	ldr	r3, [pc, #28]	@ (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f84:	4a05      	ldr	r2, [pc, #20]	@ (8001f9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f8a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40007000 	.word	0x40007000
 8001fa0:	20000000 	.word	0x20000000
 8001fa4:	431bde83 	.word	0x431bde83

08001fa8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d102      	bne.n	8001fbc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	f000 bc02 	b.w	80027c0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fbc:	4b96      	ldr	r3, [pc, #600]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 030c 	and.w	r3, r3, #12
 8001fc4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc6:	4b94      	ldr	r3, [pc, #592]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8001fc8:	68db      	ldr	r3, [r3, #12]
 8001fca:	f003 0303 	and.w	r3, r3, #3
 8001fce:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0310 	and.w	r3, r3, #16
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f000 80e4 	beq.w	80021a6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d007      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x4c>
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	2b0c      	cmp	r3, #12
 8001fe8:	f040 808b 	bne.w	8002102 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	f040 8087 	bne.w	8002102 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ff4:	4b88      	ldr	r3, [pc, #544]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d005      	beq.n	800200c <HAL_RCC_OscConfig+0x64>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d101      	bne.n	800200c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e3d9      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a1a      	ldr	r2, [r3, #32]
 8002010:	4b81      	ldr	r3, [pc, #516]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	2b00      	cmp	r3, #0
 800201a:	d004      	beq.n	8002026 <HAL_RCC_OscConfig+0x7e>
 800201c:	4b7e      	ldr	r3, [pc, #504]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002024:	e005      	b.n	8002032 <HAL_RCC_OscConfig+0x8a>
 8002026:	4b7c      	ldr	r3, [pc, #496]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002028:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800202c:	091b      	lsrs	r3, r3, #4
 800202e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002032:	4293      	cmp	r3, r2
 8002034:	d223      	bcs.n	800207e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	4618      	mov	r0, r3
 800203c:	f000 fd8c 	bl	8002b58 <RCC_SetFlashLatencyFromMSIRange>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e3ba      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800204a:	4b73      	ldr	r3, [pc, #460]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a72      	ldr	r2, [pc, #456]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002050:	f043 0308 	orr.w	r3, r3, #8
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	4b70      	ldr	r3, [pc, #448]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	496d      	ldr	r1, [pc, #436]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002064:	4313      	orrs	r3, r2
 8002066:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002068:	4b6b      	ldr	r3, [pc, #428]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	69db      	ldr	r3, [r3, #28]
 8002074:	021b      	lsls	r3, r3, #8
 8002076:	4968      	ldr	r1, [pc, #416]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002078:	4313      	orrs	r3, r2
 800207a:	604b      	str	r3, [r1, #4]
 800207c:	e025      	b.n	80020ca <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800207e:	4b66      	ldr	r3, [pc, #408]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a65      	ldr	r2, [pc, #404]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002084:	f043 0308 	orr.w	r3, r3, #8
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	4b63      	ldr	r3, [pc, #396]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a1b      	ldr	r3, [r3, #32]
 8002096:	4960      	ldr	r1, [pc, #384]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002098:	4313      	orrs	r3, r2
 800209a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800209c:	4b5e      	ldr	r3, [pc, #376]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	495b      	ldr	r1, [pc, #364]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d109      	bne.n	80020ca <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f000 fd4c 	bl	8002b58 <RCC_SetFlashLatencyFromMSIRange>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e37a      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020ca:	f000 fc81 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 80020ce:	4602      	mov	r2, r0
 80020d0:	4b51      	ldr	r3, [pc, #324]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 030f 	and.w	r3, r3, #15
 80020da:	4950      	ldr	r1, [pc, #320]	@ (800221c <HAL_RCC_OscConfig+0x274>)
 80020dc:	5ccb      	ldrb	r3, [r1, r3]
 80020de:	f003 031f 	and.w	r3, r3, #31
 80020e2:	fa22 f303 	lsr.w	r3, r2, r3
 80020e6:	4a4e      	ldr	r2, [pc, #312]	@ (8002220 <HAL_RCC_OscConfig+0x278>)
 80020e8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020ea:	4b4e      	ldr	r3, [pc, #312]	@ (8002224 <HAL_RCC_OscConfig+0x27c>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff f93e 	bl	8001370 <HAL_InitTick>
 80020f4:	4603      	mov	r3, r0
 80020f6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80020f8:	7bfb      	ldrb	r3, [r7, #15]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d052      	beq.n	80021a4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	e35e      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d032      	beq.n	8002170 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800210a:	4b43      	ldr	r3, [pc, #268]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a42      	ldr	r2, [pc, #264]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002116:	f7ff f97b 	bl	8001410 <HAL_GetTick>
 800211a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800211e:	f7ff f977 	bl	8001410 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e347      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002130:	4b39      	ldr	r3, [pc, #228]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f0      	beq.n	800211e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800213c:	4b36      	ldr	r3, [pc, #216]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a35      	ldr	r2, [pc, #212]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002142:	f043 0308 	orr.w	r3, r3, #8
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	4b33      	ldr	r3, [pc, #204]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	4930      	ldr	r1, [pc, #192]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002156:	4313      	orrs	r3, r2
 8002158:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800215a:	4b2f      	ldr	r3, [pc, #188]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	69db      	ldr	r3, [r3, #28]
 8002166:	021b      	lsls	r3, r3, #8
 8002168:	492b      	ldr	r1, [pc, #172]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800216a:	4313      	orrs	r3, r2
 800216c:	604b      	str	r3, [r1, #4]
 800216e:	e01a      	b.n	80021a6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002170:	4b29      	ldr	r3, [pc, #164]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a28      	ldr	r2, [pc, #160]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002176:	f023 0301 	bic.w	r3, r3, #1
 800217a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800217c:	f7ff f948 	bl	8001410 <HAL_GetTick>
 8002180:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002184:	f7ff f944 	bl	8001410 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e314      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002196:	4b20      	ldr	r3, [pc, #128]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1f0      	bne.n	8002184 <HAL_RCC_OscConfig+0x1dc>
 80021a2:	e000      	b.n	80021a6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d073      	beq.n	800229a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	d005      	beq.n	80021c4 <HAL_RCC_OscConfig+0x21c>
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	2b0c      	cmp	r3, #12
 80021bc:	d10e      	bne.n	80021dc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2b03      	cmp	r3, #3
 80021c2:	d10b      	bne.n	80021dc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c4:	4b14      	ldr	r3, [pc, #80]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d063      	beq.n	8002298 <HAL_RCC_OscConfig+0x2f0>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d15f      	bne.n	8002298 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e2f1      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e4:	d106      	bne.n	80021f4 <HAL_RCC_OscConfig+0x24c>
 80021e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e025      	b.n	8002240 <HAL_RCC_OscConfig+0x298>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021fc:	d114      	bne.n	8002228 <HAL_RCC_OscConfig+0x280>
 80021fe:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a05      	ldr	r2, [pc, #20]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002204:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a02      	ldr	r2, [pc, #8]	@ (8002218 <HAL_RCC_OscConfig+0x270>)
 8002210:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e013      	b.n	8002240 <HAL_RCC_OscConfig+0x298>
 8002218:	40021000 	.word	0x40021000
 800221c:	08005838 	.word	0x08005838
 8002220:	20000000 	.word	0x20000000
 8002224:	20000004 	.word	0x20000004
 8002228:	4ba0      	ldr	r3, [pc, #640]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a9f      	ldr	r2, [pc, #636]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800222e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002232:	6013      	str	r3, [r2, #0]
 8002234:	4b9d      	ldr	r3, [pc, #628]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a9c      	ldr	r2, [pc, #624]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800223a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800223e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d013      	beq.n	8002270 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002248:	f7ff f8e2 	bl	8001410 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002250:	f7ff f8de 	bl	8001410 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b64      	cmp	r3, #100	@ 0x64
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e2ae      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002262:	4b92      	ldr	r3, [pc, #584]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0x2a8>
 800226e:	e014      	b.n	800229a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002270:	f7ff f8ce 	bl	8001410 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002278:	f7ff f8ca 	bl	8001410 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b64      	cmp	r3, #100	@ 0x64
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e29a      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800228a:	4b88      	ldr	r3, [pc, #544]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d1f0      	bne.n	8002278 <HAL_RCC_OscConfig+0x2d0>
 8002296:	e000      	b.n	800229a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002298:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d060      	beq.n	8002368 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	2b04      	cmp	r3, #4
 80022aa:	d005      	beq.n	80022b8 <HAL_RCC_OscConfig+0x310>
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	2b0c      	cmp	r3, #12
 80022b0:	d119      	bne.n	80022e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d116      	bne.n	80022e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022b8:	4b7c      	ldr	r3, [pc, #496]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d005      	beq.n	80022d0 <HAL_RCC_OscConfig+0x328>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d101      	bne.n	80022d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e277      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d0:	4b76      	ldr	r3, [pc, #472]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	061b      	lsls	r3, r3, #24
 80022de:	4973      	ldr	r1, [pc, #460]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022e4:	e040      	b.n	8002368 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d023      	beq.n	8002336 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022ee:	4b6f      	ldr	r3, [pc, #444]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a6e      	ldr	r2, [pc, #440]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80022f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fa:	f7ff f889 	bl	8001410 <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002302:	f7ff f885 	bl	8001410 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e255      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002314:	4b65      	ldr	r3, [pc, #404]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0f0      	beq.n	8002302 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002320:	4b62      	ldr	r3, [pc, #392]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	061b      	lsls	r3, r3, #24
 800232e:	495f      	ldr	r1, [pc, #380]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002330:	4313      	orrs	r3, r2
 8002332:	604b      	str	r3, [r1, #4]
 8002334:	e018      	b.n	8002368 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002336:	4b5d      	ldr	r3, [pc, #372]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a5c      	ldr	r2, [pc, #368]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800233c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002340:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002342:	f7ff f865 	bl	8001410 <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800234a:	f7ff f861 	bl	8001410 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e231      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800235c:	4b53      	ldr	r3, [pc, #332]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1f0      	bne.n	800234a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b00      	cmp	r3, #0
 8002372:	d03c      	beq.n	80023ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d01c      	beq.n	80023b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800237c:	4b4b      	ldr	r3, [pc, #300]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800237e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002382:	4a4a      	ldr	r2, [pc, #296]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800238c:	f7ff f840 	bl	8001410 <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002394:	f7ff f83c 	bl	8001410 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e20c      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023a6:	4b41      	ldr	r3, [pc, #260]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80023a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d0ef      	beq.n	8002394 <HAL_RCC_OscConfig+0x3ec>
 80023b4:	e01b      	b.n	80023ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b6:	4b3d      	ldr	r3, [pc, #244]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80023b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023bc:	4a3b      	ldr	r2, [pc, #236]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80023be:	f023 0301 	bic.w	r3, r3, #1
 80023c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c6:	f7ff f823 	bl	8001410 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ce:	f7ff f81f 	bl	8001410 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e1ef      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023e0:	4b32      	ldr	r3, [pc, #200]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80023e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1ef      	bne.n	80023ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0304 	and.w	r3, r3, #4
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 80a6 	beq.w	8002548 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fc:	2300      	movs	r3, #0
 80023fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002400:	4b2a      	ldr	r3, [pc, #168]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d10d      	bne.n	8002428 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240c:	4b27      	ldr	r3, [pc, #156]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800240e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002410:	4a26      	ldr	r2, [pc, #152]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002412:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002416:	6593      	str	r3, [r2, #88]	@ 0x58
 8002418:	4b24      	ldr	r3, [pc, #144]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800241a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800241c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002420:	60bb      	str	r3, [r7, #8]
 8002422:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002424:	2301      	movs	r3, #1
 8002426:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002428:	4b21      	ldr	r3, [pc, #132]	@ (80024b0 <HAL_RCC_OscConfig+0x508>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002430:	2b00      	cmp	r3, #0
 8002432:	d118      	bne.n	8002466 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002434:	4b1e      	ldr	r3, [pc, #120]	@ (80024b0 <HAL_RCC_OscConfig+0x508>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a1d      	ldr	r2, [pc, #116]	@ (80024b0 <HAL_RCC_OscConfig+0x508>)
 800243a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800243e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002440:	f7fe ffe6 	bl	8001410 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002448:	f7fe ffe2 	bl	8001410 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e1b2      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800245a:	4b15      	ldr	r3, [pc, #84]	@ (80024b0 <HAL_RCC_OscConfig+0x508>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	2b01      	cmp	r3, #1
 800246c:	d108      	bne.n	8002480 <HAL_RCC_OscConfig+0x4d8>
 800246e:	4b0f      	ldr	r3, [pc, #60]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002474:	4a0d      	ldr	r2, [pc, #52]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002476:	f043 0301 	orr.w	r3, r3, #1
 800247a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800247e:	e029      	b.n	80024d4 <HAL_RCC_OscConfig+0x52c>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	2b05      	cmp	r3, #5
 8002486:	d115      	bne.n	80024b4 <HAL_RCC_OscConfig+0x50c>
 8002488:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800248a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800248e:	4a07      	ldr	r2, [pc, #28]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002498:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 800249a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800249e:	4a03      	ldr	r2, [pc, #12]	@ (80024ac <HAL_RCC_OscConfig+0x504>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024a8:	e014      	b.n	80024d4 <HAL_RCC_OscConfig+0x52c>
 80024aa:	bf00      	nop
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40007000 	.word	0x40007000
 80024b4:	4b9a      	ldr	r3, [pc, #616]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80024b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ba:	4a99      	ldr	r2, [pc, #612]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80024bc:	f023 0301 	bic.w	r3, r3, #1
 80024c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024c4:	4b96      	ldr	r3, [pc, #600]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80024c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ca:	4a95      	ldr	r2, [pc, #596]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80024cc:	f023 0304 	bic.w	r3, r3, #4
 80024d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d016      	beq.n	800250a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024dc:	f7fe ff98 	bl	8001410 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e4:	f7fe ff94 	bl	8001410 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e162      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024fa:	4b89      	ldr	r3, [pc, #548]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80024fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d0ed      	beq.n	80024e4 <HAL_RCC_OscConfig+0x53c>
 8002508:	e015      	b.n	8002536 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800250a:	f7fe ff81 	bl	8001410 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002510:	e00a      	b.n	8002528 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002512:	f7fe ff7d 	bl	8001410 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002520:	4293      	cmp	r3, r2
 8002522:	d901      	bls.n	8002528 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e14b      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002528:	4b7d      	ldr	r3, [pc, #500]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 800252a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	2b00      	cmp	r3, #0
 8002534:	d1ed      	bne.n	8002512 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002536:	7ffb      	ldrb	r3, [r7, #31]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d105      	bne.n	8002548 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800253c:	4b78      	ldr	r3, [pc, #480]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 800253e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002540:	4a77      	ldr	r2, [pc, #476]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 8002542:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002546:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0320 	and.w	r3, r3, #32
 8002550:	2b00      	cmp	r3, #0
 8002552:	d03c      	beq.n	80025ce <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002558:	2b00      	cmp	r3, #0
 800255a:	d01c      	beq.n	8002596 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800255c:	4b70      	ldr	r3, [pc, #448]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 800255e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002562:	4a6f      	ldr	r2, [pc, #444]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800256c:	f7fe ff50 	bl	8001410 <HAL_GetTick>
 8002570:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002572:	e008      	b.n	8002586 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002574:	f7fe ff4c 	bl	8001410 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	2b02      	cmp	r3, #2
 8002580:	d901      	bls.n	8002586 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e11c      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002586:	4b66      	ldr	r3, [pc, #408]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 8002588:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d0ef      	beq.n	8002574 <HAL_RCC_OscConfig+0x5cc>
 8002594:	e01b      	b.n	80025ce <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002596:	4b62      	ldr	r3, [pc, #392]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 8002598:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800259c:	4a60      	ldr	r2, [pc, #384]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 800259e:	f023 0301 	bic.w	r3, r3, #1
 80025a2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025a6:	f7fe ff33 	bl	8001410 <HAL_GetTick>
 80025aa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025ae:	f7fe ff2f 	bl	8001410 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e0ff      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025c0:	4b57      	ldr	r3, [pc, #348]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80025c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1ef      	bne.n	80025ae <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 80f3 	beq.w	80027be <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025dc:	2b02      	cmp	r3, #2
 80025de:	f040 80c9 	bne.w	8002774 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80025e2:	4b4f      	ldr	r3, [pc, #316]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	f003 0203 	and.w	r2, r3, #3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d12c      	bne.n	8002650 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002600:	3b01      	subs	r3, #1
 8002602:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002604:	429a      	cmp	r2, r3
 8002606:	d123      	bne.n	8002650 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002612:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002614:	429a      	cmp	r2, r3
 8002616:	d11b      	bne.n	8002650 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002622:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002624:	429a      	cmp	r2, r3
 8002626:	d113      	bne.n	8002650 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002632:	085b      	lsrs	r3, r3, #1
 8002634:	3b01      	subs	r3, #1
 8002636:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002638:	429a      	cmp	r2, r3
 800263a:	d109      	bne.n	8002650 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	085b      	lsrs	r3, r3, #1
 8002648:	3b01      	subs	r3, #1
 800264a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800264c:	429a      	cmp	r2, r3
 800264e:	d06b      	beq.n	8002728 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	2b0c      	cmp	r3, #12
 8002654:	d062      	beq.n	800271c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002656:	4b32      	ldr	r3, [pc, #200]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e0ac      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002666:	4b2e      	ldr	r3, [pc, #184]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a2d      	ldr	r2, [pc, #180]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 800266c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002670:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002672:	f7fe fecd 	bl	8001410 <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267a:	f7fe fec9 	bl	8001410 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e099      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800268c:	4b24      	ldr	r3, [pc, #144]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1f0      	bne.n	800267a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002698:	4b21      	ldr	r3, [pc, #132]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 800269a:	68da      	ldr	r2, [r3, #12]
 800269c:	4b21      	ldr	r3, [pc, #132]	@ (8002724 <HAL_RCC_OscConfig+0x77c>)
 800269e:	4013      	ands	r3, r2
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80026a8:	3a01      	subs	r2, #1
 80026aa:	0112      	lsls	r2, r2, #4
 80026ac:	4311      	orrs	r1, r2
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80026b2:	0212      	lsls	r2, r2, #8
 80026b4:	4311      	orrs	r1, r2
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026ba:	0852      	lsrs	r2, r2, #1
 80026bc:	3a01      	subs	r2, #1
 80026be:	0552      	lsls	r2, r2, #21
 80026c0:	4311      	orrs	r1, r2
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80026c6:	0852      	lsrs	r2, r2, #1
 80026c8:	3a01      	subs	r2, #1
 80026ca:	0652      	lsls	r2, r2, #25
 80026cc:	4311      	orrs	r1, r2
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80026d2:	06d2      	lsls	r2, r2, #27
 80026d4:	430a      	orrs	r2, r1
 80026d6:	4912      	ldr	r1, [pc, #72]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80026dc:	4b10      	ldr	r3, [pc, #64]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a0f      	ldr	r2, [pc, #60]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80026e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026e6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 80026ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026f2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80026f4:	f7fe fe8c 	bl	8001410 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026fc:	f7fe fe88 	bl	8001410 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e058      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800270e:	4b04      	ldr	r3, [pc, #16]	@ (8002720 <HAL_RCC_OscConfig+0x778>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d0f0      	beq.n	80026fc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800271a:	e050      	b.n	80027be <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e04f      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
 8002720:	40021000 	.word	0x40021000
 8002724:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002728:	4b27      	ldr	r3, [pc, #156]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d144      	bne.n	80027be <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002734:	4b24      	ldr	r3, [pc, #144]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a23      	ldr	r2, [pc, #140]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 800273a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800273e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002740:	4b21      	ldr	r3, [pc, #132]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4a20      	ldr	r2, [pc, #128]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 8002746:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800274a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800274c:	f7fe fe60 	bl	8001410 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002754:	f7fe fe5c 	bl	8001410 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e02c      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002766:	4b18      	ldr	r3, [pc, #96]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0f0      	beq.n	8002754 <HAL_RCC_OscConfig+0x7ac>
 8002772:	e024      	b.n	80027be <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2b0c      	cmp	r3, #12
 8002778:	d01f      	beq.n	80027ba <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800277a:	4b13      	ldr	r3, [pc, #76]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a12      	ldr	r2, [pc, #72]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 8002780:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002784:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002786:	f7fe fe43 	bl	8001410 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800278e:	f7fe fe3f 	bl	8001410 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e00f      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027a0:	4b09      	ldr	r3, [pc, #36]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f0      	bne.n	800278e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80027ac:	4b06      	ldr	r3, [pc, #24]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 80027ae:	68da      	ldr	r2, [r3, #12]
 80027b0:	4905      	ldr	r1, [pc, #20]	@ (80027c8 <HAL_RCC_OscConfig+0x820>)
 80027b2:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <HAL_RCC_OscConfig+0x824>)
 80027b4:	4013      	ands	r3, r2
 80027b6:	60cb      	str	r3, [r1, #12]
 80027b8:	e001      	b.n	80027be <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e000      	b.n	80027c0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3720      	adds	r7, #32
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	40021000 	.word	0x40021000
 80027cc:	feeefffc 	.word	0xfeeefffc

080027d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e0e7      	b.n	80029b4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027e4:	4b75      	ldr	r3, [pc, #468]	@ (80029bc <HAL_RCC_ClockConfig+0x1ec>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d910      	bls.n	8002814 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4b72      	ldr	r3, [pc, #456]	@ (80029bc <HAL_RCC_ClockConfig+0x1ec>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f023 0207 	bic.w	r2, r3, #7
 80027fa:	4970      	ldr	r1, [pc, #448]	@ (80029bc <HAL_RCC_ClockConfig+0x1ec>)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	4313      	orrs	r3, r2
 8002800:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002802:	4b6e      	ldr	r3, [pc, #440]	@ (80029bc <HAL_RCC_ClockConfig+0x1ec>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	429a      	cmp	r2, r3
 800280e:	d001      	beq.n	8002814 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e0cf      	b.n	80029b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	2b00      	cmp	r3, #0
 800281e:	d010      	beq.n	8002842 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689a      	ldr	r2, [r3, #8]
 8002824:	4b66      	ldr	r3, [pc, #408]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800282c:	429a      	cmp	r2, r3
 800282e:	d908      	bls.n	8002842 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002830:	4b63      	ldr	r3, [pc, #396]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	4960      	ldr	r1, [pc, #384]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 800283e:	4313      	orrs	r3, r2
 8002840:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d04c      	beq.n	80028e8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b03      	cmp	r3, #3
 8002854:	d107      	bne.n	8002866 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002856:	4b5a      	ldr	r3, [pc, #360]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d121      	bne.n	80028a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e0a6      	b.n	80029b4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b02      	cmp	r3, #2
 800286c:	d107      	bne.n	800287e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800286e:	4b54      	ldr	r3, [pc, #336]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d115      	bne.n	80028a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e09a      	b.n	80029b4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d107      	bne.n	8002896 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002886:	4b4e      	ldr	r3, [pc, #312]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d109      	bne.n	80028a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e08e      	b.n	80029b4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002896:	4b4a      	ldr	r3, [pc, #296]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d101      	bne.n	80028a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e086      	b.n	80029b4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028a6:	4b46      	ldr	r3, [pc, #280]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f023 0203 	bic.w	r2, r3, #3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	4943      	ldr	r1, [pc, #268]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028b8:	f7fe fdaa 	bl	8001410 <HAL_GetTick>
 80028bc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028be:	e00a      	b.n	80028d6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c0:	f7fe fda6 	bl	8001410 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e06e      	b.n	80029b4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d6:	4b3a      	ldr	r3, [pc, #232]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 020c 	and.w	r2, r3, #12
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d1eb      	bne.n	80028c0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d010      	beq.n	8002916 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	4b31      	ldr	r3, [pc, #196]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002900:	429a      	cmp	r2, r3
 8002902:	d208      	bcs.n	8002916 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002904:	4b2e      	ldr	r3, [pc, #184]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	492b      	ldr	r1, [pc, #172]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002912:	4313      	orrs	r3, r2
 8002914:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002916:	4b29      	ldr	r3, [pc, #164]	@ (80029bc <HAL_RCC_ClockConfig+0x1ec>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0307 	and.w	r3, r3, #7
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	429a      	cmp	r2, r3
 8002922:	d210      	bcs.n	8002946 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002924:	4b25      	ldr	r3, [pc, #148]	@ (80029bc <HAL_RCC_ClockConfig+0x1ec>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f023 0207 	bic.w	r2, r3, #7
 800292c:	4923      	ldr	r1, [pc, #140]	@ (80029bc <HAL_RCC_ClockConfig+0x1ec>)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	4313      	orrs	r3, r2
 8002932:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002934:	4b21      	ldr	r3, [pc, #132]	@ (80029bc <HAL_RCC_ClockConfig+0x1ec>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f003 0307 	and.w	r3, r3, #7
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d001      	beq.n	8002946 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e036      	b.n	80029b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	2b00      	cmp	r3, #0
 8002950:	d008      	beq.n	8002964 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002952:	4b1b      	ldr	r3, [pc, #108]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	4918      	ldr	r1, [pc, #96]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002960:	4313      	orrs	r3, r2
 8002962:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0308 	and.w	r3, r3, #8
 800296c:	2b00      	cmp	r3, #0
 800296e:	d009      	beq.n	8002984 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002970:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	4910      	ldr	r1, [pc, #64]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 8002980:	4313      	orrs	r3, r2
 8002982:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002984:	f000 f824 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 8002988:	4602      	mov	r2, r0
 800298a:	4b0d      	ldr	r3, [pc, #52]	@ (80029c0 <HAL_RCC_ClockConfig+0x1f0>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	091b      	lsrs	r3, r3, #4
 8002990:	f003 030f 	and.w	r3, r3, #15
 8002994:	490b      	ldr	r1, [pc, #44]	@ (80029c4 <HAL_RCC_ClockConfig+0x1f4>)
 8002996:	5ccb      	ldrb	r3, [r1, r3]
 8002998:	f003 031f 	and.w	r3, r3, #31
 800299c:	fa22 f303 	lsr.w	r3, r2, r3
 80029a0:	4a09      	ldr	r2, [pc, #36]	@ (80029c8 <HAL_RCC_ClockConfig+0x1f8>)
 80029a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80029a4:	4b09      	ldr	r3, [pc, #36]	@ (80029cc <HAL_RCC_ClockConfig+0x1fc>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7fe fce1 	bl	8001370 <HAL_InitTick>
 80029ae:	4603      	mov	r3, r0
 80029b0:	72fb      	strb	r3, [r7, #11]

  return status;
 80029b2:	7afb      	ldrb	r3, [r7, #11]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3710      	adds	r7, #16
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40022000 	.word	0x40022000
 80029c0:	40021000 	.word	0x40021000
 80029c4:	08005838 	.word	0x08005838
 80029c8:	20000000 	.word	0x20000000
 80029cc:	20000004 	.word	0x20000004

080029d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b089      	sub	sp, #36	@ 0x24
 80029d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
 80029da:	2300      	movs	r3, #0
 80029dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029de:	4b3e      	ldr	r3, [pc, #248]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 030c 	and.w	r3, r3, #12
 80029e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029e8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	f003 0303 	and.w	r3, r3, #3
 80029f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_RCC_GetSysClockFreq+0x34>
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	2b0c      	cmp	r3, #12
 80029fc:	d121      	bne.n	8002a42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d11e      	bne.n	8002a42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a04:	4b34      	ldr	r3, [pc, #208]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0308 	and.w	r3, r3, #8
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d107      	bne.n	8002a20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a10:	4b31      	ldr	r3, [pc, #196]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a16:	0a1b      	lsrs	r3, r3, #8
 8002a18:	f003 030f 	and.w	r3, r3, #15
 8002a1c:	61fb      	str	r3, [r7, #28]
 8002a1e:	e005      	b.n	8002a2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a20:	4b2d      	ldr	r3, [pc, #180]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	091b      	lsrs	r3, r3, #4
 8002a26:	f003 030f 	and.w	r3, r3, #15
 8002a2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a2c:	4a2b      	ldr	r2, [pc, #172]	@ (8002adc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10d      	bne.n	8002a58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a40:	e00a      	b.n	8002a58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d102      	bne.n	8002a4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a48:	4b25      	ldr	r3, [pc, #148]	@ (8002ae0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a4a:	61bb      	str	r3, [r7, #24]
 8002a4c:	e004      	b.n	8002a58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d101      	bne.n	8002a58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a54:	4b23      	ldr	r3, [pc, #140]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	2b0c      	cmp	r3, #12
 8002a5c:	d134      	bne.n	8002ac8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d003      	beq.n	8002a76 <HAL_RCC_GetSysClockFreq+0xa6>
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b03      	cmp	r3, #3
 8002a72:	d003      	beq.n	8002a7c <HAL_RCC_GetSysClockFreq+0xac>
 8002a74:	e005      	b.n	8002a82 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002a76:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a78:	617b      	str	r3, [r7, #20]
      break;
 8002a7a:	e005      	b.n	8002a88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ae4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a7e:	617b      	str	r3, [r7, #20]
      break;
 8002a80:	e002      	b.n	8002a88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	617b      	str	r3, [r7, #20]
      break;
 8002a86:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a88:	4b13      	ldr	r3, [pc, #76]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	091b      	lsrs	r3, r3, #4
 8002a8e:	f003 0307 	and.w	r3, r3, #7
 8002a92:	3301      	adds	r3, #1
 8002a94:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a96:	4b10      	ldr	r3, [pc, #64]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	0a1b      	lsrs	r3, r3, #8
 8002a9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002aa0:	697a      	ldr	r2, [r7, #20]
 8002aa2:	fb03 f202 	mul.w	r2, r3, r2
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002aae:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	0e5b      	lsrs	r3, r3, #25
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	3301      	adds	r3, #1
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002ac8:	69bb      	ldr	r3, [r7, #24]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3724      	adds	r7, #36	@ 0x24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	08005850 	.word	0x08005850
 8002ae0:	00f42400 	.word	0x00f42400
 8002ae4:	007a1200 	.word	0x007a1200

08002ae8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002aec:	4b03      	ldr	r3, [pc, #12]	@ (8002afc <HAL_RCC_GetHCLKFreq+0x14>)
 8002aee:	681b      	ldr	r3, [r3, #0]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	20000000 	.word	0x20000000

08002b00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b04:	f7ff fff0 	bl	8002ae8 <HAL_RCC_GetHCLKFreq>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	4b06      	ldr	r3, [pc, #24]	@ (8002b24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	0a1b      	lsrs	r3, r3, #8
 8002b10:	f003 0307 	and.w	r3, r3, #7
 8002b14:	4904      	ldr	r1, [pc, #16]	@ (8002b28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b16:	5ccb      	ldrb	r3, [r1, r3]
 8002b18:	f003 031f 	and.w	r3, r3, #31
 8002b1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40021000 	.word	0x40021000
 8002b28:	08005848 	.word	0x08005848

08002b2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b30:	f7ff ffda 	bl	8002ae8 <HAL_RCC_GetHCLKFreq>
 8002b34:	4602      	mov	r2, r0
 8002b36:	4b06      	ldr	r3, [pc, #24]	@ (8002b50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	0adb      	lsrs	r3, r3, #11
 8002b3c:	f003 0307 	and.w	r3, r3, #7
 8002b40:	4904      	ldr	r1, [pc, #16]	@ (8002b54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b42:	5ccb      	ldrb	r3, [r1, r3]
 8002b44:	f003 031f 	and.w	r3, r3, #31
 8002b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40021000 	.word	0x40021000
 8002b54:	08005848 	.word	0x08005848

08002b58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002b60:	2300      	movs	r3, #0
 8002b62:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b64:	4b2a      	ldr	r3, [pc, #168]	@ (8002c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d003      	beq.n	8002b78 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b70:	f7ff f9b6 	bl	8001ee0 <HAL_PWREx_GetVoltageRange>
 8002b74:	6178      	str	r0, [r7, #20]
 8002b76:	e014      	b.n	8002ba2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b78:	4b25      	ldr	r3, [pc, #148]	@ (8002c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7c:	4a24      	ldr	r2, [pc, #144]	@ (8002c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b84:	4b22      	ldr	r3, [pc, #136]	@ (8002c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8c:	60fb      	str	r3, [r7, #12]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b90:	f7ff f9a6 	bl	8001ee0 <HAL_PWREx_GetVoltageRange>
 8002b94:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b96:	4b1e      	ldr	r3, [pc, #120]	@ (8002c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8002c10 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ba0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ba8:	d10b      	bne.n	8002bc2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b80      	cmp	r3, #128	@ 0x80
 8002bae:	d919      	bls.n	8002be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2ba0      	cmp	r3, #160	@ 0xa0
 8002bb4:	d902      	bls.n	8002bbc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	613b      	str	r3, [r7, #16]
 8002bba:	e013      	b.n	8002be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	613b      	str	r3, [r7, #16]
 8002bc0:	e010      	b.n	8002be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2b80      	cmp	r3, #128	@ 0x80
 8002bc6:	d902      	bls.n	8002bce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002bc8:	2303      	movs	r3, #3
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	e00a      	b.n	8002be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2b80      	cmp	r3, #128	@ 0x80
 8002bd2:	d102      	bne.n	8002bda <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	613b      	str	r3, [r7, #16]
 8002bd8:	e004      	b.n	8002be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b70      	cmp	r3, #112	@ 0x70
 8002bde:	d101      	bne.n	8002be4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002be0:	2301      	movs	r3, #1
 8002be2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002be4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f023 0207 	bic.w	r2, r3, #7
 8002bec:	4909      	ldr	r1, [pc, #36]	@ (8002c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002bf4:	4b07      	ldr	r3, [pc, #28]	@ (8002c14 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d001      	beq.n	8002c06 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40021000 	.word	0x40021000
 8002c14:	40022000 	.word	0x40022000

08002c18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c20:	2300      	movs	r3, #0
 8002c22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c24:	2300      	movs	r3, #0
 8002c26:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d031      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c38:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c3c:	d01a      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002c3e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c42:	d814      	bhi.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d009      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002c48:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c4c:	d10f      	bne.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002c4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	4a5c      	ldr	r2, [pc, #368]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c58:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c5a:	e00c      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3304      	adds	r3, #4
 8002c60:	2100      	movs	r1, #0
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 f9de 	bl	8003024 <RCCEx_PLLSAI1_Config>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c6c:	e003      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	74fb      	strb	r3, [r7, #19]
      break;
 8002c72:	e000      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002c74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c76:	7cfb      	ldrb	r3, [r7, #19]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10b      	bne.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c7c:	4b51      	ldr	r3, [pc, #324]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c82:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c8a:	494e      	ldr	r1, [pc, #312]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c92:	e001      	b.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c94:	7cfb      	ldrb	r3, [r7, #19]
 8002c96:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 809e 	beq.w	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002caa:	4b46      	ldr	r3, [pc, #280]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00d      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cc0:	4b40      	ldr	r3, [pc, #256]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc4:	4a3f      	ldr	r2, [pc, #252]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cca:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ccc:	4b3d      	ldr	r3, [pc, #244]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cd4:	60bb      	str	r3, [r7, #8]
 8002cd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cdc:	4b3a      	ldr	r3, [pc, #232]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a39      	ldr	r2, [pc, #228]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002ce2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ce6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ce8:	f7fe fb92 	bl	8001410 <HAL_GetTick>
 8002cec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cee:	e009      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cf0:	f7fe fb8e 	bl	8001410 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d902      	bls.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	74fb      	strb	r3, [r7, #19]
        break;
 8002d02:	e005      	b.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d04:	4b30      	ldr	r3, [pc, #192]	@ (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d0ef      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002d10:	7cfb      	ldrb	r3, [r7, #19]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d15a      	bne.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d16:	4b2b      	ldr	r3, [pc, #172]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d20:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d01e      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d019      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d32:	4b24      	ldr	r3, [pc, #144]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d3c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d3e:	4b21      	ldr	r3, [pc, #132]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d44:	4a1f      	ldr	r2, [pc, #124]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d54:	4a1b      	ldr	r2, [pc, #108]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d5e:	4a19      	ldr	r2, [pc, #100]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d016      	beq.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d70:	f7fe fb4e 	bl	8001410 <HAL_GetTick>
 8002d74:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d76:	e00b      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d78:	f7fe fb4a 	bl	8001410 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d902      	bls.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	74fb      	strb	r3, [r7, #19]
            break;
 8002d8e:	e006      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d90:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0ec      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10b      	bne.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002da4:	4b07      	ldr	r3, [pc, #28]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002daa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002db2:	4904      	ldr	r1, [pc, #16]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002dba:	e009      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002dbc:	7cfb      	ldrb	r3, [r7, #19]
 8002dbe:	74bb      	strb	r3, [r7, #18]
 8002dc0:	e006      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002dc2:	bf00      	nop
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dcc:	7cfb      	ldrb	r3, [r7, #19]
 8002dce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dd0:	7c7b      	ldrb	r3, [r7, #17]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d105      	bne.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd6:	4b8a      	ldr	r3, [pc, #552]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dda:	4a89      	ldr	r2, [pc, #548]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ddc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002de0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00a      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dee:	4b84      	ldr	r3, [pc, #528]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002df4:	f023 0203 	bic.w	r2, r3, #3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	4980      	ldr	r1, [pc, #512]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d00a      	beq.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e10:	4b7b      	ldr	r3, [pc, #492]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e16:	f023 020c 	bic.w	r2, r3, #12
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1e:	4978      	ldr	r1, [pc, #480]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0320 	and.w	r3, r3, #32
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d00a      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e32:	4b73      	ldr	r3, [pc, #460]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e38:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e40:	496f      	ldr	r1, [pc, #444]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00a      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e54:	4b6a      	ldr	r3, [pc, #424]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e5a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e62:	4967      	ldr	r1, [pc, #412]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00a      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002e76:	4b62      	ldr	r3, [pc, #392]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e7c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e84:	495e      	ldr	r1, [pc, #376]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e86:	4313      	orrs	r3, r2
 8002e88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d00a      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e98:	4b59      	ldr	r3, [pc, #356]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea6:	4956      	ldr	r1, [pc, #344]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00a      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002eba:	4b51      	ldr	r3, [pc, #324]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ec0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec8:	494d      	ldr	r1, [pc, #308]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d028      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002edc:	4b48      	ldr	r3, [pc, #288]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eea:	4945      	ldr	r1, [pc, #276]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002efa:	d106      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002efc:	4b40      	ldr	r3, [pc, #256]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	4a3f      	ldr	r2, [pc, #252]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f06:	60d3      	str	r3, [r2, #12]
 8002f08:	e011      	b.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f12:	d10c      	bne.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3304      	adds	r3, #4
 8002f18:	2101      	movs	r1, #1
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f000 f882 	bl	8003024 <RCCEx_PLLSAI1_Config>
 8002f20:	4603      	mov	r3, r0
 8002f22:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f24:	7cfb      	ldrb	r3, [r7, #19]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8002f2a:	7cfb      	ldrb	r3, [r7, #19]
 8002f2c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d028      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f3a:	4b31      	ldr	r3, [pc, #196]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f40:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f48:	492d      	ldr	r1, [pc, #180]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f58:	d106      	bne.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f5a:	4b29      	ldr	r3, [pc, #164]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	4a28      	ldr	r2, [pc, #160]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f64:	60d3      	str	r3, [r2, #12]
 8002f66:	e011      	b.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f70:	d10c      	bne.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	3304      	adds	r3, #4
 8002f76:	2101      	movs	r1, #1
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f000 f853 	bl	8003024 <RCCEx_PLLSAI1_Config>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f82:	7cfb      	ldrb	r3, [r7, #19]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002f88:	7cfb      	ldrb	r3, [r7, #19]
 8002f8a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d01c      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f98:	4b19      	ldr	r3, [pc, #100]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f9e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa6:	4916      	ldr	r1, [pc, #88]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fb6:	d10c      	bne.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	3304      	adds	r3, #4
 8002fbc:	2102      	movs	r1, #2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f000 f830 	bl	8003024 <RCCEx_PLLSAI1_Config>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fc8:	7cfb      	ldrb	r3, [r7, #19]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8002fce:	7cfb      	ldrb	r3, [r7, #19]
 8002fd0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00a      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002fde:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fe4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fec:	4904      	ldr	r1, [pc, #16]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ff4:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3718      	adds	r7, #24
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40021000 	.word	0x40021000

08003004 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003008:	4b05      	ldr	r3, [pc, #20]	@ (8003020 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a04      	ldr	r2, [pc, #16]	@ (8003020 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800300e:	f043 0304 	orr.w	r3, r3, #4
 8003012:	6013      	str	r3, [r2, #0]
}
 8003014:	bf00      	nop
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
 800301e:	bf00      	nop
 8003020:	40021000 	.word	0x40021000

08003024 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800302e:	2300      	movs	r3, #0
 8003030:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003032:	4b74      	ldr	r3, [pc, #464]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f003 0303 	and.w	r3, r3, #3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d018      	beq.n	8003070 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800303e:	4b71      	ldr	r3, [pc, #452]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	f003 0203 	and.w	r2, r3, #3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	429a      	cmp	r2, r3
 800304c:	d10d      	bne.n	800306a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
       ||
 8003052:	2b00      	cmp	r3, #0
 8003054:	d009      	beq.n	800306a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003056:	4b6b      	ldr	r3, [pc, #428]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	091b      	lsrs	r3, r3, #4
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	1c5a      	adds	r2, r3, #1
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
       ||
 8003066:	429a      	cmp	r2, r3
 8003068:	d047      	beq.n	80030fa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	73fb      	strb	r3, [r7, #15]
 800306e:	e044      	b.n	80030fa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b03      	cmp	r3, #3
 8003076:	d018      	beq.n	80030aa <RCCEx_PLLSAI1_Config+0x86>
 8003078:	2b03      	cmp	r3, #3
 800307a:	d825      	bhi.n	80030c8 <RCCEx_PLLSAI1_Config+0xa4>
 800307c:	2b01      	cmp	r3, #1
 800307e:	d002      	beq.n	8003086 <RCCEx_PLLSAI1_Config+0x62>
 8003080:	2b02      	cmp	r3, #2
 8003082:	d009      	beq.n	8003098 <RCCEx_PLLSAI1_Config+0x74>
 8003084:	e020      	b.n	80030c8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003086:	4b5f      	ldr	r3, [pc, #380]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d11d      	bne.n	80030ce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003096:	e01a      	b.n	80030ce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003098:	4b5a      	ldr	r3, [pc, #360]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d116      	bne.n	80030d2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030a8:	e013      	b.n	80030d2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80030aa:	4b56      	ldr	r3, [pc, #344]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d10f      	bne.n	80030d6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80030b6:	4b53      	ldr	r3, [pc, #332]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d109      	bne.n	80030d6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030c6:	e006      	b.n	80030d6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	73fb      	strb	r3, [r7, #15]
      break;
 80030cc:	e004      	b.n	80030d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030ce:	bf00      	nop
 80030d0:	e002      	b.n	80030d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030d2:	bf00      	nop
 80030d4:	e000      	b.n	80030d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d10d      	bne.n	80030fa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80030de:	4b49      	ldr	r3, [pc, #292]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6819      	ldr	r1, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	430b      	orrs	r3, r1
 80030f4:	4943      	ldr	r1, [pc, #268]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030fa:	7bfb      	ldrb	r3, [r7, #15]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d17c      	bne.n	80031fa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003100:	4b40      	ldr	r3, [pc, #256]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a3f      	ldr	r2, [pc, #252]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003106:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800310a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800310c:	f7fe f980 	bl	8001410 <HAL_GetTick>
 8003110:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003112:	e009      	b.n	8003128 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003114:	f7fe f97c 	bl	8001410 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b02      	cmp	r3, #2
 8003120:	d902      	bls.n	8003128 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	73fb      	strb	r3, [r7, #15]
        break;
 8003126:	e005      	b.n	8003134 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003128:	4b36      	ldr	r3, [pc, #216]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1ef      	bne.n	8003114 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003134:	7bfb      	ldrb	r3, [r7, #15]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d15f      	bne.n	80031fa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d110      	bne.n	8003162 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003140:	4b30      	ldr	r3, [pc, #192]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003148:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6892      	ldr	r2, [r2, #8]
 8003150:	0211      	lsls	r1, r2, #8
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	68d2      	ldr	r2, [r2, #12]
 8003156:	06d2      	lsls	r2, r2, #27
 8003158:	430a      	orrs	r2, r1
 800315a:	492a      	ldr	r1, [pc, #168]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 800315c:	4313      	orrs	r3, r2
 800315e:	610b      	str	r3, [r1, #16]
 8003160:	e027      	b.n	80031b2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d112      	bne.n	800318e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003168:	4b26      	ldr	r3, [pc, #152]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003170:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6892      	ldr	r2, [r2, #8]
 8003178:	0211      	lsls	r1, r2, #8
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6912      	ldr	r2, [r2, #16]
 800317e:	0852      	lsrs	r2, r2, #1
 8003180:	3a01      	subs	r2, #1
 8003182:	0552      	lsls	r2, r2, #21
 8003184:	430a      	orrs	r2, r1
 8003186:	491f      	ldr	r1, [pc, #124]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003188:	4313      	orrs	r3, r2
 800318a:	610b      	str	r3, [r1, #16]
 800318c:	e011      	b.n	80031b2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800318e:	4b1d      	ldr	r3, [pc, #116]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003196:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	6892      	ldr	r2, [r2, #8]
 800319e:	0211      	lsls	r1, r2, #8
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6952      	ldr	r2, [r2, #20]
 80031a4:	0852      	lsrs	r2, r2, #1
 80031a6:	3a01      	subs	r2, #1
 80031a8:	0652      	lsls	r2, r2, #25
 80031aa:	430a      	orrs	r2, r1
 80031ac:	4915      	ldr	r1, [pc, #84]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80031b2:	4b14      	ldr	r3, [pc, #80]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a13      	ldr	r2, [pc, #76]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80031bc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031be:	f7fe f927 	bl	8001410 <HAL_GetTick>
 80031c2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031c4:	e009      	b.n	80031da <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031c6:	f7fe f923 	bl	8001410 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d902      	bls.n	80031da <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	73fb      	strb	r3, [r7, #15]
          break;
 80031d8:	e005      	b.n	80031e6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031da:	4b0a      	ldr	r3, [pc, #40]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d0ef      	beq.n	80031c6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d106      	bne.n	80031fa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80031ec:	4b05      	ldr	r3, [pc, #20]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	4903      	ldr	r1, [pc, #12]	@ (8003204 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	40021000 	.word	0x40021000

08003208 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e040      	b.n	800329c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800321e:	2b00      	cmp	r3, #0
 8003220:	d106      	bne.n	8003230 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f7fd fc6e 	bl	8000b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2224      	movs	r2, #36	@ 0x24
 8003234:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0201 	bic.w	r2, r2, #1
 8003244:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324a:	2b00      	cmp	r3, #0
 800324c:	d002      	beq.n	8003254 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fe16 	bl	8003e80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 fbe7 	bl	8003a28 <UART_SetConfig>
 800325a:	4603      	mov	r3, r0
 800325c:	2b01      	cmp	r3, #1
 800325e:	d101      	bne.n	8003264 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e01b      	b.n	800329c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	685a      	ldr	r2, [r3, #4]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003272:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689a      	ldr	r2, [r3, #8]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003282:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0201 	orr.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f000 fe95 	bl	8003fc4 <UART_CheckIdleState>
 800329a:	4603      	mov	r3, r0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08a      	sub	sp, #40	@ 0x28
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	603b      	str	r3, [r7, #0]
 80032b0:	4613      	mov	r3, r2
 80032b2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032b8:	2b20      	cmp	r3, #32
 80032ba:	f040 8081 	bne.w	80033c0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <HAL_UART_Transmit+0x26>
 80032c4:	88fb      	ldrh	r3, [r7, #6]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e079      	b.n	80033c2 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2221      	movs	r2, #33	@ 0x21
 80032da:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80032dc:	f7fe f898 	bl	8001410 <HAL_GetTick>
 80032e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	88fa      	ldrh	r2, [r7, #6]
 80032e6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	88fa      	ldrh	r2, [r7, #6]
 80032ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032fa:	d108      	bne.n	800330e <HAL_UART_Transmit+0x6a>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	691b      	ldr	r3, [r3, #16]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d104      	bne.n	800330e <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8003304:	2300      	movs	r3, #0
 8003306:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	61bb      	str	r3, [r7, #24]
 800330c:	e003      	b.n	8003316 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003312:	2300      	movs	r3, #0
 8003314:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003316:	e038      	b.n	800338a <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	2200      	movs	r2, #0
 8003320:	2180      	movs	r1, #128	@ 0x80
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 fef6 	bl	8004114 <UART_WaitOnFlagUntilTimeout>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d004      	beq.n	8003338 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2220      	movs	r2, #32
 8003332:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e044      	b.n	80033c2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10b      	bne.n	8003356 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800333e:	69bb      	ldr	r3, [r7, #24]
 8003340:	881b      	ldrh	r3, [r3, #0]
 8003342:	461a      	mov	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800334c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	3302      	adds	r3, #2
 8003352:	61bb      	str	r3, [r7, #24]
 8003354:	e007      	b.n	8003366 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	781a      	ldrb	r2, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	3301      	adds	r3, #1
 8003364:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800336a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800336e:	2b21      	cmp	r3, #33	@ 0x21
 8003370:	d109      	bne.n	8003386 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003378:	b29b      	uxth	r3, r3
 800337a:	3b01      	subs	r3, #1
 800337c:	b29a      	uxth	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8003384:	e001      	b.n	800338a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e01b      	b.n	80033c2 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1c0      	bne.n	8003318 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	2200      	movs	r2, #0
 800339e:	2140      	movs	r1, #64	@ 0x40
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 feb7 	bl	8004114 <UART_WaitOnFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d004      	beq.n	80033b6 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2220      	movs	r2, #32
 80033b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e005      	b.n	80033c2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2220      	movs	r2, #32
 80033ba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80033bc:	2300      	movs	r3, #0
 80033be:	e000      	b.n	80033c2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80033c0:	2302      	movs	r3, #2
  }
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3720      	adds	r7, #32
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b0ba      	sub	sp, #232	@ 0xe8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80033f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80033f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80033fa:	4013      	ands	r3, r2
 80033fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003400:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003404:	2b00      	cmp	r3, #0
 8003406:	d115      	bne.n	8003434 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800340c:	f003 0320 	and.w	r3, r3, #32
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00f      	beq.n	8003434 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b00      	cmp	r3, #0
 800341e:	d009      	beq.n	8003434 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 82ca 	beq.w	80039be <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	4798      	blx	r3
      }
      return;
 8003432:	e2c4      	b.n	80039be <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003434:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003438:	2b00      	cmp	r3, #0
 800343a:	f000 8117 	beq.w	800366c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800343e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	d106      	bne.n	8003458 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800344a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800344e:	4b85      	ldr	r3, [pc, #532]	@ (8003664 <HAL_UART_IRQHandler+0x298>)
 8003450:	4013      	ands	r3, r2
 8003452:	2b00      	cmp	r3, #0
 8003454:	f000 810a 	beq.w	800366c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d011      	beq.n	8003488 <HAL_UART_IRQHandler+0xbc>
 8003464:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00b      	beq.n	8003488 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2201      	movs	r2, #1
 8003476:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800347e:	f043 0201 	orr.w	r2, r3, #1
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d011      	beq.n	80034b8 <HAL_UART_IRQHandler+0xec>
 8003494:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	2b00      	cmp	r3, #0
 800349e:	d00b      	beq.n	80034b8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2202      	movs	r2, #2
 80034a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034ae:	f043 0204 	orr.w	r2, r3, #4
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d011      	beq.n	80034e8 <HAL_UART_IRQHandler+0x11c>
 80034c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00b      	beq.n	80034e8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2204      	movs	r2, #4
 80034d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034de:	f043 0202 	orr.w	r2, r3, #2
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80034e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80034ec:	f003 0308 	and.w	r3, r3, #8
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d017      	beq.n	8003524 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80034f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80034f8:	f003 0320 	and.w	r3, r3, #32
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d105      	bne.n	800350c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003504:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00b      	beq.n	8003524 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2208      	movs	r2, #8
 8003512:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800351a:	f043 0208 	orr.w	r2, r3, #8
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003528:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800352c:	2b00      	cmp	r3, #0
 800352e:	d012      	beq.n	8003556 <HAL_UART_IRQHandler+0x18a>
 8003530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003534:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00c      	beq.n	8003556 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003544:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800354c:	f043 0220 	orr.w	r2, r3, #32
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800355c:	2b00      	cmp	r3, #0
 800355e:	f000 8230 	beq.w	80039c2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00d      	beq.n	800358a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800356e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003572:	f003 0320 	and.w	r3, r3, #32
 8003576:	2b00      	cmp	r3, #0
 8003578:	d007      	beq.n	800358a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800357e:	2b00      	cmp	r3, #0
 8003580:	d003      	beq.n	800358a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003590:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800359e:	2b40      	cmp	r3, #64	@ 0x40
 80035a0:	d005      	beq.n	80035ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80035a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80035a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d04f      	beq.n	800364e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 fee4 	bl	800437c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035be:	2b40      	cmp	r3, #64	@ 0x40
 80035c0:	d141      	bne.n	8003646 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	3308      	adds	r3, #8
 80035c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80035d0:	e853 3f00 	ldrex	r3, [r3]
 80035d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80035d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80035dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	3308      	adds	r3, #8
 80035ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80035ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80035f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80035fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80035fe:	e841 2300 	strex	r3, r2, [r1]
 8003602:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003606:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1d9      	bne.n	80035c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003612:	2b00      	cmp	r3, #0
 8003614:	d013      	beq.n	800363e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800361a:	4a13      	ldr	r2, [pc, #76]	@ (8003668 <HAL_UART_IRQHandler+0x29c>)
 800361c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003622:	4618      	mov	r0, r3
 8003624:	f7fe f992 	bl	800194c <HAL_DMA_Abort_IT>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d017      	beq.n	800365e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003638:	4610      	mov	r0, r2
 800363a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800363c:	e00f      	b.n	800365e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f9e8 	bl	8003a14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003644:	e00b      	b.n	800365e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f9e4 	bl	8003a14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800364c:	e007      	b.n	800365e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f9e0 	bl	8003a14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800365c:	e1b1      	b.n	80039c2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800365e:	bf00      	nop
    return;
 8003660:	e1af      	b.n	80039c2 <HAL_UART_IRQHandler+0x5f6>
 8003662:	bf00      	nop
 8003664:	04000120 	.word	0x04000120
 8003668:	08004677 	.word	0x08004677

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003670:	2b01      	cmp	r3, #1
 8003672:	f040 816a 	bne.w	800394a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800367a:	f003 0310 	and.w	r3, r3, #16
 800367e:	2b00      	cmp	r3, #0
 8003680:	f000 8163 	beq.w	800394a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003688:	f003 0310 	and.w	r3, r3, #16
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 815c 	beq.w	800394a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2210      	movs	r2, #16
 8003698:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a4:	2b40      	cmp	r3, #64	@ 0x40
 80036a6:	f040 80d4 	bne.w	8003852 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80036b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 80ad 	beq.w	800381a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80036c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80036ca:	429a      	cmp	r2, r3
 80036cc:	f080 80a5 	bcs.w	800381a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80036d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f040 8086 	bne.w	80037f8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80036f8:	e853 3f00 	ldrex	r3, [r3]
 80036fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003700:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003708:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	461a      	mov	r2, r3
 8003712:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003716:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800371a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800371e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003722:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003726:	e841 2300 	strex	r3, r2, [r1]
 800372a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800372e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1da      	bne.n	80036ec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	3308      	adds	r3, #8
 800373c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003740:	e853 3f00 	ldrex	r3, [r3]
 8003744:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003746:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003748:	f023 0301 	bic.w	r3, r3, #1
 800374c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	3308      	adds	r3, #8
 8003756:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800375a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800375e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003760:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003762:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003766:	e841 2300 	strex	r3, r2, [r1]
 800376a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800376c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1e1      	bne.n	8003736 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	3308      	adds	r3, #8
 8003778:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800377a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800377c:	e853 3f00 	ldrex	r3, [r3]
 8003780:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003784:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	3308      	adds	r3, #8
 8003792:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003796:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003798:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800379a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800379c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800379e:	e841 2300 	strex	r3, r2, [r1]
 80037a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80037a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d1e3      	bne.n	8003772 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2220      	movs	r2, #32
 80037ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037c0:	e853 3f00 	ldrex	r3, [r3]
 80037c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80037c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037c8:	f023 0310 	bic.w	r3, r3, #16
 80037cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	461a      	mov	r2, r3
 80037d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80037da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80037dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80037e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80037e2:	e841 2300 	strex	r3, r2, [r1]
 80037e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80037e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1e4      	bne.n	80037b8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7fe f869 	bl	80018ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2202      	movs	r2, #2
 80037fc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800380a:	b29b      	uxth	r3, r3
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	b29b      	uxth	r3, r3
 8003810:	4619      	mov	r1, r3
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7fd fcc8 	bl	80011a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003818:	e0d5      	b.n	80039c6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003820:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003824:	429a      	cmp	r2, r3
 8003826:	f040 80ce 	bne.w	80039c6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0320 	and.w	r3, r3, #32
 8003836:	2b20      	cmp	r3, #32
 8003838:	f040 80c5 	bne.w	80039c6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2202      	movs	r2, #2
 8003840:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003848:	4619      	mov	r1, r3
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f7fd fcac 	bl	80011a8 <HAL_UARTEx_RxEventCallback>
      return;
 8003850:	e0b9      	b.n	80039c6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800385e:	b29b      	uxth	r3, r3
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800386c:	b29b      	uxth	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	f000 80ab 	beq.w	80039ca <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003874:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003878:	2b00      	cmp	r3, #0
 800387a:	f000 80a6 	beq.w	80039ca <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003886:	e853 3f00 	ldrex	r3, [r3]
 800388a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800388c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800388e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003892:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	461a      	mov	r2, r3
 800389c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80038a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80038a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038a8:	e841 2300 	strex	r3, r2, [r1]
 80038ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80038ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1e4      	bne.n	800387e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	3308      	adds	r3, #8
 80038ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038be:	e853 3f00 	ldrex	r3, [r3]
 80038c2:	623b      	str	r3, [r7, #32]
   return(result);
 80038c4:	6a3b      	ldr	r3, [r7, #32]
 80038c6:	f023 0301 	bic.w	r3, r3, #1
 80038ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	3308      	adds	r3, #8
 80038d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80038d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80038da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80038de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038e0:	e841 2300 	strex	r3, r2, [r1]
 80038e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80038e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d1e3      	bne.n	80038b4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	e853 3f00 	ldrex	r3, [r3]
 800390c:	60fb      	str	r3, [r7, #12]
   return(result);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f023 0310 	bic.w	r3, r3, #16
 8003914:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	461a      	mov	r2, r3
 800391e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003922:	61fb      	str	r3, [r7, #28]
 8003924:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003926:	69b9      	ldr	r1, [r7, #24]
 8003928:	69fa      	ldr	r2, [r7, #28]
 800392a:	e841 2300 	strex	r3, r2, [r1]
 800392e:	617b      	str	r3, [r7, #20]
   return(result);
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1e4      	bne.n	8003900 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2202      	movs	r2, #2
 800393a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800393c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003940:	4619      	mov	r1, r3
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7fd fc30 	bl	80011a8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003948:	e03f      	b.n	80039ca <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800394a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800394e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00e      	beq.n	8003974 <HAL_UART_IRQHandler+0x5a8>
 8003956:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800395a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d008      	beq.n	8003974 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800396a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f000 feba 	bl	80046e6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003972:	e02d      	b.n	80039d0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003978:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397c:	2b00      	cmp	r3, #0
 800397e:	d00e      	beq.n	800399e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003984:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003988:	2b00      	cmp	r3, #0
 800398a:	d008      	beq.n	800399e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003990:	2b00      	cmp	r3, #0
 8003992:	d01c      	beq.n	80039ce <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	4798      	blx	r3
    }
    return;
 800399c:	e017      	b.n	80039ce <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800399e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d012      	beq.n	80039d0 <HAL_UART_IRQHandler+0x604>
 80039aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00c      	beq.n	80039d0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 fe6b 	bl	8004692 <UART_EndTransmit_IT>
    return;
 80039bc:	e008      	b.n	80039d0 <HAL_UART_IRQHandler+0x604>
      return;
 80039be:	bf00      	nop
 80039c0:	e006      	b.n	80039d0 <HAL_UART_IRQHandler+0x604>
    return;
 80039c2:	bf00      	nop
 80039c4:	e004      	b.n	80039d0 <HAL_UART_IRQHandler+0x604>
      return;
 80039c6:	bf00      	nop
 80039c8:	e002      	b.n	80039d0 <HAL_UART_IRQHandler+0x604>
      return;
 80039ca:	bf00      	nop
 80039cc:	e000      	b.n	80039d0 <HAL_UART_IRQHandler+0x604>
    return;
 80039ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80039d0:	37e8      	adds	r7, #232	@ 0xe8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop

080039d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003a08:	bf00      	nop
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr

08003a28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a2c:	b08a      	sub	sp, #40	@ 0x28
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a32:	2300      	movs	r3, #0
 8003a34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	689a      	ldr	r2, [r3, #8]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	431a      	orrs	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	695b      	ldr	r3, [r3, #20]
 8003a46:	431a      	orrs	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	69db      	ldr	r3, [r3, #28]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	4bb4      	ldr	r3, [pc, #720]	@ (8003d28 <UART_SetConfig+0x300>)
 8003a58:	4013      	ands	r3, r2
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	6812      	ldr	r2, [r2, #0]
 8003a5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a60:	430b      	orrs	r3, r1
 8003a62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	68da      	ldr	r2, [r3, #12]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	430a      	orrs	r2, r1
 8003a78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4aa9      	ldr	r2, [pc, #676]	@ (8003d2c <UART_SetConfig+0x304>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d004      	beq.n	8003a94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a90:	4313      	orrs	r3, r2
 8003a92:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4aa0      	ldr	r2, [pc, #640]	@ (8003d30 <UART_SetConfig+0x308>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d126      	bne.n	8003b00 <UART_SetConfig+0xd8>
 8003ab2:	4ba0      	ldr	r3, [pc, #640]	@ (8003d34 <UART_SetConfig+0x30c>)
 8003ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab8:	f003 0303 	and.w	r3, r3, #3
 8003abc:	2b03      	cmp	r3, #3
 8003abe:	d81b      	bhi.n	8003af8 <UART_SetConfig+0xd0>
 8003ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac8 <UART_SetConfig+0xa0>)
 8003ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac6:	bf00      	nop
 8003ac8:	08003ad9 	.word	0x08003ad9
 8003acc:	08003ae9 	.word	0x08003ae9
 8003ad0:	08003ae1 	.word	0x08003ae1
 8003ad4:	08003af1 	.word	0x08003af1
 8003ad8:	2301      	movs	r3, #1
 8003ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ade:	e080      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ae6:	e07c      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003ae8:	2304      	movs	r3, #4
 8003aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003aee:	e078      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003af0:	2308      	movs	r3, #8
 8003af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003af6:	e074      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003af8:	2310      	movs	r3, #16
 8003afa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003afe:	e070      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a8c      	ldr	r2, [pc, #560]	@ (8003d38 <UART_SetConfig+0x310>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d138      	bne.n	8003b7c <UART_SetConfig+0x154>
 8003b0a:	4b8a      	ldr	r3, [pc, #552]	@ (8003d34 <UART_SetConfig+0x30c>)
 8003b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b10:	f003 030c 	and.w	r3, r3, #12
 8003b14:	2b0c      	cmp	r3, #12
 8003b16:	d82d      	bhi.n	8003b74 <UART_SetConfig+0x14c>
 8003b18:	a201      	add	r2, pc, #4	@ (adr r2, 8003b20 <UART_SetConfig+0xf8>)
 8003b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b1e:	bf00      	nop
 8003b20:	08003b55 	.word	0x08003b55
 8003b24:	08003b75 	.word	0x08003b75
 8003b28:	08003b75 	.word	0x08003b75
 8003b2c:	08003b75 	.word	0x08003b75
 8003b30:	08003b65 	.word	0x08003b65
 8003b34:	08003b75 	.word	0x08003b75
 8003b38:	08003b75 	.word	0x08003b75
 8003b3c:	08003b75 	.word	0x08003b75
 8003b40:	08003b5d 	.word	0x08003b5d
 8003b44:	08003b75 	.word	0x08003b75
 8003b48:	08003b75 	.word	0x08003b75
 8003b4c:	08003b75 	.word	0x08003b75
 8003b50:	08003b6d 	.word	0x08003b6d
 8003b54:	2300      	movs	r3, #0
 8003b56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b5a:	e042      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b62:	e03e      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003b64:	2304      	movs	r3, #4
 8003b66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b6a:	e03a      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003b6c:	2308      	movs	r3, #8
 8003b6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b72:	e036      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003b74:	2310      	movs	r3, #16
 8003b76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b7a:	e032      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a6a      	ldr	r2, [pc, #424]	@ (8003d2c <UART_SetConfig+0x304>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d12a      	bne.n	8003bdc <UART_SetConfig+0x1b4>
 8003b86:	4b6b      	ldr	r3, [pc, #428]	@ (8003d34 <UART_SetConfig+0x30c>)
 8003b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b8c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003b90:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b94:	d01a      	beq.n	8003bcc <UART_SetConfig+0x1a4>
 8003b96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b9a:	d81b      	bhi.n	8003bd4 <UART_SetConfig+0x1ac>
 8003b9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ba0:	d00c      	beq.n	8003bbc <UART_SetConfig+0x194>
 8003ba2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ba6:	d815      	bhi.n	8003bd4 <UART_SetConfig+0x1ac>
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <UART_SetConfig+0x18c>
 8003bac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bb0:	d008      	beq.n	8003bc4 <UART_SetConfig+0x19c>
 8003bb2:	e00f      	b.n	8003bd4 <UART_SetConfig+0x1ac>
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bba:	e012      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bc2:	e00e      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003bc4:	2304      	movs	r3, #4
 8003bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bca:	e00a      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003bcc:	2308      	movs	r3, #8
 8003bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bd2:	e006      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003bd4:	2310      	movs	r3, #16
 8003bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bda:	e002      	b.n	8003be2 <UART_SetConfig+0x1ba>
 8003bdc:	2310      	movs	r3, #16
 8003bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a51      	ldr	r2, [pc, #324]	@ (8003d2c <UART_SetConfig+0x304>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d17a      	bne.n	8003ce2 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003bec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003bf0:	2b08      	cmp	r3, #8
 8003bf2:	d824      	bhi.n	8003c3e <UART_SetConfig+0x216>
 8003bf4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bfc <UART_SetConfig+0x1d4>)
 8003bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfa:	bf00      	nop
 8003bfc:	08003c21 	.word	0x08003c21
 8003c00:	08003c3f 	.word	0x08003c3f
 8003c04:	08003c29 	.word	0x08003c29
 8003c08:	08003c3f 	.word	0x08003c3f
 8003c0c:	08003c2f 	.word	0x08003c2f
 8003c10:	08003c3f 	.word	0x08003c3f
 8003c14:	08003c3f 	.word	0x08003c3f
 8003c18:	08003c3f 	.word	0x08003c3f
 8003c1c:	08003c37 	.word	0x08003c37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c20:	f7fe ff6e 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>
 8003c24:	61f8      	str	r0, [r7, #28]
        break;
 8003c26:	e010      	b.n	8003c4a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c28:	4b44      	ldr	r3, [pc, #272]	@ (8003d3c <UART_SetConfig+0x314>)
 8003c2a:	61fb      	str	r3, [r7, #28]
        break;
 8003c2c:	e00d      	b.n	8003c4a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c2e:	f7fe fecf 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 8003c32:	61f8      	str	r0, [r7, #28]
        break;
 8003c34:	e009      	b.n	8003c4a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c3a:	61fb      	str	r3, [r7, #28]
        break;
 8003c3c:	e005      	b.n	8003c4a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003c48:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 8107 	beq.w	8003e60 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	4613      	mov	r3, r2
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	4413      	add	r3, r2
 8003c5c:	69fa      	ldr	r2, [r7, #28]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d305      	bcc.n	8003c6e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003c68:	69fa      	ldr	r2, [r7, #28]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d903      	bls.n	8003c76 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003c74:	e0f4      	b.n	8003e60 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	461c      	mov	r4, r3
 8003c7c:	4615      	mov	r5, r2
 8003c7e:	f04f 0200 	mov.w	r2, #0
 8003c82:	f04f 0300 	mov.w	r3, #0
 8003c86:	022b      	lsls	r3, r5, #8
 8003c88:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003c8c:	0222      	lsls	r2, r4, #8
 8003c8e:	68f9      	ldr	r1, [r7, #12]
 8003c90:	6849      	ldr	r1, [r1, #4]
 8003c92:	0849      	lsrs	r1, r1, #1
 8003c94:	2000      	movs	r0, #0
 8003c96:	4688      	mov	r8, r1
 8003c98:	4681      	mov	r9, r0
 8003c9a:	eb12 0a08 	adds.w	sl, r2, r8
 8003c9e:	eb43 0b09 	adc.w	fp, r3, r9
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	603b      	str	r3, [r7, #0]
 8003caa:	607a      	str	r2, [r7, #4]
 8003cac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cb0:	4650      	mov	r0, sl
 8003cb2:	4659      	mov	r1, fp
 8003cb4:	f7fc fae4 	bl	8000280 <__aeabi_uldivmod>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	460b      	mov	r3, r1
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cc6:	d308      	bcc.n	8003cda <UART_SetConfig+0x2b2>
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cce:	d204      	bcs.n	8003cda <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	60da      	str	r2, [r3, #12]
 8003cd8:	e0c2      	b.n	8003e60 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003ce0:	e0be      	b.n	8003e60 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cea:	d16a      	bne.n	8003dc2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8003cec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003cf0:	2b08      	cmp	r3, #8
 8003cf2:	d834      	bhi.n	8003d5e <UART_SetConfig+0x336>
 8003cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8003cfc <UART_SetConfig+0x2d4>)
 8003cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfa:	bf00      	nop
 8003cfc:	08003d21 	.word	0x08003d21
 8003d00:	08003d41 	.word	0x08003d41
 8003d04:	08003d49 	.word	0x08003d49
 8003d08:	08003d5f 	.word	0x08003d5f
 8003d0c:	08003d4f 	.word	0x08003d4f
 8003d10:	08003d5f 	.word	0x08003d5f
 8003d14:	08003d5f 	.word	0x08003d5f
 8003d18:	08003d5f 	.word	0x08003d5f
 8003d1c:	08003d57 	.word	0x08003d57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d20:	f7fe feee 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>
 8003d24:	61f8      	str	r0, [r7, #28]
        break;
 8003d26:	e020      	b.n	8003d6a <UART_SetConfig+0x342>
 8003d28:	efff69f3 	.word	0xefff69f3
 8003d2c:	40008000 	.word	0x40008000
 8003d30:	40013800 	.word	0x40013800
 8003d34:	40021000 	.word	0x40021000
 8003d38:	40004400 	.word	0x40004400
 8003d3c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d40:	f7fe fef4 	bl	8002b2c <HAL_RCC_GetPCLK2Freq>
 8003d44:	61f8      	str	r0, [r7, #28]
        break;
 8003d46:	e010      	b.n	8003d6a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d48:	4b4c      	ldr	r3, [pc, #304]	@ (8003e7c <UART_SetConfig+0x454>)
 8003d4a:	61fb      	str	r3, [r7, #28]
        break;
 8003d4c:	e00d      	b.n	8003d6a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d4e:	f7fe fe3f 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 8003d52:	61f8      	str	r0, [r7, #28]
        break;
 8003d54:	e009      	b.n	8003d6a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d5a:	61fb      	str	r3, [r7, #28]
        break;
 8003d5c:	e005      	b.n	8003d6a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003d68:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d077      	beq.n	8003e60 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	005a      	lsls	r2, r3, #1
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	085b      	lsrs	r3, r3, #1
 8003d7a:	441a      	add	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d84:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	2b0f      	cmp	r3, #15
 8003d8a:	d916      	bls.n	8003dba <UART_SetConfig+0x392>
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d92:	d212      	bcs.n	8003dba <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d94:	69bb      	ldr	r3, [r7, #24]
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	f023 030f 	bic.w	r3, r3, #15
 8003d9c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d9e:	69bb      	ldr	r3, [r7, #24]
 8003da0:	085b      	lsrs	r3, r3, #1
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	8afb      	ldrh	r3, [r7, #22]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	8afa      	ldrh	r2, [r7, #22]
 8003db6:	60da      	str	r2, [r3, #12]
 8003db8:	e052      	b.n	8003e60 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003dc0:	e04e      	b.n	8003e60 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003dc2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d827      	bhi.n	8003e1a <UART_SetConfig+0x3f2>
 8003dca:	a201      	add	r2, pc, #4	@ (adr r2, 8003dd0 <UART_SetConfig+0x3a8>)
 8003dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd0:	08003df5 	.word	0x08003df5
 8003dd4:	08003dfd 	.word	0x08003dfd
 8003dd8:	08003e05 	.word	0x08003e05
 8003ddc:	08003e1b 	.word	0x08003e1b
 8003de0:	08003e0b 	.word	0x08003e0b
 8003de4:	08003e1b 	.word	0x08003e1b
 8003de8:	08003e1b 	.word	0x08003e1b
 8003dec:	08003e1b 	.word	0x08003e1b
 8003df0:	08003e13 	.word	0x08003e13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003df4:	f7fe fe84 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>
 8003df8:	61f8      	str	r0, [r7, #28]
        break;
 8003dfa:	e014      	b.n	8003e26 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dfc:	f7fe fe96 	bl	8002b2c <HAL_RCC_GetPCLK2Freq>
 8003e00:	61f8      	str	r0, [r7, #28]
        break;
 8003e02:	e010      	b.n	8003e26 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e04:	4b1d      	ldr	r3, [pc, #116]	@ (8003e7c <UART_SetConfig+0x454>)
 8003e06:	61fb      	str	r3, [r7, #28]
        break;
 8003e08:	e00d      	b.n	8003e26 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e0a:	f7fe fde1 	bl	80029d0 <HAL_RCC_GetSysClockFreq>
 8003e0e:	61f8      	str	r0, [r7, #28]
        break;
 8003e10:	e009      	b.n	8003e26 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e16:	61fb      	str	r3, [r7, #28]
        break;
 8003e18:	e005      	b.n	8003e26 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003e24:	bf00      	nop
    }

    if (pclk != 0U)
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d019      	beq.n	8003e60 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	085a      	lsrs	r2, r3, #1
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	441a      	add	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	2b0f      	cmp	r3, #15
 8003e44:	d909      	bls.n	8003e5a <UART_SetConfig+0x432>
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e4c:	d205      	bcs.n	8003e5a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	60da      	str	r2, [r3, #12]
 8003e58:	e002      	b.n	8003e60 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003e6c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3728      	adds	r7, #40	@ 0x28
 8003e74:	46bd      	mov	sp, r7
 8003e76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e7a:	bf00      	nop
 8003e7c:	00f42400 	.word	0x00f42400

08003e80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00a      	beq.n	8003eaa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00a      	beq.n	8003ecc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00a      	beq.n	8003eee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef2:	f003 0304 	and.w	r3, r3, #4
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00a      	beq.n	8003f10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f14:	f003 0310 	and.w	r3, r3, #16
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d00a      	beq.n	8003f32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f36:	f003 0320 	and.w	r3, r3, #32
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d01a      	beq.n	8003f96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f7e:	d10a      	bne.n	8003f96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00a      	beq.n	8003fb8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	430a      	orrs	r2, r1
 8003fb6:	605a      	str	r2, [r3, #4]
  }
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b098      	sub	sp, #96	@ 0x60
 8003fc8:	af02      	add	r7, sp, #8
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fd4:	f7fd fa1c 	bl	8001410 <HAL_GetTick>
 8003fd8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0308 	and.w	r3, r3, #8
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d12e      	bne.n	8004046 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fe8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003fec:	9300      	str	r3, [sp, #0]
 8003fee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f88c 	bl	8004114 <UART_WaitOnFlagUntilTimeout>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d021      	beq.n	8004046 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800400a:	e853 3f00 	ldrex	r3, [r3]
 800400e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004012:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004016:	653b      	str	r3, [r7, #80]	@ 0x50
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	461a      	mov	r2, r3
 800401e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004020:	647b      	str	r3, [r7, #68]	@ 0x44
 8004022:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004024:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004026:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004028:	e841 2300 	strex	r3, r2, [r1]
 800402c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800402e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1e6      	bne.n	8004002 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2220      	movs	r2, #32
 8004038:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e062      	b.n	800410c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b04      	cmp	r3, #4
 8004052:	d149      	bne.n	80040e8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004054:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800405c:	2200      	movs	r2, #0
 800405e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f856 	bl	8004114 <UART_WaitOnFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d03c      	beq.n	80040e8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004076:	e853 3f00 	ldrex	r3, [r3]
 800407a:	623b      	str	r3, [r7, #32]
   return(result);
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004082:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	461a      	mov	r2, r3
 800408a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800408c:	633b      	str	r3, [r7, #48]	@ 0x30
 800408e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004090:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004092:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004094:	e841 2300 	strex	r3, r2, [r1]
 8004098:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800409a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1e6      	bne.n	800406e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	3308      	adds	r3, #8
 80040a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	e853 3f00 	ldrex	r3, [r3]
 80040ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f023 0301 	bic.w	r3, r3, #1
 80040b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	3308      	adds	r3, #8
 80040be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040c0:	61fa      	str	r2, [r7, #28]
 80040c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c4:	69b9      	ldr	r1, [r7, #24]
 80040c6:	69fa      	ldr	r2, [r7, #28]
 80040c8:	e841 2300 	strex	r3, r2, [r1]
 80040cc:	617b      	str	r3, [r7, #20]
   return(result);
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1e5      	bne.n	80040a0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e011      	b.n	800410c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2220      	movs	r2, #32
 80040ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2220      	movs	r2, #32
 80040f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	3758      	adds	r7, #88	@ 0x58
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	603b      	str	r3, [r7, #0]
 8004120:	4613      	mov	r3, r2
 8004122:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004124:	e04f      	b.n	80041c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412c:	d04b      	beq.n	80041c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800412e:	f7fd f96f 	bl	8001410 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	69ba      	ldr	r2, [r7, #24]
 800413a:	429a      	cmp	r2, r3
 800413c:	d302      	bcc.n	8004144 <UART_WaitOnFlagUntilTimeout+0x30>
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d101      	bne.n	8004148 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e04e      	b.n	80041e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0304 	and.w	r3, r3, #4
 8004152:	2b00      	cmp	r3, #0
 8004154:	d037      	beq.n	80041c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	2b80      	cmp	r3, #128	@ 0x80
 800415a:	d034      	beq.n	80041c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	2b40      	cmp	r3, #64	@ 0x40
 8004160:	d031      	beq.n	80041c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	69db      	ldr	r3, [r3, #28]
 8004168:	f003 0308 	and.w	r3, r3, #8
 800416c:	2b08      	cmp	r3, #8
 800416e:	d110      	bne.n	8004192 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2208      	movs	r2, #8
 8004176:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 f8ff 	bl	800437c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2208      	movs	r2, #8
 8004182:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e029      	b.n	80041e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	69db      	ldr	r3, [r3, #28]
 8004198:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800419c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041a0:	d111      	bne.n	80041c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80041aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041ac:	68f8      	ldr	r0, [r7, #12]
 80041ae:	f000 f8e5 	bl	800437c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2220      	movs	r2, #32
 80041b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e00f      	b.n	80041e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	69da      	ldr	r2, [r3, #28]
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	4013      	ands	r3, r2
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	bf0c      	ite	eq
 80041d6:	2301      	moveq	r3, #1
 80041d8:	2300      	movne	r3, #0
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	461a      	mov	r2, r3
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d0a0      	beq.n	8004126 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
	...

080041f0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b096      	sub	sp, #88	@ 0x58
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	4613      	mov	r3, r2
 80041fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	88fa      	ldrh	r2, [r7, #6]
 8004208:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2222      	movs	r2, #34	@ 0x22
 8004218:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004220:	2b00      	cmp	r3, #0
 8004222:	d028      	beq.n	8004276 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004228:	4a3e      	ldr	r2, [pc, #248]	@ (8004324 <UART_Start_Receive_DMA+0x134>)
 800422a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004230:	4a3d      	ldr	r2, [pc, #244]	@ (8004328 <UART_Start_Receive_DMA+0x138>)
 8004232:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004238:	4a3c      	ldr	r2, [pc, #240]	@ (800432c <UART_Start_Receive_DMA+0x13c>)
 800423a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004240:	2200      	movs	r2, #0
 8004242:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3324      	adds	r3, #36	@ 0x24
 800424e:	4619      	mov	r1, r3
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004254:	461a      	mov	r2, r3
 8004256:	88fb      	ldrh	r3, [r7, #6]
 8004258:	f7fd fad4 	bl	8001804 <HAL_DMA_Start_IT>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d009      	beq.n	8004276 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2210      	movs	r2, #16
 8004266:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2220      	movs	r2, #32
 800426e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e051      	b.n	800431a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	691b      	ldr	r3, [r3, #16]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d018      	beq.n	80042b0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004286:	e853 3f00 	ldrex	r3, [r3]
 800428a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800428c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800428e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004292:	657b      	str	r3, [r7, #84]	@ 0x54
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	461a      	mov	r2, r3
 800429a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800429c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800429e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80042a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042a4:	e841 2300 	strex	r3, r2, [r1]
 80042a8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80042aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1e6      	bne.n	800427e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	3308      	adds	r3, #8
 80042b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ba:	e853 3f00 	ldrex	r3, [r3]
 80042be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c2:	f043 0301 	orr.w	r3, r3, #1
 80042c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	3308      	adds	r3, #8
 80042ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80042d0:	637a      	str	r2, [r7, #52]	@ 0x34
 80042d2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80042d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80042d8:	e841 2300 	strex	r3, r2, [r1]
 80042dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80042de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1e5      	bne.n	80042b0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3308      	adds	r3, #8
 80042ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	e853 3f00 	ldrex	r3, [r3]
 80042f2:	613b      	str	r3, [r7, #16]
   return(result);
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3308      	adds	r3, #8
 8004302:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004304:	623a      	str	r2, [r7, #32]
 8004306:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004308:	69f9      	ldr	r1, [r7, #28]
 800430a:	6a3a      	ldr	r2, [r7, #32]
 800430c:	e841 2300 	strex	r3, r2, [r1]
 8004310:	61bb      	str	r3, [r7, #24]
   return(result);
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1e5      	bne.n	80042e4 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3758      	adds	r7, #88	@ 0x58
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	08004445 	.word	0x08004445
 8004328:	08004597 	.word	0x08004597
 800432c:	08004609 	.word	0x08004609

08004330 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004330:	b480      	push	{r7}
 8004332:	b089      	sub	sp, #36	@ 0x24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	e853 3f00 	ldrex	r3, [r3]
 8004344:	60bb      	str	r3, [r7, #8]
   return(result);
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800434c:	61fb      	str	r3, [r7, #28]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	69fb      	ldr	r3, [r7, #28]
 8004356:	61bb      	str	r3, [r7, #24]
 8004358:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800435a:	6979      	ldr	r1, [r7, #20]
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	e841 2300 	strex	r3, r2, [r1]
 8004362:	613b      	str	r3, [r7, #16]
   return(result);
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1e6      	bne.n	8004338 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2220      	movs	r2, #32
 800436e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8004370:	bf00      	nop
 8004372:	3724      	adds	r7, #36	@ 0x24
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800437c:	b480      	push	{r7}
 800437e:	b095      	sub	sp, #84	@ 0x54
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800438c:	e853 3f00 	ldrex	r3, [r3]
 8004390:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004394:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004398:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	461a      	mov	r2, r3
 80043a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80043a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043aa:	e841 2300 	strex	r3, r2, [r1]
 80043ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1e6      	bne.n	8004384 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	3308      	adds	r3, #8
 80043bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043be:	6a3b      	ldr	r3, [r7, #32]
 80043c0:	e853 3f00 	ldrex	r3, [r3]
 80043c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	f023 0301 	bic.w	r3, r3, #1
 80043cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	3308      	adds	r3, #8
 80043d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043de:	e841 2300 	strex	r3, r2, [r1]
 80043e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1e5      	bne.n	80043b6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d118      	bne.n	8004424 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	e853 3f00 	ldrex	r3, [r3]
 80043fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	f023 0310 	bic.w	r3, r3, #16
 8004406:	647b      	str	r3, [r7, #68]	@ 0x44
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	461a      	mov	r2, r3
 800440e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004410:	61bb      	str	r3, [r7, #24]
 8004412:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004414:	6979      	ldr	r1, [r7, #20]
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	e841 2300 	strex	r3, r2, [r1]
 800441c:	613b      	str	r3, [r7, #16]
   return(result);
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1e6      	bne.n	80043f2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2220      	movs	r2, #32
 8004428:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004438:	bf00      	nop
 800443a:	3754      	adds	r7, #84	@ 0x54
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b09c      	sub	sp, #112	@ 0x70
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004450:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0320 	and.w	r3, r3, #32
 800445c:	2b00      	cmp	r3, #0
 800445e:	d16d      	bne.n	800453c <UART_DMAReceiveCplt+0xf8>
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004466:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004468:	e853 3f00 	ldrex	r3, [r3]
 800446c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800446e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004474:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004476:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800447e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004480:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004482:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004484:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004486:	e841 2300 	strex	r3, r2, [r1]
 800448a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800448c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1e6      	bne.n	8004460 <UART_DMAReceiveCplt+0x1c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3308      	adds	r3, #8
 8004498:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800449c:	e853 3f00 	ldrex	r3, [r3]
 80044a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a4:	f023 0301 	bic.w	r3, r3, #1
 80044a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80044aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	3308      	adds	r3, #8
 80044b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80044b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80044b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044ba:	e841 2300 	strex	r3, r2, [r1]
 80044be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1e5      	bne.n	8004492 <UART_DMAReceiveCplt+0x4e>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3308      	adds	r3, #8
 80044cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ce:	6a3b      	ldr	r3, [r7, #32]
 80044d0:	e853 3f00 	ldrex	r3, [r3]
 80044d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80044de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3308      	adds	r3, #8
 80044e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80044e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044ee:	e841 2300 	strex	r3, r2, [r1]
 80044f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1e5      	bne.n	80044c6 <UART_DMAReceiveCplt+0x82>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80044fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044fc:	2220      	movs	r2, #32
 80044fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004502:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004506:	2b01      	cmp	r3, #1
 8004508:	d118      	bne.n	800453c <UART_DMAReceiveCplt+0xf8>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800450a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	e853 3f00 	ldrex	r3, [r3]
 8004516:	60bb      	str	r3, [r7, #8]
   return(result);
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f023 0310 	bic.w	r3, r3, #16
 800451e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	461a      	mov	r2, r3
 8004526:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004528:	61bb      	str	r3, [r7, #24]
 800452a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452c:	6979      	ldr	r1, [r7, #20]
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	e841 2300 	strex	r3, r2, [r1]
 8004534:	613b      	str	r3, [r7, #16]
   return(result);
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1e6      	bne.n	800450a <UART_DMAReceiveCplt+0xc6>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800453c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800453e:	2200      	movs	r2, #0
 8004540:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004542:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004546:	2b01      	cmp	r3, #1
 8004548:	d11e      	bne.n	8004588 <UART_DMAReceiveCplt+0x144>
  {
    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 8004554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004556:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800455a:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800455e:	429a      	cmp	r2, r3
 8004560:	d204      	bcs.n	800456c <UART_DMAReceiveCplt+0x128>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8004562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004564:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8004568:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800456c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800456e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004572:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004574:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004578:	b29b      	uxth	r3, r3
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	b29b      	uxth	r3, r3
 800457e:	4619      	mov	r1, r3
 8004580:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004582:	f7fc fe11 	bl	80011a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004586:	e002      	b.n	800458e <UART_DMAReceiveCplt+0x14a>
    HAL_UART_RxCpltCallback(huart);
 8004588:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800458a:	f7ff fa2f 	bl	80039ec <HAL_UART_RxCpltCallback>
}
 800458e:	bf00      	nop
 8004590:	3770      	adds	r7, #112	@ 0x70
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b084      	sub	sp, #16
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2201      	movs	r2, #1
 80045a8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d123      	bne.n	80045fa <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80045b8:	085b      	lsrs	r3, r3, #1
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80045d0:	897a      	ldrh	r2, [r7, #10]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d803      	bhi.n	80045de <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	897a      	ldrh	r2, [r7, #10]
 80045da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	4619      	mov	r1, r3
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f7fc fdd8 	bl	80011a8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045f8:	e002      	b.n	8004600 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f7ff fa00 	bl	8003a00 <HAL_UART_RxHalfCpltCallback>
}
 8004600:	bf00      	nop
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004614:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800461a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004622:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800462e:	2b80      	cmp	r3, #128	@ 0x80
 8004630:	d105      	bne.n	800463e <UART_DMAError+0x36>
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	2b21      	cmp	r3, #33	@ 0x21
 8004636:	d102      	bne.n	800463e <UART_DMAError+0x36>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8004638:	6978      	ldr	r0, [r7, #20]
 800463a:	f7ff fe79 	bl	8004330 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004648:	2b40      	cmp	r3, #64	@ 0x40
 800464a:	d105      	bne.n	8004658 <UART_DMAError+0x50>
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2b22      	cmp	r3, #34	@ 0x22
 8004650:	d102      	bne.n	8004658 <UART_DMAError+0x50>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 8004652:	6978      	ldr	r0, [r7, #20]
 8004654:	f7ff fe92 	bl	800437c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800465e:	f043 0210 	orr.w	r2, r3, #16
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004668:	6978      	ldr	r0, [r7, #20]
 800466a:	f7ff f9d3 	bl	8003a14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800466e:	bf00      	nop
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b084      	sub	sp, #16
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004682:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004684:	68f8      	ldr	r0, [r7, #12]
 8004686:	f7ff f9c5 	bl	8003a14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800468a:	bf00      	nop
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b088      	sub	sp, #32
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	e853 3f00 	ldrex	r3, [r3]
 80046a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046ae:	61fb      	str	r3, [r7, #28]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	461a      	mov	r2, r3
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	61bb      	str	r3, [r7, #24]
 80046ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046bc:	6979      	ldr	r1, [r7, #20]
 80046be:	69ba      	ldr	r2, [r7, #24]
 80046c0:	e841 2300 	strex	r3, r2, [r1]
 80046c4:	613b      	str	r3, [r7, #16]
   return(result);
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1e6      	bne.n	800469a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2220      	movs	r2, #32
 80046d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f7ff f97d 	bl	80039d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046de:	bf00      	nop
 80046e0:	3720      	adds	r7, #32
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b08c      	sub	sp, #48	@ 0x30
 80046fe:	af00      	add	r7, sp, #0
 8004700:	60f8      	str	r0, [r7, #12]
 8004702:	60b9      	str	r1, [r7, #8]
 8004704:	4613      	mov	r3, r2
 8004706:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800470e:	2b20      	cmp	r3, #32
 8004710:	d142      	bne.n	8004798 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d002      	beq.n	800471e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8004718:	88fb      	ldrh	r3, [r7, #6]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d101      	bne.n	8004722 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e03b      	b.n	800479a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2201      	movs	r2, #1
 8004726:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2200      	movs	r2, #0
 800472c:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800472e:	88fb      	ldrh	r3, [r7, #6]
 8004730:	461a      	mov	r2, r3
 8004732:	68b9      	ldr	r1, [r7, #8]
 8004734:	68f8      	ldr	r0, [r7, #12]
 8004736:	f7ff fd5b 	bl	80041f0 <UART_Start_Receive_DMA>
 800473a:	4603      	mov	r3, r0
 800473c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004740:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004744:	2b00      	cmp	r3, #0
 8004746:	d124      	bne.n	8004792 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800474c:	2b01      	cmp	r3, #1
 800474e:	d11d      	bne.n	800478c <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2210      	movs	r2, #16
 8004756:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	e853 3f00 	ldrex	r3, [r3]
 8004764:	617b      	str	r3, [r7, #20]
   return(result);
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	f043 0310 	orr.w	r3, r3, #16
 800476c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	461a      	mov	r2, r3
 8004774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004776:	627b      	str	r3, [r7, #36]	@ 0x24
 8004778:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477a:	6a39      	ldr	r1, [r7, #32]
 800477c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800477e:	e841 2300 	strex	r3, r2, [r1]
 8004782:	61fb      	str	r3, [r7, #28]
   return(result);
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1e6      	bne.n	8004758 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800478a:	e002      	b.n	8004792 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8004792:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004796:	e000      	b.n	800479a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004798:	2302      	movs	r3, #2
  }
}
 800479a:	4618      	mov	r0, r3
 800479c:	3730      	adds	r7, #48	@ 0x30
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <siprintf>:
 80047a4:	b40e      	push	{r1, r2, r3}
 80047a6:	b510      	push	{r4, lr}
 80047a8:	b09d      	sub	sp, #116	@ 0x74
 80047aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 80047ac:	9002      	str	r0, [sp, #8]
 80047ae:	9006      	str	r0, [sp, #24]
 80047b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80047b4:	480a      	ldr	r0, [pc, #40]	@ (80047e0 <siprintf+0x3c>)
 80047b6:	9107      	str	r1, [sp, #28]
 80047b8:	9104      	str	r1, [sp, #16]
 80047ba:	490a      	ldr	r1, [pc, #40]	@ (80047e4 <siprintf+0x40>)
 80047bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80047c0:	9105      	str	r1, [sp, #20]
 80047c2:	2400      	movs	r4, #0
 80047c4:	a902      	add	r1, sp, #8
 80047c6:	6800      	ldr	r0, [r0, #0]
 80047c8:	9301      	str	r3, [sp, #4]
 80047ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 80047cc:	f000 f9a2 	bl	8004b14 <_svfiprintf_r>
 80047d0:	9b02      	ldr	r3, [sp, #8]
 80047d2:	701c      	strb	r4, [r3, #0]
 80047d4:	b01d      	add	sp, #116	@ 0x74
 80047d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047da:	b003      	add	sp, #12
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	2000000c 	.word	0x2000000c
 80047e4:	ffff0208 	.word	0xffff0208

080047e8 <memset>:
 80047e8:	4402      	add	r2, r0
 80047ea:	4603      	mov	r3, r0
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d100      	bne.n	80047f2 <memset+0xa>
 80047f0:	4770      	bx	lr
 80047f2:	f803 1b01 	strb.w	r1, [r3], #1
 80047f6:	e7f9      	b.n	80047ec <memset+0x4>

080047f8 <__errno>:
 80047f8:	4b01      	ldr	r3, [pc, #4]	@ (8004800 <__errno+0x8>)
 80047fa:	6818      	ldr	r0, [r3, #0]
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	2000000c 	.word	0x2000000c

08004804 <__libc_init_array>:
 8004804:	b570      	push	{r4, r5, r6, lr}
 8004806:	4d0d      	ldr	r5, [pc, #52]	@ (800483c <__libc_init_array+0x38>)
 8004808:	4c0d      	ldr	r4, [pc, #52]	@ (8004840 <__libc_init_array+0x3c>)
 800480a:	1b64      	subs	r4, r4, r5
 800480c:	10a4      	asrs	r4, r4, #2
 800480e:	2600      	movs	r6, #0
 8004810:	42a6      	cmp	r6, r4
 8004812:	d109      	bne.n	8004828 <__libc_init_array+0x24>
 8004814:	4d0b      	ldr	r5, [pc, #44]	@ (8004844 <__libc_init_array+0x40>)
 8004816:	4c0c      	ldr	r4, [pc, #48]	@ (8004848 <__libc_init_array+0x44>)
 8004818:	f000 fc64 	bl	80050e4 <_init>
 800481c:	1b64      	subs	r4, r4, r5
 800481e:	10a4      	asrs	r4, r4, #2
 8004820:	2600      	movs	r6, #0
 8004822:	42a6      	cmp	r6, r4
 8004824:	d105      	bne.n	8004832 <__libc_init_array+0x2e>
 8004826:	bd70      	pop	{r4, r5, r6, pc}
 8004828:	f855 3b04 	ldr.w	r3, [r5], #4
 800482c:	4798      	blx	r3
 800482e:	3601      	adds	r6, #1
 8004830:	e7ee      	b.n	8004810 <__libc_init_array+0xc>
 8004832:	f855 3b04 	ldr.w	r3, [r5], #4
 8004836:	4798      	blx	r3
 8004838:	3601      	adds	r6, #1
 800483a:	e7f2      	b.n	8004822 <__libc_init_array+0x1e>
 800483c:	080058bc 	.word	0x080058bc
 8004840:	080058bc 	.word	0x080058bc
 8004844:	080058bc 	.word	0x080058bc
 8004848:	080058c0 	.word	0x080058c0

0800484c <__retarget_lock_acquire_recursive>:
 800484c:	4770      	bx	lr

0800484e <__retarget_lock_release_recursive>:
 800484e:	4770      	bx	lr

08004850 <memcpy>:
 8004850:	440a      	add	r2, r1
 8004852:	4291      	cmp	r1, r2
 8004854:	f100 33ff 	add.w	r3, r0, #4294967295
 8004858:	d100      	bne.n	800485c <memcpy+0xc>
 800485a:	4770      	bx	lr
 800485c:	b510      	push	{r4, lr}
 800485e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004862:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004866:	4291      	cmp	r1, r2
 8004868:	d1f9      	bne.n	800485e <memcpy+0xe>
 800486a:	bd10      	pop	{r4, pc}

0800486c <_free_r>:
 800486c:	b538      	push	{r3, r4, r5, lr}
 800486e:	4605      	mov	r5, r0
 8004870:	2900      	cmp	r1, #0
 8004872:	d041      	beq.n	80048f8 <_free_r+0x8c>
 8004874:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004878:	1f0c      	subs	r4, r1, #4
 800487a:	2b00      	cmp	r3, #0
 800487c:	bfb8      	it	lt
 800487e:	18e4      	addlt	r4, r4, r3
 8004880:	f000 f8e0 	bl	8004a44 <__malloc_lock>
 8004884:	4a1d      	ldr	r2, [pc, #116]	@ (80048fc <_free_r+0x90>)
 8004886:	6813      	ldr	r3, [r2, #0]
 8004888:	b933      	cbnz	r3, 8004898 <_free_r+0x2c>
 800488a:	6063      	str	r3, [r4, #4]
 800488c:	6014      	str	r4, [r2, #0]
 800488e:	4628      	mov	r0, r5
 8004890:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004894:	f000 b8dc 	b.w	8004a50 <__malloc_unlock>
 8004898:	42a3      	cmp	r3, r4
 800489a:	d908      	bls.n	80048ae <_free_r+0x42>
 800489c:	6820      	ldr	r0, [r4, #0]
 800489e:	1821      	adds	r1, r4, r0
 80048a0:	428b      	cmp	r3, r1
 80048a2:	bf01      	itttt	eq
 80048a4:	6819      	ldreq	r1, [r3, #0]
 80048a6:	685b      	ldreq	r3, [r3, #4]
 80048a8:	1809      	addeq	r1, r1, r0
 80048aa:	6021      	streq	r1, [r4, #0]
 80048ac:	e7ed      	b.n	800488a <_free_r+0x1e>
 80048ae:	461a      	mov	r2, r3
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	b10b      	cbz	r3, 80048b8 <_free_r+0x4c>
 80048b4:	42a3      	cmp	r3, r4
 80048b6:	d9fa      	bls.n	80048ae <_free_r+0x42>
 80048b8:	6811      	ldr	r1, [r2, #0]
 80048ba:	1850      	adds	r0, r2, r1
 80048bc:	42a0      	cmp	r0, r4
 80048be:	d10b      	bne.n	80048d8 <_free_r+0x6c>
 80048c0:	6820      	ldr	r0, [r4, #0]
 80048c2:	4401      	add	r1, r0
 80048c4:	1850      	adds	r0, r2, r1
 80048c6:	4283      	cmp	r3, r0
 80048c8:	6011      	str	r1, [r2, #0]
 80048ca:	d1e0      	bne.n	800488e <_free_r+0x22>
 80048cc:	6818      	ldr	r0, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	6053      	str	r3, [r2, #4]
 80048d2:	4408      	add	r0, r1
 80048d4:	6010      	str	r0, [r2, #0]
 80048d6:	e7da      	b.n	800488e <_free_r+0x22>
 80048d8:	d902      	bls.n	80048e0 <_free_r+0x74>
 80048da:	230c      	movs	r3, #12
 80048dc:	602b      	str	r3, [r5, #0]
 80048de:	e7d6      	b.n	800488e <_free_r+0x22>
 80048e0:	6820      	ldr	r0, [r4, #0]
 80048e2:	1821      	adds	r1, r4, r0
 80048e4:	428b      	cmp	r3, r1
 80048e6:	bf04      	itt	eq
 80048e8:	6819      	ldreq	r1, [r3, #0]
 80048ea:	685b      	ldreq	r3, [r3, #4]
 80048ec:	6063      	str	r3, [r4, #4]
 80048ee:	bf04      	itt	eq
 80048f0:	1809      	addeq	r1, r1, r0
 80048f2:	6021      	streq	r1, [r4, #0]
 80048f4:	6054      	str	r4, [r2, #4]
 80048f6:	e7ca      	b.n	800488e <_free_r+0x22>
 80048f8:	bd38      	pop	{r3, r4, r5, pc}
 80048fa:	bf00      	nop
 80048fc:	20000944 	.word	0x20000944

08004900 <sbrk_aligned>:
 8004900:	b570      	push	{r4, r5, r6, lr}
 8004902:	4e0f      	ldr	r6, [pc, #60]	@ (8004940 <sbrk_aligned+0x40>)
 8004904:	460c      	mov	r4, r1
 8004906:	6831      	ldr	r1, [r6, #0]
 8004908:	4605      	mov	r5, r0
 800490a:	b911      	cbnz	r1, 8004912 <sbrk_aligned+0x12>
 800490c:	f000 fba4 	bl	8005058 <_sbrk_r>
 8004910:	6030      	str	r0, [r6, #0]
 8004912:	4621      	mov	r1, r4
 8004914:	4628      	mov	r0, r5
 8004916:	f000 fb9f 	bl	8005058 <_sbrk_r>
 800491a:	1c43      	adds	r3, r0, #1
 800491c:	d103      	bne.n	8004926 <sbrk_aligned+0x26>
 800491e:	f04f 34ff 	mov.w	r4, #4294967295
 8004922:	4620      	mov	r0, r4
 8004924:	bd70      	pop	{r4, r5, r6, pc}
 8004926:	1cc4      	adds	r4, r0, #3
 8004928:	f024 0403 	bic.w	r4, r4, #3
 800492c:	42a0      	cmp	r0, r4
 800492e:	d0f8      	beq.n	8004922 <sbrk_aligned+0x22>
 8004930:	1a21      	subs	r1, r4, r0
 8004932:	4628      	mov	r0, r5
 8004934:	f000 fb90 	bl	8005058 <_sbrk_r>
 8004938:	3001      	adds	r0, #1
 800493a:	d1f2      	bne.n	8004922 <sbrk_aligned+0x22>
 800493c:	e7ef      	b.n	800491e <sbrk_aligned+0x1e>
 800493e:	bf00      	nop
 8004940:	20000940 	.word	0x20000940

08004944 <_malloc_r>:
 8004944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004948:	1ccd      	adds	r5, r1, #3
 800494a:	f025 0503 	bic.w	r5, r5, #3
 800494e:	3508      	adds	r5, #8
 8004950:	2d0c      	cmp	r5, #12
 8004952:	bf38      	it	cc
 8004954:	250c      	movcc	r5, #12
 8004956:	2d00      	cmp	r5, #0
 8004958:	4606      	mov	r6, r0
 800495a:	db01      	blt.n	8004960 <_malloc_r+0x1c>
 800495c:	42a9      	cmp	r1, r5
 800495e:	d904      	bls.n	800496a <_malloc_r+0x26>
 8004960:	230c      	movs	r3, #12
 8004962:	6033      	str	r3, [r6, #0]
 8004964:	2000      	movs	r0, #0
 8004966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800496a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a40 <_malloc_r+0xfc>
 800496e:	f000 f869 	bl	8004a44 <__malloc_lock>
 8004972:	f8d8 3000 	ldr.w	r3, [r8]
 8004976:	461c      	mov	r4, r3
 8004978:	bb44      	cbnz	r4, 80049cc <_malloc_r+0x88>
 800497a:	4629      	mov	r1, r5
 800497c:	4630      	mov	r0, r6
 800497e:	f7ff ffbf 	bl	8004900 <sbrk_aligned>
 8004982:	1c43      	adds	r3, r0, #1
 8004984:	4604      	mov	r4, r0
 8004986:	d158      	bne.n	8004a3a <_malloc_r+0xf6>
 8004988:	f8d8 4000 	ldr.w	r4, [r8]
 800498c:	4627      	mov	r7, r4
 800498e:	2f00      	cmp	r7, #0
 8004990:	d143      	bne.n	8004a1a <_malloc_r+0xd6>
 8004992:	2c00      	cmp	r4, #0
 8004994:	d04b      	beq.n	8004a2e <_malloc_r+0xea>
 8004996:	6823      	ldr	r3, [r4, #0]
 8004998:	4639      	mov	r1, r7
 800499a:	4630      	mov	r0, r6
 800499c:	eb04 0903 	add.w	r9, r4, r3
 80049a0:	f000 fb5a 	bl	8005058 <_sbrk_r>
 80049a4:	4581      	cmp	r9, r0
 80049a6:	d142      	bne.n	8004a2e <_malloc_r+0xea>
 80049a8:	6821      	ldr	r1, [r4, #0]
 80049aa:	1a6d      	subs	r5, r5, r1
 80049ac:	4629      	mov	r1, r5
 80049ae:	4630      	mov	r0, r6
 80049b0:	f7ff ffa6 	bl	8004900 <sbrk_aligned>
 80049b4:	3001      	adds	r0, #1
 80049b6:	d03a      	beq.n	8004a2e <_malloc_r+0xea>
 80049b8:	6823      	ldr	r3, [r4, #0]
 80049ba:	442b      	add	r3, r5
 80049bc:	6023      	str	r3, [r4, #0]
 80049be:	f8d8 3000 	ldr.w	r3, [r8]
 80049c2:	685a      	ldr	r2, [r3, #4]
 80049c4:	bb62      	cbnz	r2, 8004a20 <_malloc_r+0xdc>
 80049c6:	f8c8 7000 	str.w	r7, [r8]
 80049ca:	e00f      	b.n	80049ec <_malloc_r+0xa8>
 80049cc:	6822      	ldr	r2, [r4, #0]
 80049ce:	1b52      	subs	r2, r2, r5
 80049d0:	d420      	bmi.n	8004a14 <_malloc_r+0xd0>
 80049d2:	2a0b      	cmp	r2, #11
 80049d4:	d917      	bls.n	8004a06 <_malloc_r+0xc2>
 80049d6:	1961      	adds	r1, r4, r5
 80049d8:	42a3      	cmp	r3, r4
 80049da:	6025      	str	r5, [r4, #0]
 80049dc:	bf18      	it	ne
 80049de:	6059      	strne	r1, [r3, #4]
 80049e0:	6863      	ldr	r3, [r4, #4]
 80049e2:	bf08      	it	eq
 80049e4:	f8c8 1000 	streq.w	r1, [r8]
 80049e8:	5162      	str	r2, [r4, r5]
 80049ea:	604b      	str	r3, [r1, #4]
 80049ec:	4630      	mov	r0, r6
 80049ee:	f000 f82f 	bl	8004a50 <__malloc_unlock>
 80049f2:	f104 000b 	add.w	r0, r4, #11
 80049f6:	1d23      	adds	r3, r4, #4
 80049f8:	f020 0007 	bic.w	r0, r0, #7
 80049fc:	1ac2      	subs	r2, r0, r3
 80049fe:	bf1c      	itt	ne
 8004a00:	1a1b      	subne	r3, r3, r0
 8004a02:	50a3      	strne	r3, [r4, r2]
 8004a04:	e7af      	b.n	8004966 <_malloc_r+0x22>
 8004a06:	6862      	ldr	r2, [r4, #4]
 8004a08:	42a3      	cmp	r3, r4
 8004a0a:	bf0c      	ite	eq
 8004a0c:	f8c8 2000 	streq.w	r2, [r8]
 8004a10:	605a      	strne	r2, [r3, #4]
 8004a12:	e7eb      	b.n	80049ec <_malloc_r+0xa8>
 8004a14:	4623      	mov	r3, r4
 8004a16:	6864      	ldr	r4, [r4, #4]
 8004a18:	e7ae      	b.n	8004978 <_malloc_r+0x34>
 8004a1a:	463c      	mov	r4, r7
 8004a1c:	687f      	ldr	r7, [r7, #4]
 8004a1e:	e7b6      	b.n	800498e <_malloc_r+0x4a>
 8004a20:	461a      	mov	r2, r3
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	42a3      	cmp	r3, r4
 8004a26:	d1fb      	bne.n	8004a20 <_malloc_r+0xdc>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	6053      	str	r3, [r2, #4]
 8004a2c:	e7de      	b.n	80049ec <_malloc_r+0xa8>
 8004a2e:	230c      	movs	r3, #12
 8004a30:	6033      	str	r3, [r6, #0]
 8004a32:	4630      	mov	r0, r6
 8004a34:	f000 f80c 	bl	8004a50 <__malloc_unlock>
 8004a38:	e794      	b.n	8004964 <_malloc_r+0x20>
 8004a3a:	6005      	str	r5, [r0, #0]
 8004a3c:	e7d6      	b.n	80049ec <_malloc_r+0xa8>
 8004a3e:	bf00      	nop
 8004a40:	20000944 	.word	0x20000944

08004a44 <__malloc_lock>:
 8004a44:	4801      	ldr	r0, [pc, #4]	@ (8004a4c <__malloc_lock+0x8>)
 8004a46:	f7ff bf01 	b.w	800484c <__retarget_lock_acquire_recursive>
 8004a4a:	bf00      	nop
 8004a4c:	2000093c 	.word	0x2000093c

08004a50 <__malloc_unlock>:
 8004a50:	4801      	ldr	r0, [pc, #4]	@ (8004a58 <__malloc_unlock+0x8>)
 8004a52:	f7ff befc 	b.w	800484e <__retarget_lock_release_recursive>
 8004a56:	bf00      	nop
 8004a58:	2000093c 	.word	0x2000093c

08004a5c <__ssputs_r>:
 8004a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a60:	688e      	ldr	r6, [r1, #8]
 8004a62:	461f      	mov	r7, r3
 8004a64:	42be      	cmp	r6, r7
 8004a66:	680b      	ldr	r3, [r1, #0]
 8004a68:	4682      	mov	sl, r0
 8004a6a:	460c      	mov	r4, r1
 8004a6c:	4690      	mov	r8, r2
 8004a6e:	d82d      	bhi.n	8004acc <__ssputs_r+0x70>
 8004a70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004a78:	d026      	beq.n	8004ac8 <__ssputs_r+0x6c>
 8004a7a:	6965      	ldr	r5, [r4, #20]
 8004a7c:	6909      	ldr	r1, [r1, #16]
 8004a7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a82:	eba3 0901 	sub.w	r9, r3, r1
 8004a86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004a8a:	1c7b      	adds	r3, r7, #1
 8004a8c:	444b      	add	r3, r9
 8004a8e:	106d      	asrs	r5, r5, #1
 8004a90:	429d      	cmp	r5, r3
 8004a92:	bf38      	it	cc
 8004a94:	461d      	movcc	r5, r3
 8004a96:	0553      	lsls	r3, r2, #21
 8004a98:	d527      	bpl.n	8004aea <__ssputs_r+0x8e>
 8004a9a:	4629      	mov	r1, r5
 8004a9c:	f7ff ff52 	bl	8004944 <_malloc_r>
 8004aa0:	4606      	mov	r6, r0
 8004aa2:	b360      	cbz	r0, 8004afe <__ssputs_r+0xa2>
 8004aa4:	6921      	ldr	r1, [r4, #16]
 8004aa6:	464a      	mov	r2, r9
 8004aa8:	f7ff fed2 	bl	8004850 <memcpy>
 8004aac:	89a3      	ldrh	r3, [r4, #12]
 8004aae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ab6:	81a3      	strh	r3, [r4, #12]
 8004ab8:	6126      	str	r6, [r4, #16]
 8004aba:	6165      	str	r5, [r4, #20]
 8004abc:	444e      	add	r6, r9
 8004abe:	eba5 0509 	sub.w	r5, r5, r9
 8004ac2:	6026      	str	r6, [r4, #0]
 8004ac4:	60a5      	str	r5, [r4, #8]
 8004ac6:	463e      	mov	r6, r7
 8004ac8:	42be      	cmp	r6, r7
 8004aca:	d900      	bls.n	8004ace <__ssputs_r+0x72>
 8004acc:	463e      	mov	r6, r7
 8004ace:	6820      	ldr	r0, [r4, #0]
 8004ad0:	4632      	mov	r2, r6
 8004ad2:	4641      	mov	r1, r8
 8004ad4:	f000 faa6 	bl	8005024 <memmove>
 8004ad8:	68a3      	ldr	r3, [r4, #8]
 8004ada:	1b9b      	subs	r3, r3, r6
 8004adc:	60a3      	str	r3, [r4, #8]
 8004ade:	6823      	ldr	r3, [r4, #0]
 8004ae0:	4433      	add	r3, r6
 8004ae2:	6023      	str	r3, [r4, #0]
 8004ae4:	2000      	movs	r0, #0
 8004ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aea:	462a      	mov	r2, r5
 8004aec:	f000 fac4 	bl	8005078 <_realloc_r>
 8004af0:	4606      	mov	r6, r0
 8004af2:	2800      	cmp	r0, #0
 8004af4:	d1e0      	bne.n	8004ab8 <__ssputs_r+0x5c>
 8004af6:	6921      	ldr	r1, [r4, #16]
 8004af8:	4650      	mov	r0, sl
 8004afa:	f7ff feb7 	bl	800486c <_free_r>
 8004afe:	230c      	movs	r3, #12
 8004b00:	f8ca 3000 	str.w	r3, [sl]
 8004b04:	89a3      	ldrh	r3, [r4, #12]
 8004b06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b0a:	81a3      	strh	r3, [r4, #12]
 8004b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b10:	e7e9      	b.n	8004ae6 <__ssputs_r+0x8a>
	...

08004b14 <_svfiprintf_r>:
 8004b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b18:	4698      	mov	r8, r3
 8004b1a:	898b      	ldrh	r3, [r1, #12]
 8004b1c:	061b      	lsls	r3, r3, #24
 8004b1e:	b09d      	sub	sp, #116	@ 0x74
 8004b20:	4607      	mov	r7, r0
 8004b22:	460d      	mov	r5, r1
 8004b24:	4614      	mov	r4, r2
 8004b26:	d510      	bpl.n	8004b4a <_svfiprintf_r+0x36>
 8004b28:	690b      	ldr	r3, [r1, #16]
 8004b2a:	b973      	cbnz	r3, 8004b4a <_svfiprintf_r+0x36>
 8004b2c:	2140      	movs	r1, #64	@ 0x40
 8004b2e:	f7ff ff09 	bl	8004944 <_malloc_r>
 8004b32:	6028      	str	r0, [r5, #0]
 8004b34:	6128      	str	r0, [r5, #16]
 8004b36:	b930      	cbnz	r0, 8004b46 <_svfiprintf_r+0x32>
 8004b38:	230c      	movs	r3, #12
 8004b3a:	603b      	str	r3, [r7, #0]
 8004b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b40:	b01d      	add	sp, #116	@ 0x74
 8004b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b46:	2340      	movs	r3, #64	@ 0x40
 8004b48:	616b      	str	r3, [r5, #20]
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b4e:	2320      	movs	r3, #32
 8004b50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b54:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b58:	2330      	movs	r3, #48	@ 0x30
 8004b5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004cf8 <_svfiprintf_r+0x1e4>
 8004b5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b62:	f04f 0901 	mov.w	r9, #1
 8004b66:	4623      	mov	r3, r4
 8004b68:	469a      	mov	sl, r3
 8004b6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b6e:	b10a      	cbz	r2, 8004b74 <_svfiprintf_r+0x60>
 8004b70:	2a25      	cmp	r2, #37	@ 0x25
 8004b72:	d1f9      	bne.n	8004b68 <_svfiprintf_r+0x54>
 8004b74:	ebba 0b04 	subs.w	fp, sl, r4
 8004b78:	d00b      	beq.n	8004b92 <_svfiprintf_r+0x7e>
 8004b7a:	465b      	mov	r3, fp
 8004b7c:	4622      	mov	r2, r4
 8004b7e:	4629      	mov	r1, r5
 8004b80:	4638      	mov	r0, r7
 8004b82:	f7ff ff6b 	bl	8004a5c <__ssputs_r>
 8004b86:	3001      	adds	r0, #1
 8004b88:	f000 80a7 	beq.w	8004cda <_svfiprintf_r+0x1c6>
 8004b8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b8e:	445a      	add	r2, fp
 8004b90:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b92:	f89a 3000 	ldrb.w	r3, [sl]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	f000 809f 	beq.w	8004cda <_svfiprintf_r+0x1c6>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ba6:	f10a 0a01 	add.w	sl, sl, #1
 8004baa:	9304      	str	r3, [sp, #16]
 8004bac:	9307      	str	r3, [sp, #28]
 8004bae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8004bb4:	4654      	mov	r4, sl
 8004bb6:	2205      	movs	r2, #5
 8004bb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bbc:	484e      	ldr	r0, [pc, #312]	@ (8004cf8 <_svfiprintf_r+0x1e4>)
 8004bbe:	f7fb fb0f 	bl	80001e0 <memchr>
 8004bc2:	9a04      	ldr	r2, [sp, #16]
 8004bc4:	b9d8      	cbnz	r0, 8004bfe <_svfiprintf_r+0xea>
 8004bc6:	06d0      	lsls	r0, r2, #27
 8004bc8:	bf44      	itt	mi
 8004bca:	2320      	movmi	r3, #32
 8004bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bd0:	0711      	lsls	r1, r2, #28
 8004bd2:	bf44      	itt	mi
 8004bd4:	232b      	movmi	r3, #43	@ 0x2b
 8004bd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bda:	f89a 3000 	ldrb.w	r3, [sl]
 8004bde:	2b2a      	cmp	r3, #42	@ 0x2a
 8004be0:	d015      	beq.n	8004c0e <_svfiprintf_r+0xfa>
 8004be2:	9a07      	ldr	r2, [sp, #28]
 8004be4:	4654      	mov	r4, sl
 8004be6:	2000      	movs	r0, #0
 8004be8:	f04f 0c0a 	mov.w	ip, #10
 8004bec:	4621      	mov	r1, r4
 8004bee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bf2:	3b30      	subs	r3, #48	@ 0x30
 8004bf4:	2b09      	cmp	r3, #9
 8004bf6:	d94b      	bls.n	8004c90 <_svfiprintf_r+0x17c>
 8004bf8:	b1b0      	cbz	r0, 8004c28 <_svfiprintf_r+0x114>
 8004bfa:	9207      	str	r2, [sp, #28]
 8004bfc:	e014      	b.n	8004c28 <_svfiprintf_r+0x114>
 8004bfe:	eba0 0308 	sub.w	r3, r0, r8
 8004c02:	fa09 f303 	lsl.w	r3, r9, r3
 8004c06:	4313      	orrs	r3, r2
 8004c08:	9304      	str	r3, [sp, #16]
 8004c0a:	46a2      	mov	sl, r4
 8004c0c:	e7d2      	b.n	8004bb4 <_svfiprintf_r+0xa0>
 8004c0e:	9b03      	ldr	r3, [sp, #12]
 8004c10:	1d19      	adds	r1, r3, #4
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	9103      	str	r1, [sp, #12]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	bfbb      	ittet	lt
 8004c1a:	425b      	neglt	r3, r3
 8004c1c:	f042 0202 	orrlt.w	r2, r2, #2
 8004c20:	9307      	strge	r3, [sp, #28]
 8004c22:	9307      	strlt	r3, [sp, #28]
 8004c24:	bfb8      	it	lt
 8004c26:	9204      	strlt	r2, [sp, #16]
 8004c28:	7823      	ldrb	r3, [r4, #0]
 8004c2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c2c:	d10a      	bne.n	8004c44 <_svfiprintf_r+0x130>
 8004c2e:	7863      	ldrb	r3, [r4, #1]
 8004c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c32:	d132      	bne.n	8004c9a <_svfiprintf_r+0x186>
 8004c34:	9b03      	ldr	r3, [sp, #12]
 8004c36:	1d1a      	adds	r2, r3, #4
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	9203      	str	r2, [sp, #12]
 8004c3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c40:	3402      	adds	r4, #2
 8004c42:	9305      	str	r3, [sp, #20]
 8004c44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004d08 <_svfiprintf_r+0x1f4>
 8004c48:	7821      	ldrb	r1, [r4, #0]
 8004c4a:	2203      	movs	r2, #3
 8004c4c:	4650      	mov	r0, sl
 8004c4e:	f7fb fac7 	bl	80001e0 <memchr>
 8004c52:	b138      	cbz	r0, 8004c64 <_svfiprintf_r+0x150>
 8004c54:	9b04      	ldr	r3, [sp, #16]
 8004c56:	eba0 000a 	sub.w	r0, r0, sl
 8004c5a:	2240      	movs	r2, #64	@ 0x40
 8004c5c:	4082      	lsls	r2, r0
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	3401      	adds	r4, #1
 8004c62:	9304      	str	r3, [sp, #16]
 8004c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c68:	4824      	ldr	r0, [pc, #144]	@ (8004cfc <_svfiprintf_r+0x1e8>)
 8004c6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c6e:	2206      	movs	r2, #6
 8004c70:	f7fb fab6 	bl	80001e0 <memchr>
 8004c74:	2800      	cmp	r0, #0
 8004c76:	d036      	beq.n	8004ce6 <_svfiprintf_r+0x1d2>
 8004c78:	4b21      	ldr	r3, [pc, #132]	@ (8004d00 <_svfiprintf_r+0x1ec>)
 8004c7a:	bb1b      	cbnz	r3, 8004cc4 <_svfiprintf_r+0x1b0>
 8004c7c:	9b03      	ldr	r3, [sp, #12]
 8004c7e:	3307      	adds	r3, #7
 8004c80:	f023 0307 	bic.w	r3, r3, #7
 8004c84:	3308      	adds	r3, #8
 8004c86:	9303      	str	r3, [sp, #12]
 8004c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c8a:	4433      	add	r3, r6
 8004c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c8e:	e76a      	b.n	8004b66 <_svfiprintf_r+0x52>
 8004c90:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c94:	460c      	mov	r4, r1
 8004c96:	2001      	movs	r0, #1
 8004c98:	e7a8      	b.n	8004bec <_svfiprintf_r+0xd8>
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	3401      	adds	r4, #1
 8004c9e:	9305      	str	r3, [sp, #20]
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	f04f 0c0a 	mov.w	ip, #10
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cac:	3a30      	subs	r2, #48	@ 0x30
 8004cae:	2a09      	cmp	r2, #9
 8004cb0:	d903      	bls.n	8004cba <_svfiprintf_r+0x1a6>
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0c6      	beq.n	8004c44 <_svfiprintf_r+0x130>
 8004cb6:	9105      	str	r1, [sp, #20]
 8004cb8:	e7c4      	b.n	8004c44 <_svfiprintf_r+0x130>
 8004cba:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cbe:	4604      	mov	r4, r0
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e7f0      	b.n	8004ca6 <_svfiprintf_r+0x192>
 8004cc4:	ab03      	add	r3, sp, #12
 8004cc6:	9300      	str	r3, [sp, #0]
 8004cc8:	462a      	mov	r2, r5
 8004cca:	4b0e      	ldr	r3, [pc, #56]	@ (8004d04 <_svfiprintf_r+0x1f0>)
 8004ccc:	a904      	add	r1, sp, #16
 8004cce:	4638      	mov	r0, r7
 8004cd0:	f3af 8000 	nop.w
 8004cd4:	1c42      	adds	r2, r0, #1
 8004cd6:	4606      	mov	r6, r0
 8004cd8:	d1d6      	bne.n	8004c88 <_svfiprintf_r+0x174>
 8004cda:	89ab      	ldrh	r3, [r5, #12]
 8004cdc:	065b      	lsls	r3, r3, #25
 8004cde:	f53f af2d 	bmi.w	8004b3c <_svfiprintf_r+0x28>
 8004ce2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004ce4:	e72c      	b.n	8004b40 <_svfiprintf_r+0x2c>
 8004ce6:	ab03      	add	r3, sp, #12
 8004ce8:	9300      	str	r3, [sp, #0]
 8004cea:	462a      	mov	r2, r5
 8004cec:	4b05      	ldr	r3, [pc, #20]	@ (8004d04 <_svfiprintf_r+0x1f0>)
 8004cee:	a904      	add	r1, sp, #16
 8004cf0:	4638      	mov	r0, r7
 8004cf2:	f000 f879 	bl	8004de8 <_printf_i>
 8004cf6:	e7ed      	b.n	8004cd4 <_svfiprintf_r+0x1c0>
 8004cf8:	08005880 	.word	0x08005880
 8004cfc:	0800588a 	.word	0x0800588a
 8004d00:	00000000 	.word	0x00000000
 8004d04:	08004a5d 	.word	0x08004a5d
 8004d08:	08005886 	.word	0x08005886

08004d0c <_printf_common>:
 8004d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d10:	4616      	mov	r6, r2
 8004d12:	4698      	mov	r8, r3
 8004d14:	688a      	ldr	r2, [r1, #8]
 8004d16:	690b      	ldr	r3, [r1, #16]
 8004d18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	bfb8      	it	lt
 8004d20:	4613      	movlt	r3, r2
 8004d22:	6033      	str	r3, [r6, #0]
 8004d24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d28:	4607      	mov	r7, r0
 8004d2a:	460c      	mov	r4, r1
 8004d2c:	b10a      	cbz	r2, 8004d32 <_printf_common+0x26>
 8004d2e:	3301      	adds	r3, #1
 8004d30:	6033      	str	r3, [r6, #0]
 8004d32:	6823      	ldr	r3, [r4, #0]
 8004d34:	0699      	lsls	r1, r3, #26
 8004d36:	bf42      	ittt	mi
 8004d38:	6833      	ldrmi	r3, [r6, #0]
 8004d3a:	3302      	addmi	r3, #2
 8004d3c:	6033      	strmi	r3, [r6, #0]
 8004d3e:	6825      	ldr	r5, [r4, #0]
 8004d40:	f015 0506 	ands.w	r5, r5, #6
 8004d44:	d106      	bne.n	8004d54 <_printf_common+0x48>
 8004d46:	f104 0a19 	add.w	sl, r4, #25
 8004d4a:	68e3      	ldr	r3, [r4, #12]
 8004d4c:	6832      	ldr	r2, [r6, #0]
 8004d4e:	1a9b      	subs	r3, r3, r2
 8004d50:	42ab      	cmp	r3, r5
 8004d52:	dc26      	bgt.n	8004da2 <_printf_common+0x96>
 8004d54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d58:	6822      	ldr	r2, [r4, #0]
 8004d5a:	3b00      	subs	r3, #0
 8004d5c:	bf18      	it	ne
 8004d5e:	2301      	movne	r3, #1
 8004d60:	0692      	lsls	r2, r2, #26
 8004d62:	d42b      	bmi.n	8004dbc <_printf_common+0xb0>
 8004d64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d68:	4641      	mov	r1, r8
 8004d6a:	4638      	mov	r0, r7
 8004d6c:	47c8      	blx	r9
 8004d6e:	3001      	adds	r0, #1
 8004d70:	d01e      	beq.n	8004db0 <_printf_common+0xa4>
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	6922      	ldr	r2, [r4, #16]
 8004d76:	f003 0306 	and.w	r3, r3, #6
 8004d7a:	2b04      	cmp	r3, #4
 8004d7c:	bf02      	ittt	eq
 8004d7e:	68e5      	ldreq	r5, [r4, #12]
 8004d80:	6833      	ldreq	r3, [r6, #0]
 8004d82:	1aed      	subeq	r5, r5, r3
 8004d84:	68a3      	ldr	r3, [r4, #8]
 8004d86:	bf0c      	ite	eq
 8004d88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d8c:	2500      	movne	r5, #0
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	bfc4      	itt	gt
 8004d92:	1a9b      	subgt	r3, r3, r2
 8004d94:	18ed      	addgt	r5, r5, r3
 8004d96:	2600      	movs	r6, #0
 8004d98:	341a      	adds	r4, #26
 8004d9a:	42b5      	cmp	r5, r6
 8004d9c:	d11a      	bne.n	8004dd4 <_printf_common+0xc8>
 8004d9e:	2000      	movs	r0, #0
 8004da0:	e008      	b.n	8004db4 <_printf_common+0xa8>
 8004da2:	2301      	movs	r3, #1
 8004da4:	4652      	mov	r2, sl
 8004da6:	4641      	mov	r1, r8
 8004da8:	4638      	mov	r0, r7
 8004daa:	47c8      	blx	r9
 8004dac:	3001      	adds	r0, #1
 8004dae:	d103      	bne.n	8004db8 <_printf_common+0xac>
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295
 8004db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004db8:	3501      	adds	r5, #1
 8004dba:	e7c6      	b.n	8004d4a <_printf_common+0x3e>
 8004dbc:	18e1      	adds	r1, r4, r3
 8004dbe:	1c5a      	adds	r2, r3, #1
 8004dc0:	2030      	movs	r0, #48	@ 0x30
 8004dc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004dc6:	4422      	add	r2, r4
 8004dc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004dcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004dd0:	3302      	adds	r3, #2
 8004dd2:	e7c7      	b.n	8004d64 <_printf_common+0x58>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	4622      	mov	r2, r4
 8004dd8:	4641      	mov	r1, r8
 8004dda:	4638      	mov	r0, r7
 8004ddc:	47c8      	blx	r9
 8004dde:	3001      	adds	r0, #1
 8004de0:	d0e6      	beq.n	8004db0 <_printf_common+0xa4>
 8004de2:	3601      	adds	r6, #1
 8004de4:	e7d9      	b.n	8004d9a <_printf_common+0x8e>
	...

08004de8 <_printf_i>:
 8004de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dec:	7e0f      	ldrb	r7, [r1, #24]
 8004dee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004df0:	2f78      	cmp	r7, #120	@ 0x78
 8004df2:	4691      	mov	r9, r2
 8004df4:	4680      	mov	r8, r0
 8004df6:	460c      	mov	r4, r1
 8004df8:	469a      	mov	sl, r3
 8004dfa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004dfe:	d807      	bhi.n	8004e10 <_printf_i+0x28>
 8004e00:	2f62      	cmp	r7, #98	@ 0x62
 8004e02:	d80a      	bhi.n	8004e1a <_printf_i+0x32>
 8004e04:	2f00      	cmp	r7, #0
 8004e06:	f000 80d1 	beq.w	8004fac <_printf_i+0x1c4>
 8004e0a:	2f58      	cmp	r7, #88	@ 0x58
 8004e0c:	f000 80b8 	beq.w	8004f80 <_printf_i+0x198>
 8004e10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e18:	e03a      	b.n	8004e90 <_printf_i+0xa8>
 8004e1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e1e:	2b15      	cmp	r3, #21
 8004e20:	d8f6      	bhi.n	8004e10 <_printf_i+0x28>
 8004e22:	a101      	add	r1, pc, #4	@ (adr r1, 8004e28 <_printf_i+0x40>)
 8004e24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e28:	08004e81 	.word	0x08004e81
 8004e2c:	08004e95 	.word	0x08004e95
 8004e30:	08004e11 	.word	0x08004e11
 8004e34:	08004e11 	.word	0x08004e11
 8004e38:	08004e11 	.word	0x08004e11
 8004e3c:	08004e11 	.word	0x08004e11
 8004e40:	08004e95 	.word	0x08004e95
 8004e44:	08004e11 	.word	0x08004e11
 8004e48:	08004e11 	.word	0x08004e11
 8004e4c:	08004e11 	.word	0x08004e11
 8004e50:	08004e11 	.word	0x08004e11
 8004e54:	08004f93 	.word	0x08004f93
 8004e58:	08004ebf 	.word	0x08004ebf
 8004e5c:	08004f4d 	.word	0x08004f4d
 8004e60:	08004e11 	.word	0x08004e11
 8004e64:	08004e11 	.word	0x08004e11
 8004e68:	08004fb5 	.word	0x08004fb5
 8004e6c:	08004e11 	.word	0x08004e11
 8004e70:	08004ebf 	.word	0x08004ebf
 8004e74:	08004e11 	.word	0x08004e11
 8004e78:	08004e11 	.word	0x08004e11
 8004e7c:	08004f55 	.word	0x08004f55
 8004e80:	6833      	ldr	r3, [r6, #0]
 8004e82:	1d1a      	adds	r2, r3, #4
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	6032      	str	r2, [r6, #0]
 8004e88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e90:	2301      	movs	r3, #1
 8004e92:	e09c      	b.n	8004fce <_printf_i+0x1e6>
 8004e94:	6833      	ldr	r3, [r6, #0]
 8004e96:	6820      	ldr	r0, [r4, #0]
 8004e98:	1d19      	adds	r1, r3, #4
 8004e9a:	6031      	str	r1, [r6, #0]
 8004e9c:	0606      	lsls	r6, r0, #24
 8004e9e:	d501      	bpl.n	8004ea4 <_printf_i+0xbc>
 8004ea0:	681d      	ldr	r5, [r3, #0]
 8004ea2:	e003      	b.n	8004eac <_printf_i+0xc4>
 8004ea4:	0645      	lsls	r5, r0, #25
 8004ea6:	d5fb      	bpl.n	8004ea0 <_printf_i+0xb8>
 8004ea8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004eac:	2d00      	cmp	r5, #0
 8004eae:	da03      	bge.n	8004eb8 <_printf_i+0xd0>
 8004eb0:	232d      	movs	r3, #45	@ 0x2d
 8004eb2:	426d      	negs	r5, r5
 8004eb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004eb8:	4858      	ldr	r0, [pc, #352]	@ (800501c <_printf_i+0x234>)
 8004eba:	230a      	movs	r3, #10
 8004ebc:	e011      	b.n	8004ee2 <_printf_i+0xfa>
 8004ebe:	6821      	ldr	r1, [r4, #0]
 8004ec0:	6833      	ldr	r3, [r6, #0]
 8004ec2:	0608      	lsls	r0, r1, #24
 8004ec4:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ec8:	d402      	bmi.n	8004ed0 <_printf_i+0xe8>
 8004eca:	0649      	lsls	r1, r1, #25
 8004ecc:	bf48      	it	mi
 8004ece:	b2ad      	uxthmi	r5, r5
 8004ed0:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ed2:	4852      	ldr	r0, [pc, #328]	@ (800501c <_printf_i+0x234>)
 8004ed4:	6033      	str	r3, [r6, #0]
 8004ed6:	bf14      	ite	ne
 8004ed8:	230a      	movne	r3, #10
 8004eda:	2308      	moveq	r3, #8
 8004edc:	2100      	movs	r1, #0
 8004ede:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ee2:	6866      	ldr	r6, [r4, #4]
 8004ee4:	60a6      	str	r6, [r4, #8]
 8004ee6:	2e00      	cmp	r6, #0
 8004ee8:	db05      	blt.n	8004ef6 <_printf_i+0x10e>
 8004eea:	6821      	ldr	r1, [r4, #0]
 8004eec:	432e      	orrs	r6, r5
 8004eee:	f021 0104 	bic.w	r1, r1, #4
 8004ef2:	6021      	str	r1, [r4, #0]
 8004ef4:	d04b      	beq.n	8004f8e <_printf_i+0x1a6>
 8004ef6:	4616      	mov	r6, r2
 8004ef8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004efc:	fb03 5711 	mls	r7, r3, r1, r5
 8004f00:	5dc7      	ldrb	r7, [r0, r7]
 8004f02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f06:	462f      	mov	r7, r5
 8004f08:	42bb      	cmp	r3, r7
 8004f0a:	460d      	mov	r5, r1
 8004f0c:	d9f4      	bls.n	8004ef8 <_printf_i+0x110>
 8004f0e:	2b08      	cmp	r3, #8
 8004f10:	d10b      	bne.n	8004f2a <_printf_i+0x142>
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	07df      	lsls	r7, r3, #31
 8004f16:	d508      	bpl.n	8004f2a <_printf_i+0x142>
 8004f18:	6923      	ldr	r3, [r4, #16]
 8004f1a:	6861      	ldr	r1, [r4, #4]
 8004f1c:	4299      	cmp	r1, r3
 8004f1e:	bfde      	ittt	le
 8004f20:	2330      	movle	r3, #48	@ 0x30
 8004f22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f2a:	1b92      	subs	r2, r2, r6
 8004f2c:	6122      	str	r2, [r4, #16]
 8004f2e:	f8cd a000 	str.w	sl, [sp]
 8004f32:	464b      	mov	r3, r9
 8004f34:	aa03      	add	r2, sp, #12
 8004f36:	4621      	mov	r1, r4
 8004f38:	4640      	mov	r0, r8
 8004f3a:	f7ff fee7 	bl	8004d0c <_printf_common>
 8004f3e:	3001      	adds	r0, #1
 8004f40:	d14a      	bne.n	8004fd8 <_printf_i+0x1f0>
 8004f42:	f04f 30ff 	mov.w	r0, #4294967295
 8004f46:	b004      	add	sp, #16
 8004f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f4c:	6823      	ldr	r3, [r4, #0]
 8004f4e:	f043 0320 	orr.w	r3, r3, #32
 8004f52:	6023      	str	r3, [r4, #0]
 8004f54:	4832      	ldr	r0, [pc, #200]	@ (8005020 <_printf_i+0x238>)
 8004f56:	2778      	movs	r7, #120	@ 0x78
 8004f58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f5c:	6823      	ldr	r3, [r4, #0]
 8004f5e:	6831      	ldr	r1, [r6, #0]
 8004f60:	061f      	lsls	r7, r3, #24
 8004f62:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f66:	d402      	bmi.n	8004f6e <_printf_i+0x186>
 8004f68:	065f      	lsls	r7, r3, #25
 8004f6a:	bf48      	it	mi
 8004f6c:	b2ad      	uxthmi	r5, r5
 8004f6e:	6031      	str	r1, [r6, #0]
 8004f70:	07d9      	lsls	r1, r3, #31
 8004f72:	bf44      	itt	mi
 8004f74:	f043 0320 	orrmi.w	r3, r3, #32
 8004f78:	6023      	strmi	r3, [r4, #0]
 8004f7a:	b11d      	cbz	r5, 8004f84 <_printf_i+0x19c>
 8004f7c:	2310      	movs	r3, #16
 8004f7e:	e7ad      	b.n	8004edc <_printf_i+0xf4>
 8004f80:	4826      	ldr	r0, [pc, #152]	@ (800501c <_printf_i+0x234>)
 8004f82:	e7e9      	b.n	8004f58 <_printf_i+0x170>
 8004f84:	6823      	ldr	r3, [r4, #0]
 8004f86:	f023 0320 	bic.w	r3, r3, #32
 8004f8a:	6023      	str	r3, [r4, #0]
 8004f8c:	e7f6      	b.n	8004f7c <_printf_i+0x194>
 8004f8e:	4616      	mov	r6, r2
 8004f90:	e7bd      	b.n	8004f0e <_printf_i+0x126>
 8004f92:	6833      	ldr	r3, [r6, #0]
 8004f94:	6825      	ldr	r5, [r4, #0]
 8004f96:	6961      	ldr	r1, [r4, #20]
 8004f98:	1d18      	adds	r0, r3, #4
 8004f9a:	6030      	str	r0, [r6, #0]
 8004f9c:	062e      	lsls	r6, r5, #24
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	d501      	bpl.n	8004fa6 <_printf_i+0x1be>
 8004fa2:	6019      	str	r1, [r3, #0]
 8004fa4:	e002      	b.n	8004fac <_printf_i+0x1c4>
 8004fa6:	0668      	lsls	r0, r5, #25
 8004fa8:	d5fb      	bpl.n	8004fa2 <_printf_i+0x1ba>
 8004faa:	8019      	strh	r1, [r3, #0]
 8004fac:	2300      	movs	r3, #0
 8004fae:	6123      	str	r3, [r4, #16]
 8004fb0:	4616      	mov	r6, r2
 8004fb2:	e7bc      	b.n	8004f2e <_printf_i+0x146>
 8004fb4:	6833      	ldr	r3, [r6, #0]
 8004fb6:	1d1a      	adds	r2, r3, #4
 8004fb8:	6032      	str	r2, [r6, #0]
 8004fba:	681e      	ldr	r6, [r3, #0]
 8004fbc:	6862      	ldr	r2, [r4, #4]
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	4630      	mov	r0, r6
 8004fc2:	f7fb f90d 	bl	80001e0 <memchr>
 8004fc6:	b108      	cbz	r0, 8004fcc <_printf_i+0x1e4>
 8004fc8:	1b80      	subs	r0, r0, r6
 8004fca:	6060      	str	r0, [r4, #4]
 8004fcc:	6863      	ldr	r3, [r4, #4]
 8004fce:	6123      	str	r3, [r4, #16]
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fd6:	e7aa      	b.n	8004f2e <_printf_i+0x146>
 8004fd8:	6923      	ldr	r3, [r4, #16]
 8004fda:	4632      	mov	r2, r6
 8004fdc:	4649      	mov	r1, r9
 8004fde:	4640      	mov	r0, r8
 8004fe0:	47d0      	blx	sl
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d0ad      	beq.n	8004f42 <_printf_i+0x15a>
 8004fe6:	6823      	ldr	r3, [r4, #0]
 8004fe8:	079b      	lsls	r3, r3, #30
 8004fea:	d413      	bmi.n	8005014 <_printf_i+0x22c>
 8004fec:	68e0      	ldr	r0, [r4, #12]
 8004fee:	9b03      	ldr	r3, [sp, #12]
 8004ff0:	4298      	cmp	r0, r3
 8004ff2:	bfb8      	it	lt
 8004ff4:	4618      	movlt	r0, r3
 8004ff6:	e7a6      	b.n	8004f46 <_printf_i+0x15e>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	4632      	mov	r2, r6
 8004ffc:	4649      	mov	r1, r9
 8004ffe:	4640      	mov	r0, r8
 8005000:	47d0      	blx	sl
 8005002:	3001      	adds	r0, #1
 8005004:	d09d      	beq.n	8004f42 <_printf_i+0x15a>
 8005006:	3501      	adds	r5, #1
 8005008:	68e3      	ldr	r3, [r4, #12]
 800500a:	9903      	ldr	r1, [sp, #12]
 800500c:	1a5b      	subs	r3, r3, r1
 800500e:	42ab      	cmp	r3, r5
 8005010:	dcf2      	bgt.n	8004ff8 <_printf_i+0x210>
 8005012:	e7eb      	b.n	8004fec <_printf_i+0x204>
 8005014:	2500      	movs	r5, #0
 8005016:	f104 0619 	add.w	r6, r4, #25
 800501a:	e7f5      	b.n	8005008 <_printf_i+0x220>
 800501c:	08005891 	.word	0x08005891
 8005020:	080058a2 	.word	0x080058a2

08005024 <memmove>:
 8005024:	4288      	cmp	r0, r1
 8005026:	b510      	push	{r4, lr}
 8005028:	eb01 0402 	add.w	r4, r1, r2
 800502c:	d902      	bls.n	8005034 <memmove+0x10>
 800502e:	4284      	cmp	r4, r0
 8005030:	4623      	mov	r3, r4
 8005032:	d807      	bhi.n	8005044 <memmove+0x20>
 8005034:	1e43      	subs	r3, r0, #1
 8005036:	42a1      	cmp	r1, r4
 8005038:	d008      	beq.n	800504c <memmove+0x28>
 800503a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800503e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005042:	e7f8      	b.n	8005036 <memmove+0x12>
 8005044:	4402      	add	r2, r0
 8005046:	4601      	mov	r1, r0
 8005048:	428a      	cmp	r2, r1
 800504a:	d100      	bne.n	800504e <memmove+0x2a>
 800504c:	bd10      	pop	{r4, pc}
 800504e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005052:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005056:	e7f7      	b.n	8005048 <memmove+0x24>

08005058 <_sbrk_r>:
 8005058:	b538      	push	{r3, r4, r5, lr}
 800505a:	4d06      	ldr	r5, [pc, #24]	@ (8005074 <_sbrk_r+0x1c>)
 800505c:	2300      	movs	r3, #0
 800505e:	4604      	mov	r4, r0
 8005060:	4608      	mov	r0, r1
 8005062:	602b      	str	r3, [r5, #0]
 8005064:	f7fb fe8e 	bl	8000d84 <_sbrk>
 8005068:	1c43      	adds	r3, r0, #1
 800506a:	d102      	bne.n	8005072 <_sbrk_r+0x1a>
 800506c:	682b      	ldr	r3, [r5, #0]
 800506e:	b103      	cbz	r3, 8005072 <_sbrk_r+0x1a>
 8005070:	6023      	str	r3, [r4, #0]
 8005072:	bd38      	pop	{r3, r4, r5, pc}
 8005074:	20000938 	.word	0x20000938

08005078 <_realloc_r>:
 8005078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800507c:	4607      	mov	r7, r0
 800507e:	4614      	mov	r4, r2
 8005080:	460d      	mov	r5, r1
 8005082:	b921      	cbnz	r1, 800508e <_realloc_r+0x16>
 8005084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005088:	4611      	mov	r1, r2
 800508a:	f7ff bc5b 	b.w	8004944 <_malloc_r>
 800508e:	b92a      	cbnz	r2, 800509c <_realloc_r+0x24>
 8005090:	f7ff fbec 	bl	800486c <_free_r>
 8005094:	4625      	mov	r5, r4
 8005096:	4628      	mov	r0, r5
 8005098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800509c:	f000 f81a 	bl	80050d4 <_malloc_usable_size_r>
 80050a0:	4284      	cmp	r4, r0
 80050a2:	4606      	mov	r6, r0
 80050a4:	d802      	bhi.n	80050ac <_realloc_r+0x34>
 80050a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80050aa:	d8f4      	bhi.n	8005096 <_realloc_r+0x1e>
 80050ac:	4621      	mov	r1, r4
 80050ae:	4638      	mov	r0, r7
 80050b0:	f7ff fc48 	bl	8004944 <_malloc_r>
 80050b4:	4680      	mov	r8, r0
 80050b6:	b908      	cbnz	r0, 80050bc <_realloc_r+0x44>
 80050b8:	4645      	mov	r5, r8
 80050ba:	e7ec      	b.n	8005096 <_realloc_r+0x1e>
 80050bc:	42b4      	cmp	r4, r6
 80050be:	4622      	mov	r2, r4
 80050c0:	4629      	mov	r1, r5
 80050c2:	bf28      	it	cs
 80050c4:	4632      	movcs	r2, r6
 80050c6:	f7ff fbc3 	bl	8004850 <memcpy>
 80050ca:	4629      	mov	r1, r5
 80050cc:	4638      	mov	r0, r7
 80050ce:	f7ff fbcd 	bl	800486c <_free_r>
 80050d2:	e7f1      	b.n	80050b8 <_realloc_r+0x40>

080050d4 <_malloc_usable_size_r>:
 80050d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050d8:	1f18      	subs	r0, r3, #4
 80050da:	2b00      	cmp	r3, #0
 80050dc:	bfbc      	itt	lt
 80050de:	580b      	ldrlt	r3, [r1, r0]
 80050e0:	18c0      	addlt	r0, r0, r3
 80050e2:	4770      	bx	lr

080050e4 <_init>:
 80050e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050e6:	bf00      	nop
 80050e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ea:	bc08      	pop	{r3}
 80050ec:	469e      	mov	lr, r3
 80050ee:	4770      	bx	lr

080050f0 <_fini>:
 80050f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050f2:	bf00      	nop
 80050f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050f6:	bc08      	pop	{r3}
 80050f8:	469e      	mov	lr, r3
 80050fa:	4770      	bx	lr
