-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_bf16add_fast is
port (
    ap_ready : OUT STD_LOGIC;
    a_bits : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_bf16add_fast is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal ea_fu_34_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_50_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ma_fu_30_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_66_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_fu_60_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln_fu_74_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln144_fu_82_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_fu_44_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_fu_88_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        a_bits when (icmp_ln134_fu_44_p2(0) = '1') else 
        select_ln142_fu_88_p3;
    ea_fu_34_p4 <= a_bits(14 downto 7);
    icmp_ln134_fu_44_p2 <= "1" when (ea_fu_34_p4 = ap_const_lv8_FF) else "0";
    icmp_ln144_fu_82_p2 <= "1" when (or_ln_fu_74_p3 = ap_const_lv8_0) else "0";
    ma_fu_30_p1 <= a_bits(7 - 1 downto 0);
    or_ln144_fu_60_p2 <= (trunc_ln_fu_50_p4 or ma_fu_30_p1);
    or_ln_fu_74_p3 <= (tmp_fu_66_p3 & or_ln144_fu_60_p2);
    select_ln142_fu_88_p3 <= 
        ap_const_lv16_0 when (icmp_ln144_fu_82_p2(0) = '1') else 
        a_bits;
    tmp_fu_66_p3 <= a_bits(14 downto 14);
    trunc_ln_fu_50_p4 <= a_bits(13 downto 7);
end behav;
