# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1062.4.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -t ps -wlf ./Catapult_1/axi_test.v5/scverify/concat_sim_rtl_v_msim/vsim.wlf -l ./Catapult_1/axi_test.v5/scverify/concat_sim_rtl_v_msim/sim.log -L ./Catapult_1/axi_test.v5/scverify/concat_sim_rtl_v_msim/work scverify_top_opt -do "do {./Catapult_1/axi_test.v5/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}" 
# Start time: 21:09:25 on Jan 02,2022
# Loading /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_test.v5/scverify/concat_sim_rtl_v_msim/work/_sc/linux_x86_64_gcc-5.3.0/systemc.so
# Loading /home/yl7897/NTT_Xilinx/Catapult/axi_test/Catapult_1/axi_test.v5/scverify/concat_sim_rtl_v_msim/work.scverify_top
# Info: CCS_CLK_CTOR: Clock 'clk' - Using default clock period '2 ns'
# Loading work.axi_test(fast)
# Loading work.axi_test_core(fast)
# Loading work.axi_test_core_run_rsci(fast)
# Loading work.ccs_sync_in_wait_v1(fast)
# Loading work.axi_test_core_run_rsci_run_wait_ctrl(fast)
# Loading work.axi_test_core_run_rsci_run_wait_dp(fast)
# Loading work.axi_test_core_a_rsci(fast)
# Loading work.ccs_axi4_master(fast)
# Loading work.ccs_axi4_master_core(fast)
# Loading work.ccs_axi4_master_read_core(fast)
# Loading work.ccs_axi4_master_write_core(fast)
# Loading work.axi_test_core_a_rsci_a_rsc_wait_ctrl(fast)
# Loading work.axi_test_core_a_rsci_a_rsc_wait_dp(fast)
# Loading work.axi_test_core_b_rsci(fast)
# Loading work.axi_test_core_b_rsci_b_rsc_wait_dp(fast)
# Loading work.axi_test_core_b_rsci_b_rsc_wait_ctrl(fast)
# Loading work.axi_test_core_complete_rsci(fast)
# Loading work.ccs_sync_out_wait_v1(fast)
# Loading work.axi_test_core_complete_rsci_complete_wait_ctrl(fast)
# Loading work.axi_test_core_complete_rsci_complete_wait_dp(fast)
# Loading work.axi_test_core_a_rsc_triosy_obj(fast)
# Loading work.mgc_io_sync_v2(fast)
# Loading work.axi_test_core_a_rsc_triosy_obj_a_rsc_triosy_wait_ctrl(fast)
# Loading work.axi_test_core_b_rsc_triosy_obj(fast)
# Loading work.axi_test_core_b_rsc_triosy_obj_b_rsc_triosy_wait_ctrl(fast)
# Loading work.axi_test_core_staller(fast)
# Loading work.axi_test_core_core_fsm(fast)
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/complete_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/user_tb/b_golden'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_b'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_b'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_a'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_a'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_wait_ctrl_fifo_complete'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_out_fifo_complete'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_wait_ctrl_fifo_run'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# ** Warning: (vsim-4029) The fifo '/scverify_top/TLS_in_fifo_run'
# (and any connected ports) is undebuggable as the tlm fifo size specified is '-1'. A tlm fifo with an infinite size is not debuggable.
# Disabling STALL_FLAG toggling
# do {./Catapult_1/axi_test.v5/scverify/concat_sim_rtl_v_msim/scverify_msim_wave.tcl}
# Reading SCVerify waveform database './Catapult_1/axi_test.v5/scverify/ccs_wave_signals.dat'
# Populating WAVE window...
#                 DONE
# 0
# 
# stdin: <EOF>
run -all
# Info: HW reset: TLS_rst active @ 0 s
# ../../src/axI_test_tb.cpp:39 - End of testbench.
# Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
# 
# Info: Collecting data completed
#    captured 3 values of run
#    captured 3 values of a
#    captured 3 values of b
#    captured 3 values of complete
# Break key hit
# Simulation stop requested.
# Info: scverify_top/user_tb: Testbench exited early or ran into deadlock
# 
# Checking results
# 'b'
#    capture count        = 3
#    comparison count     = 0
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 2
#    Error: output 'b' has incomplete comparisons
# 'complete'
#    capture count        = 3
#    comparison count     = 0
#    ignore count         = 0
#    error count          = 0
#    stuck in dut fifo    = 0
#    stuck in golden fifo = 2
#    Error: output 'complete' has incomplete comparisons
# 
# Info: scverify_top/user_tb: Simulation FAILED @ 759918 ns
# Info: scverify_top/Monitor: runs with constant clock period 2 ns
# Warning: scverify_top/Monitor: Signal scverify_top/trios_monitor_a_rsc_triosy_lz_INST has period 6 ns instead of expected 0 s
# Info: scverify_top/Monitor: Throughput: 1 transaction per 0 s
# Info: scverify_top/Monitor: Only 1 transaction observed.  Latency and throughput numbers may be inaccurate.
# Warning: scverify_top/Monitor: Throughput period: 0 cycles does not match expected 51 cycles (1 transactions).
# End time: 21:33:10 on Jan 02,2022, Elapsed time: 0:23:45
# Errors: 0, Warnings: 12, Suppressed Warnings: 3
