<?xml version="1.0"?>
<dblpperson name="Kalindu Herath" pid="200/0343" n="6">
<person key="homepages/200/0343" mdate="2017-05-19">
<author pid="200/0343">Kalindu Herath</author>
</person>
<r><inproceedings key="conf/arc/HerathPS18" mdate="2018-05-05">
<author pid="200/0343">Kalindu Herath</author>
<author orcid="0000-0001-8257-2974" pid="58/7646">Alok Prakash</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Performance Estimation of FPGA Modules for Modular Design Methodology Using Artificial Neural Network.</title>
<pages>105-118</pages>
<year>2018</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-319-78890-6_9</ee>
<crossref>conf/arc/2018</crossref>
<url>db/conf/arc/arc2018.html#HerathPS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/WijesunderaPPHS18" mdate="2018-09-25">
<author pid="180/1898">Deshya Wijesundera</author>
<author pid="58/7646">Alok Prakash</author>
<author pid="220/9847">Thilina Perera</author>
<author pid="200/0343">Kalindu Herath</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Wibheda: Framework for Data Dependency-Aware Multi-Constrained Hardware-Software Partitioning in FPGA-Based SoCs for IoT Devices.</title>
<pages>213</pages>
<year>2018</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2018.00047</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2018.00047</ee>
<crossref>conf/fccm/2018</crossref>
<url>db/conf/fccm/fccm2018.html#WijesunderaPPHS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/heart/WijesunderaPPHS18" mdate="2018-11-21">
<author pid="180/1898">Deshya Wijesundera</author>
<author pid="58/7646">Alok Prakash</author>
<author pid="220/9847">Thilina Perera</author>
<author pid="200/0343">Kalindu Herath</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Wibheda+: Framework for Data Dependency-aware Multi-constrained Hardware-Software Partitioning in FPGA-based SoCs for IoT Applications.</title>
<pages>3:1-3:6</pages>
<year>2018</year>
<booktitle>HEART</booktitle>
<ee>https://doi.org/10.1145/3241793.3241796</ee>
<crossref>conf/heart/2018</crossref>
<url>db/conf/heart/heart2018.html#WijesunderaPPHS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/HerathPKS18" mdate="2018-08-14">
<author pid="200/0343">Kalindu Herath</author>
<author pid="58/7646">Alok Prakash</author>
<author pid="224/5727">Udaree Kanewala</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Communication-Aware Module Placement for Power Reduction in Large FPGA Designs.</title>
<pages>209-214</pages>
<year>2018</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2018.00047</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2018.00047</ee>
<crossref>conf/isvlsi/2018</crossref>
<url>db/conf/isvlsi/isvlsi2018.html#HerathPKS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/reconfig/HerathPJS18" mdate="2019-02-17">
<author pid="200/0343">Kalindu Herath</author>
<author pid="58/7646">Alok Prakash</author>
<author pid="32/10216">Guiyuan Jiang</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Ant Colony Optimization based Module Footprint Selection and Placement for Lowering Power in Large FPGA Designs.</title>
<pages>1-8</pages>
<year>2018</year>
<booktitle>ReConFig</booktitle>
<ee>https://doi.org/10.1109/RECONFIG.2018.8641731</ee>
<crossref>conf/reconfig/2018</crossref>
<url>db/conf/reconfig/reconfig2018.html#HerathPJS18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/HerathPJS17" mdate="2018-11-06">
<author pid="200/0343">Kalindu Herath</author>
<author pid="58/7646">Alok Prakash</author>
<author pid="32/10216">Guiyuan Jiang</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<title>Communication-aware Partitioning for Energy Optimization of Large FPGA Designs.</title>
<pages>407-410</pages>
<year>2017</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/3060403.3060441</ee>
<crossref>conf/glvlsi/2017</crossref>
<url>db/conf/glvlsi/glvlsi2017.html#HerathPJS17</url>
</inproceedings>
</r>
<coauthors n="6" nc="1">
<co c="0"><na f="j/Jiang:Guiyuan" pid="32/10216">Guiyuan Jiang</na></co>
<co c="0"><na f="k/Kanewala:Udaree" pid="224/5727">Udaree Kanewala</na></co>
<co c="0"><na f="p/Perera:Thilina" pid="220/9847">Thilina Perera</na></co>
<co c="0"><na f="p/Prakash:Alok" pid="58/7646">Alok Prakash</na></co>
<co c="0"><na f="s/Srikanthan:Thambipillai" pid="23/1694">Thambipillai Srikanthan</na></co>
<co c="0"><na f="w/Wijesundera:Deshya" pid="180/1898">Deshya Wijesundera</na></co>
</coauthors>
</dblpperson>

