
Dongle Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000046bc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000dc  20000000  000046bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000484  200000dc  00004798  000200dc  2**2
                  ALLOC
  3 .stack        00002000  20000560  00004c1c  000200dc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002b836  00000000  00000000  0002015d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003ee8  00000000  00000000  0004b993  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009e35  00000000  00000000  0004f87b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000998  00000000  00000000  000596b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c78  00000000  00000000  0005a048  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e72c  00000000  00000000  0005acc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001082d  00000000  00000000  000793ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00094dfd  00000000  00000000  00089c19  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000197c  00000000  00000000  0011ea18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002560 	.word	0x20002560
       4:	000036f1 	.word	0x000036f1
       8:	000036ed 	.word	0x000036ed
       c:	000036ed 	.word	0x000036ed
	...
      2c:	000036ed 	.word	0x000036ed
	...
      38:	000036ed 	.word	0x000036ed
      3c:	000036ed 	.word	0x000036ed
      40:	000036ed 	.word	0x000036ed
      44:	000036ed 	.word	0x000036ed
      48:	000036ed 	.word	0x000036ed
      4c:	000036ed 	.word	0x000036ed
      50:	00000d79 	.word	0x00000d79
      54:	000036ed 	.word	0x000036ed
      58:	000036ed 	.word	0x000036ed
      5c:	00002f55 	.word	0x00002f55
      60:	000036ed 	.word	0x000036ed
      64:	000036ed 	.word	0x000036ed
      68:	000036ed 	.word	0x000036ed
      6c:	000036ed 	.word	0x000036ed
      70:	000036ed 	.word	0x000036ed
      74:	000036ed 	.word	0x000036ed
      78:	000036ed 	.word	0x000036ed
      7c:	000036ed 	.word	0x000036ed
      80:	000036ed 	.word	0x000036ed
      84:	000036ed 	.word	0x000036ed
      88:	000036ed 	.word	0x000036ed
      8c:	000036ed 	.word	0x000036ed
      90:	000036ed 	.word	0x000036ed
	...
      9c:	000036ed 	.word	0x000036ed
      a0:	000036ed 	.word	0x000036ed
      a4:	000036ed 	.word	0x000036ed
      a8:	000036ed 	.word	0x000036ed
      ac:	000036ed 	.word	0x000036ed
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000dc 	.word	0x200000dc
      d4:	00000000 	.word	0x00000000
      d8:	000046bc 	.word	0x000046bc

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000e0 	.word	0x200000e0
     108:	000046bc 	.word	0x000046bc
     10c:	000046bc 	.word	0x000046bc
     110:	00000000 	.word	0x00000000

00000114 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     114:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     116:	7a98      	ldrb	r0, [r3, #10]
     118:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     11a:	4770      	bx	lr

0000011c <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     11c:	b570      	push	{r4, r5, r6, lr}
     11e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     120:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     122:	4d05      	ldr	r5, [pc, #20]	; (138 <rtc_count_enable+0x1c>)
     124:	0020      	movs	r0, r4
     126:	47a8      	blx	r5
     128:	2800      	cmp	r0, #0
     12a:	d1fb      	bne.n	124 <rtc_count_enable+0x8>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     12c:	8832      	ldrh	r2, [r6, #0]
     12e:	2302      	movs	r3, #2
     130:	4313      	orrs	r3, r2
     132:	8033      	strh	r3, [r6, #0]
}
     134:	bd70      	pop	{r4, r5, r6, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	00000115 	.word	0x00000115

0000013c <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     13c:	b570      	push	{r4, r5, r6, lr}
     13e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     140:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     142:	4d05      	ldr	r5, [pc, #20]	; (158 <rtc_count_disable+0x1c>)
     144:	0020      	movs	r0, r4
     146:	47a8      	blx	r5
     148:	2800      	cmp	r0, #0
     14a:	d1fb      	bne.n	144 <rtc_count_disable+0x8>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     14c:	8833      	ldrh	r3, [r6, #0]
     14e:	2202      	movs	r2, #2
     150:	4393      	bics	r3, r2
     152:	8033      	strh	r3, [r6, #0]
}
     154:	bd70      	pop	{r4, r5, r6, pc}
     156:	46c0      	nop			; (mov r8, r8)
     158:	00000115 	.word	0x00000115

0000015c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     15c:	b570      	push	{r4, r5, r6, lr}
     15e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     160:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     162:	4b06      	ldr	r3, [pc, #24]	; (17c <rtc_count_reset+0x20>)
     164:	4798      	blx	r3
#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_count_is_syncing(module)) {
     166:	4d06      	ldr	r5, [pc, #24]	; (180 <rtc_count_reset+0x24>)
     168:	0020      	movs	r0, r4
     16a:	47a8      	blx	r5
     16c:	2800      	cmp	r0, #0
     16e:	d1fb      	bne.n	168 <rtc_count_reset+0xc>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     170:	8832      	ldrh	r2, [r6, #0]
     172:	2301      	movs	r3, #1
     174:	4313      	orrs	r3, r2
     176:	8033      	strh	r3, [r6, #0]
}
     178:	bd70      	pop	{r4, r5, r6, pc}
     17a:	46c0      	nop			; (mov r8, r8)
     17c:	0000013d 	.word	0x0000013d
     180:	00000115 	.word	0x00000115

00000184 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     186:	0004      	movs	r4, r0
     188:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     18a:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     18c:	4d0a      	ldr	r5, [pc, #40]	; (1b8 <rtc_count_set_count+0x34>)
     18e:	0020      	movs	r0, r4
     190:	47a8      	blx	r5
     192:	2800      	cmp	r0, #0
     194:	d1fb      	bne.n	18e <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     196:	7923      	ldrb	r3, [r4, #4]
     198:	2b00      	cmp	r3, #0
     19a:	d003      	beq.n	1a4 <rtc_count_set_count+0x20>
     19c:	2b01      	cmp	r3, #1
     19e:	d109      	bne.n	1b4 <rtc_count_set_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Write value to register. */
			rtc_module->MODE0.COUNT.reg = count_value;
     1a0:	613e      	str	r6, [r7, #16]

			break;
     1a2:	e008      	b.n	1b6 <rtc_count_set_count+0x32>

		case RTC_COUNT_MODE_16BIT:
			/* Check if 16-bit value is provided. */
			if(count_value > 0xffff){
				return STATUS_ERR_INVALID_ARG;
     1a4:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check if 16-bit value is provided. */
			if(count_value > 0xffff){
     1a6:	4b05      	ldr	r3, [pc, #20]	; (1bc <rtc_count_set_count+0x38>)
     1a8:	429e      	cmp	r6, r3
     1aa:	d804      	bhi.n	1b6 <rtc_count_set_count+0x32>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Write value to register. */
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     1ac:	b2b6      	uxth	r6, r6
     1ae:	823e      	strh	r6, [r7, #16]

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}
	return STATUS_OK;
     1b0:	2000      	movs	r0, #0
			}

			/* Write value to register. */
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;

			break;
     1b2:	e000      	b.n	1b6 <rtc_count_set_count+0x32>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     1b4:	2017      	movs	r0, #23
	}
	return STATUS_OK;
}
     1b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1b8:	00000115 	.word	0x00000115
     1bc:	0000ffff 	.word	0x0000ffff

000001c0 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     1c0:	b570      	push	{r4, r5, r6, lr}
     1c2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     1c4:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
     1c6:	7943      	ldrb	r3, [r0, #5]
     1c8:	2b00      	cmp	r3, #0
     1ca:	d106      	bne.n	1da <rtc_count_get_count+0x1a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
     1cc:	4b09      	ldr	r3, [pc, #36]	; (1f4 <rtc_count_get_count+0x34>)
     1ce:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
     1d0:	4d09      	ldr	r5, [pc, #36]	; (1f8 <rtc_count_get_count+0x38>)
     1d2:	0020      	movs	r0, r4
     1d4:	47a8      	blx	r5
     1d6:	2800      	cmp	r0, #0
     1d8:	d1fb      	bne.n	1d2 <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     1da:	7923      	ldrb	r3, [r4, #4]
     1dc:	2b00      	cmp	r3, #0
     1de:	d004      	beq.n	1ea <rtc_count_get_count+0x2a>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     1e0:	2000      	movs	r0, #0
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     1e2:	2b01      	cmp	r3, #1
     1e4:	d104      	bne.n	1f0 <rtc_count_get_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Return count value in 32-bit mode. */
			ret_val = rtc_module->MODE0.COUNT.reg;
     1e6:	6930      	ldr	r0, [r6, #16]

			break;
     1e8:	e002      	b.n	1f0 <rtc_count_get_count+0x30>

		case RTC_COUNT_MODE_16BIT:
			/* Return count value in 16-bit mode. */
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     1ea:	8a30      	ldrh	r0, [r6, #16]
     1ec:	b280      	uxth	r0, r0

			break;
     1ee:	e7ff      	b.n	1f0 <rtc_count_get_count+0x30>
			ret_val = 0;
			break;
	}

	return ret_val;
}
     1f0:	bd70      	pop	{r4, r5, r6, pc}
     1f2:	46c0      	nop			; (mov r8, r8)
     1f4:	ffff8000 	.word	0xffff8000
     1f8:	00000115 	.word	0x00000115

000001fc <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     1fc:	b5f0      	push	{r4, r5, r6, r7, lr}
     1fe:	b083      	sub	sp, #12
     200:	0004      	movs	r4, r0
     202:	9101      	str	r1, [sp, #4]
     204:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     206:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     208:	4f11      	ldr	r7, [pc, #68]	; (250 <rtc_count_set_compare+0x54>)
     20a:	0020      	movs	r0, r4
     20c:	47b8      	blx	r7
     20e:	2800      	cmp	r0, #0
     210:	d1fb      	bne.n	20a <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     212:	7923      	ldrb	r3, [r4, #4]
     214:	2b00      	cmp	r3, #0
     216:	d00a      	beq.n	22e <rtc_count_set_compare+0x32>
     218:	2b01      	cmp	r3, #1
     21a:	d116      	bne.n	24a <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     21c:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     21e:	2d01      	cmp	r5, #1
     220:	d814      	bhi.n	24c <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     222:	3506      	adds	r5, #6
     224:	00ad      	lsls	r5, r5, #2
     226:	9b01      	ldr	r3, [sp, #4]
     228:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     22a:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     22c:	e00e      	b.n	24c <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     22e:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     230:	2d02      	cmp	r5, #2
     232:	d80b      	bhi.n	24c <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     234:	4b07      	ldr	r3, [pc, #28]	; (254 <rtc_count_set_compare+0x58>)
     236:	9a01      	ldr	r2, [sp, #4]
     238:	429a      	cmp	r2, r3
     23a:	d807      	bhi.n	24c <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     23c:	466b      	mov	r3, sp
     23e:	889b      	ldrh	r3, [r3, #4]
     240:	350c      	adds	r5, #12
     242:	006d      	lsls	r5, r5, #1
     244:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     246:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     248:	e000      	b.n	24c <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     24a:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     24c:	b003      	add	sp, #12
     24e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     250:	00000115 	.word	0x00000115
     254:	0000ffff 	.word	0x0000ffff

00000258 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     258:	b5f0      	push	{r4, r5, r6, r7, lr}
     25a:	b083      	sub	sp, #12
     25c:	0004      	movs	r4, r0
     25e:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     260:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     262:	4a2e      	ldr	r2, [pc, #184]	; (31c <rtc_count_init+0xc4>)
     264:	6991      	ldr	r1, [r2, #24]
     266:	2320      	movs	r3, #32
     268:	430b      	orrs	r3, r1
     26a:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     26c:	a901      	add	r1, sp, #4
     26e:	2302      	movs	r3, #2
     270:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     272:	2004      	movs	r0, #4
     274:	4b2a      	ldr	r3, [pc, #168]	; (320 <rtc_count_init+0xc8>)
     276:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     278:	2004      	movs	r0, #4
     27a:	4b2a      	ldr	r3, [pc, #168]	; (324 <rtc_count_init+0xcc>)
     27c:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     27e:	0020      	movs	r0, r4
     280:	4b29      	ldr	r3, [pc, #164]	; (328 <rtc_count_init+0xd0>)
     282:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     284:	78b3      	ldrb	r3, [r6, #2]
     286:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     288:	7933      	ldrb	r3, [r6, #4]
     28a:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     28c:	4b27      	ldr	r3, [pc, #156]	; (32c <rtc_count_init+0xd4>)
     28e:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     290:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     292:	8833      	ldrh	r3, [r6, #0]
     294:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     296:	78b3      	ldrb	r3, [r6, #2]
     298:	2b00      	cmp	r3, #0
     29a:	d017      	beq.n	2cc <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     29c:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     29e:	2b01      	cmp	r3, #1
     2a0:	d13a      	bne.n	318 <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     2a2:	883b      	ldrh	r3, [r7, #0]
     2a4:	b29b      	uxth	r3, r3
     2a6:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     2a8:	78f3      	ldrb	r3, [r6, #3]
     2aa:	2b00      	cmp	r3, #0
     2ac:	d003      	beq.n	2b6 <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     2ae:	883a      	ldrh	r2, [r7, #0]
     2b0:	2380      	movs	r3, #128	; 0x80
     2b2:	4313      	orrs	r3, r2
     2b4:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     2b6:	4d1e      	ldr	r5, [pc, #120]	; (330 <rtc_count_init+0xd8>)
     2b8:	0020      	movs	r0, r4
     2ba:	47a8      	blx	r5
     2bc:	2800      	cmp	r0, #0
     2be:	d1fb      	bne.n	2b8 <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     2c0:	2200      	movs	r2, #0
     2c2:	68b1      	ldr	r1, [r6, #8]
     2c4:	0020      	movs	r0, r4
     2c6:	4b1b      	ldr	r3, [pc, #108]	; (334 <rtc_count_init+0xdc>)
     2c8:	4798      	blx	r3
     2ca:	e01b      	b.n	304 <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     2cc:	883a      	ldrh	r2, [r7, #0]
     2ce:	2304      	movs	r3, #4
     2d0:	4313      	orrs	r3, r2
     2d2:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     2d4:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     2d6:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     2d8:	2b00      	cmp	r3, #0
     2da:	d11d      	bne.n	318 <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     2dc:	4d14      	ldr	r5, [pc, #80]	; (330 <rtc_count_init+0xd8>)
     2de:	0020      	movs	r0, r4
     2e0:	47a8      	blx	r5
     2e2:	2800      	cmp	r0, #0
     2e4:	d1fb      	bne.n	2de <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     2e6:	2200      	movs	r2, #0
     2e8:	68b1      	ldr	r1, [r6, #8]
     2ea:	0020      	movs	r0, r4
     2ec:	4b11      	ldr	r3, [pc, #68]	; (334 <rtc_count_init+0xdc>)
     2ee:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     2f0:	4d0f      	ldr	r5, [pc, #60]	; (330 <rtc_count_init+0xd8>)
     2f2:	0020      	movs	r0, r4
     2f4:	47a8      	blx	r5
     2f6:	2800      	cmp	r0, #0
     2f8:	d1fb      	bne.n	2f2 <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     2fa:	2201      	movs	r2, #1
     2fc:	68f1      	ldr	r1, [r6, #12]
     2fe:	0020      	movs	r0, r4
     300:	4b0c      	ldr	r3, [pc, #48]	; (334 <rtc_count_init+0xdc>)
     302:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     304:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     306:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     308:	2b00      	cmp	r3, #0
     30a:	d005      	beq.n	318 <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     30c:	887a      	ldrh	r2, [r7, #2]
     30e:	2380      	movs	r3, #128	; 0x80
     310:	01db      	lsls	r3, r3, #7
     312:	4313      	orrs	r3, r2
     314:	807b      	strh	r3, [r7, #2]
     316:	e7ff      	b.n	318 <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     318:	b003      	add	sp, #12
     31a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     31c:	40000400 	.word	0x40000400
     320:	00001b3d 	.word	0x00001b3d
     324:	00001ab1 	.word	0x00001ab1
     328:	0000015d 	.word	0x0000015d
     32c:	20000190 	.word	0x20000190
     330:	00000115 	.word	0x00000115
     334:	000001fd 	.word	0x000001fd

00000338 <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     33a:	0004      	movs	r4, r0
     33c:	000e      	movs	r6, r1
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     33e:	7903      	ldrb	r3, [r0, #4]
		return STATUS_ERR_UNSUPPORTED_DEV;
     340:	2015      	movs	r0, #21
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     342:	2b00      	cmp	r3, #0
     344:	d106      	bne.n	354 <rtc_count_set_period+0x1c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     346:	6827      	ldr	r7, [r4, #0]
	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}

	while (rtc_count_is_syncing(module)) {
     348:	4d03      	ldr	r5, [pc, #12]	; (358 <rtc_count_set_period+0x20>)
     34a:	0020      	movs	r0, r4
     34c:	47a8      	blx	r5
     34e:	2800      	cmp	r0, #0
     350:	d1fb      	bne.n	34a <rtc_count_set_period+0x12>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;
     352:	82be      	strh	r6, [r7, #20]

	return STATUS_OK;
}
     354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     356:	46c0      	nop			; (mov r8, r8)
     358:	00000115 	.word	0x00000115

0000035c <ui_wakeup_handler>:
 * Note:
 * This interrupt is enable when the USB host enable remote wakeup feature
 * This interrupt wakeup the CPU if this one is in idle mode
 */
static void ui_wakeup_handler(void)
{
     35c:	b510      	push	{r4, lr}
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
     35e:	4b03      	ldr	r3, [pc, #12]	; (36c <ui_wakeup_handler+0x10>)
     360:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     362:	2280      	movs	r2, #128	; 0x80
     364:	0292      	lsls	r2, r2, #10
     366:	4b02      	ldr	r3, [pc, #8]	; (370 <ui_wakeup_handler+0x14>)
     368:	615a      	str	r2, [r3, #20]
	/* It is a wakeup then send wakeup USB */
	udc_remotewakeup();
	LED_On(LED_0_PIN);
}
     36a:	bd10      	pop	{r4, pc}
     36c:	0000265d 	.word	0x0000265d
     370:	41004400 	.word	0x41004400

00000374 <ui_init>:


void ui_init(void)
{
     374:	b510      	push	{r4, lr}
     376:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	extint_chan_get_config_defaults(&config_extint_chan);
     378:	ac01      	add	r4, sp, #4
     37a:	0020      	movs	r0, r4
     37c:	4b0e      	ldr	r3, [pc, #56]	; (3b8 <ui_init+0x44>)
     37e:	4798      	blx	r3

	config_extint_chan.gpio_pin            = BUTTON_0_EIC_PIN;
     380:	230f      	movs	r3, #15
     382:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux        = BUTTON_0_EIC_MUX;
     384:	2300      	movs	r3, #0
     386:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull       = EXTINT_PULL_UP;
     388:	3301      	adds	r3, #1
     38a:	7223      	strb	r3, [r4, #8]
	config_extint_chan.filter_input_signal = true;
     38c:	72a3      	strb	r3, [r4, #10]
	config_extint_chan.detection_criteria  = EXTINT_DETECT_FALLING;
     38e:	3301      	adds	r3, #1
     390:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(BUTTON_0_EIC_LINE, &config_extint_chan);
     392:	0021      	movs	r1, r4
     394:	200f      	movs	r0, #15
     396:	4b09      	ldr	r3, [pc, #36]	; (3bc <ui_init+0x48>)
     398:	4798      	blx	r3
	extint_register_callback(ui_wakeup_handler, BUTTON_0_EIC_LINE,
     39a:	2200      	movs	r2, #0
     39c:	210f      	movs	r1, #15
     39e:	4808      	ldr	r0, [pc, #32]	; (3c0 <ui_init+0x4c>)
     3a0:	4b08      	ldr	r3, [pc, #32]	; (3c4 <ui_init+0x50>)
     3a2:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
     3a4:	2100      	movs	r1, #0
     3a6:	200f      	movs	r0, #15
     3a8:	4b07      	ldr	r3, [pc, #28]	; (3c8 <ui_init+0x54>)
     3aa:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     3ac:	2280      	movs	r2, #128	; 0x80
     3ae:	0292      	lsls	r2, r2, #10
     3b0:	4b06      	ldr	r3, [pc, #24]	; (3cc <ui_init+0x58>)
     3b2:	619a      	str	r2, [r3, #24]

	/* Initialize LEDs */
	LED_Off(LED_0_PIN);
}
     3b4:	b004      	add	sp, #16
     3b6:	bd10      	pop	{r4, pc}
     3b8:	00000e65 	.word	0x00000e65
     3bc:	00000e79 	.word	0x00000e79
     3c0:	0000035d 	.word	0x0000035d
     3c4:	00000d0d 	.word	0x00000d0d
     3c8:	00000d39 	.word	0x00000d39
     3cc:	41004400 	.word	0x41004400

000003d0 <ui_powerdown>:
     3d0:	2280      	movs	r2, #128	; 0x80
     3d2:	0292      	lsls	r2, r2, #10
     3d4:	4b01      	ldr	r3, [pc, #4]	; (3dc <ui_powerdown+0xc>)
     3d6:	619a      	str	r2, [r3, #24]

void ui_powerdown(void)
{
	LED_Off(LED_0_PIN);
}
     3d8:	4770      	bx	lr
     3da:	46c0      	nop			; (mov r8, r8)
     3dc:	41004400 	.word	0x41004400

000003e0 <ui_wakeup_enable>:


void ui_wakeup_enable(void)
{
     3e0:	b510      	push	{r4, lr}
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
     3e2:	2100      	movs	r1, #0
     3e4:	200f      	movs	r0, #15
     3e6:	4b01      	ldr	r3, [pc, #4]	; (3ec <ui_wakeup_enable+0xc>)
     3e8:	4798      	blx	r3
}
     3ea:	bd10      	pop	{r4, pc}
     3ec:	00000d39 	.word	0x00000d39

000003f0 <ui_wakeup_disable>:

void ui_wakeup_disable(void)
{
     3f0:	b510      	push	{r4, lr}
	extint_chan_disable_callback(BUTTON_0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
     3f2:	2100      	movs	r1, #0
     3f4:	200f      	movs	r0, #15
     3f6:	4b01      	ldr	r3, [pc, #4]	; (3fc <ui_wakeup_disable+0xc>)
     3f8:	4798      	blx	r3
}
     3fa:	bd10      	pop	{r4, pc}
     3fc:	00000d59 	.word	0x00000d59

00000400 <ui_wakeup>:
	} else {
		port_base->OUTCLR.reg = pin_mask;
     400:	2280      	movs	r2, #128	; 0x80
     402:	0292      	lsls	r2, r2, #10
     404:	4b01      	ldr	r3, [pc, #4]	; (40c <ui_wakeup+0xc>)
     406:	615a      	str	r2, [r3, #20]

void ui_wakeup(void)
{
	LED_On(LED_0_PIN);
}
     408:	4770      	bx	lr
     40a:	46c0      	nop			; (mov r8, r8)
     40c:	41004400 	.word	0x41004400

00000410 <ui_process>:

void ui_process(uint16_t framenumber)
{
     410:	b510      	push	{r4, lr}
	static uint8_t cpt_sof = 0;

	if ((framenumber % 1000) == 0) {
     412:	21fa      	movs	r1, #250	; 0xfa
     414:	0089      	lsls	r1, r1, #2
     416:	4b0f      	ldr	r3, [pc, #60]	; (454 <ui_process+0x44>)
     418:	4798      	blx	r3
     41a:	b289      	uxth	r1, r1
     41c:	2900      	cmp	r1, #0
     41e:	d104      	bne.n	42a <ui_process+0x1a>
     420:	2280      	movs	r2, #128	; 0x80
     422:	0292      	lsls	r2, r2, #10
     424:	4b0c      	ldr	r3, [pc, #48]	; (458 <ui_process+0x48>)
     426:	615a      	str	r2, [r3, #20]
     428:	e007      	b.n	43a <ui_process+0x2a>
		LED_On(LED_0_PIN);
	}
	if ((framenumber % 1000) == 500) {
     42a:	23fa      	movs	r3, #250	; 0xfa
     42c:	005b      	lsls	r3, r3, #1
     42e:	4299      	cmp	r1, r3
     430:	d103      	bne.n	43a <ui_process+0x2a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     432:	2280      	movs	r2, #128	; 0x80
     434:	0292      	lsls	r2, r2, #10
     436:	4b08      	ldr	r3, [pc, #32]	; (458 <ui_process+0x48>)
     438:	619a      	str	r2, [r3, #24]
		LED_Off(LED_0_PIN);
	}
	/* Scan process running each 5ms */
	cpt_sof++;
     43a:	4b08      	ldr	r3, [pc, #32]	; (45c <ui_process+0x4c>)
     43c:	781b      	ldrb	r3, [r3, #0]
     43e:	3301      	adds	r3, #1
     440:	b2db      	uxtb	r3, r3
	if (cpt_sof < 5) {
     442:	2b04      	cmp	r3, #4
     444:	d802      	bhi.n	44c <ui_process+0x3c>
	}
	if ((framenumber % 1000) == 500) {
		LED_Off(LED_0_PIN);
	}
	/* Scan process running each 5ms */
	cpt_sof++;
     446:	4a05      	ldr	r2, [pc, #20]	; (45c <ui_process+0x4c>)
     448:	7013      	strb	r3, [r2, #0]
     44a:	e002      	b.n	452 <ui_process+0x42>
	if (cpt_sof < 5) {
		return;
	}
	cpt_sof = 0;
     44c:	2200      	movs	r2, #0
     44e:	4b03      	ldr	r3, [pc, #12]	; (45c <ui_process+0x4c>)
     450:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	*/
}
     452:	bd10      	pop	{r4, pc}
     454:	00004359 	.word	0x00004359
     458:	41004400 	.word	0x41004400
     45c:	200000f8 	.word	0x200000f8

00000460 <udi_hid_mouse_getsetting>:


uint8_t udi_hid_mouse_getsetting(void)
{
	return 0;
}
     460:	2000      	movs	r0, #0
     462:	4770      	bx	lr

00000464 <udi_hid_mouse_setreport>:


static bool udi_hid_mouse_setreport(void)
{
	return false;
}
     464:	2000      	movs	r0, #0
     466:	4770      	bx	lr

00000468 <udi_hid_mouse_enable>:

//--------------------------------------------
//------ Interface for UDI HID level

bool udi_hid_mouse_enable(void)
{
     468:	b510      	push	{r4, lr}
	// Initialize internal value
	udi_hid_mouse_rate = 0;
     46a:	2400      	movs	r4, #0
     46c:	4b07      	ldr	r3, [pc, #28]	; (48c <udi_hid_mouse_enable+0x24>)
     46e:	701c      	strb	r4, [r3, #0]
	udi_hid_mouse_protocol = 0;
     470:	4b07      	ldr	r3, [pc, #28]	; (490 <udi_hid_mouse_enable+0x28>)
     472:	701c      	strb	r4, [r3, #0]
	udi_hid_mouse_report_trans_ongoing = false;
     474:	4b07      	ldr	r3, [pc, #28]	; (494 <udi_hid_mouse_enable+0x2c>)
     476:	701c      	strb	r4, [r3, #0]
	memset(udi_hid_mouse_report, 0, UDI_HID_MOUSE_REPORT_SIZE);
     478:	2207      	movs	r2, #7
     47a:	2100      	movs	r1, #0
     47c:	4806      	ldr	r0, [pc, #24]	; (498 <udi_hid_mouse_enable+0x30>)
     47e:	4b07      	ldr	r3, [pc, #28]	; (49c <udi_hid_mouse_enable+0x34>)
     480:	4798      	blx	r3
	udi_hid_mouse_b_report_valid = false;
     482:	4b07      	ldr	r3, [pc, #28]	; (4a0 <udi_hid_mouse_enable+0x38>)
     484:	701c      	strb	r4, [r3, #0]
	return UDI_HID_MOUSE_ENABLE_EXT();
     486:	4b07      	ldr	r3, [pc, #28]	; (4a4 <udi_hid_mouse_enable+0x3c>)
     488:	4798      	blx	r3
}
     48a:	bd10      	pop	{r4, pc}
     48c:	20000108 	.word	0x20000108
     490:	20000104 	.word	0x20000104
     494:	20000103 	.word	0x20000103
     498:	200000fc 	.word	0x200000fc
     49c:	000045d7 	.word	0x000045d7
     4a0:	20000109 	.word	0x20000109
     4a4:	00004231 	.word	0x00004231

000004a8 <udi_hid_mouse_disable>:


void udi_hid_mouse_disable(void)
{
     4a8:	b510      	push	{r4, lr}
	UDI_HID_MOUSE_DISABLE_EXT();
     4aa:	4b01      	ldr	r3, [pc, #4]	; (4b0 <udi_hid_mouse_disable+0x8>)
     4ac:	4798      	blx	r3
}
     4ae:	bd10      	pop	{r4, pc}
     4b0:	00004241 	.word	0x00004241

000004b4 <udi_hid_mouse_setup>:


bool udi_hid_mouse_setup(void)
{
     4b4:	b510      	push	{r4, lr}
	return udi_hid_setup(&udi_hid_mouse_rate,
     4b6:	4b03      	ldr	r3, [pc, #12]	; (4c4 <udi_hid_mouse_setup+0x10>)
     4b8:	4a03      	ldr	r2, [pc, #12]	; (4c8 <udi_hid_mouse_setup+0x14>)
     4ba:	4904      	ldr	r1, [pc, #16]	; (4cc <udi_hid_mouse_setup+0x18>)
     4bc:	4804      	ldr	r0, [pc, #16]	; (4d0 <udi_hid_mouse_setup+0x1c>)
     4be:	4c05      	ldr	r4, [pc, #20]	; (4d4 <udi_hid_mouse_setup+0x20>)
     4c0:	47a0      	blx	r4
								&udi_hid_mouse_protocol,
								(uint8_t *) &udi_hid_mouse_report_desc,
								udi_hid_mouse_setreport);
}
     4c2:	bd10      	pop	{r4, pc}
     4c4:	00000465 	.word	0x00000465
     4c8:	20000014 	.word	0x20000014
     4cc:	20000104 	.word	0x20000104
     4d0:	20000108 	.word	0x20000108
     4d4:	000004d9 	.word	0x000004d9

000004d8 <udi_hid_setup>:
 * \retval true if the descriptor is supported
 */
static bool udi_hid_reqstdifaceget_descriptor(uint8_t *report_desc);

bool udi_hid_setup( uint8_t *rate, uint8_t *protocol, uint8_t *report_desc, bool (*setup_report)(void) )
{
     4d8:	b570      	push	{r4, r5, r6, lr}
     4da:	0004      	movs	r4, r0
     4dc:	0015      	movs	r5, r2
	if (Udd_setup_is_in()) {
     4de:	4a3a      	ldr	r2, [pc, #232]	; (5c8 <udi_hid_setup+0xf0>)
     4e0:	7812      	ldrb	r2, [r2, #0]
     4e2:	b250      	sxtb	r0, r2
     4e4:	2800      	cmp	r0, #0
     4e6:	da4e      	bge.n	586 <udi_hid_setup+0xae>
     4e8:	2060      	movs	r0, #96	; 0x60
     4ea:	4002      	ands	r2, r0
		// Requests Interface GET
		if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
     4ec:	d131      	bne.n	552 <udi_hid_setup+0x7a>
			// Requests Standard Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
     4ee:	4836      	ldr	r0, [pc, #216]	; (5c8 <udi_hid_setup+0xf0>)
     4f0:	7840      	ldrb	r0, [r0, #1]
     4f2:	2806      	cmp	r0, #6
     4f4:	d12d      	bne.n	552 <udi_hid_setup+0x7a>
	usb_hid_descriptor_t UDC_DESC_STORAGE *ptr_hid_desc;

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
     4f6:	4b35      	ldr	r3, [pc, #212]	; (5cc <udi_hid_setup+0xf4>)
     4f8:	4798      	blx	r3
     4fa:	0003      	movs	r3, r0
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
     4fc:	7a82      	ldrb	r2, [r0, #10]
		return false;
     4fe:	2000      	movs	r0, #0

	// Get the USB descriptor which is located after the interface descriptor
	// This descriptor must be the HID descriptor
	ptr_hid_desc = (usb_hid_descriptor_t UDC_DESC_STORAGE *) ((uint8_t *)
			udc_get_interface_desc() + sizeof(usb_iface_desc_t));
	if (USB_DT_HID != ptr_hid_desc->bDescriptorType)
     500:	2a21      	cmp	r2, #33	; 0x21
     502:	d160      	bne.n	5c6 <udi_hid_setup+0xee>

	// The SETUP request can ask for:
	// - an USB_DT_HID descriptor
	// - or USB_DT_HID_REPORT descriptor
	// - or USB_DT_HID_PHYSICAL descriptor
	if (USB_DT_HID == (uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     504:	4a30      	ldr	r2, [pc, #192]	; (5c8 <udi_hid_setup+0xf0>)
     506:	8852      	ldrh	r2, [r2, #2]
     508:	0a12      	lsrs	r2, r2, #8
     50a:	2a21      	cmp	r2, #33	; 0x21
     50c:	d10d      	bne.n	52a <udi_hid_setup+0x52>
		// USB_DT_HID descriptor requested then send it
		udd_g_ctrlreq.payload = (uint8_t *) ptr_hid_desc;
     50e:	4a2e      	ldr	r2, [pc, #184]	; (5c8 <udi_hid_setup+0xf0>)
     510:	0019      	movs	r1, r3
     512:	3109      	adds	r1, #9
     514:	6091      	str	r1, [r2, #8]
		udd_g_ctrlreq.payload_size =
     516:	7a5b      	ldrb	r3, [r3, #9]
     518:	88d0      	ldrh	r0, [r2, #6]
     51a:	1c19      	adds	r1, r3, #0
     51c:	b29b      	uxth	r3, r3
     51e:	4283      	cmp	r3, r0
     520:	d900      	bls.n	524 <udi_hid_setup+0x4c>
     522:	1c01      	adds	r1, r0, #0
     524:	8191      	strh	r1, [r2, #12]
				min(udd_g_ctrlreq.req.wLength,
				ptr_hid_desc->bLength);
		return true;
     526:	2001      	movs	r0, #1
     528:	e04d      	b.n	5c6 <udi_hid_setup+0xee>
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
     52a:	7bd9      	ldrb	r1, [r3, #15]
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
	}
	return false;
     52c:	2000      	movs	r0, #0
				ptr_hid_desc->bLength);
		return true;
	}
	// The HID_X descriptor requested must correspond to report type
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
     52e:	4291      	cmp	r1, r2
     530:	d149      	bne.n	5c6 <udi_hid_setup+0xee>
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
     532:	4925      	ldr	r1, [pc, #148]	; (5c8 <udi_hid_setup+0xf0>)
     534:	608d      	str	r5, [r1, #8]
		udd_g_ctrlreq.payload_size =
				min(udd_g_ctrlreq.req.wLength,
     536:	7c1a      	ldrb	r2, [r3, #16]
     538:	3309      	adds	r3, #9
     53a:	7a1b      	ldrb	r3, [r3, #8]
     53c:	021b      	lsls	r3, r3, #8
     53e:	4313      	orrs	r3, r2
	// included in the HID descriptor
	if (ptr_hid_desc->bRDescriptorType ==
			(uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
		// Send HID Report descriptor given by high level
		udd_g_ctrlreq.payload = report_desc;
		udd_g_ctrlreq.payload_size =
     540:	88c8      	ldrh	r0, [r1, #6]
     542:	1c1a      	adds	r2, r3, #0
     544:	b29b      	uxth	r3, r3
     546:	4283      	cmp	r3, r0
     548:	d900      	bls.n	54c <udi_hid_setup+0x74>
     54a:	1c02      	adds	r2, r0, #0
     54c:	818a      	strh	r2, [r1, #12]
				min(udd_g_ctrlreq.req.wLength,
				le16_to_cpu(ptr_hid_desc->wDescriptorLength));
		return true;
     54e:	2001      	movs	r0, #1
     550:	e039      	b.n	5c6 <udi_hid_setup+0xee>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
     552:	2000      	movs	r0, #0

			case USB_REQ_GET_DESCRIPTOR:
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     554:	2a20      	cmp	r2, #32
     556:	d136      	bne.n	5c6 <udi_hid_setup+0xee>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
     558:	4a1b      	ldr	r2, [pc, #108]	; (5c8 <udi_hid_setup+0xf0>)
     55a:	7852      	ldrb	r2, [r2, #1]
     55c:	2a02      	cmp	r2, #2
     55e:	d006      	beq.n	56e <udi_hid_setup+0x96>
     560:	2a03      	cmp	r2, #3
     562:	d00a      	beq.n	57a <udi_hid_setup+0xa2>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
     564:	2000      	movs	r0, #0
				return udi_hid_reqstdifaceget_descriptor(report_desc);
			}
		}
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
     566:	2a01      	cmp	r2, #1
     568:	d12d      	bne.n	5c6 <udi_hid_setup+0xee>

			case USB_REQ_HID_GET_REPORT:
				return setup_report();
     56a:	4798      	blx	r3
     56c:	e02b      	b.n	5c6 <udi_hid_setup+0xee>

			case USB_REQ_HID_GET_IDLE:
				udd_g_ctrlreq.payload = rate;
     56e:	4b16      	ldr	r3, [pc, #88]	; (5c8 <udi_hid_setup+0xf0>)
     570:	609c      	str	r4, [r3, #8]
				udd_g_ctrlreq.payload_size = 1;
     572:	2201      	movs	r2, #1
     574:	819a      	strh	r2, [r3, #12]
				return true;
     576:	2001      	movs	r0, #1
     578:	e025      	b.n	5c6 <udi_hid_setup+0xee>

			case USB_REQ_HID_GET_PROTOCOL:
				udd_g_ctrlreq.payload = protocol;
     57a:	4b13      	ldr	r3, [pc, #76]	; (5c8 <udi_hid_setup+0xf0>)
     57c:	6099      	str	r1, [r3, #8]
				udd_g_ctrlreq.payload_size = 1;
     57e:	2201      	movs	r2, #1
     580:	819a      	strh	r2, [r3, #12]
				return true;
     582:	2001      	movs	r0, #1
     584:	e01f      	b.n	5c6 <udi_hid_setup+0xee>
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     586:	2060      	movs	r0, #96	; 0x60
     588:	4002      	ands	r2, r0
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
     58a:	2000      	movs	r0, #0
			}
		}
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
     58c:	2a20      	cmp	r2, #32
     58e:	d11a      	bne.n	5c6 <udi_hid_setup+0xee>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
     590:	4a0d      	ldr	r2, [pc, #52]	; (5c8 <udi_hid_setup+0xf0>)
     592:	7852      	ldrb	r2, [r2, #1]
     594:	2a0a      	cmp	r2, #10
     596:	d006      	beq.n	5a6 <udi_hid_setup+0xce>
     598:	2a0b      	cmp	r2, #11
     59a:	d00a      	beq.n	5b2 <udi_hid_setup+0xda>
				*protocol = udd_g_ctrlreq.req.wValue;
				return true;
			}
		}
	}
	return false;	// Request not supported
     59c:	2000      	movs	r0, #0
	}
	if (Udd_setup_is_out()) {
		// Requests Interface SET
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
     59e:	2a09      	cmp	r2, #9
     5a0:	d111      	bne.n	5c6 <udi_hid_setup+0xee>

			case USB_REQ_HID_SET_REPORT:
				return setup_report();
     5a2:	4798      	blx	r3
     5a4:	e00f      	b.n	5c6 <udi_hid_setup+0xee>

			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
     5a6:	4b08      	ldr	r3, [pc, #32]	; (5c8 <udi_hid_setup+0xf0>)
     5a8:	885b      	ldrh	r3, [r3, #2]
     5aa:	0a1b      	lsrs	r3, r3, #8
     5ac:	7023      	strb	r3, [r4, #0]
				return true;
     5ae:	2001      	movs	r0, #1
     5b0:	e009      	b.n	5c6 <udi_hid_setup+0xee>

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
     5b2:	4b05      	ldr	r3, [pc, #20]	; (5c8 <udi_hid_setup+0xf0>)
     5b4:	88db      	ldrh	r3, [r3, #6]
					return false;
     5b6:	2000      	movs	r0, #0
			case USB_REQ_HID_SET_IDLE:
				*rate = udd_g_ctrlreq.req.wValue >> 8;
				return true;

			case USB_REQ_HID_SET_PROTOCOL:
				if (0 != udd_g_ctrlreq.req.wLength)
     5b8:	2b00      	cmp	r3, #0
     5ba:	d104      	bne.n	5c6 <udi_hid_setup+0xee>
					return false;
				*protocol = udd_g_ctrlreq.req.wValue;
     5bc:	4b02      	ldr	r3, [pc, #8]	; (5c8 <udi_hid_setup+0xf0>)
     5be:	885b      	ldrh	r3, [r3, #2]
     5c0:	700b      	strb	r3, [r1, #0]
				return true;
     5c2:	3001      	adds	r0, #1
     5c4:	e7ff      	b.n	5c6 <udi_hid_setup+0xee>
			}
		}
	}
	return false;	// Request not supported
}
     5c6:	bd70      	pop	{r4, r5, r6, pc}
     5c8:	20000384 	.word	0x20000384
     5cc:	00000765 	.word	0x00000765

000005d0 <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
     5d0:	b510      	push	{r4, lr}
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
     5d2:	4b11      	ldr	r3, [pc, #68]	; (618 <udc_next_desc_in_iface+0x48>)
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
     5d4:	681b      	ldr	r3, [r3, #0]
     5d6:	681c      	ldr	r4, [r3, #0]
     5d8:	78a3      	ldrb	r3, [r4, #2]
     5da:	78e2      	ldrb	r2, [r4, #3]
     5dc:	0212      	lsls	r2, r2, #8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
     5de:	431a      	orrs	r2, r3
     5e0:	18a2      	adds	r2, r4, r2
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
     5e2:	7803      	ldrb	r3, [r0, #0]
     5e4:	18c0      	adds	r0, r0, r3
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
     5e6:	4290      	cmp	r0, r2
     5e8:	d210      	bcs.n	60c <udc_next_desc_in_iface+0x3c>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
     5ea:	7843      	ldrb	r3, [r0, #1]
     5ec:	2b04      	cmp	r3, #4
     5ee:	d00f      	beq.n	610 <udc_next_desc_in_iface+0x40>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
     5f0:	428b      	cmp	r3, r1
     5f2:	d105      	bne.n	600 <udc_next_desc_in_iface+0x30>
     5f4:	e00f      	b.n	616 <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
     5f6:	7843      	ldrb	r3, [r0, #1]
     5f8:	2b04      	cmp	r3, #4
     5fa:	d00b      	beq.n	614 <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
     5fc:	428b      	cmp	r3, r1
     5fe:	d00a      	beq.n	616 <udc_next_desc_in_iface+0x46>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
     600:	7803      	ldrb	r3, [r0, #0]
     602:	18c0      	adds	r0, r0, r3
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
     604:	4290      	cmp	r0, r2
     606:	d3f6      	bcc.n	5f6 <udc_next_desc_in_iface+0x26>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
     608:	2000      	movs	r0, #0
     60a:	e004      	b.n	616 <udc_next_desc_in_iface+0x46>
     60c:	2000      	movs	r0, #0
     60e:	e002      	b.n	616 <udc_next_desc_in_iface+0x46>
     610:	2000      	movs	r0, #0
     612:	e000      	b.n	616 <udc_next_desc_in_iface+0x46>
     614:	2000      	movs	r0, #0
}
     616:	bd10      	pop	{r4, pc}
     618:	2000010c 	.word	0x2000010c

0000061c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
     61c:	b510      	push	{r4, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
     61e:	4b03      	ldr	r3, [pc, #12]	; (62c <udc_valid_address+0x10>)
     620:	885b      	ldrh	r3, [r3, #2]
     622:	207f      	movs	r0, #127	; 0x7f
     624:	4018      	ands	r0, r3
     626:	4b02      	ldr	r3, [pc, #8]	; (630 <udc_valid_address+0x14>)
     628:	4798      	blx	r3
}
     62a:	bd10      	pop	{r4, pc}
     62c:	20000384 	.word	0x20000384
     630:	0000263d 	.word	0x0000263d

00000634 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
     634:	b570      	push	{r4, r5, r6, lr}
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
     636:	4b18      	ldr	r3, [pc, #96]	; (698 <udc_update_iface_desc+0x64>)
     638:	781b      	ldrb	r3, [r3, #0]
		return false;
     63a:	2200      	movs	r2, #0
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
     63c:	2b00      	cmp	r3, #0
     63e:	d029      	beq.n	694 <udc_update_iface_desc+0x60>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     640:	4b16      	ldr	r3, [pc, #88]	; (69c <udc_update_iface_desc+0x68>)
     642:	681b      	ldr	r3, [r3, #0]
     644:	681b      	ldr	r3, [r3, #0]
     646:	791c      	ldrb	r4, [r3, #4]
     648:	4284      	cmp	r4, r0
     64a:	d923      	bls.n	694 <udc_update_iface_desc+0x60>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
     64c:	4a14      	ldr	r2, [pc, #80]	; (6a0 <udc_update_iface_desc+0x6c>)
     64e:	6013      	str	r3, [r2, #0]
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
     650:	789a      	ldrb	r2, [r3, #2]
     652:	78dc      	ldrb	r4, [r3, #3]
     654:	0224      	lsls	r4, r4, #8
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
     656:	4314      	orrs	r4, r2
     658:	191c      	adds	r4, r3, r4
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
     65a:	42a3      	cmp	r3, r4
     65c:	d219      	bcs.n	692 <udc_update_iface_desc+0x5e>
     65e:	2500      	movs	r5, #0
     660:	2601      	movs	r6, #1
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
     662:	785a      	ldrb	r2, [r3, #1]
     664:	2a04      	cmp	r2, #4
     666:	d10b      	bne.n	680 <udc_update_iface_desc+0x4c>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
     668:	789a      	ldrb	r2, [r3, #2]
     66a:	4282      	cmp	r2, r0
     66c:	d108      	bne.n	680 <udc_update_iface_desc+0x4c>
     66e:	78da      	ldrb	r2, [r3, #3]
     670:	428a      	cmp	r2, r1
     672:	d105      	bne.n	680 <udc_update_iface_desc+0x4c>
     674:	2d00      	cmp	r5, #0
     676:	d001      	beq.n	67c <udc_update_iface_desc+0x48>
     678:	4a09      	ldr	r2, [pc, #36]	; (6a0 <udc_update_iface_desc+0x6c>)
     67a:	6013      	str	r3, [r2, #0]
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
     67c:	2201      	movs	r2, #1
     67e:	e009      	b.n	694 <udc_update_iface_desc+0x60>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
     680:	781a      	ldrb	r2, [r3, #0]
     682:	189b      	adds	r3, r3, r2
     684:	0035      	movs	r5, r6
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
     686:	42a3      	cmp	r3, r4
     688:	d3eb      	bcc.n	662 <udc_update_iface_desc+0x2e>
     68a:	4a05      	ldr	r2, [pc, #20]	; (6a0 <udc_update_iface_desc+0x6c>)
     68c:	6013      	str	r3, [r2, #0]
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
     68e:	2200      	movs	r2, #0
     690:	e000      	b.n	694 <udc_update_iface_desc+0x60>
     692:	2200      	movs	r2, #0
}
     694:	0010      	movs	r0, r2
     696:	bd70      	pop	{r4, r5, r6, pc}
     698:	20000114 	.word	0x20000114
     69c:	2000010c 	.word	0x2000010c
     6a0:	20000118 	.word	0x20000118

000006a4 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
     6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a6:	4647      	mov	r7, r8
     6a8:	b480      	push	{r7}
     6aa:	0004      	movs	r4, r0
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     6ac:	2100      	movs	r1, #0
     6ae:	4b12      	ldr	r3, [pc, #72]	; (6f8 <udc_iface_disable+0x54>)
     6b0:	4798      	blx	r3
     6b2:	1e05      	subs	r5, r0, #0
     6b4:	d01c      	beq.n	6f0 <udc_iface_disable+0x4c>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     6b6:	4b11      	ldr	r3, [pc, #68]	; (6fc <udc_iface_disable+0x58>)
     6b8:	681b      	ldr	r3, [r3, #0]
     6ba:	685b      	ldr	r3, [r3, #4]
     6bc:	00a2      	lsls	r2, r4, #2
     6be:	58d3      	ldr	r3, [r2, r3]
     6c0:	4698      	mov	r8, r3

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     6c2:	68db      	ldr	r3, [r3, #12]
     6c4:	4798      	blx	r3
     6c6:	0001      	movs	r1, r0
     6c8:	0020      	movs	r0, r4
     6ca:	4b0b      	ldr	r3, [pc, #44]	; (6f8 <udc_iface_disable+0x54>)
     6cc:	4798      	blx	r3
     6ce:	1e05      	subs	r5, r0, #0
     6d0:	d00e      	beq.n	6f0 <udc_iface_disable+0x4c>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
     6d2:	4b0b      	ldr	r3, [pc, #44]	; (700 <udc_iface_disable+0x5c>)
     6d4:	681c      	ldr	r4, [r3, #0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     6d6:	4e0b      	ldr	r6, [pc, #44]	; (704 <udc_iface_disable+0x60>)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
     6d8:	4f0b      	ldr	r7, [pc, #44]	; (708 <udc_iface_disable+0x64>)
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     6da:	2105      	movs	r1, #5
     6dc:	0020      	movs	r0, r4
     6de:	47b0      	blx	r6
     6e0:	1e04      	subs	r4, r0, #0
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
     6e2:	d002      	beq.n	6ea <udc_iface_disable+0x46>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
     6e4:	7880      	ldrb	r0, [r0, #2]
     6e6:	47b8      	blx	r7
		}
     6e8:	e7f7      	b.n	6da <udc_iface_disable+0x36>
	}
#endif

	// Disable interface
	udi_api->disable();
     6ea:	4643      	mov	r3, r8
     6ec:	685b      	ldr	r3, [r3, #4]
     6ee:	4798      	blx	r3
	return true;
}
     6f0:	0028      	movs	r0, r5
     6f2:	bc04      	pop	{r2}
     6f4:	4690      	mov	r8, r2
     6f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6f8:	00000635 	.word	0x00000635
     6fc:	2000010c 	.word	0x2000010c
     700:	20000118 	.word	0x20000118
     704:	000005d1 	.word	0x000005d1
     708:	00002359 	.word	0x00002359

0000070c <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
     70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     70e:	0005      	movs	r5, r0
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
     710:	4b0f      	ldr	r3, [pc, #60]	; (750 <udc_iface_enable+0x44>)
     712:	4798      	blx	r3
     714:	2800      	cmp	r0, #0
     716:	d019      	beq.n	74c <udc_iface_enable+0x40>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
     718:	4b0e      	ldr	r3, [pc, #56]	; (754 <udc_iface_enable+0x48>)
     71a:	681c      	ldr	r4, [r3, #0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     71c:	4e0e      	ldr	r6, [pc, #56]	; (758 <udc_iface_enable+0x4c>)
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
     71e:	4f0f      	ldr	r7, [pc, #60]	; (75c <udc_iface_enable+0x50>)

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
     720:	2105      	movs	r1, #5
     722:	0020      	movs	r0, r4
     724:	47b0      	blx	r6
     726:	1e04      	subs	r4, r0, #0
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
     728:	d009      	beq.n	73e <udc_iface_enable+0x32>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
     72a:	7903      	ldrb	r3, [r0, #4]
     72c:	7942      	ldrb	r2, [r0, #5]
     72e:	0212      	lsls	r2, r2, #8
     730:	431a      	orrs	r2, r3
     732:	78c1      	ldrb	r1, [r0, #3]
     734:	7880      	ldrb	r0, [r0, #2]
     736:	47b8      	blx	r7
     738:	2800      	cmp	r0, #0
     73a:	d1f1      	bne.n	720 <udc_iface_enable+0x14>
     73c:	e006      	b.n	74c <udc_iface_enable+0x40>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
     73e:	4b08      	ldr	r3, [pc, #32]	; (760 <udc_iface_enable+0x54>)
     740:	681b      	ldr	r3, [r3, #0]
     742:	685b      	ldr	r3, [r3, #4]
     744:	00ad      	lsls	r5, r5, #2
     746:	58eb      	ldr	r3, [r5, r3]
     748:	681b      	ldr	r3, [r3, #0]
     74a:	4798      	blx	r3
}
     74c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     74e:	46c0      	nop			; (mov r8, r8)
     750:	00000635 	.word	0x00000635
     754:	20000118 	.word	0x20000118
     758:	000005d1 	.word	0x000005d1
     75c:	000023b1 	.word	0x000023b1
     760:	2000010c 	.word	0x2000010c

00000764 <udc_get_interface_desc>:
};
//! @}

usb_iface_desc_t UDC_DESC_STORAGE *udc_get_interface_desc(void)
{
	return udc_ptr_iface;
     764:	4b01      	ldr	r3, [pc, #4]	; (76c <udc_get_interface_desc+0x8>)
     766:	6818      	ldr	r0, [r3, #0]
}
     768:	4770      	bx	lr
     76a:	46c0      	nop			; (mov r8, r8)
     76c:	20000118 	.word	0x20000118

00000770 <udc_start>:
}

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
     770:	b510      	push	{r4, lr}
	udd_enable();
     772:	4b01      	ldr	r3, [pc, #4]	; (778 <udc_start+0x8>)
     774:	4798      	blx	r3
}
     776:	bd10      	pop	{r4, pc}
     778:	000027a1 	.word	0x000027a1

0000077c <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
     77c:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
     77e:	4b11      	ldr	r3, [pc, #68]	; (7c4 <udc_reset+0x48>)
     780:	781b      	ldrb	r3, [r3, #0]
     782:	2b00      	cmp	r3, #0
     784:	d011      	beq.n	7aa <udc_reset+0x2e>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     786:	4b10      	ldr	r3, [pc, #64]	; (7c8 <udc_reset+0x4c>)
     788:	681b      	ldr	r3, [r3, #0]
     78a:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     78c:	791b      	ldrb	r3, [r3, #4]
     78e:	2b00      	cmp	r3, #0
     790:	d00b      	beq.n	7aa <udc_reset+0x2e>
     792:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
     794:	4e0d      	ldr	r6, [pc, #52]	; (7cc <udc_reset+0x50>)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     796:	4d0c      	ldr	r5, [pc, #48]	; (7c8 <udc_reset+0x4c>)
				iface_num++) {
			udc_iface_disable(iface_num);
     798:	0020      	movs	r0, r4
     79a:	47b0      	blx	r6
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
     79c:	3401      	adds	r4, #1
     79e:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     7a0:	682b      	ldr	r3, [r5, #0]
     7a2:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     7a4:	791b      	ldrb	r3, [r3, #4]
     7a6:	42a3      	cmp	r3, r4
     7a8:	d8f6      	bhi.n	798 <udc_reset+0x1c>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
     7aa:	2200      	movs	r2, #0
     7ac:	4b05      	ldr	r3, [pc, #20]	; (7c4 <udc_reset+0x48>)
     7ae:	701a      	strb	r2, [r3, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
     7b0:	4b07      	ldr	r3, [pc, #28]	; (7d0 <udc_reset+0x54>)
     7b2:	881b      	ldrh	r3, [r3, #0]
     7b4:	079b      	lsls	r3, r3, #30
     7b6:	d501      	bpl.n	7bc <udc_reset+0x40>
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
     7b8:	4b06      	ldr	r3, [pc, #24]	; (7d4 <udc_reset+0x58>)
     7ba:	4798      	blx	r3
	}
#endif
	udc_device_status =
     7bc:	2200      	movs	r2, #0
     7be:	4b04      	ldr	r3, [pc, #16]	; (7d0 <udc_reset+0x54>)
     7c0:	801a      	strh	r2, [r3, #0]
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
     7c2:	bd70      	pop	{r4, r5, r6, pc}
     7c4:	20000114 	.word	0x20000114
     7c8:	2000010c 	.word	0x2000010c
     7cc:	000006a5 	.word	0x000006a5
     7d0:	20000112 	.word	0x20000112
     7d4:	00004201 	.word	0x00004201

000007d8 <udc_sof_notify>:

void udc_sof_notify(void)
{
     7d8:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
     7da:	4b0d      	ldr	r3, [pc, #52]	; (810 <udc_sof_notify+0x38>)
     7dc:	781b      	ldrb	r3, [r3, #0]
     7de:	2b00      	cmp	r3, #0
     7e0:	d015      	beq.n	80e <udc_sof_notify+0x36>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     7e2:	4b0c      	ldr	r3, [pc, #48]	; (814 <udc_sof_notify+0x3c>)
     7e4:	681b      	ldr	r3, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     7e6:	681a      	ldr	r2, [r3, #0]
     7e8:	7912      	ldrb	r2, [r2, #4]
     7ea:	2a00      	cmp	r2, #0
     7ec:	d00f      	beq.n	80e <udc_sof_notify+0x36>
     7ee:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     7f0:	4d08      	ldr	r5, [pc, #32]	; (814 <udc_sof_notify+0x3c>)
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
     7f2:	685b      	ldr	r3, [r3, #4]
     7f4:	00a2      	lsls	r2, r4, #2
     7f6:	58d3      	ldr	r3, [r2, r3]
     7f8:	691b      	ldr	r3, [r3, #16]
     7fa:	2b00      	cmp	r3, #0
     7fc:	d000      	beq.n	800 <udc_sof_notify+0x28>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
     7fe:	4798      	blx	r3
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
     800:	3401      	adds	r4, #1
     802:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     804:	682b      	ldr	r3, [r5, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     806:	681a      	ldr	r2, [r3, #0]
     808:	7912      	ldrb	r2, [r2, #4]
     80a:	42a2      	cmp	r2, r4
     80c:	d8f1      	bhi.n	7f2 <udc_sof_notify+0x1a>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
     80e:	bd70      	pop	{r4, r5, r6, pc}
     810:	20000114 	.word	0x20000114
     814:	2000010c 	.word	0x2000010c

00000818 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
     818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
     81a:	4bbb      	ldr	r3, [pc, #748]	; (b08 <udc_process_setup+0x2f0>)
     81c:	2200      	movs	r2, #0
     81e:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
     820:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
     822:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
     824:	781b      	ldrb	r3, [r3, #0]
     826:	b25a      	sxtb	r2, r3
     828:	2a00      	cmp	r2, #0
     82a:	db00      	blt.n	82e <udc_process_setup+0x16>
     82c:	e203      	b.n	c36 <udc_process_setup+0x41e>
		if (udd_g_ctrlreq.req.wLength == 0) {
     82e:	4ab6      	ldr	r2, [pc, #728]	; (b08 <udc_process_setup+0x2f0>)
     830:	88d2      	ldrh	r2, [r2, #6]
			return false; // Error from USB host
     832:	2000      	movs	r0, #0
	udd_g_ctrlreq.payload_size = 0;
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
     834:	2a00      	cmp	r2, #0
     836:	d000      	beq.n	83a <udc_process_setup+0x22>
     838:	e201      	b.n	c3e <udc_process_setup+0x426>
     83a:	e205      	b.n	c48 <udc_process_setup+0x430>
     83c:	211f      	movs	r1, #31
     83e:	400b      	ands	r3, r1
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     840:	d176      	bne.n	930 <udc_process_setup+0x118>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     842:	49b1      	ldr	r1, [pc, #708]	; (b08 <udc_process_setup+0x2f0>)
     844:	7849      	ldrb	r1, [r1, #1]
     846:	2906      	cmp	r1, #6
     848:	d00b      	beq.n	862 <udc_process_setup+0x4a>
     84a:	2908      	cmp	r1, #8
     84c:	d068      	beq.n	920 <udc_process_setup+0x108>
     84e:	2900      	cmp	r1, #0
     850:	d16e      	bne.n	930 <udc_process_setup+0x118>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
     852:	2a02      	cmp	r2, #2
     854:	d000      	beq.n	858 <udc_process_setup+0x40>
     856:	e1c2      	b.n	bde <udc_process_setup+0x3c6>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
     858:	3102      	adds	r1, #2
     85a:	48ac      	ldr	r0, [pc, #688]	; (b0c <udc_process_setup+0x2f4>)
     85c:	4bac      	ldr	r3, [pc, #688]	; (b10 <udc_process_setup+0x2f8>)
     85e:	4798      	blx	r3
     860:	e1f1      	b.n	c46 <udc_process_setup+0x42e>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
     862:	4ba9      	ldr	r3, [pc, #676]	; (b08 <udc_process_setup+0x2f0>)
     864:	885b      	ldrh	r3, [r3, #2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     866:	0a1a      	lsrs	r2, r3, #8
     868:	2a02      	cmp	r2, #2
     86a:	d010      	beq.n	88e <udc_process_setup+0x76>
     86c:	b2d1      	uxtb	r1, r2
     86e:	2902      	cmp	r1, #2
     870:	d802      	bhi.n	878 <udc_process_setup+0x60>
     872:	2a01      	cmp	r2, #1
     874:	d005      	beq.n	882 <udc_process_setup+0x6a>
     876:	e185      	b.n	b84 <udc_process_setup+0x36c>
     878:	2a03      	cmp	r2, #3
     87a:	d02a      	beq.n	8d2 <udc_process_setup+0xba>
     87c:	2a0f      	cmp	r2, #15
     87e:	d01c      	beq.n	8ba <udc_process_setup+0xa2>
     880:	e180      	b.n	b84 <udc_process_setup+0x36c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
     882:	4ba4      	ldr	r3, [pc, #656]	; (b14 <udc_process_setup+0x2fc>)
     884:	6818      	ldr	r0, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
     886:	7801      	ldrb	r1, [r0, #0]
     888:	4ba1      	ldr	r3, [pc, #644]	; (b10 <udc_process_setup+0x2f8>)
     88a:	4798      	blx	r3
     88c:	e03f      	b.n	90e <udc_process_setup+0xf6>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
     88e:	b2db      	uxtb	r3, r3
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
     890:	4aa0      	ldr	r2, [pc, #640]	; (b14 <udc_process_setup+0x2fc>)
     892:	6812      	ldr	r2, [r2, #0]
     894:	7c52      	ldrb	r2, [r2, #17]
     896:	429a      	cmp	r2, r3
     898:	d800      	bhi.n	89c <udc_process_setup+0x84>
     89a:	e1a0      	b.n	bde <udc_process_setup+0x3c6>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
     89c:	4a9d      	ldr	r2, [pc, #628]	; (b14 <udc_process_setup+0x2fc>)
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
     89e:	6852      	ldr	r2, [r2, #4]
     8a0:	00db      	lsls	r3, r3, #3
     8a2:	5898      	ldr	r0, [r3, r2]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
     8a4:	7883      	ldrb	r3, [r0, #2]
     8a6:	78c1      	ldrb	r1, [r0, #3]
     8a8:	0209      	lsls	r1, r1, #8
     8aa:	4319      	orrs	r1, r3
     8ac:	4b98      	ldr	r3, [pc, #608]	; (b10 <udc_process_setup+0x2f8>)
     8ae:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
     8b0:	4b95      	ldr	r3, [pc, #596]	; (b08 <udc_process_setup+0x2f0>)
     8b2:	689b      	ldr	r3, [r3, #8]
     8b4:	2202      	movs	r2, #2
     8b6:	705a      	strb	r2, [r3, #1]
     8b8:	e029      	b.n	90e <udc_process_setup+0xf6>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
     8ba:	4b96      	ldr	r3, [pc, #600]	; (b14 <udc_process_setup+0x2fc>)
     8bc:	6898      	ldr	r0, [r3, #8]
     8be:	2800      	cmp	r0, #0
     8c0:	d100      	bne.n	8c4 <udc_process_setup+0xac>
     8c2:	e18c      	b.n	bde <udc_process_setup+0x3c6>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
     8c4:	7883      	ldrb	r3, [r0, #2]
     8c6:	78c1      	ldrb	r1, [r0, #3]
     8c8:	0209      	lsls	r1, r1, #8
     8ca:	4319      	orrs	r1, r3
     8cc:	4b90      	ldr	r3, [pc, #576]	; (b10 <udc_process_setup+0x2f8>)
     8ce:	4798      	blx	r3
     8d0:	e01d      	b.n	90e <udc_process_setup+0xf6>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
     8d2:	22ff      	movs	r2, #255	; 0xff
     8d4:	4013      	ands	r3, r2
     8d6:	2b01      	cmp	r3, #1
     8d8:	d00a      	beq.n	8f0 <udc_process_setup+0xd8>
     8da:	2b00      	cmp	r3, #0
     8dc:	d003      	beq.n	8e6 <udc_process_setup+0xce>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
     8de:	4a8e      	ldr	r2, [pc, #568]	; (b18 <udc_process_setup+0x300>)
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
     8e0:	2b02      	cmp	r3, #2
     8e2:	d006      	beq.n	8f2 <udc_process_setup+0xda>
     8e4:	e153      	b.n	b8e <udc_process_setup+0x376>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
     8e6:	2104      	movs	r1, #4
     8e8:	488c      	ldr	r0, [pc, #560]	; (b1c <udc_process_setup+0x304>)
     8ea:	4b89      	ldr	r3, [pc, #548]	; (b10 <udc_process_setup+0x2f8>)
     8ec:	4798      	blx	r3
     8ee:	e00e      	b.n	90e <udc_process_setup+0xf6>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
     8f0:	4a8b      	ldr	r2, [pc, #556]	; (b20 <udc_process_setup+0x308>)
     8f2:	498c      	ldr	r1, [pc, #560]	; (b24 <udc_process_setup+0x30c>)
     8f4:	1c8b      	adds	r3, r1, #2
     8f6:	3114      	adds	r1, #20
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
     8f8:	7810      	ldrb	r0, [r2, #0]
     8fa:	8018      	strh	r0, [r3, #0]
     8fc:	3201      	adds	r2, #1
     8fe:	3302      	adds	r3, #2
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
     900:	428b      	cmp	r3, r1
     902:	d1f9      	bne.n	8f8 <udc_process_setup+0xe0>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
     904:	4887      	ldr	r0, [pc, #540]	; (b24 <udc_process_setup+0x30c>)
     906:	2114      	movs	r1, #20
     908:	7001      	strb	r1, [r0, #0]
		udd_set_setup_payload(
     90a:	4b81      	ldr	r3, [pc, #516]	; (b10 <udc_process_setup+0x2f8>)
     90c:	4798      	blx	r3
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
     90e:	4b7e      	ldr	r3, [pc, #504]	; (b08 <udc_process_setup+0x2f0>)
     910:	88da      	ldrh	r2, [r3, #6]
     912:	899b      	ldrh	r3, [r3, #12]
     914:	4293      	cmp	r3, r2
     916:	d800      	bhi.n	91a <udc_process_setup+0x102>
     918:	e195      	b.n	c46 <udc_process_setup+0x42e>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
     91a:	4b7b      	ldr	r3, [pc, #492]	; (b08 <udc_process_setup+0x2f0>)
     91c:	819a      	strh	r2, [r3, #12]
     91e:	e192      	b.n	c46 <udc_process_setup+0x42e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
     920:	2a01      	cmp	r2, #1
     922:	d000      	beq.n	926 <udc_process_setup+0x10e>
     924:	e15b      	b.n	bde <udc_process_setup+0x3c6>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
     926:	2101      	movs	r1, #1
     928:	487f      	ldr	r0, [pc, #508]	; (b28 <udc_process_setup+0x310>)
     92a:	4b79      	ldr	r3, [pc, #484]	; (b10 <udc_process_setup+0x2f8>)
     92c:	4798      	blx	r3
     92e:	e18a      	b.n	c46 <udc_process_setup+0x42e>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     930:	2b01      	cmp	r3, #1
     932:	d127      	bne.n	984 <udc_process_setup+0x16c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     934:	4974      	ldr	r1, [pc, #464]	; (b08 <udc_process_setup+0x2f0>)
     936:	7849      	ldrb	r1, [r1, #1]
     938:	290a      	cmp	r1, #10
     93a:	d123      	bne.n	984 <udc_process_setup+0x16c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
     93c:	2a01      	cmp	r2, #1
     93e:	d000      	beq.n	942 <udc_process_setup+0x12a>
     940:	e12b      	b.n	b9a <udc_process_setup+0x382>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     942:	4b79      	ldr	r3, [pc, #484]	; (b28 <udc_process_setup+0x310>)
     944:	781b      	ldrb	r3, [r3, #0]
     946:	2b00      	cmp	r3, #0
     948:	d100      	bne.n	94c <udc_process_setup+0x134>
     94a:	e126      	b.n	b9a <udc_process_setup+0x382>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     94c:	4b6e      	ldr	r3, [pc, #440]	; (b08 <udc_process_setup+0x2f0>)
     94e:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     950:	4b76      	ldr	r3, [pc, #472]	; (b2c <udc_process_setup+0x314>)
     952:	681d      	ldr	r5, [r3, #0]
     954:	682b      	ldr	r3, [r5, #0]
     956:	791b      	ldrb	r3, [r3, #4]
     958:	42a3      	cmp	r3, r4
     95a:	d800      	bhi.n	95e <udc_process_setup+0x146>
     95c:	e11d      	b.n	b9a <udc_process_setup+0x382>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     95e:	2100      	movs	r1, #0
     960:	0020      	movs	r0, r4
     962:	4b73      	ldr	r3, [pc, #460]	; (b30 <udc_process_setup+0x318>)
     964:	4798      	blx	r3
     966:	2800      	cmp	r0, #0
     968:	d100      	bne.n	96c <udc_process_setup+0x154>
     96a:	e110      	b.n	b8e <udc_process_setup+0x376>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     96c:	686b      	ldr	r3, [r5, #4]
     96e:	00a4      	lsls	r4, r4, #2
	udc_iface_setting = udi_api->getsetting();
     970:	58e3      	ldr	r3, [r4, r3]
     972:	68db      	ldr	r3, [r3, #12]
     974:	4798      	blx	r3
     976:	4b6f      	ldr	r3, [pc, #444]	; (b34 <udc_process_setup+0x31c>)
     978:	7018      	strb	r0, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
     97a:	2101      	movs	r1, #1
     97c:	0018      	movs	r0, r3
     97e:	4b64      	ldr	r3, [pc, #400]	; (b10 <udc_process_setup+0x2f8>)
     980:	4798      	blx	r3
     982:	e160      	b.n	c46 <udc_process_setup+0x42e>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     984:	2b02      	cmp	r3, #2
     986:	d000      	beq.n	98a <udc_process_setup+0x172>
     988:	e101      	b.n	b8e <udc_process_setup+0x376>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     98a:	4b5f      	ldr	r3, [pc, #380]	; (b08 <udc_process_setup+0x2f0>)
     98c:	785b      	ldrb	r3, [r3, #1]
				break;
			}
		}
#endif
	}
	return false;
     98e:	2000      	movs	r0, #0
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     990:	2b00      	cmp	r3, #0
     992:	d000      	beq.n	996 <udc_process_setup+0x17e>
     994:	e0f9      	b.n	b8a <udc_process_setup+0x372>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
     996:	2a02      	cmp	r2, #2
     998:	d000      	beq.n	99c <udc_process_setup+0x184>
     99a:	e120      	b.n	bde <udc_process_setup+0x3c6>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
     99c:	4b5a      	ldr	r3, [pc, #360]	; (b08 <udc_process_setup+0x2f0>)
     99e:	7918      	ldrb	r0, [r3, #4]
     9a0:	4b65      	ldr	r3, [pc, #404]	; (b38 <udc_process_setup+0x320>)
     9a2:	4798      	blx	r3
     9a4:	4b65      	ldr	r3, [pc, #404]	; (b3c <udc_process_setup+0x324>)
     9a6:	8018      	strh	r0, [r3, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
     9a8:	2102      	movs	r1, #2
     9aa:	0018      	movs	r0, r3
     9ac:	4b58      	ldr	r3, [pc, #352]	; (b10 <udc_process_setup+0x2f8>)
     9ae:	4798      	blx	r3
     9b0:	e149      	b.n	c46 <udc_process_setup+0x42e>
     9b2:	221f      	movs	r2, #31
     9b4:	4013      	ands	r3, r2
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     9b6:	d176      	bne.n	aa6 <udc_process_setup+0x28e>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     9b8:	4a53      	ldr	r2, [pc, #332]	; (b08 <udc_process_setup+0x2f0>)
     9ba:	7852      	ldrb	r2, [r2, #1]
     9bc:	2a03      	cmp	r2, #3
     9be:	d025      	beq.n	a0c <udc_process_setup+0x1f4>
     9c0:	b2d1      	uxtb	r1, r2
     9c2:	2903      	cmp	r1, #3
     9c4:	d802      	bhi.n	9cc <udc_process_setup+0x1b4>
     9c6:	2a01      	cmp	r2, #1
     9c8:	d00e      	beq.n	9e8 <udc_process_setup+0x1d0>
     9ca:	e06c      	b.n	aa6 <udc_process_setup+0x28e>
     9cc:	2a05      	cmp	r2, #5
     9ce:	d002      	beq.n	9d6 <udc_process_setup+0x1be>
     9d0:	2a09      	cmp	r2, #9
     9d2:	d02e      	beq.n	a32 <udc_process_setup+0x21a>
     9d4:	e067      	b.n	aa6 <udc_process_setup+0x28e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     9d6:	4b4c      	ldr	r3, [pc, #304]	; (b08 <udc_process_setup+0x2f0>)
     9d8:	88db      	ldrh	r3, [r3, #6]
     9da:	2b00      	cmp	r3, #0
     9dc:	d000      	beq.n	9e0 <udc_process_setup+0x1c8>
     9de:	e0fe      	b.n	bde <udc_process_setup+0x3c6>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
     9e0:	4a57      	ldr	r2, [pc, #348]	; (b40 <udc_process_setup+0x328>)
     9e2:	4b49      	ldr	r3, [pc, #292]	; (b08 <udc_process_setup+0x2f0>)
     9e4:	611a      	str	r2, [r3, #16]
     9e6:	e12e      	b.n	c46 <udc_process_setup+0x42e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     9e8:	4b47      	ldr	r3, [pc, #284]	; (b08 <udc_process_setup+0x2f0>)
     9ea:	88db      	ldrh	r3, [r3, #6]
     9ec:	2b00      	cmp	r3, #0
     9ee:	d000      	beq.n	9f2 <udc_process_setup+0x1da>
     9f0:	e0f5      	b.n	bde <udc_process_setup+0x3c6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
     9f2:	4b45      	ldr	r3, [pc, #276]	; (b08 <udc_process_setup+0x2f0>)
     9f4:	885b      	ldrh	r3, [r3, #2]
     9f6:	2b01      	cmp	r3, #1
     9f8:	d000      	beq.n	9fc <udc_process_setup+0x1e4>
     9fa:	e0f0      	b.n	bde <udc_process_setup+0x3c6>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
     9fc:	4a43      	ldr	r2, [pc, #268]	; (b0c <udc_process_setup+0x2f4>)
     9fe:	8813      	ldrh	r3, [r2, #0]
     a00:	2102      	movs	r1, #2
     a02:	438b      	bics	r3, r1
     a04:	8013      	strh	r3, [r2, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
     a06:	4b4f      	ldr	r3, [pc, #316]	; (b44 <udc_process_setup+0x32c>)
     a08:	4798      	blx	r3
     a0a:	e11c      	b.n	c46 <udc_process_setup+0x42e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     a0c:	4b3e      	ldr	r3, [pc, #248]	; (b08 <udc_process_setup+0x2f0>)
     a0e:	88db      	ldrh	r3, [r3, #6]
     a10:	2b00      	cmp	r3, #0
     a12:	d000      	beq.n	a16 <udc_process_setup+0x1fe>
     a14:	e0e3      	b.n	bde <udc_process_setup+0x3c6>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
     a16:	4b3c      	ldr	r3, [pc, #240]	; (b08 <udc_process_setup+0x2f0>)
     a18:	885b      	ldrh	r3, [r3, #2]
		break;
#endif
	default:
		break;
	}
	return false;
     a1a:	2000      	movs	r0, #0
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
     a1c:	2b01      	cmp	r3, #1
     a1e:	d000      	beq.n	a22 <udc_process_setup+0x20a>
     a20:	e0b3      	b.n	b8a <udc_process_setup+0x372>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
     a22:	4a3a      	ldr	r2, [pc, #232]	; (b0c <udc_process_setup+0x2f4>)
     a24:	8811      	ldrh	r1, [r2, #0]
     a26:	2302      	movs	r3, #2
     a28:	430b      	orrs	r3, r1
     a2a:	8013      	strh	r3, [r2, #0]
		UDC_REMOTEWAKEUP_ENABLE();
     a2c:	4b46      	ldr	r3, [pc, #280]	; (b48 <udc_process_setup+0x330>)
     a2e:	4798      	blx	r3
     a30:	e109      	b.n	c46 <udc_process_setup+0x42e>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
     a32:	4b35      	ldr	r3, [pc, #212]	; (b08 <udc_process_setup+0x2f0>)
     a34:	88db      	ldrh	r3, [r3, #6]
     a36:	2b00      	cmp	r3, #0
     a38:	d000      	beq.n	a3c <udc_process_setup+0x224>
     a3a:	e0d0      	b.n	bde <udc_process_setup+0x3c6>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
     a3c:	4b43      	ldr	r3, [pc, #268]	; (b4c <udc_process_setup+0x334>)
     a3e:	4798      	blx	r3
     a40:	2800      	cmp	r0, #0
     a42:	d100      	bne.n	a46 <udc_process_setup+0x22e>
     a44:	e0a3      	b.n	b8e <udc_process_setup+0x376>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     a46:	4b30      	ldr	r3, [pc, #192]	; (b08 <udc_process_setup+0x2f0>)
     a48:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
     a4a:	4b32      	ldr	r3, [pc, #200]	; (b14 <udc_process_setup+0x2fc>)
     a4c:	681b      	ldr	r3, [r3, #0]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     a4e:	7c5b      	ldrb	r3, [r3, #17]
     a50:	429a      	cmp	r2, r3
     a52:	dd00      	ble.n	a56 <udc_process_setup+0x23e>
     a54:	e09b      	b.n	b8e <udc_process_setup+0x376>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
     a56:	4b3e      	ldr	r3, [pc, #248]	; (b50 <udc_process_setup+0x338>)
     a58:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
     a5a:	4b2b      	ldr	r3, [pc, #172]	; (b08 <udc_process_setup+0x2f0>)
     a5c:	789b      	ldrb	r3, [r3, #2]
     a5e:	4a32      	ldr	r2, [pc, #200]	; (b28 <udc_process_setup+0x310>)
     a60:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
     a62:	2b00      	cmp	r3, #0
     a64:	d100      	bne.n	a68 <udc_process_setup+0x250>
     a66:	e0ee      	b.n	c46 <udc_process_setup+0x42e>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
     a68:	4a3a      	ldr	r2, [pc, #232]	; (b54 <udc_process_setup+0x33c>)
     a6a:	4694      	mov	ip, r2
     a6c:	4463      	add	r3, ip
     a6e:	00db      	lsls	r3, r3, #3
     a70:	4a28      	ldr	r2, [pc, #160]	; (b14 <udc_process_setup+0x2fc>)
     a72:	6852      	ldr	r2, [r2, #4]
     a74:	18d3      	adds	r3, r2, r3
     a76:	4a2d      	ldr	r2, [pc, #180]	; (b2c <udc_process_setup+0x314>)
     a78:	6013      	str	r3, [r2, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     a7a:	681b      	ldr	r3, [r3, #0]
     a7c:	791b      	ldrb	r3, [r3, #4]
     a7e:	2b00      	cmp	r3, #0
     a80:	d100      	bne.n	a84 <udc_process_setup+0x26c>
     a82:	e0e0      	b.n	c46 <udc_process_setup+0x42e>
     a84:	2400      	movs	r4, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
     a86:	4d34      	ldr	r5, [pc, #208]	; (b58 <udc_process_setup+0x340>)
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     a88:	0016      	movs	r6, r2
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
     a8a:	2100      	movs	r1, #0
     a8c:	0020      	movs	r0, r4
     a8e:	47a8      	blx	r5
     a90:	2800      	cmp	r0, #0
     a92:	d100      	bne.n	a96 <udc_process_setup+0x27e>
     a94:	e07b      	b.n	b8e <udc_process_setup+0x376>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
     a96:	3401      	adds	r4, #1
     a98:	b2e4      	uxtb	r4, r4
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     a9a:	6833      	ldr	r3, [r6, #0]
     a9c:	681b      	ldr	r3, [r3, #0]
     a9e:	791b      	ldrb	r3, [r3, #4]
     aa0:	42a3      	cmp	r3, r4
     aa2:	d8f2      	bhi.n	a8a <udc_process_setup+0x272>
     aa4:	e0cf      	b.n	c46 <udc_process_setup+0x42e>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     aa6:	2b01      	cmp	r3, #1
     aa8:	d118      	bne.n	adc <udc_process_setup+0x2c4>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     aaa:	4a17      	ldr	r2, [pc, #92]	; (b08 <udc_process_setup+0x2f0>)
     aac:	7852      	ldrb	r2, [r2, #1]
     aae:	2a0b      	cmp	r2, #11
     ab0:	d114      	bne.n	adc <udc_process_setup+0x2c4>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
     ab2:	4b15      	ldr	r3, [pc, #84]	; (b08 <udc_process_setup+0x2f0>)
     ab4:	88db      	ldrh	r3, [r3, #6]
     ab6:	2b00      	cmp	r3, #0
     ab8:	d16f      	bne.n	b9a <udc_process_setup+0x382>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     aba:	4b1b      	ldr	r3, [pc, #108]	; (b28 <udc_process_setup+0x310>)
     abc:	781b      	ldrb	r3, [r3, #0]
     abe:	2b00      	cmp	r3, #0
     ac0:	d06b      	beq.n	b9a <udc_process_setup+0x382>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     ac2:	4b11      	ldr	r3, [pc, #68]	; (b08 <udc_process_setup+0x2f0>)
     ac4:	791d      	ldrb	r5, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
     ac6:	885c      	ldrh	r4, [r3, #2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
     ac8:	0028      	movs	r0, r5
     aca:	4b24      	ldr	r3, [pc, #144]	; (b5c <udc_process_setup+0x344>)
     acc:	4798      	blx	r3
     ace:	2800      	cmp	r0, #0
     ad0:	d05d      	beq.n	b8e <udc_process_setup+0x376>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
     ad2:	b2e1      	uxtb	r1, r4
     ad4:	0028      	movs	r0, r5
     ad6:	4b20      	ldr	r3, [pc, #128]	; (b58 <udc_process_setup+0x340>)
     ad8:	4798      	blx	r3
     ada:	e056      	b.n	b8a <udc_process_setup+0x372>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     adc:	2b02      	cmp	r3, #2
     ade:	d156      	bne.n	b8e <udc_process_setup+0x376>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     ae0:	4b09      	ldr	r3, [pc, #36]	; (b08 <udc_process_setup+0x2f0>)
     ae2:	785b      	ldrb	r3, [r3, #1]
     ae4:	2b01      	cmp	r3, #1
     ae6:	d002      	beq.n	aee <udc_process_setup+0x2d6>
     ae8:	2b03      	cmp	r3, #3
     aea:	d03b      	beq.n	b64 <udc_process_setup+0x34c>
     aec:	e04c      	b.n	b88 <udc_process_setup+0x370>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     aee:	4b06      	ldr	r3, [pc, #24]	; (b08 <udc_process_setup+0x2f0>)
     af0:	88db      	ldrh	r3, [r3, #6]
     af2:	2b00      	cmp	r3, #0
     af4:	d173      	bne.n	bde <udc_process_setup+0x3c6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     af6:	4b04      	ldr	r3, [pc, #16]	; (b08 <udc_process_setup+0x2f0>)
     af8:	885b      	ldrh	r3, [r3, #2]
     afa:	2b00      	cmp	r3, #0
     afc:	d16f      	bne.n	bde <udc_process_setup+0x3c6>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     afe:	4b02      	ldr	r3, [pc, #8]	; (b08 <udc_process_setup+0x2f0>)
     b00:	7918      	ldrb	r0, [r3, #4]
     b02:	4b17      	ldr	r3, [pc, #92]	; (b60 <udc_process_setup+0x348>)
     b04:	4798      	blx	r3
     b06:	e040      	b.n	b8a <udc_process_setup+0x372>
     b08:	20000384 	.word	0x20000384
     b0c:	20000112 	.word	0x20000112
     b10:	000026b5 	.word	0x000026b5
     b14:	20000084 	.word	0x20000084
     b18:	200000a8 	.word	0x200000a8
     b1c:	200000d4 	.word	0x200000d4
     b20:	200000b4 	.word	0x200000b4
     b24:	200000c0 	.word	0x200000c0
     b28:	20000114 	.word	0x20000114
     b2c:	2000010c 	.word	0x2000010c
     b30:	00000635 	.word	0x00000635
     b34:	20000110 	.word	0x20000110
     b38:	000024b9 	.word	0x000024b9
     b3c:	2000010a 	.word	0x2000010a
     b40:	0000061d 	.word	0x0000061d
     b44:	00004201 	.word	0x00004201
     b48:	000041f5 	.word	0x000041f5
     b4c:	0000264d 	.word	0x0000264d
     b50:	0000077d 	.word	0x0000077d
     b54:	1fffffff 	.word	0x1fffffff
     b58:	0000070d 	.word	0x0000070d
     b5c:	000006a5 	.word	0x000006a5
     b60:	000025f9 	.word	0x000025f9
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     b64:	4b39      	ldr	r3, [pc, #228]	; (c4c <udc_process_setup+0x434>)
     b66:	88db      	ldrh	r3, [r3, #6]
     b68:	2b00      	cmp	r3, #0
     b6a:	d138      	bne.n	bde <udc_process_setup+0x3c6>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     b6c:	4b37      	ldr	r3, [pc, #220]	; (c4c <udc_process_setup+0x434>)
     b6e:	885b      	ldrh	r3, [r3, #2]
     b70:	2b00      	cmp	r3, #0
     b72:	d134      	bne.n	bde <udc_process_setup+0x3c6>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
     b74:	4c35      	ldr	r4, [pc, #212]	; (c4c <udc_process_setup+0x434>)
     b76:	7920      	ldrb	r0, [r4, #4]
     b78:	4b35      	ldr	r3, [pc, #212]	; (c50 <udc_process_setup+0x438>)
     b7a:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     b7c:	7920      	ldrb	r0, [r4, #4]
     b7e:	4b35      	ldr	r3, [pc, #212]	; (c54 <udc_process_setup+0x43c>)
     b80:	4798      	blx	r3
     b82:	e002      	b.n	b8a <udc_process_setup+0x372>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
     b84:	2000      	movs	r0, #0
     b86:	e000      	b.n	b8a <udc_process_setup+0x372>
				break;
			}
		}
#endif
	}
	return false;
     b88:	2000      	movs	r0, #0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
     b8a:	2800      	cmp	r0, #0
     b8c:	d15c      	bne.n	c48 <udc_process_setup+0x430>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
     b8e:	4b2f      	ldr	r3, [pc, #188]	; (c4c <udc_process_setup+0x434>)
     b90:	781b      	ldrb	r3, [r3, #0]
     b92:	221f      	movs	r2, #31
     b94:	4013      	ands	r3, r2
     b96:	2b01      	cmp	r3, #1
     b98:	d121      	bne.n	bde <udc_process_setup+0x3c6>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
     b9a:	4b2f      	ldr	r3, [pc, #188]	; (c58 <udc_process_setup+0x440>)
     b9c:	781b      	ldrb	r3, [r3, #0]
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
     b9e:	2000      	movs	r0, #0
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
     ba0:	2b00      	cmp	r3, #0
     ba2:	d051      	beq.n	c48 <udc_process_setup+0x430>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     ba4:	4b29      	ldr	r3, [pc, #164]	; (c4c <udc_process_setup+0x434>)
     ba6:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     ba8:	4b2c      	ldr	r3, [pc, #176]	; (c5c <udc_process_setup+0x444>)
     baa:	681d      	ldr	r5, [r3, #0]
     bac:	682b      	ldr	r3, [r5, #0]
     bae:	791b      	ldrb	r3, [r3, #4]
     bb0:	42a3      	cmp	r3, r4
     bb2:	d949      	bls.n	c48 <udc_process_setup+0x430>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     bb4:	2100      	movs	r1, #0
     bb6:	0020      	movs	r0, r4
     bb8:	4b29      	ldr	r3, [pc, #164]	; (c60 <udc_process_setup+0x448>)
     bba:	4798      	blx	r3
     bbc:	2800      	cmp	r0, #0
     bbe:	d00e      	beq.n	bde <udc_process_setup+0x3c6>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     bc0:	686b      	ldr	r3, [r5, #4]
     bc2:	00a2      	lsls	r2, r4, #2
     bc4:	58d5      	ldr	r5, [r2, r3]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     bc6:	68eb      	ldr	r3, [r5, #12]
     bc8:	4798      	blx	r3
     bca:	0001      	movs	r1, r0
     bcc:	0020      	movs	r0, r4
     bce:	4b24      	ldr	r3, [pc, #144]	; (c60 <udc_process_setup+0x448>)
     bd0:	4798      	blx	r3
     bd2:	2800      	cmp	r0, #0
     bd4:	d003      	beq.n	bde <udc_process_setup+0x3c6>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
     bd6:	68ab      	ldr	r3, [r5, #8]
     bd8:	4798      	blx	r3
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
     bda:	2800      	cmp	r0, #0
     bdc:	d134      	bne.n	c48 <udc_process_setup+0x430>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
     bde:	4b1b      	ldr	r3, [pc, #108]	; (c4c <udc_process_setup+0x434>)
     be0:	781b      	ldrb	r3, [r3, #0]
     be2:	221f      	movs	r2, #31
     be4:	4013      	ands	r3, r2
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
     be6:	2000      	movs	r0, #0
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
     be8:	2b02      	cmp	r3, #2
     bea:	d12d      	bne.n	c48 <udc_process_setup+0x430>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
     bec:	4b1a      	ldr	r3, [pc, #104]	; (c58 <udc_process_setup+0x440>)
     bee:	781b      	ldrb	r3, [r3, #0]
     bf0:	2b00      	cmp	r3, #0
     bf2:	d029      	beq.n	c48 <udc_process_setup+0x430>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     bf4:	4b19      	ldr	r3, [pc, #100]	; (c5c <udc_process_setup+0x444>)
     bf6:	681b      	ldr	r3, [r3, #0]
     bf8:	681a      	ldr	r2, [r3, #0]
     bfa:	7912      	ldrb	r2, [r2, #4]
     bfc:	2a00      	cmp	r2, #0
     bfe:	d018      	beq.n	c32 <udc_process_setup+0x41a>
     c00:	2500      	movs	r5, #0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     c02:	4e17      	ldr	r6, [pc, #92]	; (c60 <udc_process_setup+0x448>)
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     c04:	4f15      	ldr	r7, [pc, #84]	; (c5c <udc_process_setup+0x444>)
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
     c06:	685b      	ldr	r3, [r3, #4]
     c08:	00aa      	lsls	r2, r5, #2
     c0a:	58d4      	ldr	r4, [r2, r3]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     c0c:	68e3      	ldr	r3, [r4, #12]
     c0e:	4798      	blx	r3
     c10:	0001      	movs	r1, r0
     c12:	0028      	movs	r0, r5
     c14:	47b0      	blx	r6
     c16:	2800      	cmp	r0, #0
     c18:	d016      	beq.n	c48 <udc_process_setup+0x430>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
     c1a:	68a3      	ldr	r3, [r4, #8]
     c1c:	4798      	blx	r3
     c1e:	2800      	cmp	r0, #0
     c20:	d112      	bne.n	c48 <udc_process_setup+0x430>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
     c22:	3501      	adds	r5, #1
     c24:	b2ed      	uxtb	r5, r5
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     c26:	683b      	ldr	r3, [r7, #0]
     c28:	681a      	ldr	r2, [r3, #0]
     c2a:	7912      	ldrb	r2, [r2, #4]
     c2c:	42aa      	cmp	r2, r5
     c2e:	d8ea      	bhi.n	c06 <udc_process_setup+0x3ee>
     c30:	e00a      	b.n	c48 <udc_process_setup+0x430>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
     c32:	2000      	movs	r0, #0
     c34:	e008      	b.n	c48 <udc_process_setup+0x430>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
     c36:	2260      	movs	r2, #96	; 0x60
     c38:	421a      	tst	r2, r3
     c3a:	d1a8      	bne.n	b8e <udc_process_setup+0x376>
     c3c:	e6b9      	b.n	9b2 <udc_process_setup+0x19a>
     c3e:	2160      	movs	r1, #96	; 0x60
     c40:	4219      	tst	r1, r3
     c42:	d1a4      	bne.n	b8e <udc_process_setup+0x376>
     c44:	e5fa      	b.n	83c <udc_process_setup+0x24>
		if (udc_reqstd()) {
			return true;
     c46:	2001      	movs	r0, #1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
     c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     c4a:	46c0      	nop			; (mov r8, r8)
     c4c:	20000384 	.word	0x20000384
     c50:	0000230d 	.word	0x0000230d
     c54:	000024cd 	.word	0x000024cd
     c58:	20000114 	.word	0x20000114
     c5c:	2000010c 	.word	0x2000010c
     c60:	00000635 	.word	0x00000635

00000c64 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     c64:	4b0c      	ldr	r3, [pc, #48]	; (c98 <cpu_irq_enter_critical+0x34>)
     c66:	681b      	ldr	r3, [r3, #0]
     c68:	2b00      	cmp	r3, #0
     c6a:	d110      	bne.n	c8e <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     c6c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     c70:	2b00      	cmp	r3, #0
     c72:	d109      	bne.n	c88 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     c74:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     c76:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     c7a:	2200      	movs	r2, #0
     c7c:	4b07      	ldr	r3, [pc, #28]	; (c9c <cpu_irq_enter_critical+0x38>)
     c7e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     c80:	3201      	adds	r2, #1
     c82:	4b07      	ldr	r3, [pc, #28]	; (ca0 <cpu_irq_enter_critical+0x3c>)
     c84:	701a      	strb	r2, [r3, #0]
     c86:	e002      	b.n	c8e <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     c88:	2200      	movs	r2, #0
     c8a:	4b05      	ldr	r3, [pc, #20]	; (ca0 <cpu_irq_enter_critical+0x3c>)
     c8c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     c8e:	4a02      	ldr	r2, [pc, #8]	; (c98 <cpu_irq_enter_critical+0x34>)
     c90:	6813      	ldr	r3, [r2, #0]
     c92:	3301      	adds	r3, #1
     c94:	6013      	str	r3, [r2, #0]
}
     c96:	4770      	bx	lr
     c98:	2000011c 	.word	0x2000011c
     c9c:	200000d8 	.word	0x200000d8
     ca0:	20000120 	.word	0x20000120

00000ca4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     ca4:	4b08      	ldr	r3, [pc, #32]	; (cc8 <cpu_irq_leave_critical+0x24>)
     ca6:	681a      	ldr	r2, [r3, #0]
     ca8:	3a01      	subs	r2, #1
     caa:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     cac:	681b      	ldr	r3, [r3, #0]
     cae:	2b00      	cmp	r3, #0
     cb0:	d109      	bne.n	cc6 <cpu_irq_leave_critical+0x22>
     cb2:	4b06      	ldr	r3, [pc, #24]	; (ccc <cpu_irq_leave_critical+0x28>)
     cb4:	781b      	ldrb	r3, [r3, #0]
     cb6:	2b00      	cmp	r3, #0
     cb8:	d005      	beq.n	cc6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     cba:	2201      	movs	r2, #1
     cbc:	4b04      	ldr	r3, [pc, #16]	; (cd0 <cpu_irq_leave_critical+0x2c>)
     cbe:	701a      	strb	r2, [r3, #0]
     cc0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     cc4:	b662      	cpsie	i
	}
}
     cc6:	4770      	bx	lr
     cc8:	2000011c 	.word	0x2000011c
     ccc:	20000120 	.word	0x20000120
     cd0:	200000d8 	.word	0x200000d8

00000cd4 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
     cd6:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     cd8:	ac01      	add	r4, sp, #4
     cda:	2501      	movs	r5, #1
     cdc:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     cde:	2700      	movs	r7, #0
     ce0:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     ce2:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     ce4:	0021      	movs	r1, r4
     ce6:	2011      	movs	r0, #17
     ce8:	4e06      	ldr	r6, [pc, #24]	; (d04 <system_board_init+0x30>)
     cea:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     cec:	2280      	movs	r2, #128	; 0x80
     cee:	0292      	lsls	r2, r2, #10
     cf0:	4b05      	ldr	r3, [pc, #20]	; (d08 <system_board_init+0x34>)
     cf2:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     cf4:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     cf6:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     cf8:	0021      	movs	r1, r4
     cfa:	200f      	movs	r0, #15
     cfc:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     cfe:	b003      	add	sp, #12
     d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d02:	46c0      	nop			; (mov r8, r8)
     d04:	00000eed 	.word	0x00000eed
     d08:	41004400 	.word	0x41004400

00000d0c <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     d0c:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     d0e:	2a00      	cmp	r2, #0
     d10:	d10d      	bne.n	d2e <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     d12:	008b      	lsls	r3, r1, #2
     d14:	4a07      	ldr	r2, [pc, #28]	; (d34 <extint_register_callback+0x28>)
     d16:	589b      	ldr	r3, [r3, r2]
     d18:	2b00      	cmp	r3, #0
     d1a:	d103      	bne.n	d24 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
     d1c:	0089      	lsls	r1, r1, #2
     d1e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     d20:	2300      	movs	r3, #0
     d22:	e004      	b.n	d2e <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
     d24:	4283      	cmp	r3, r0
     d26:	d001      	beq.n	d2c <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     d28:	231d      	movs	r3, #29
     d2a:	e000      	b.n	d2e <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     d2c:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     d2e:	0018      	movs	r0, r3
     d30:	4770      	bx	lr
     d32:	46c0      	nop			; (mov r8, r8)
     d34:	2000019c 	.word	0x2000019c

00000d38 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     d38:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     d3a:	2900      	cmp	r1, #0
     d3c:	d107      	bne.n	d4e <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     d3e:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     d40:	281f      	cmp	r0, #31
     d42:	d800      	bhi.n	d46 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     d44:	4a03      	ldr	r2, [pc, #12]	; (d54 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     d46:	2301      	movs	r3, #1
     d48:	4083      	lsls	r3, r0
     d4a:	60d3      	str	r3, [r2, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     d4c:	2300      	movs	r3, #0
}
     d4e:	0018      	movs	r0, r3
     d50:	4770      	bx	lr
     d52:	46c0      	nop			; (mov r8, r8)
     d54:	40001800 	.word	0x40001800

00000d58 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     d58:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     d5a:	2900      	cmp	r1, #0
     d5c:	d107      	bne.n	d6e <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     d5e:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     d60:	281f      	cmp	r0, #31
     d62:	d800      	bhi.n	d66 <extint_chan_disable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     d64:	4a03      	ldr	r2, [pc, #12]	; (d74 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     d66:	2301      	movs	r3, #1
     d68:	4083      	lsls	r3, r0
     d6a:	6093      	str	r3, [r2, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     d6c:	2300      	movs	r3, #0
}
     d6e:	0018      	movs	r0, r3
     d70:	4770      	bx	lr
     d72:	46c0      	nop			; (mov r8, r8)
     d74:	40001800 	.word	0x40001800

00000d78 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     d78:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     d7a:	2200      	movs	r2, #0
     d7c:	4b15      	ldr	r3, [pc, #84]	; (dd4 <EIC_Handler+0x5c>)
     d7e:	701a      	strb	r2, [r3, #0]
     d80:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     d82:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     d84:	4e14      	ldr	r6, [pc, #80]	; (dd8 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     d86:	4c13      	ldr	r4, [pc, #76]	; (dd4 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     d88:	2b1f      	cmp	r3, #31
     d8a:	d919      	bls.n	dc0 <EIC_Handler+0x48>
     d8c:	e00f      	b.n	dae <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     d8e:	2100      	movs	r1, #0
     d90:	e000      	b.n	d94 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     d92:	4912      	ldr	r1, [pc, #72]	; (ddc <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     d94:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     d96:	009b      	lsls	r3, r3, #2
     d98:	599b      	ldr	r3, [r3, r6]
     d9a:	2b00      	cmp	r3, #0
     d9c:	d000      	beq.n	da0 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     d9e:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     da0:	7823      	ldrb	r3, [r4, #0]
     da2:	3301      	adds	r3, #1
     da4:	b2db      	uxtb	r3, r3
     da6:	7023      	strb	r3, [r4, #0]
     da8:	2b0f      	cmp	r3, #15
     daa:	d9ed      	bls.n	d88 <EIC_Handler+0x10>
     dac:	e011      	b.n	dd2 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     dae:	0029      	movs	r1, r5
     db0:	4019      	ands	r1, r3
     db2:	2201      	movs	r2, #1
     db4:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     db6:	2100      	movs	r1, #0
     db8:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     dba:	4211      	tst	r1, r2
     dbc:	d1e7      	bne.n	d8e <EIC_Handler+0x16>
     dbe:	e7ef      	b.n	da0 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     dc0:	0029      	movs	r1, r5
     dc2:	4019      	ands	r1, r3
     dc4:	2201      	movs	r2, #1
     dc6:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     dc8:	4904      	ldr	r1, [pc, #16]	; (ddc <EIC_Handler+0x64>)
     dca:	6909      	ldr	r1, [r1, #16]
     dcc:	4211      	tst	r1, r2
     dce:	d1e0      	bne.n	d92 <EIC_Handler+0x1a>
     dd0:	e7e6      	b.n	da0 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     dd2:	bd70      	pop	{r4, r5, r6, pc}
     dd4:	20000199 	.word	0x20000199
     dd8:	2000019c 	.word	0x2000019c
     ddc:	40001800 	.word	0x40001800

00000de0 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     de0:	4a04      	ldr	r2, [pc, #16]	; (df4 <_extint_enable+0x14>)
     de2:	7811      	ldrb	r1, [r2, #0]
     de4:	2302      	movs	r3, #2
     de6:	430b      	orrs	r3, r1
     de8:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     dea:	7853      	ldrb	r3, [r2, #1]
     dec:	b25b      	sxtb	r3, r3
     dee:	2b00      	cmp	r3, #0
     df0:	dbfb      	blt.n	dea <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     df2:	4770      	bx	lr
     df4:	40001800 	.word	0x40001800

00000df8 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     df8:	b500      	push	{lr}
     dfa:	b083      	sub	sp, #12
     dfc:	4a12      	ldr	r2, [pc, #72]	; (e48 <_system_extint_init+0x50>)
     dfe:	6991      	ldr	r1, [r2, #24]
     e00:	2340      	movs	r3, #64	; 0x40
     e02:	430b      	orrs	r3, r1
     e04:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     e06:	a901      	add	r1, sp, #4
     e08:	2300      	movs	r3, #0
     e0a:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     e0c:	2005      	movs	r0, #5
     e0e:	4b0f      	ldr	r3, [pc, #60]	; (e4c <_system_extint_init+0x54>)
     e10:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     e12:	2005      	movs	r0, #5
     e14:	4b0e      	ldr	r3, [pc, #56]	; (e50 <_system_extint_init+0x58>)
     e16:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     e18:	4a0e      	ldr	r2, [pc, #56]	; (e54 <_system_extint_init+0x5c>)
     e1a:	7811      	ldrb	r1, [r2, #0]
     e1c:	2301      	movs	r3, #1
     e1e:	430b      	orrs	r3, r1
     e20:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     e22:	7853      	ldrb	r3, [r2, #1]
     e24:	b25b      	sxtb	r3, r3
     e26:	2b00      	cmp	r3, #0
     e28:	dbfb      	blt.n	e22 <_system_extint_init+0x2a>
     e2a:	4b0b      	ldr	r3, [pc, #44]	; (e58 <_system_extint_init+0x60>)
     e2c:	0019      	movs	r1, r3
     e2e:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     e30:	2200      	movs	r2, #0
     e32:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     e34:	4299      	cmp	r1, r3
     e36:	d1fc      	bne.n	e32 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     e38:	2210      	movs	r2, #16
     e3a:	4b08      	ldr	r3, [pc, #32]	; (e5c <_system_extint_init+0x64>)
     e3c:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     e3e:	4b08      	ldr	r3, [pc, #32]	; (e60 <_system_extint_init+0x68>)
     e40:	4798      	blx	r3
}
     e42:	b003      	add	sp, #12
     e44:	bd00      	pop	{pc}
     e46:	46c0      	nop			; (mov r8, r8)
     e48:	40000400 	.word	0x40000400
     e4c:	00001b3d 	.word	0x00001b3d
     e50:	00001ab1 	.word	0x00001ab1
     e54:	40001800 	.word	0x40001800
     e58:	2000019c 	.word	0x2000019c
     e5c:	e000e100 	.word	0xe000e100
     e60:	00000de1 	.word	0x00000de1

00000e64 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     e64:	2300      	movs	r3, #0
     e66:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     e68:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     e6a:	2201      	movs	r2, #1
     e6c:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     e6e:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     e70:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     e72:	3302      	adds	r3, #2
     e74:	72c3      	strb	r3, [r0, #11]
}
     e76:	4770      	bx	lr

00000e78 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     e78:	b5f0      	push	{r4, r5, r6, r7, lr}
     e7a:	b083      	sub	sp, #12
     e7c:	0005      	movs	r5, r0
     e7e:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e80:	a901      	add	r1, sp, #4
     e82:	2300      	movs	r3, #0
     e84:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     e86:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     e88:	7923      	ldrb	r3, [r4, #4]
     e8a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     e8c:	7a23      	ldrb	r3, [r4, #8]
     e8e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     e90:	7820      	ldrb	r0, [r4, #0]
     e92:	4b14      	ldr	r3, [pc, #80]	; (ee4 <extint_chan_set_config+0x6c>)
     e94:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     e96:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     e98:	2d1f      	cmp	r5, #31
     e9a:	d800      	bhi.n	e9e <extint_chan_set_config+0x26>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     e9c:	4812      	ldr	r0, [pc, #72]	; (ee8 <extint_chan_set_config+0x70>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     e9e:	2107      	movs	r1, #7
     ea0:	4029      	ands	r1, r5
     ea2:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     ea4:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     ea6:	7aa3      	ldrb	r3, [r4, #10]
     ea8:	2b00      	cmp	r3, #0
     eaa:	d001      	beq.n	eb0 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     eac:	2308      	movs	r3, #8
     eae:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
     eb0:	08eb      	lsrs	r3, r5, #3
     eb2:	009b      	lsls	r3, r3, #2
     eb4:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
     eb6:	699e      	ldr	r6, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     eb8:	270f      	movs	r7, #15
     eba:	408f      	lsls	r7, r1
     ebc:	43be      	bics	r6, r7
     ebe:	408a      	lsls	r2, r1
     ec0:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     ec2:	619a      	str	r2, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     ec4:	7a63      	ldrb	r3, [r4, #9]
     ec6:	2b00      	cmp	r3, #0
     ec8:	d005      	beq.n	ed6 <extint_chan_set_config+0x5e>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     eca:	6942      	ldr	r2, [r0, #20]
     ecc:	2301      	movs	r3, #1
     ece:	40ab      	lsls	r3, r5
     ed0:	4313      	orrs	r3, r2
     ed2:	6143      	str	r3, [r0, #20]
     ed4:	e004      	b.n	ee0 <extint_chan_set_config+0x68>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     ed6:	6943      	ldr	r3, [r0, #20]
     ed8:	2201      	movs	r2, #1
     eda:	40aa      	lsls	r2, r5
     edc:	4393      	bics	r3, r2
     ede:	6143      	str	r3, [r0, #20]
	}
}
     ee0:	b003      	add	sp, #12
     ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ee4:	00001c35 	.word	0x00001c35
     ee8:	40001800 	.word	0x40001800

00000eec <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     eec:	b500      	push	{lr}
     eee:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ef0:	ab01      	add	r3, sp, #4
     ef2:	2280      	movs	r2, #128	; 0x80
     ef4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     ef6:	780a      	ldrb	r2, [r1, #0]
     ef8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     efa:	784a      	ldrb	r2, [r1, #1]
     efc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     efe:	788a      	ldrb	r2, [r1, #2]
     f00:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     f02:	0019      	movs	r1, r3
     f04:	4b01      	ldr	r3, [pc, #4]	; (f0c <port_pin_set_config+0x20>)
     f06:	4798      	blx	r3
}
     f08:	b003      	add	sp, #12
     f0a:	bd00      	pop	{pc}
     f0c:	00001c35 	.word	0x00001c35

00000f10 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     f10:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     f12:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f14:	2340      	movs	r3, #64	; 0x40
     f16:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     f18:	4281      	cmp	r1, r0
     f1a:	d201      	bcs.n	f20 <_sercom_get_sync_baud_val+0x10>
     f1c:	e00a      	b.n	f34 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
     f1e:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     f20:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     f22:	1c63      	adds	r3, r4, #1
     f24:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     f26:	4288      	cmp	r0, r1
     f28:	d9f9      	bls.n	f1e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f2a:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     f2c:	2cff      	cmp	r4, #255	; 0xff
     f2e:	d801      	bhi.n	f34 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     f30:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     f32:	2300      	movs	r3, #0
	}
}
     f34:	0018      	movs	r0, r3
     f36:	bd10      	pop	{r4, pc}

00000f38 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     f38:	b510      	push	{r4, lr}
     f3a:	b082      	sub	sp, #8
     f3c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     f3e:	4b0e      	ldr	r3, [pc, #56]	; (f78 <sercom_set_gclk_generator+0x40>)
     f40:	781b      	ldrb	r3, [r3, #0]
     f42:	2b00      	cmp	r3, #0
     f44:	d001      	beq.n	f4a <sercom_set_gclk_generator+0x12>
     f46:	2900      	cmp	r1, #0
     f48:	d00d      	beq.n	f66 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     f4a:	a901      	add	r1, sp, #4
     f4c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     f4e:	2013      	movs	r0, #19
     f50:	4b0a      	ldr	r3, [pc, #40]	; (f7c <sercom_set_gclk_generator+0x44>)
     f52:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     f54:	2013      	movs	r0, #19
     f56:	4b0a      	ldr	r3, [pc, #40]	; (f80 <sercom_set_gclk_generator+0x48>)
     f58:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     f5a:	4b07      	ldr	r3, [pc, #28]	; (f78 <sercom_set_gclk_generator+0x40>)
     f5c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     f5e:	2201      	movs	r2, #1
     f60:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     f62:	2000      	movs	r0, #0
     f64:	e006      	b.n	f74 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     f66:	4b04      	ldr	r3, [pc, #16]	; (f78 <sercom_set_gclk_generator+0x40>)
     f68:	785b      	ldrb	r3, [r3, #1]
     f6a:	4283      	cmp	r3, r0
     f6c:	d001      	beq.n	f72 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     f6e:	201d      	movs	r0, #29
     f70:	e000      	b.n	f74 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     f72:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     f74:	b002      	add	sp, #8
     f76:	bd10      	pop	{r4, pc}
     f78:	20000124 	.word	0x20000124
     f7c:	00001b3d 	.word	0x00001b3d
     f80:	00001ab1 	.word	0x00001ab1

00000f84 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     f84:	4b44      	ldr	r3, [pc, #272]	; (1098 <_sercom_get_default_pad+0x114>)
     f86:	4298      	cmp	r0, r3
     f88:	d033      	beq.n	ff2 <_sercom_get_default_pad+0x6e>
     f8a:	d806      	bhi.n	f9a <_sercom_get_default_pad+0x16>
     f8c:	4b43      	ldr	r3, [pc, #268]	; (109c <_sercom_get_default_pad+0x118>)
     f8e:	4298      	cmp	r0, r3
     f90:	d00d      	beq.n	fae <_sercom_get_default_pad+0x2a>
     f92:	4b43      	ldr	r3, [pc, #268]	; (10a0 <_sercom_get_default_pad+0x11c>)
     f94:	4298      	cmp	r0, r3
     f96:	d01b      	beq.n	fd0 <_sercom_get_default_pad+0x4c>
     f98:	e06f      	b.n	107a <_sercom_get_default_pad+0xf6>
     f9a:	4b42      	ldr	r3, [pc, #264]	; (10a4 <_sercom_get_default_pad+0x120>)
     f9c:	4298      	cmp	r0, r3
     f9e:	d04a      	beq.n	1036 <_sercom_get_default_pad+0xb2>
     fa0:	4b41      	ldr	r3, [pc, #260]	; (10a8 <_sercom_get_default_pad+0x124>)
     fa2:	4298      	cmp	r0, r3
     fa4:	d058      	beq.n	1058 <_sercom_get_default_pad+0xd4>
     fa6:	4b41      	ldr	r3, [pc, #260]	; (10ac <_sercom_get_default_pad+0x128>)
     fa8:	4298      	cmp	r0, r3
     faa:	d166      	bne.n	107a <_sercom_get_default_pad+0xf6>
     fac:	e032      	b.n	1014 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     fae:	2901      	cmp	r1, #1
     fb0:	d006      	beq.n	fc0 <_sercom_get_default_pad+0x3c>
     fb2:	2900      	cmp	r1, #0
     fb4:	d063      	beq.n	107e <_sercom_get_default_pad+0xfa>
     fb6:	2902      	cmp	r1, #2
     fb8:	d006      	beq.n	fc8 <_sercom_get_default_pad+0x44>
     fba:	2903      	cmp	r1, #3
     fbc:	d006      	beq.n	fcc <_sercom_get_default_pad+0x48>
     fbe:	e001      	b.n	fc4 <_sercom_get_default_pad+0x40>
     fc0:	483b      	ldr	r0, [pc, #236]	; (10b0 <_sercom_get_default_pad+0x12c>)
     fc2:	e067      	b.n	1094 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     fc4:	2000      	movs	r0, #0
     fc6:	e065      	b.n	1094 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     fc8:	483a      	ldr	r0, [pc, #232]	; (10b4 <_sercom_get_default_pad+0x130>)
     fca:	e063      	b.n	1094 <_sercom_get_default_pad+0x110>
     fcc:	483a      	ldr	r0, [pc, #232]	; (10b8 <_sercom_get_default_pad+0x134>)
     fce:	e061      	b.n	1094 <_sercom_get_default_pad+0x110>
     fd0:	2901      	cmp	r1, #1
     fd2:	d006      	beq.n	fe2 <_sercom_get_default_pad+0x5e>
     fd4:	2900      	cmp	r1, #0
     fd6:	d054      	beq.n	1082 <_sercom_get_default_pad+0xfe>
     fd8:	2902      	cmp	r1, #2
     fda:	d006      	beq.n	fea <_sercom_get_default_pad+0x66>
     fdc:	2903      	cmp	r1, #3
     fde:	d006      	beq.n	fee <_sercom_get_default_pad+0x6a>
     fe0:	e001      	b.n	fe6 <_sercom_get_default_pad+0x62>
     fe2:	4836      	ldr	r0, [pc, #216]	; (10bc <_sercom_get_default_pad+0x138>)
     fe4:	e056      	b.n	1094 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     fe6:	2000      	movs	r0, #0
     fe8:	e054      	b.n	1094 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     fea:	4835      	ldr	r0, [pc, #212]	; (10c0 <_sercom_get_default_pad+0x13c>)
     fec:	e052      	b.n	1094 <_sercom_get_default_pad+0x110>
     fee:	4835      	ldr	r0, [pc, #212]	; (10c4 <_sercom_get_default_pad+0x140>)
     ff0:	e050      	b.n	1094 <_sercom_get_default_pad+0x110>
     ff2:	2901      	cmp	r1, #1
     ff4:	d006      	beq.n	1004 <_sercom_get_default_pad+0x80>
     ff6:	2900      	cmp	r1, #0
     ff8:	d045      	beq.n	1086 <_sercom_get_default_pad+0x102>
     ffa:	2902      	cmp	r1, #2
     ffc:	d006      	beq.n	100c <_sercom_get_default_pad+0x88>
     ffe:	2903      	cmp	r1, #3
    1000:	d006      	beq.n	1010 <_sercom_get_default_pad+0x8c>
    1002:	e001      	b.n	1008 <_sercom_get_default_pad+0x84>
    1004:	4830      	ldr	r0, [pc, #192]	; (10c8 <_sercom_get_default_pad+0x144>)
    1006:	e045      	b.n	1094 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    1008:	2000      	movs	r0, #0
    100a:	e043      	b.n	1094 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    100c:	482f      	ldr	r0, [pc, #188]	; (10cc <_sercom_get_default_pad+0x148>)
    100e:	e041      	b.n	1094 <_sercom_get_default_pad+0x110>
    1010:	482f      	ldr	r0, [pc, #188]	; (10d0 <_sercom_get_default_pad+0x14c>)
    1012:	e03f      	b.n	1094 <_sercom_get_default_pad+0x110>
    1014:	2901      	cmp	r1, #1
    1016:	d006      	beq.n	1026 <_sercom_get_default_pad+0xa2>
    1018:	2900      	cmp	r1, #0
    101a:	d036      	beq.n	108a <_sercom_get_default_pad+0x106>
    101c:	2902      	cmp	r1, #2
    101e:	d006      	beq.n	102e <_sercom_get_default_pad+0xaa>
    1020:	2903      	cmp	r1, #3
    1022:	d006      	beq.n	1032 <_sercom_get_default_pad+0xae>
    1024:	e001      	b.n	102a <_sercom_get_default_pad+0xa6>
    1026:	482b      	ldr	r0, [pc, #172]	; (10d4 <_sercom_get_default_pad+0x150>)
    1028:	e034      	b.n	1094 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    102a:	2000      	movs	r0, #0
    102c:	e032      	b.n	1094 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    102e:	482a      	ldr	r0, [pc, #168]	; (10d8 <_sercom_get_default_pad+0x154>)
    1030:	e030      	b.n	1094 <_sercom_get_default_pad+0x110>
    1032:	482a      	ldr	r0, [pc, #168]	; (10dc <_sercom_get_default_pad+0x158>)
    1034:	e02e      	b.n	1094 <_sercom_get_default_pad+0x110>
    1036:	2901      	cmp	r1, #1
    1038:	d006      	beq.n	1048 <_sercom_get_default_pad+0xc4>
    103a:	2900      	cmp	r1, #0
    103c:	d027      	beq.n	108e <_sercom_get_default_pad+0x10a>
    103e:	2902      	cmp	r1, #2
    1040:	d006      	beq.n	1050 <_sercom_get_default_pad+0xcc>
    1042:	2903      	cmp	r1, #3
    1044:	d006      	beq.n	1054 <_sercom_get_default_pad+0xd0>
    1046:	e001      	b.n	104c <_sercom_get_default_pad+0xc8>
    1048:	4825      	ldr	r0, [pc, #148]	; (10e0 <_sercom_get_default_pad+0x15c>)
    104a:	e023      	b.n	1094 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    104c:	2000      	movs	r0, #0
    104e:	e021      	b.n	1094 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1050:	4824      	ldr	r0, [pc, #144]	; (10e4 <_sercom_get_default_pad+0x160>)
    1052:	e01f      	b.n	1094 <_sercom_get_default_pad+0x110>
    1054:	4824      	ldr	r0, [pc, #144]	; (10e8 <_sercom_get_default_pad+0x164>)
    1056:	e01d      	b.n	1094 <_sercom_get_default_pad+0x110>
    1058:	2901      	cmp	r1, #1
    105a:	d006      	beq.n	106a <_sercom_get_default_pad+0xe6>
    105c:	2900      	cmp	r1, #0
    105e:	d018      	beq.n	1092 <_sercom_get_default_pad+0x10e>
    1060:	2902      	cmp	r1, #2
    1062:	d006      	beq.n	1072 <_sercom_get_default_pad+0xee>
    1064:	2903      	cmp	r1, #3
    1066:	d006      	beq.n	1076 <_sercom_get_default_pad+0xf2>
    1068:	e001      	b.n	106e <_sercom_get_default_pad+0xea>
    106a:	4820      	ldr	r0, [pc, #128]	; (10ec <_sercom_get_default_pad+0x168>)
    106c:	e012      	b.n	1094 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    106e:	2000      	movs	r0, #0
    1070:	e010      	b.n	1094 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1072:	481f      	ldr	r0, [pc, #124]	; (10f0 <_sercom_get_default_pad+0x16c>)
    1074:	e00e      	b.n	1094 <_sercom_get_default_pad+0x110>
    1076:	481f      	ldr	r0, [pc, #124]	; (10f4 <_sercom_get_default_pad+0x170>)
    1078:	e00c      	b.n	1094 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    107a:	2000      	movs	r0, #0
    107c:	e00a      	b.n	1094 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    107e:	481e      	ldr	r0, [pc, #120]	; (10f8 <_sercom_get_default_pad+0x174>)
    1080:	e008      	b.n	1094 <_sercom_get_default_pad+0x110>
    1082:	2003      	movs	r0, #3
    1084:	e006      	b.n	1094 <_sercom_get_default_pad+0x110>
    1086:	481d      	ldr	r0, [pc, #116]	; (10fc <_sercom_get_default_pad+0x178>)
    1088:	e004      	b.n	1094 <_sercom_get_default_pad+0x110>
    108a:	481d      	ldr	r0, [pc, #116]	; (1100 <_sercom_get_default_pad+0x17c>)
    108c:	e002      	b.n	1094 <_sercom_get_default_pad+0x110>
    108e:	481d      	ldr	r0, [pc, #116]	; (1104 <_sercom_get_default_pad+0x180>)
    1090:	e000      	b.n	1094 <_sercom_get_default_pad+0x110>
    1092:	481d      	ldr	r0, [pc, #116]	; (1108 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
    1094:	4770      	bx	lr
    1096:	46c0      	nop			; (mov r8, r8)
    1098:	42001000 	.word	0x42001000
    109c:	42000800 	.word	0x42000800
    10a0:	42000c00 	.word	0x42000c00
    10a4:	42001800 	.word	0x42001800
    10a8:	42001c00 	.word	0x42001c00
    10ac:	42001400 	.word	0x42001400
    10b0:	00050003 	.word	0x00050003
    10b4:	00060003 	.word	0x00060003
    10b8:	00070003 	.word	0x00070003
    10bc:	00010003 	.word	0x00010003
    10c0:	001e0003 	.word	0x001e0003
    10c4:	001f0003 	.word	0x001f0003
    10c8:	00090003 	.word	0x00090003
    10cc:	000a0003 	.word	0x000a0003
    10d0:	000b0003 	.word	0x000b0003
    10d4:	00110003 	.word	0x00110003
    10d8:	00120003 	.word	0x00120003
    10dc:	00130003 	.word	0x00130003
    10e0:	000d0003 	.word	0x000d0003
    10e4:	000e0003 	.word	0x000e0003
    10e8:	000f0003 	.word	0x000f0003
    10ec:	00170003 	.word	0x00170003
    10f0:	00180003 	.word	0x00180003
    10f4:	00190003 	.word	0x00190003
    10f8:	00040003 	.word	0x00040003
    10fc:	00080003 	.word	0x00080003
    1100:	00100003 	.word	0x00100003
    1104:	000c0003 	.word	0x000c0003
    1108:	00160003 	.word	0x00160003

0000110c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    110c:	b530      	push	{r4, r5, lr}
    110e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1110:	4b0c      	ldr	r3, [pc, #48]	; (1144 <_sercom_get_sercom_inst_index+0x38>)
    1112:	466a      	mov	r2, sp
    1114:	cb32      	ldmia	r3!, {r1, r4, r5}
    1116:	c232      	stmia	r2!, {r1, r4, r5}
    1118:	cb32      	ldmia	r3!, {r1, r4, r5}
    111a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    111c:	9b00      	ldr	r3, [sp, #0]
    111e:	4283      	cmp	r3, r0
    1120:	d006      	beq.n	1130 <_sercom_get_sercom_inst_index+0x24>
    1122:	2301      	movs	r3, #1
    1124:	009a      	lsls	r2, r3, #2
    1126:	4669      	mov	r1, sp
    1128:	5852      	ldr	r2, [r2, r1]
    112a:	4282      	cmp	r2, r0
    112c:	d103      	bne.n	1136 <_sercom_get_sercom_inst_index+0x2a>
    112e:	e000      	b.n	1132 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1130:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1132:	b2d8      	uxtb	r0, r3
    1134:	e003      	b.n	113e <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1136:	3301      	adds	r3, #1
    1138:	2b06      	cmp	r3, #6
    113a:	d1f3      	bne.n	1124 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    113c:	2000      	movs	r0, #0
}
    113e:	b007      	add	sp, #28
    1140:	bd30      	pop	{r4, r5, pc}
    1142:	46c0      	nop			; (mov r8, r8)
    1144:	000045e8 	.word	0x000045e8

00001148 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1148:	b5f0      	push	{r4, r5, r6, r7, lr}
    114a:	4657      	mov	r7, sl
    114c:	464e      	mov	r6, r9
    114e:	4645      	mov	r5, r8
    1150:	b4e0      	push	{r5, r6, r7}
    1152:	b088      	sub	sp, #32
    1154:	4680      	mov	r8, r0
    1156:	000e      	movs	r6, r1
    1158:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    115a:	0003      	movs	r3, r0
    115c:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    115e:	680b      	ldr	r3, [r1, #0]
    1160:	079b      	lsls	r3, r3, #30
    1162:	d400      	bmi.n	1166 <spi_init+0x1e>
    1164:	e0a6      	b.n	12b4 <spi_init+0x16c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    1166:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1168:	9303      	str	r3, [sp, #12]
    116a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    116c:	9304      	str	r3, [sp, #16]
    116e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1170:	9305      	str	r3, [sp, #20]
    1172:	6b53      	ldr	r3, [r2, #52]	; 0x34
    1174:	9306      	str	r3, [sp, #24]
    1176:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    1178:	231f      	movs	r3, #31
    117a:	4699      	mov	r9, r3
    117c:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    117e:	00bb      	lsls	r3, r7, #2
    1180:	aa03      	add	r2, sp, #12
    1182:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1184:	2800      	cmp	r0, #0
    1186:	d102      	bne.n	118e <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1188:	0030      	movs	r0, r6
    118a:	4bac      	ldr	r3, [pc, #688]	; (143c <spi_init+0x2f4>)
    118c:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    118e:	1c43      	adds	r3, r0, #1
    1190:	d027      	beq.n	11e2 <spi_init+0x9a>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    1192:	0402      	lsls	r2, r0, #16
    1194:	0c13      	lsrs	r3, r2, #16
    1196:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    1198:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    119a:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    119c:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    119e:	0603      	lsls	r3, r0, #24
    11a0:	d403      	bmi.n	11aa <spi_init+0x62>
		return &(ports[port_index]->Group[group_index]);
    11a2:	094b      	lsrs	r3, r1, #5
    11a4:	01db      	lsls	r3, r3, #7
    11a6:	4aa6      	ldr	r2, [pc, #664]	; (1440 <spi_init+0x2f8>)
    11a8:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    11aa:	464b      	mov	r3, r9
    11ac:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    11ae:	18e8      	adds	r0, r5, r3
    11b0:	3040      	adds	r0, #64	; 0x40
    11b2:	7800      	ldrb	r0, [r0, #0]
    11b4:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    11b6:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    11b8:	4652      	mov	r2, sl
    11ba:	07d2      	lsls	r2, r2, #31
    11bc:	d50a      	bpl.n	11d4 <spi_init+0x8c>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    11be:	085b      	lsrs	r3, r3, #1
    11c0:	18eb      	adds	r3, r5, r3
    11c2:	3330      	adds	r3, #48	; 0x30
    11c4:	7818      	ldrb	r0, [r3, #0]
    11c6:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    11c8:	07cb      	lsls	r3, r1, #31
    11ca:	d501      	bpl.n	11d0 <spi_init+0x88>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    11cc:	0900      	lsrs	r0, r0, #4
    11ce:	e001      	b.n	11d4 <spi_init+0x8c>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    11d0:	230f      	movs	r3, #15
    11d2:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    11d4:	4584      	cmp	ip, r0
    11d6:	d004      	beq.n	11e2 <spi_init+0x9a>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    11d8:	2300      	movs	r3, #0
    11da:	4642      	mov	r2, r8
    11dc:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    11de:	201c      	movs	r0, #28
    11e0:	e126      	b.n	1430 <spi_init+0x2e8>
    11e2:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    11e4:	2f04      	cmp	r7, #4
    11e6:	d1c9      	bne.n	117c <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    11e8:	2013      	movs	r0, #19
    11ea:	4b96      	ldr	r3, [pc, #600]	; (1444 <spi_init+0x2fc>)
    11ec:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    11ee:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    11f0:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    11f2:	2b01      	cmp	r3, #1
    11f4:	d112      	bne.n	121c <spi_init+0xd4>
		enum status_code error_code = _sercom_get_sync_baud_val(
    11f6:	aa02      	add	r2, sp, #8
    11f8:	0001      	movs	r1, r0
    11fa:	69a0      	ldr	r0, [r4, #24]
    11fc:	4b92      	ldr	r3, [pc, #584]	; (1448 <spi_init+0x300>)
    11fe:	4798      	blx	r3
    1200:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1202:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    1204:	2b00      	cmp	r3, #0
    1206:	d000      	beq.n	120a <spi_init+0xc2>
    1208:	e112      	b.n	1430 <spi_init+0x2e8>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    120a:	7b33      	ldrb	r3, [r6, #12]
    120c:	b2db      	uxtb	r3, r3
    120e:	aa02      	add	r2, sp, #8
    1210:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    1212:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    1214:	429a      	cmp	r2, r3
    1216:	d000      	beq.n	121a <spi_init+0xd2>
    1218:	e10a      	b.n	1430 <spi_init+0x2e8>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    121a:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    121c:	7825      	ldrb	r5, [r4, #0]
    121e:	2d00      	cmp	r5, #0
    1220:	d114      	bne.n	124c <spi_init+0x104>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    1222:	6832      	ldr	r2, [r6, #0]
    1224:	7fe3      	ldrb	r3, [r4, #31]
    1226:	041b      	lsls	r3, r3, #16
    1228:	7fa1      	ldrb	r1, [r4, #30]
    122a:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    122c:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    122e:	4293      	cmp	r3, r2
    1230:	d000      	beq.n	1234 <spi_init+0xec>
    1232:	e0fd      	b.n	1430 <spi_init+0x2e8>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    1234:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    1236:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    1238:	2220      	movs	r2, #32
    123a:	5ca2      	ldrb	r2, [r4, r2]
    123c:	2a00      	cmp	r2, #0
    123e:	d001      	beq.n	1244 <spi_init+0xfc>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1240:	2240      	movs	r2, #64	; 0x40
    1242:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    1244:	2208      	movs	r2, #8
    1246:	430a      	orrs	r2, r1
    1248:	4317      	orrs	r7, r2
    124a:	e000      	b.n	124e <spi_init+0x106>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    124c:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    124e:	6862      	ldr	r2, [r4, #4]
    1250:	68a1      	ldr	r1, [r4, #8]
    1252:	430a      	orrs	r2, r1
    1254:	68e1      	ldr	r1, [r4, #12]
    1256:	430a      	orrs	r2, r1
    1258:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    125a:	7c21      	ldrb	r1, [r4, #16]
    125c:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    125e:	7c61      	ldrb	r1, [r4, #17]
    1260:	2900      	cmp	r1, #0
    1262:	d001      	beq.n	1268 <spi_init+0x120>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1264:	2180      	movs	r1, #128	; 0x80
    1266:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    1268:	7ca1      	ldrb	r1, [r4, #18]
    126a:	2900      	cmp	r1, #0
    126c:	d002      	beq.n	1274 <spi_init+0x12c>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    126e:	2180      	movs	r1, #128	; 0x80
    1270:	0289      	lsls	r1, r1, #10
    1272:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1274:	7ce1      	ldrb	r1, [r4, #19]
    1276:	2900      	cmp	r1, #0
    1278:	d002      	beq.n	1280 <spi_init+0x138>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    127a:	2180      	movs	r1, #128	; 0x80
    127c:	0089      	lsls	r1, r1, #2
    127e:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1280:	7d21      	ldrb	r1, [r4, #20]
    1282:	2900      	cmp	r1, #0
    1284:	d002      	beq.n	128c <spi_init+0x144>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1286:	2180      	movs	r1, #128	; 0x80
    1288:	0189      	lsls	r1, r1, #6
    128a:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    128c:	6830      	ldr	r0, [r6, #0]
    128e:	2102      	movs	r1, #2
    1290:	430a      	orrs	r2, r1
    1292:	4282      	cmp	r2, r0
    1294:	d109      	bne.n	12aa <spi_init+0x162>
			spi_module->CTRLB.reg == ctrlb) {
    1296:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    1298:	429a      	cmp	r2, r3
    129a:	d106      	bne.n	12aa <spi_init+0x162>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    129c:	4643      	mov	r3, r8
    129e:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    12a0:	7c23      	ldrb	r3, [r4, #16]
    12a2:	4642      	mov	r2, r8
    12a4:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    12a6:	2000      	movs	r0, #0
    12a8:	e0c2      	b.n	1430 <spi_init+0x2e8>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    12aa:	2300      	movs	r3, #0
    12ac:	4642      	mov	r2, r8
    12ae:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    12b0:	201c      	movs	r0, #28
    12b2:	e0bd      	b.n	1430 <spi_init+0x2e8>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    12b4:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    12b6:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    12b8:	07db      	lsls	r3, r3, #31
    12ba:	d500      	bpl.n	12be <spi_init+0x176>
    12bc:	e0b8      	b.n	1430 <spi_init+0x2e8>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    12be:	0008      	movs	r0, r1
    12c0:	4b62      	ldr	r3, [pc, #392]	; (144c <spi_init+0x304>)
    12c2:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    12c4:	4962      	ldr	r1, [pc, #392]	; (1450 <spi_init+0x308>)
    12c6:	6a0a      	ldr	r2, [r1, #32]
    12c8:	1c85      	adds	r5, r0, #2
    12ca:	2301      	movs	r3, #1
    12cc:	40ab      	lsls	r3, r5
    12ce:	4313      	orrs	r3, r2
    12d0:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    12d2:	a907      	add	r1, sp, #28
    12d4:	2724      	movs	r7, #36	; 0x24
    12d6:	5de3      	ldrb	r3, [r4, r7]
    12d8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    12da:	3014      	adds	r0, #20
    12dc:	b2c5      	uxtb	r5, r0
    12de:	0028      	movs	r0, r5
    12e0:	4b5c      	ldr	r3, [pc, #368]	; (1454 <spi_init+0x30c>)
    12e2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    12e4:	0028      	movs	r0, r5
    12e6:	4b5c      	ldr	r3, [pc, #368]	; (1458 <spi_init+0x310>)
    12e8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    12ea:	5de0      	ldrb	r0, [r4, r7]
    12ec:	2100      	movs	r1, #0
    12ee:	4b5b      	ldr	r3, [pc, #364]	; (145c <spi_init+0x314>)
    12f0:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    12f2:	7823      	ldrb	r3, [r4, #0]
    12f4:	2b01      	cmp	r3, #1
    12f6:	d103      	bne.n	1300 <spi_init+0x1b8>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    12f8:	6832      	ldr	r2, [r6, #0]
    12fa:	330b      	adds	r3, #11
    12fc:	4313      	orrs	r3, r2
    12fe:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1300:	7823      	ldrb	r3, [r4, #0]
    1302:	2b00      	cmp	r3, #0
    1304:	d103      	bne.n	130e <spi_init+0x1c6>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1306:	6832      	ldr	r2, [r6, #0]
    1308:	3308      	adds	r3, #8
    130a:	4313      	orrs	r3, r2
    130c:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    130e:	4643      	mov	r3, r8
    1310:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1312:	ab02      	add	r3, sp, #8
    1314:	2280      	movs	r2, #128	; 0x80
    1316:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1318:	2200      	movs	r2, #0
    131a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    131c:	2101      	movs	r1, #1
    131e:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    1320:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    1322:	7823      	ldrb	r3, [r4, #0]
    1324:	2b00      	cmp	r3, #0
    1326:	d101      	bne.n	132c <spi_init+0x1e4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1328:	ab02      	add	r3, sp, #8
    132a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    132c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    132e:	9303      	str	r3, [sp, #12]
    1330:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1332:	9304      	str	r3, [sp, #16]
    1334:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1336:	9305      	str	r3, [sp, #20]
    1338:	6b63      	ldr	r3, [r4, #52]	; 0x34
    133a:	9306      	str	r3, [sp, #24]
    133c:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    133e:	ad02      	add	r5, sp, #8
    1340:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1342:	00bb      	lsls	r3, r7, #2
    1344:	aa03      	add	r2, sp, #12
    1346:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1348:	2800      	cmp	r0, #0
    134a:	d102      	bne.n	1352 <spi_init+0x20a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    134c:	0030      	movs	r0, r6
    134e:	4b3b      	ldr	r3, [pc, #236]	; (143c <spi_init+0x2f4>)
    1350:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1352:	1c43      	adds	r3, r0, #1
    1354:	d005      	beq.n	1362 <spi_init+0x21a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1356:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1358:	0c00      	lsrs	r0, r0, #16
    135a:	b2c0      	uxtb	r0, r0
    135c:	0029      	movs	r1, r5
    135e:	4b40      	ldr	r3, [pc, #256]	; (1460 <spi_init+0x318>)
    1360:	4798      	blx	r3
    1362:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1364:	2f04      	cmp	r7, #4
    1366:	d1eb      	bne.n	1340 <spi_init+0x1f8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    1368:	7823      	ldrb	r3, [r4, #0]
    136a:	4642      	mov	r2, r8
    136c:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    136e:	7c23      	ldrb	r3, [r4, #16]
    1370:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    1372:	7ca3      	ldrb	r3, [r4, #18]
    1374:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    1376:	7d23      	ldrb	r3, [r4, #20]
    1378:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    137a:	2200      	movs	r2, #0
    137c:	466b      	mov	r3, sp
    137e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1380:	7823      	ldrb	r3, [r4, #0]
    1382:	2b01      	cmp	r3, #1
    1384:	d115      	bne.n	13b2 <spi_init+0x26a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1386:	4643      	mov	r3, r8
    1388:	6818      	ldr	r0, [r3, #0]
    138a:	4b30      	ldr	r3, [pc, #192]	; (144c <spi_init+0x304>)
    138c:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    138e:	3014      	adds	r0, #20
    1390:	b2c0      	uxtb	r0, r0
    1392:	4b2c      	ldr	r3, [pc, #176]	; (1444 <spi_init+0x2fc>)
    1394:	4798      	blx	r3
    1396:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1398:	466b      	mov	r3, sp
    139a:	1d9a      	adds	r2, r3, #6
    139c:	69a0      	ldr	r0, [r4, #24]
    139e:	4b2a      	ldr	r3, [pc, #168]	; (1448 <spi_init+0x300>)
    13a0:	4798      	blx	r3
    13a2:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    13a4:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    13a6:	2b00      	cmp	r3, #0
    13a8:	d142      	bne.n	1430 <spi_init+0x2e8>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    13aa:	466b      	mov	r3, sp
    13ac:	3306      	adds	r3, #6
    13ae:	781b      	ldrb	r3, [r3, #0]
    13b0:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    13b2:	7823      	ldrb	r3, [r4, #0]
    13b4:	2b00      	cmp	r3, #0
    13b6:	d10f      	bne.n	13d8 <spi_init+0x290>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    13b8:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    13ba:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    13bc:	6a70      	ldr	r0, [r6, #36]	; 0x24
    13be:	7fe1      	ldrb	r1, [r4, #31]
    13c0:	0409      	lsls	r1, r1, #16
    13c2:	7fa5      	ldrb	r5, [r4, #30]
    13c4:	4329      	orrs	r1, r5
    13c6:	4301      	orrs	r1, r0
    13c8:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    13ca:	2220      	movs	r2, #32
    13cc:	5ca2      	ldrb	r2, [r4, r2]
    13ce:	2a00      	cmp	r2, #0
    13d0:	d004      	beq.n	13dc <spi_init+0x294>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    13d2:	2140      	movs	r1, #64	; 0x40
    13d4:	430b      	orrs	r3, r1
    13d6:	e001      	b.n	13dc <spi_init+0x294>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    13d8:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    13da:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    13dc:	6862      	ldr	r2, [r4, #4]
    13de:	68a1      	ldr	r1, [r4, #8]
    13e0:	430a      	orrs	r2, r1
    13e2:	68e1      	ldr	r1, [r4, #12]
    13e4:	430a      	orrs	r2, r1
    13e6:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    13e8:	7c21      	ldrb	r1, [r4, #16]
    13ea:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    13ec:	7c61      	ldrb	r1, [r4, #17]
    13ee:	2900      	cmp	r1, #0
    13f0:	d103      	bne.n	13fa <spi_init+0x2b2>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    13f2:	491c      	ldr	r1, [pc, #112]	; (1464 <spi_init+0x31c>)
    13f4:	7889      	ldrb	r1, [r1, #2]
    13f6:	0789      	lsls	r1, r1, #30
    13f8:	d501      	bpl.n	13fe <spi_init+0x2b6>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    13fa:	2180      	movs	r1, #128	; 0x80
    13fc:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    13fe:	7ca1      	ldrb	r1, [r4, #18]
    1400:	2900      	cmp	r1, #0
    1402:	d002      	beq.n	140a <spi_init+0x2c2>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1404:	2180      	movs	r1, #128	; 0x80
    1406:	0289      	lsls	r1, r1, #10
    1408:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    140a:	7ce1      	ldrb	r1, [r4, #19]
    140c:	2900      	cmp	r1, #0
    140e:	d002      	beq.n	1416 <spi_init+0x2ce>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1410:	2180      	movs	r1, #128	; 0x80
    1412:	0089      	lsls	r1, r1, #2
    1414:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1416:	7d21      	ldrb	r1, [r4, #20]
    1418:	2900      	cmp	r1, #0
    141a:	d002      	beq.n	1422 <spi_init+0x2da>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    141c:	2180      	movs	r1, #128	; 0x80
    141e:	0189      	lsls	r1, r1, #6
    1420:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1422:	6831      	ldr	r1, [r6, #0]
    1424:	430a      	orrs	r2, r1
    1426:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    1428:	6872      	ldr	r2, [r6, #4]
    142a:	4313      	orrs	r3, r2
    142c:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    142e:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1430:	b008      	add	sp, #32
    1432:	bc1c      	pop	{r2, r3, r4}
    1434:	4690      	mov	r8, r2
    1436:	4699      	mov	r9, r3
    1438:	46a2      	mov	sl, r4
    143a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    143c:	00000f85 	.word	0x00000f85
    1440:	41004400 	.word	0x41004400
    1444:	00001b59 	.word	0x00001b59
    1448:	00000f11 	.word	0x00000f11
    144c:	0000110d 	.word	0x0000110d
    1450:	40000400 	.word	0x40000400
    1454:	00001b3d 	.word	0x00001b3d
    1458:	00001ab1 	.word	0x00001ab1
    145c:	00000f39 	.word	0x00000f39
    1460:	00001c35 	.word	0x00001c35
    1464:	41002000 	.word	0x41002000

00001468 <spi_transceive_wait>:
 */
enum status_code spi_transceive_wait(
		struct spi_module *const module,
		uint16_t tx_data,
		uint16_t *rx_data)
{
    1468:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);

	if (!(module->receiver_enabled)) {
    146a:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    146c:	231c      	movs	r3, #28
		uint16_t *rx_data)
{
	/* Sanity check arguments */
	Assert(module);

	if (!(module->receiver_enabled)) {
    146e:	2c00      	cmp	r4, #0
    1470:	d04f      	beq.n	1512 <spi_transceive_wait+0xaa>
#  endif
	enum status_code retval = STATUS_OK;

#  if CONF_SPI_SLAVE_ENABLE == true
	/* Start timeout period for slave */
	if (module->mode == SPI_MODE_SLAVE) {
    1472:	7943      	ldrb	r3, [r0, #5]
    1474:	2b00      	cmp	r3, #0
    1476:	d10e      	bne.n	1496 <spi_transceive_wait+0x2e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1478:	6805      	ldr	r5, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    147a:	7e2b      	ldrb	r3, [r5, #24]
		for (j = 0; j <= SPI_TIMEOUT; j++) {
			if (spi_is_ready_to_write(module)) {
    147c:	07db      	lsls	r3, r3, #31
    147e:	d40a      	bmi.n	1496 <spi_transceive_wait+0x2e>
    1480:	4b25      	ldr	r3, [pc, #148]	; (1518 <spi_transceive_wait+0xb0>)
    1482:	2601      	movs	r6, #1
    1484:	7e2c      	ldrb	r4, [r5, #24]
    1486:	4234      	tst	r4, r6
    1488:	d105      	bne.n	1496 <spi_transceive_wait+0x2e>
				break;
			} else if (j == SPI_TIMEOUT) {
    148a:	2b01      	cmp	r3, #1
    148c:	d03e      	beq.n	150c <spi_transceive_wait+0xa4>
    148e:	3b01      	subs	r3, #1
    1490:	b29b      	uxth	r3, r3
	enum status_code retval = STATUS_OK;

#  if CONF_SPI_SLAVE_ENABLE == true
	/* Start timeout period for slave */
	if (module->mode == SPI_MODE_SLAVE) {
		for (j = 0; j <= SPI_TIMEOUT; j++) {
    1492:	2b00      	cmp	r3, #0
    1494:	d1f6      	bne.n	1484 <spi_transceive_wait+0x1c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1496:	6804      	ldr	r4, [r0, #0]
			}
		}
	}
#  endif
	/* Wait until the module is ready to write the character */
	while (!spi_is_ready_to_write(module)) {
    1498:	2501      	movs	r5, #1

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    149a:	7e23      	ldrb	r3, [r4, #24]
    149c:	422b      	tst	r3, r5
    149e:	d0fc      	beq.n	149a <spi_transceive_wait+0x32>
    14a0:	7e23      	ldrb	r3, [r4, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    14a2:	07db      	lsls	r3, r3, #31
    14a4:	d502      	bpl.n	14ac <spi_transceive_wait+0x44>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    14a6:	05c9      	lsls	r1, r1, #23
    14a8:	0dc9      	lsrs	r1, r1, #23
    14aa:	62a1      	str	r1, [r4, #40]	; 0x28
	/* Write data */
	spi_write(module, tx_data);

#  if CONF_SPI_SLAVE_ENABLE == true
	/* Start timeout period for slave */
	if (module->mode == SPI_MODE_SLAVE) {
    14ac:	7943      	ldrb	r3, [r0, #5]
    14ae:	2b00      	cmp	r3, #0
    14b0:	d10e      	bne.n	14d0 <spi_transceive_wait+0x68>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    14b2:	6804      	ldr	r4, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    14b4:	7e23      	ldrb	r3, [r4, #24]
		for (j = 0; j <= SPI_TIMEOUT; j++) {
			if (spi_is_ready_to_read(module)) {
    14b6:	075b      	lsls	r3, r3, #29
    14b8:	d40a      	bmi.n	14d0 <spi_transceive_wait+0x68>
    14ba:	4b17      	ldr	r3, [pc, #92]	; (1518 <spi_transceive_wait+0xb0>)
    14bc:	2504      	movs	r5, #4
    14be:	7e21      	ldrb	r1, [r4, #24]
    14c0:	4229      	tst	r1, r5
    14c2:	d105      	bne.n	14d0 <spi_transceive_wait+0x68>
				break;
			} else if (j == SPI_TIMEOUT) {
    14c4:	2b01      	cmp	r3, #1
    14c6:	d023      	beq.n	1510 <spi_transceive_wait+0xa8>
    14c8:	3b01      	subs	r3, #1
    14ca:	b29b      	uxth	r3, r3
	spi_write(module, tx_data);

#  if CONF_SPI_SLAVE_ENABLE == true
	/* Start timeout period for slave */
	if (module->mode == SPI_MODE_SLAVE) {
		for (j = 0; j <= SPI_TIMEOUT; j++) {
    14cc:	2b00      	cmp	r3, #0
    14ce:	d1f6      	bne.n	14be <spi_transceive_wait+0x56>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    14d0:	6801      	ldr	r1, [r0, #0]
		}
	}
#  endif

	/* Wait until the module is ready to read the character */
	while (!spi_is_ready_to_read(module)) {
    14d2:	2404      	movs	r4, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    14d4:	7e0b      	ldrb	r3, [r1, #24]
    14d6:	4223      	tst	r3, r4
    14d8:	d0fc      	beq.n	14d4 <spi_transceive_wait+0x6c>
    14da:	7e0c      	ldrb	r4, [r1, #24]
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    14dc:	2310      	movs	r3, #16
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    14de:	0764      	lsls	r4, r4, #29
    14e0:	d517      	bpl.n	1512 <spi_transceive_wait+0xaa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    14e2:	8b4c      	ldrh	r4, [r1, #26]
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    14e4:	2300      	movs	r3, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    14e6:	0764      	lsls	r4, r4, #29
    14e8:	d504      	bpl.n	14f4 <spi_transceive_wait+0x8c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    14ea:	8b4c      	ldrh	r4, [r1, #26]
    14ec:	3304      	adds	r3, #4
    14ee:	4323      	orrs	r3, r4
    14f0:	834b      	strh	r3, [r1, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    14f2:	231e      	movs	r3, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    14f4:	7980      	ldrb	r0, [r0, #6]
    14f6:	2801      	cmp	r0, #1
    14f8:	d104      	bne.n	1504 <spi_transceive_wait+0x9c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    14fa:	6a89      	ldr	r1, [r1, #40]	; 0x28
    14fc:	05c9      	lsls	r1, r1, #23
    14fe:	0dc9      	lsrs	r1, r1, #23
    1500:	8011      	strh	r1, [r2, #0]
    1502:	e006      	b.n	1512 <spi_transceive_wait+0xaa>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1504:	6a89      	ldr	r1, [r1, #40]	; 0x28
    1506:	b2c9      	uxtb	r1, r1
    1508:	8011      	strh	r1, [r2, #0]
    150a:	e002      	b.n	1512 <spi_transceive_wait+0xaa>
		for (j = 0; j <= SPI_TIMEOUT; j++) {
			if (spi_is_ready_to_write(module)) {
				break;
			} else if (j == SPI_TIMEOUT) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    150c:	2312      	movs	r3, #18
    150e:	e000      	b.n	1512 <spi_transceive_wait+0xaa>
		for (j = 0; j <= SPI_TIMEOUT; j++) {
			if (spi_is_ready_to_read(module)) {
				break;
			} else if (j == SPI_TIMEOUT) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    1510:	2312      	movs	r3, #18

	/* Read data */
	retval = spi_read(module, rx_data);

	return retval;
}
    1512:	0018      	movs	r0, r3
    1514:	bd70      	pop	{r4, r5, r6, pc}
    1516:	46c0      	nop			; (mov r8, r8)
    1518:	00002710 	.word	0x00002710

0000151c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    151c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    151e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1520:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1522:	2c01      	cmp	r4, #1
    1524:	d170      	bne.n	1608 <spi_select_slave+0xec>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1526:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1528:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    152a:	2c00      	cmp	r4, #0
    152c:	d16c      	bne.n	1608 <spi_select_slave+0xec>
#  endif
	{
		if (select) {
    152e:	2a00      	cmp	r2, #0
    1530:	d05a      	beq.n	15e8 <spi_select_slave+0xcc>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1532:	784b      	ldrb	r3, [r1, #1]
    1534:	2b00      	cmp	r3, #0
    1536:	d046      	beq.n	15c6 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1538:	6803      	ldr	r3, [r0, #0]
    153a:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    153c:	07db      	lsls	r3, r3, #31
    153e:	d410      	bmi.n	1562 <spi_select_slave+0x46>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1540:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1542:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1544:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1546:	2900      	cmp	r1, #0
    1548:	d104      	bne.n	1554 <spi_select_slave+0x38>
		return &(ports[port_index]->Group[group_index]);
    154a:	095a      	lsrs	r2, r3, #5
    154c:	01d2      	lsls	r2, r2, #7
    154e:	492f      	ldr	r1, [pc, #188]	; (160c <spi_select_slave+0xf0>)
    1550:	468c      	mov	ip, r1
    1552:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1554:	211f      	movs	r1, #31
    1556:	400b      	ands	r3, r1
    1558:	391e      	subs	r1, #30
    155a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    155c:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    155e:	2305      	movs	r3, #5
    1560:	e052      	b.n	1608 <spi_select_slave+0xec>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1562:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1564:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1566:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1568:	2c00      	cmp	r4, #0
    156a:	d104      	bne.n	1576 <spi_select_slave+0x5a>
		return &(ports[port_index]->Group[group_index]);
    156c:	095a      	lsrs	r2, r3, #5
    156e:	01d2      	lsls	r2, r2, #7
    1570:	4c26      	ldr	r4, [pc, #152]	; (160c <spi_select_slave+0xf0>)
    1572:	46a4      	mov	ip, r4
    1574:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1576:	241f      	movs	r4, #31
    1578:	4023      	ands	r3, r4
    157a:	3c1e      	subs	r4, #30
    157c:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    157e:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1580:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1582:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1584:	07d2      	lsls	r2, r2, #31
    1586:	d501      	bpl.n	158c <spi_select_slave+0x70>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1588:	788a      	ldrb	r2, [r1, #2]
    158a:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    158c:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    158e:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1590:	2a00      	cmp	r2, #0
    1592:	d139      	bne.n	1608 <spi_select_slave+0xec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1594:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    1596:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1598:	7e13      	ldrb	r3, [r2, #24]
    159a:	420b      	tst	r3, r1
    159c:	d0fc      	beq.n	1598 <spi_select_slave+0x7c>
    159e:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    15a0:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    15a2:	0749      	lsls	r1, r1, #29
    15a4:	d530      	bpl.n	1608 <spi_select_slave+0xec>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    15a6:	8b53      	ldrh	r3, [r2, #26]
    15a8:	075b      	lsls	r3, r3, #29
    15aa:	d503      	bpl.n	15b4 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    15ac:	8b51      	ldrh	r1, [r2, #26]
    15ae:	2304      	movs	r3, #4
    15b0:	430b      	orrs	r3, r1
    15b2:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    15b4:	7983      	ldrb	r3, [r0, #6]
    15b6:	2b01      	cmp	r3, #1
    15b8:	d102      	bne.n	15c0 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    15ba:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15bc:	2300      	movs	r3, #0
    15be:	e023      	b.n	1608 <spi_select_slave+0xec>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    15c0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15c2:	2300      	movs	r3, #0
    15c4:	e020      	b.n	1608 <spi_select_slave+0xec>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    15c6:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15c8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    15ca:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15cc:	2900      	cmp	r1, #0
    15ce:	d104      	bne.n	15da <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    15d0:	095a      	lsrs	r2, r3, #5
    15d2:	01d2      	lsls	r2, r2, #7
    15d4:	490d      	ldr	r1, [pc, #52]	; (160c <spi_select_slave+0xf0>)
    15d6:	468c      	mov	ip, r1
    15d8:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    15da:	211f      	movs	r1, #31
    15dc:	400b      	ands	r3, r1
    15de:	391e      	subs	r1, #30
    15e0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    15e2:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    15e4:	2300      	movs	r3, #0
    15e6:	e00f      	b.n	1608 <spi_select_slave+0xec>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    15e8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15ea:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    15ec:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15ee:	2900      	cmp	r1, #0
    15f0:	d104      	bne.n	15fc <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    15f2:	095a      	lsrs	r2, r3, #5
    15f4:	01d2      	lsls	r2, r2, #7
    15f6:	4905      	ldr	r1, [pc, #20]	; (160c <spi_select_slave+0xf0>)
    15f8:	468c      	mov	ip, r1
    15fa:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    15fc:	211f      	movs	r1, #31
    15fe:	400b      	ands	r3, r1
    1600:	391e      	subs	r1, #30
    1602:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1604:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    1606:	2300      	movs	r3, #0
}
    1608:	0018      	movs	r0, r3
    160a:	bd10      	pop	{r4, pc}
    160c:	41004400 	.word	0x41004400

00001610 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1610:	b510      	push	{r4, lr}
	switch (clock_source) {
    1612:	2808      	cmp	r0, #8
    1614:	d803      	bhi.n	161e <system_clock_source_get_hz+0xe>
    1616:	0080      	lsls	r0, r0, #2
    1618:	4b1b      	ldr	r3, [pc, #108]	; (1688 <system_clock_source_get_hz+0x78>)
    161a:	581b      	ldr	r3, [r3, r0]
    161c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    161e:	2000      	movs	r0, #0
    1620:	e030      	b.n	1684 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1622:	4b1a      	ldr	r3, [pc, #104]	; (168c <system_clock_source_get_hz+0x7c>)
    1624:	6918      	ldr	r0, [r3, #16]
    1626:	e02d      	b.n	1684 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1628:	4b19      	ldr	r3, [pc, #100]	; (1690 <system_clock_source_get_hz+0x80>)
    162a:	6a1b      	ldr	r3, [r3, #32]
    162c:	059b      	lsls	r3, r3, #22
    162e:	0f9b      	lsrs	r3, r3, #30
    1630:	4818      	ldr	r0, [pc, #96]	; (1694 <system_clock_source_get_hz+0x84>)
    1632:	40d8      	lsrs	r0, r3
    1634:	e026      	b.n	1684 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1636:	4b15      	ldr	r3, [pc, #84]	; (168c <system_clock_source_get_hz+0x7c>)
    1638:	6958      	ldr	r0, [r3, #20]
    163a:	e023      	b.n	1684 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    163c:	4b13      	ldr	r3, [pc, #76]	; (168c <system_clock_source_get_hz+0x7c>)
    163e:	681b      	ldr	r3, [r3, #0]
    1640:	2002      	movs	r0, #2
    1642:	4018      	ands	r0, r3
    1644:	d01e      	beq.n	1684 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1646:	4912      	ldr	r1, [pc, #72]	; (1690 <system_clock_source_get_hz+0x80>)
    1648:	2210      	movs	r2, #16
    164a:	68cb      	ldr	r3, [r1, #12]
    164c:	421a      	tst	r2, r3
    164e:	d0fc      	beq.n	164a <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1650:	4b0e      	ldr	r3, [pc, #56]	; (168c <system_clock_source_get_hz+0x7c>)
    1652:	681b      	ldr	r3, [r3, #0]
    1654:	075b      	lsls	r3, r3, #29
    1656:	d514      	bpl.n	1682 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1658:	2000      	movs	r0, #0
    165a:	4b0f      	ldr	r3, [pc, #60]	; (1698 <system_clock_source_get_hz+0x88>)
    165c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    165e:	4b0b      	ldr	r3, [pc, #44]	; (168c <system_clock_source_get_hz+0x7c>)
    1660:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1662:	041b      	lsls	r3, r3, #16
    1664:	0c1b      	lsrs	r3, r3, #16
    1666:	4358      	muls	r0, r3
    1668:	e00c      	b.n	1684 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    166a:	2350      	movs	r3, #80	; 0x50
    166c:	4a08      	ldr	r2, [pc, #32]	; (1690 <system_clock_source_get_hz+0x80>)
    166e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1670:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1672:	075b      	lsls	r3, r3, #29
    1674:	d506      	bpl.n	1684 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1676:	4b05      	ldr	r3, [pc, #20]	; (168c <system_clock_source_get_hz+0x7c>)
    1678:	68d8      	ldr	r0, [r3, #12]
    167a:	e003      	b.n	1684 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    167c:	2080      	movs	r0, #128	; 0x80
    167e:	0200      	lsls	r0, r0, #8
    1680:	e000      	b.n	1684 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    1682:	4806      	ldr	r0, [pc, #24]	; (169c <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    1684:	bd10      	pop	{r4, pc}
    1686:	46c0      	nop			; (mov r8, r8)
    1688:	00004600 	.word	0x00004600
    168c:	20000128 	.word	0x20000128
    1690:	40000800 	.word	0x40000800
    1694:	007a1200 	.word	0x007a1200
    1698:	00001b59 	.word	0x00001b59
    169c:	02dc6c00 	.word	0x02dc6c00

000016a0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    16a0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    16a2:	4c0c      	ldr	r4, [pc, #48]	; (16d4 <system_clock_source_osc8m_set_config+0x34>)
    16a4:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    16a6:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    16a8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    16aa:	7842      	ldrb	r2, [r0, #1]
    16ac:	2001      	movs	r0, #1
    16ae:	4002      	ands	r2, r0
    16b0:	0192      	lsls	r2, r2, #6
    16b2:	2640      	movs	r6, #64	; 0x40
    16b4:	43b3      	bics	r3, r6
    16b6:	4313      	orrs	r3, r2
    16b8:	0002      	movs	r2, r0
    16ba:	402a      	ands	r2, r5
    16bc:	01d2      	lsls	r2, r2, #7
    16be:	307f      	adds	r0, #127	; 0x7f
    16c0:	4383      	bics	r3, r0
    16c2:	4313      	orrs	r3, r2
    16c4:	2203      	movs	r2, #3
    16c6:	400a      	ands	r2, r1
    16c8:	0212      	lsls	r2, r2, #8
    16ca:	4903      	ldr	r1, [pc, #12]	; (16d8 <system_clock_source_osc8m_set_config+0x38>)
    16cc:	400b      	ands	r3, r1
    16ce:	4313      	orrs	r3, r2
    16d0:	6223      	str	r3, [r4, #32]
}
    16d2:	bd70      	pop	{r4, r5, r6, pc}
    16d4:	40000800 	.word	0x40000800
    16d8:	fffffcff 	.word	0xfffffcff

000016dc <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    16dc:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    16de:	7a03      	ldrb	r3, [r0, #8]
    16e0:	069b      	lsls	r3, r3, #26
    16e2:	0c1a      	lsrs	r2, r3, #16
    16e4:	8943      	ldrh	r3, [r0, #10]
    16e6:	059b      	lsls	r3, r3, #22
    16e8:	0d9b      	lsrs	r3, r3, #22
    16ea:	4313      	orrs	r3, r2
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    16ec:	4c19      	ldr	r4, [pc, #100]	; (1754 <system_clock_source_dfll_set_config+0x78>)
    16ee:	6063      	str	r3, [r4, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    16f0:	7981      	ldrb	r1, [r0, #6]
    16f2:	79c3      	ldrb	r3, [r0, #7]
    16f4:	4319      	orrs	r1, r3
    16f6:	8843      	ldrh	r3, [r0, #2]
    16f8:	8882      	ldrh	r2, [r0, #4]
    16fa:	4313      	orrs	r3, r2
    16fc:	430b      	orrs	r3, r1
    16fe:	7842      	ldrb	r2, [r0, #1]
    1700:	01d2      	lsls	r2, r2, #7
    1702:	4313      	orrs	r3, r2
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    1704:	6023      	str	r3, [r4, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1706:	7803      	ldrb	r3, [r0, #0]
    1708:	2b04      	cmp	r3, #4
    170a:	d10f      	bne.n	172c <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    170c:	7b03      	ldrb	r3, [r0, #12]
    170e:	069b      	lsls	r3, r3, #26
    1710:	8a02      	ldrh	r2, [r0, #16]
    1712:	4313      	orrs	r3, r2
    1714:	0019      	movs	r1, r3
    1716:	89c3      	ldrh	r3, [r0, #14]
    1718:	041b      	lsls	r3, r3, #16
    171a:	4a0f      	ldr	r2, [pc, #60]	; (1758 <system_clock_source_dfll_set_config+0x7c>)
    171c:	4013      	ands	r3, r2
    171e:	430b      	orrs	r3, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    1720:	60a3      	str	r3, [r4, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    1722:	6821      	ldr	r1, [r4, #0]
    1724:	2304      	movs	r3, #4
    1726:	430b      	orrs	r3, r1
    1728:	6023      	str	r3, [r4, #0]
    172a:	e011      	b.n	1750 <system_clock_source_dfll_set_config+0x74>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    172c:	2b20      	cmp	r3, #32
    172e:	d10f      	bne.n	1750 <system_clock_source_dfll_set_config+0x74>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1730:	7b03      	ldrb	r3, [r0, #12]
    1732:	069b      	lsls	r3, r3, #26
    1734:	8a02      	ldrh	r2, [r0, #16]
    1736:	4313      	orrs	r3, r2
    1738:	0019      	movs	r1, r3
    173a:	89c3      	ldrh	r3, [r0, #14]
    173c:	041b      	lsls	r3, r3, #16
    173e:	4a06      	ldr	r2, [pc, #24]	; (1758 <system_clock_source_dfll_set_config+0x7c>)
    1740:	4013      	ands	r3, r2
    1742:	430b      	orrs	r3, r1
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    1744:	4a03      	ldr	r2, [pc, #12]	; (1754 <system_clock_source_dfll_set_config+0x78>)
    1746:	6093      	str	r3, [r2, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1748:	6813      	ldr	r3, [r2, #0]
    174a:	4904      	ldr	r1, [pc, #16]	; (175c <system_clock_source_dfll_set_config+0x80>)
    174c:	430b      	orrs	r3, r1
    174e:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1750:	bd10      	pop	{r4, pc}
    1752:	46c0      	nop			; (mov r8, r8)
    1754:	20000128 	.word	0x20000128
    1758:	03ff0000 	.word	0x03ff0000
    175c:	00000424 	.word	0x00000424

00001760 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1760:	2808      	cmp	r0, #8
    1762:	d803      	bhi.n	176c <system_clock_source_enable+0xc>
    1764:	0080      	lsls	r0, r0, #2
    1766:	4b25      	ldr	r3, [pc, #148]	; (17fc <system_clock_source_enable+0x9c>)
    1768:	581b      	ldr	r3, [r3, r0]
    176a:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    176c:	2017      	movs	r0, #23
    176e:	e044      	b.n	17fa <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1770:	4a23      	ldr	r2, [pc, #140]	; (1800 <system_clock_source_enable+0xa0>)
    1772:	6a11      	ldr	r1, [r2, #32]
    1774:	2302      	movs	r3, #2
    1776:	430b      	orrs	r3, r1
    1778:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    177a:	2000      	movs	r0, #0
    177c:	e03d      	b.n	17fa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    177e:	4a20      	ldr	r2, [pc, #128]	; (1800 <system_clock_source_enable+0xa0>)
    1780:	6991      	ldr	r1, [r2, #24]
    1782:	2302      	movs	r3, #2
    1784:	430b      	orrs	r3, r1
    1786:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1788:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    178a:	e036      	b.n	17fa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    178c:	4a1c      	ldr	r2, [pc, #112]	; (1800 <system_clock_source_enable+0xa0>)
    178e:	8a11      	ldrh	r1, [r2, #16]
    1790:	2302      	movs	r3, #2
    1792:	430b      	orrs	r3, r1
    1794:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1796:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1798:	e02f      	b.n	17fa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    179a:	4a19      	ldr	r2, [pc, #100]	; (1800 <system_clock_source_enable+0xa0>)
    179c:	8a91      	ldrh	r1, [r2, #20]
    179e:	2302      	movs	r3, #2
    17a0:	430b      	orrs	r3, r1
    17a2:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    17a4:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    17a6:	e028      	b.n	17fa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    17a8:	4916      	ldr	r1, [pc, #88]	; (1804 <system_clock_source_enable+0xa4>)
    17aa:	680b      	ldr	r3, [r1, #0]
    17ac:	2202      	movs	r2, #2
    17ae:	4313      	orrs	r3, r2
    17b0:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    17b2:	4b13      	ldr	r3, [pc, #76]	; (1800 <system_clock_source_enable+0xa0>)
    17b4:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    17b6:	0019      	movs	r1, r3
    17b8:	320e      	adds	r2, #14
    17ba:	68cb      	ldr	r3, [r1, #12]
    17bc:	421a      	tst	r2, r3
    17be:	d0fc      	beq.n	17ba <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    17c0:	4a10      	ldr	r2, [pc, #64]	; (1804 <system_clock_source_enable+0xa4>)
    17c2:	6891      	ldr	r1, [r2, #8]
    17c4:	4b0e      	ldr	r3, [pc, #56]	; (1800 <system_clock_source_enable+0xa0>)
    17c6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    17c8:	6852      	ldr	r2, [r2, #4]
    17ca:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    17cc:	2200      	movs	r2, #0
    17ce:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    17d0:	0019      	movs	r1, r3
    17d2:	3210      	adds	r2, #16
    17d4:	68cb      	ldr	r3, [r1, #12]
    17d6:	421a      	tst	r2, r3
    17d8:	d0fc      	beq.n	17d4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    17da:	4b0a      	ldr	r3, [pc, #40]	; (1804 <system_clock_source_enable+0xa4>)
    17dc:	681b      	ldr	r3, [r3, #0]
    17de:	b29b      	uxth	r3, r3
    17e0:	4a07      	ldr	r2, [pc, #28]	; (1800 <system_clock_source_enable+0xa0>)
    17e2:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    17e4:	2000      	movs	r0, #0
    17e6:	e008      	b.n	17fa <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    17e8:	4905      	ldr	r1, [pc, #20]	; (1800 <system_clock_source_enable+0xa0>)
    17ea:	2244      	movs	r2, #68	; 0x44
    17ec:	5c88      	ldrb	r0, [r1, r2]
    17ee:	2302      	movs	r3, #2
    17f0:	4303      	orrs	r3, r0
    17f2:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    17f4:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    17f6:	e000      	b.n	17fa <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    17f8:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    17fa:	4770      	bx	lr
    17fc:	00004624 	.word	0x00004624
    1800:	40000800 	.word	0x40000800
    1804:	20000128 	.word	0x20000128

00001808 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1808:	b530      	push	{r4, r5, lr}
    180a:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    180c:	22c2      	movs	r2, #194	; 0xc2
    180e:	00d2      	lsls	r2, r2, #3
    1810:	4b2f      	ldr	r3, [pc, #188]	; (18d0 <system_clock_init+0xc8>)
    1812:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1814:	492f      	ldr	r1, [pc, #188]	; (18d4 <system_clock_init+0xcc>)
    1816:	684b      	ldr	r3, [r1, #4]
    1818:	221e      	movs	r2, #30
    181a:	4393      	bics	r3, r2
    181c:	3a1a      	subs	r2, #26
    181e:	4313      	orrs	r3, r2
    1820:	604b      	str	r3, [r1, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1822:	3a03      	subs	r2, #3
    1824:	ab01      	add	r3, sp, #4
    1826:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1828:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    182a:	4d2b      	ldr	r5, [pc, #172]	; (18d8 <system_clock_init+0xd0>)
    182c:	b2e0      	uxtb	r0, r4
    182e:	a901      	add	r1, sp, #4
    1830:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1832:	3401      	adds	r4, #1
    1834:	2c25      	cmp	r4, #37	; 0x25
    1836:	d1f9      	bne.n	182c <system_clock_init+0x24>
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1838:	ab05      	add	r3, sp, #20
    183a:	2200      	movs	r2, #0
    183c:	2100      	movs	r1, #0
    183e:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    1840:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1842:	71da      	strb	r2, [r3, #7]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1844:	3120      	adds	r1, #32
    1846:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    1848:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    184a:	4b24      	ldr	r3, [pc, #144]	; (18dc <system_clock_init+0xd4>)
    184c:	681b      	ldr	r3, [r3, #0]
    184e:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1850:	2b3f      	cmp	r3, #63	; 0x3f
    1852:	d100      	bne.n	1856 <system_clock_init+0x4e>
		coarse = 0x1f;
    1854:	3b20      	subs	r3, #32
	}
	dfll_conf.coarse_value = coarse;
    1856:	a805      	add	r0, sp, #20
    1858:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    185a:	2307      	movs	r3, #7
    185c:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
		dfll_conf.fine_max_step   = 10; 
    185e:	3303      	adds	r3, #3
    1860:	81c3      	strh	r3, [r0, #14]
		dfll_conf.fine_value   = 0x1ff;
    1862:	4b1f      	ldr	r3, [pc, #124]	; (18e0 <system_clock_init+0xd8>)
    1864:	8143      	strh	r3, [r0, #10]
		dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
		dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
		dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
    1866:	3bff      	subs	r3, #255	; 0xff
    1868:	8083      	strh	r3, [r0, #4]

		dfll_conf.multiply_factor = 48000;
    186a:	4b1e      	ldr	r3, [pc, #120]	; (18e4 <system_clock_init+0xdc>)
    186c:	8203      	strh	r3, [r0, #16]
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    186e:	4b1e      	ldr	r3, [pc, #120]	; (18e8 <system_clock_init+0xe0>)
    1870:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1872:	a804      	add	r0, sp, #16
    1874:	2300      	movs	r3, #0
    1876:	7043      	strb	r3, [r0, #1]
	config->on_demand       = true;
    1878:	2201      	movs	r2, #1
    187a:	7082      	strb	r2, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    187c:	7003      	strb	r3, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    187e:	4b1b      	ldr	r3, [pc, #108]	; (18ec <system_clock_init+0xe4>)
    1880:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1882:	2006      	movs	r0, #6
    1884:	4c1a      	ldr	r4, [pc, #104]	; (18f0 <system_clock_init+0xe8>)
    1886:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1888:	4b1a      	ldr	r3, [pc, #104]	; (18f4 <system_clock_init+0xec>)
    188a:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    188c:	2007      	movs	r0, #7
    188e:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1890:	490f      	ldr	r1, [pc, #60]	; (18d0 <system_clock_init+0xc8>)


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1892:	2210      	movs	r2, #16

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1894:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1896:	421a      	tst	r2, r3
    1898:	d0fc      	beq.n	1894 <system_clock_init+0x8c>
	if (CONF_CLOCK_DFLL_ON_DEMAND) {
		SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1;
    189a:	4a0d      	ldr	r2, [pc, #52]	; (18d0 <system_clock_init+0xc8>)
    189c:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    189e:	2380      	movs	r3, #128	; 0x80
    18a0:	430b      	orrs	r3, r1
    18a2:	8493      	strh	r3, [r2, #36]	; 0x24
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    18a4:	4a14      	ldr	r2, [pc, #80]	; (18f8 <system_clock_init+0xf0>)
    18a6:	2300      	movs	r3, #0
    18a8:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    18aa:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    18ac:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    18ae:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    18b0:	a901      	add	r1, sp, #4
    18b2:	2201      	movs	r2, #1
    18b4:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    18b6:	704b      	strb	r3, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    18b8:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    18ba:	3307      	adds	r3, #7
    18bc:	700b      	strb	r3, [r1, #0]
    18be:	720a      	strb	r2, [r1, #8]
    18c0:	2000      	movs	r0, #0
    18c2:	4b0e      	ldr	r3, [pc, #56]	; (18fc <system_clock_init+0xf4>)
    18c4:	4798      	blx	r3
    18c6:	2000      	movs	r0, #0
    18c8:	4b0d      	ldr	r3, [pc, #52]	; (1900 <system_clock_init+0xf8>)
    18ca:	4798      	blx	r3
#endif
}
    18cc:	b00b      	add	sp, #44	; 0x2c
    18ce:	bd30      	pop	{r4, r5, pc}
    18d0:	40000800 	.word	0x40000800
    18d4:	41004000 	.word	0x41004000
    18d8:	00001b3d 	.word	0x00001b3d
    18dc:	00806024 	.word	0x00806024
    18e0:	000001ff 	.word	0x000001ff
    18e4:	ffffbb80 	.word	0xffffbb80
    18e8:	000016dd 	.word	0x000016dd
    18ec:	000016a1 	.word	0x000016a1
    18f0:	00001761 	.word	0x00001761
    18f4:	00001905 	.word	0x00001905
    18f8:	40000400 	.word	0x40000400
    18fc:	00001929 	.word	0x00001929
    1900:	000019e1 	.word	0x000019e1

00001904 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1904:	4a06      	ldr	r2, [pc, #24]	; (1920 <system_gclk_init+0x1c>)
    1906:	6991      	ldr	r1, [r2, #24]
    1908:	2308      	movs	r3, #8
    190a:	430b      	orrs	r3, r1
    190c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    190e:	2201      	movs	r2, #1
    1910:	4b04      	ldr	r3, [pc, #16]	; (1924 <system_gclk_init+0x20>)
    1912:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1914:	0019      	movs	r1, r3
    1916:	780b      	ldrb	r3, [r1, #0]
    1918:	4213      	tst	r3, r2
    191a:	d1fc      	bne.n	1916 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    191c:	4770      	bx	lr
    191e:	46c0      	nop			; (mov r8, r8)
    1920:	40000400 	.word	0x40000400
    1924:	40000c00 	.word	0x40000c00

00001928 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1928:	b570      	push	{r4, r5, r6, lr}
    192a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    192c:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    192e:	780c      	ldrb	r4, [r1, #0]
    1930:	0224      	lsls	r4, r4, #8
    1932:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1934:	784b      	ldrb	r3, [r1, #1]
    1936:	2b00      	cmp	r3, #0
    1938:	d002      	beq.n	1940 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    193a:	2380      	movs	r3, #128	; 0x80
    193c:	02db      	lsls	r3, r3, #11
    193e:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1940:	7a4b      	ldrb	r3, [r1, #9]
    1942:	2b00      	cmp	r3, #0
    1944:	d002      	beq.n	194c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1946:	2380      	movs	r3, #128	; 0x80
    1948:	031b      	lsls	r3, r3, #12
    194a:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    194c:	6848      	ldr	r0, [r1, #4]
    194e:	2801      	cmp	r0, #1
    1950:	d918      	bls.n	1984 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1952:	1e43      	subs	r3, r0, #1
    1954:	4218      	tst	r0, r3
    1956:	d110      	bne.n	197a <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1958:	2802      	cmp	r0, #2
    195a:	d906      	bls.n	196a <system_gclk_gen_set_config+0x42>
    195c:	2302      	movs	r3, #2
    195e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1960:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1962:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1964:	4298      	cmp	r0, r3
    1966:	d8fb      	bhi.n	1960 <system_gclk_gen_set_config+0x38>
    1968:	e000      	b.n	196c <system_gclk_gen_set_config+0x44>
    196a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    196c:	0212      	lsls	r2, r2, #8
    196e:	4332      	orrs	r2, r6
    1970:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1972:	2380      	movs	r3, #128	; 0x80
    1974:	035b      	lsls	r3, r3, #13
    1976:	431c      	orrs	r4, r3
    1978:	e004      	b.n	1984 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    197a:	0205      	lsls	r5, r0, #8
    197c:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    197e:	2380      	movs	r3, #128	; 0x80
    1980:	029b      	lsls	r3, r3, #10
    1982:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1984:	7a0b      	ldrb	r3, [r1, #8]
    1986:	2b00      	cmp	r3, #0
    1988:	d002      	beq.n	1990 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    198a:	2380      	movs	r3, #128	; 0x80
    198c:	039b      	lsls	r3, r3, #14
    198e:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1990:	4a0f      	ldr	r2, [pc, #60]	; (19d0 <system_gclk_gen_set_config+0xa8>)
    1992:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    1994:	b25b      	sxtb	r3, r3
    1996:	2b00      	cmp	r3, #0
    1998:	dbfb      	blt.n	1992 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    199a:	4b0e      	ldr	r3, [pc, #56]	; (19d4 <system_gclk_gen_set_config+0xac>)
    199c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    199e:	4b0e      	ldr	r3, [pc, #56]	; (19d8 <system_gclk_gen_set_config+0xb0>)
    19a0:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19a2:	4a0b      	ldr	r2, [pc, #44]	; (19d0 <system_gclk_gen_set_config+0xa8>)
    19a4:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    19a6:	b25b      	sxtb	r3, r3
    19a8:	2b00      	cmp	r3, #0
    19aa:	dbfb      	blt.n	19a4 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    19ac:	4b08      	ldr	r3, [pc, #32]	; (19d0 <system_gclk_gen_set_config+0xa8>)
    19ae:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19b0:	001a      	movs	r2, r3
    19b2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    19b4:	b25b      	sxtb	r3, r3
    19b6:	2b00      	cmp	r3, #0
    19b8:	dbfb      	blt.n	19b2 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    19ba:	4a05      	ldr	r2, [pc, #20]	; (19d0 <system_gclk_gen_set_config+0xa8>)
    19bc:	6851      	ldr	r1, [r2, #4]
    19be:	2380      	movs	r3, #128	; 0x80
    19c0:	025b      	lsls	r3, r3, #9
    19c2:	400b      	ands	r3, r1
    19c4:	431c      	orrs	r4, r3
    19c6:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    19c8:	4b04      	ldr	r3, [pc, #16]	; (19dc <system_gclk_gen_set_config+0xb4>)
    19ca:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19cc:	bd70      	pop	{r4, r5, r6, pc}
    19ce:	46c0      	nop			; (mov r8, r8)
    19d0:	40000c00 	.word	0x40000c00
    19d4:	00000c65 	.word	0x00000c65
    19d8:	40000c08 	.word	0x40000c08
    19dc:	00000ca5 	.word	0x00000ca5

000019e0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    19e0:	b510      	push	{r4, lr}
    19e2:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19e4:	4a0b      	ldr	r2, [pc, #44]	; (1a14 <system_gclk_gen_enable+0x34>)
    19e6:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    19e8:	b25b      	sxtb	r3, r3
    19ea:	2b00      	cmp	r3, #0
    19ec:	dbfb      	blt.n	19e6 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19ee:	4b0a      	ldr	r3, [pc, #40]	; (1a18 <system_gclk_gen_enable+0x38>)
    19f0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    19f2:	4b0a      	ldr	r3, [pc, #40]	; (1a1c <system_gclk_gen_enable+0x3c>)
    19f4:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    19f6:	4a07      	ldr	r2, [pc, #28]	; (1a14 <system_gclk_gen_enable+0x34>)
    19f8:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    19fa:	b25b      	sxtb	r3, r3
    19fc:	2b00      	cmp	r3, #0
    19fe:	dbfb      	blt.n	19f8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1a00:	4a04      	ldr	r2, [pc, #16]	; (1a14 <system_gclk_gen_enable+0x34>)
    1a02:	6853      	ldr	r3, [r2, #4]
    1a04:	2180      	movs	r1, #128	; 0x80
    1a06:	0249      	lsls	r1, r1, #9
    1a08:	430b      	orrs	r3, r1
    1a0a:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a0c:	4b04      	ldr	r3, [pc, #16]	; (1a20 <system_gclk_gen_enable+0x40>)
    1a0e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a10:	bd10      	pop	{r4, pc}
    1a12:	46c0      	nop			; (mov r8, r8)
    1a14:	40000c00 	.word	0x40000c00
    1a18:	00000c65 	.word	0x00000c65
    1a1c:	40000c04 	.word	0x40000c04
    1a20:	00000ca5 	.word	0x00000ca5

00001a24 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1a24:	b570      	push	{r4, r5, r6, lr}
    1a26:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a28:	4a1a      	ldr	r2, [pc, #104]	; (1a94 <system_gclk_gen_get_hz+0x70>)
    1a2a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1a2c:	b25b      	sxtb	r3, r3
    1a2e:	2b00      	cmp	r3, #0
    1a30:	dbfb      	blt.n	1a2a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a32:	4b19      	ldr	r3, [pc, #100]	; (1a98 <system_gclk_gen_get_hz+0x74>)
    1a34:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a36:	4b19      	ldr	r3, [pc, #100]	; (1a9c <system_gclk_gen_get_hz+0x78>)
    1a38:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a3a:	4a16      	ldr	r2, [pc, #88]	; (1a94 <system_gclk_gen_get_hz+0x70>)
    1a3c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a3e:	b25b      	sxtb	r3, r3
    1a40:	2b00      	cmp	r3, #0
    1a42:	dbfb      	blt.n	1a3c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1a44:	4e13      	ldr	r6, [pc, #76]	; (1a94 <system_gclk_gen_get_hz+0x70>)
    1a46:	6870      	ldr	r0, [r6, #4]
    1a48:	04c0      	lsls	r0, r0, #19
    1a4a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1a4c:	4b14      	ldr	r3, [pc, #80]	; (1aa0 <system_gclk_gen_get_hz+0x7c>)
    1a4e:	4798      	blx	r3
    1a50:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1a52:	4b12      	ldr	r3, [pc, #72]	; (1a9c <system_gclk_gen_get_hz+0x78>)
    1a54:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1a56:	6876      	ldr	r6, [r6, #4]
    1a58:	02f6      	lsls	r6, r6, #11
    1a5a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1a5c:	4b11      	ldr	r3, [pc, #68]	; (1aa4 <system_gclk_gen_get_hz+0x80>)
    1a5e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1a60:	4a0c      	ldr	r2, [pc, #48]	; (1a94 <system_gclk_gen_get_hz+0x70>)
    1a62:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1a64:	b25b      	sxtb	r3, r3
    1a66:	2b00      	cmp	r3, #0
    1a68:	dbfb      	blt.n	1a62 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1a6a:	4b0a      	ldr	r3, [pc, #40]	; (1a94 <system_gclk_gen_get_hz+0x70>)
    1a6c:	689c      	ldr	r4, [r3, #8]
    1a6e:	0224      	lsls	r4, r4, #8
    1a70:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a72:	4b0d      	ldr	r3, [pc, #52]	; (1aa8 <system_gclk_gen_get_hz+0x84>)
    1a74:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1a76:	2e00      	cmp	r6, #0
    1a78:	d107      	bne.n	1a8a <system_gclk_gen_get_hz+0x66>
    1a7a:	2c01      	cmp	r4, #1
    1a7c:	d907      	bls.n	1a8e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1a7e:	0021      	movs	r1, r4
    1a80:	0028      	movs	r0, r5
    1a82:	4b0a      	ldr	r3, [pc, #40]	; (1aac <system_gclk_gen_get_hz+0x88>)
    1a84:	4798      	blx	r3
    1a86:	0005      	movs	r5, r0
    1a88:	e001      	b.n	1a8e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1a8a:	3401      	adds	r4, #1
    1a8c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1a8e:	0028      	movs	r0, r5
    1a90:	bd70      	pop	{r4, r5, r6, pc}
    1a92:	46c0      	nop			; (mov r8, r8)
    1a94:	40000c00 	.word	0x40000c00
    1a98:	00000c65 	.word	0x00000c65
    1a9c:	40000c04 	.word	0x40000c04
    1aa0:	00001611 	.word	0x00001611
    1aa4:	40000c08 	.word	0x40000c08
    1aa8:	00000ca5 	.word	0x00000ca5
    1aac:	0000424d 	.word	0x0000424d

00001ab0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1ab0:	b510      	push	{r4, lr}
    1ab2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ab4:	4b06      	ldr	r3, [pc, #24]	; (1ad0 <system_gclk_chan_enable+0x20>)
    1ab6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ab8:	4b06      	ldr	r3, [pc, #24]	; (1ad4 <system_gclk_chan_enable+0x24>)
    1aba:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1abc:	4a06      	ldr	r2, [pc, #24]	; (1ad8 <system_gclk_chan_enable+0x28>)
    1abe:	8851      	ldrh	r1, [r2, #2]
    1ac0:	2380      	movs	r3, #128	; 0x80
    1ac2:	01db      	lsls	r3, r3, #7
    1ac4:	430b      	orrs	r3, r1
    1ac6:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1ac8:	4b04      	ldr	r3, [pc, #16]	; (1adc <system_gclk_chan_enable+0x2c>)
    1aca:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1acc:	bd10      	pop	{r4, pc}
    1ace:	46c0      	nop			; (mov r8, r8)
    1ad0:	00000c65 	.word	0x00000c65
    1ad4:	40000c02 	.word	0x40000c02
    1ad8:	40000c00 	.word	0x40000c00
    1adc:	00000ca5 	.word	0x00000ca5

00001ae0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1ae0:	b510      	push	{r4, lr}
    1ae2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1ae4:	4b0f      	ldr	r3, [pc, #60]	; (1b24 <system_gclk_chan_disable+0x44>)
    1ae6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1ae8:	4b0f      	ldr	r3, [pc, #60]	; (1b28 <system_gclk_chan_disable+0x48>)
    1aea:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1aec:	4b0f      	ldr	r3, [pc, #60]	; (1b2c <system_gclk_chan_disable+0x4c>)
    1aee:	885a      	ldrh	r2, [r3, #2]
    1af0:	0512      	lsls	r2, r2, #20
    1af2:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1af4:	8859      	ldrh	r1, [r3, #2]
    1af6:	4a0e      	ldr	r2, [pc, #56]	; (1b30 <system_gclk_chan_disable+0x50>)
    1af8:	400a      	ands	r2, r1
    1afa:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1afc:	8859      	ldrh	r1, [r3, #2]
    1afe:	4a0d      	ldr	r2, [pc, #52]	; (1b34 <system_gclk_chan_disable+0x54>)
    1b00:	400a      	ands	r2, r1
    1b02:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1b04:	0019      	movs	r1, r3
    1b06:	2280      	movs	r2, #128	; 0x80
    1b08:	01d2      	lsls	r2, r2, #7
    1b0a:	884b      	ldrh	r3, [r1, #2]
    1b0c:	4213      	tst	r3, r2
    1b0e:	d1fc      	bne.n	1b0a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1b10:	4906      	ldr	r1, [pc, #24]	; (1b2c <system_gclk_chan_disable+0x4c>)
    1b12:	884c      	ldrh	r4, [r1, #2]
    1b14:	0202      	lsls	r2, r0, #8
    1b16:	4b06      	ldr	r3, [pc, #24]	; (1b30 <system_gclk_chan_disable+0x50>)
    1b18:	4023      	ands	r3, r4
    1b1a:	4313      	orrs	r3, r2
    1b1c:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b1e:	4b06      	ldr	r3, [pc, #24]	; (1b38 <system_gclk_chan_disable+0x58>)
    1b20:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b22:	bd10      	pop	{r4, pc}
    1b24:	00000c65 	.word	0x00000c65
    1b28:	40000c02 	.word	0x40000c02
    1b2c:	40000c00 	.word	0x40000c00
    1b30:	fffff0ff 	.word	0xfffff0ff
    1b34:	ffffbfff 	.word	0xffffbfff
    1b38:	00000ca5 	.word	0x00000ca5

00001b3c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1b3c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1b3e:	780c      	ldrb	r4, [r1, #0]
    1b40:	0224      	lsls	r4, r4, #8
    1b42:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1b44:	4b02      	ldr	r3, [pc, #8]	; (1b50 <system_gclk_chan_set_config+0x14>)
    1b46:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1b48:	b2a4      	uxth	r4, r4
    1b4a:	4b02      	ldr	r3, [pc, #8]	; (1b54 <system_gclk_chan_set_config+0x18>)
    1b4c:	805c      	strh	r4, [r3, #2]
}
    1b4e:	bd10      	pop	{r4, pc}
    1b50:	00001ae1 	.word	0x00001ae1
    1b54:	40000c00 	.word	0x40000c00

00001b58 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1b58:	b510      	push	{r4, lr}
    1b5a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1b5c:	4b06      	ldr	r3, [pc, #24]	; (1b78 <system_gclk_chan_get_hz+0x20>)
    1b5e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1b60:	4b06      	ldr	r3, [pc, #24]	; (1b7c <system_gclk_chan_get_hz+0x24>)
    1b62:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1b64:	4b06      	ldr	r3, [pc, #24]	; (1b80 <system_gclk_chan_get_hz+0x28>)
    1b66:	885c      	ldrh	r4, [r3, #2]
    1b68:	0524      	lsls	r4, r4, #20
    1b6a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1b6c:	4b05      	ldr	r3, [pc, #20]	; (1b84 <system_gclk_chan_get_hz+0x2c>)
    1b6e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1b70:	0020      	movs	r0, r4
    1b72:	4b05      	ldr	r3, [pc, #20]	; (1b88 <system_gclk_chan_get_hz+0x30>)
    1b74:	4798      	blx	r3
}
    1b76:	bd10      	pop	{r4, pc}
    1b78:	00000c65 	.word	0x00000c65
    1b7c:	40000c02 	.word	0x40000c02
    1b80:	40000c00 	.word	0x40000c00
    1b84:	00000ca5 	.word	0x00000ca5
    1b88:	00001a25 	.word	0x00001a25

00001b8c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1b8c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1b8e:	78d3      	ldrb	r3, [r2, #3]
    1b90:	2b00      	cmp	r3, #0
    1b92:	d11e      	bne.n	1bd2 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1b94:	7813      	ldrb	r3, [r2, #0]
    1b96:	2b80      	cmp	r3, #128	; 0x80
    1b98:	d004      	beq.n	1ba4 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1b9a:	061b      	lsls	r3, r3, #24
    1b9c:	2480      	movs	r4, #128	; 0x80
    1b9e:	0264      	lsls	r4, r4, #9
    1ba0:	4323      	orrs	r3, r4
    1ba2:	e000      	b.n	1ba6 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1ba4:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1ba6:	7854      	ldrb	r4, [r2, #1]
    1ba8:	2502      	movs	r5, #2
    1baa:	43ac      	bics	r4, r5
    1bac:	d10a      	bne.n	1bc4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1bae:	7894      	ldrb	r4, [r2, #2]
    1bb0:	2c00      	cmp	r4, #0
    1bb2:	d103      	bne.n	1bbc <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1bb4:	2480      	movs	r4, #128	; 0x80
    1bb6:	02a4      	lsls	r4, r4, #10
    1bb8:	4323      	orrs	r3, r4
    1bba:	e002      	b.n	1bc2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1bbc:	24c0      	movs	r4, #192	; 0xc0
    1bbe:	02e4      	lsls	r4, r4, #11
    1bc0:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1bc2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1bc4:	7854      	ldrb	r4, [r2, #1]
    1bc6:	3c01      	subs	r4, #1
    1bc8:	2c01      	cmp	r4, #1
    1bca:	d812      	bhi.n	1bf2 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1bcc:	4c18      	ldr	r4, [pc, #96]	; (1c30 <_system_pinmux_config+0xa4>)
    1bce:	4023      	ands	r3, r4
    1bd0:	e00f      	b.n	1bf2 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1bd2:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1bd4:	040b      	lsls	r3, r1, #16
    1bd6:	0c1b      	lsrs	r3, r3, #16
    1bd8:	24a0      	movs	r4, #160	; 0xa0
    1bda:	05e4      	lsls	r4, r4, #23
    1bdc:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1bde:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1be0:	0c0b      	lsrs	r3, r1, #16
    1be2:	24d0      	movs	r4, #208	; 0xd0
    1be4:	0624      	lsls	r4, r4, #24
    1be6:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1be8:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1bea:	78d3      	ldrb	r3, [r2, #3]
    1bec:	2b00      	cmp	r3, #0
    1bee:	d018      	beq.n	1c22 <_system_pinmux_config+0x96>
    1bf0:	e01c      	b.n	1c2c <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1bf2:	040c      	lsls	r4, r1, #16
    1bf4:	0c24      	lsrs	r4, r4, #16
    1bf6:	25a0      	movs	r5, #160	; 0xa0
    1bf8:	05ed      	lsls	r5, r5, #23
    1bfa:	432c      	orrs	r4, r5
    1bfc:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1bfe:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1c00:	0c0c      	lsrs	r4, r1, #16
    1c02:	25d0      	movs	r5, #208	; 0xd0
    1c04:	062d      	lsls	r5, r5, #24
    1c06:	432c      	orrs	r4, r5
    1c08:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1c0a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1c0c:	78d4      	ldrb	r4, [r2, #3]
    1c0e:	2c00      	cmp	r4, #0
    1c10:	d10c      	bne.n	1c2c <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1c12:	035b      	lsls	r3, r3, #13
    1c14:	d505      	bpl.n	1c22 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1c16:	7893      	ldrb	r3, [r2, #2]
    1c18:	2b01      	cmp	r3, #1
    1c1a:	d101      	bne.n	1c20 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    1c1c:	6181      	str	r1, [r0, #24]
    1c1e:	e000      	b.n	1c22 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    1c20:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1c22:	7853      	ldrb	r3, [r2, #1]
    1c24:	3b01      	subs	r3, #1
    1c26:	2b01      	cmp	r3, #1
    1c28:	d800      	bhi.n	1c2c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1c2a:	6081      	str	r1, [r0, #8]
		}
	}
}
    1c2c:	bd30      	pop	{r4, r5, pc}
    1c2e:	46c0      	nop			; (mov r8, r8)
    1c30:	fffbffff 	.word	0xfffbffff

00001c34 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1c34:	b510      	push	{r4, lr}
    1c36:	0003      	movs	r3, r0
    1c38:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c3a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c3c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c3e:	2900      	cmp	r1, #0
    1c40:	d104      	bne.n	1c4c <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    1c42:	0958      	lsrs	r0, r3, #5
    1c44:	01c0      	lsls	r0, r0, #7
    1c46:	4905      	ldr	r1, [pc, #20]	; (1c5c <system_pinmux_pin_set_config+0x28>)
    1c48:	468c      	mov	ip, r1
    1c4a:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    1c4c:	211f      	movs	r1, #31
    1c4e:	400b      	ands	r3, r1
    1c50:	391e      	subs	r1, #30
    1c52:	4099      	lsls	r1, r3
    1c54:	4b02      	ldr	r3, [pc, #8]	; (1c60 <system_pinmux_pin_set_config+0x2c>)
    1c56:	4798      	blx	r3
}
    1c58:	bd10      	pop	{r4, pc}
    1c5a:	46c0      	nop			; (mov r8, r8)
    1c5c:	41004400 	.word	0x41004400
    1c60:	00001b8d 	.word	0x00001b8d

00001c64 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1c64:	4770      	bx	lr
    1c66:	46c0      	nop			; (mov r8, r8)

00001c68 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1c68:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1c6a:	4b05      	ldr	r3, [pc, #20]	; (1c80 <system_init+0x18>)
    1c6c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1c6e:	4b05      	ldr	r3, [pc, #20]	; (1c84 <system_init+0x1c>)
    1c70:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1c72:	4b05      	ldr	r3, [pc, #20]	; (1c88 <system_init+0x20>)
    1c74:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1c76:	4b05      	ldr	r3, [pc, #20]	; (1c8c <system_init+0x24>)
    1c78:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1c7a:	4b05      	ldr	r3, [pc, #20]	; (1c90 <system_init+0x28>)
    1c7c:	4798      	blx	r3
}
    1c7e:	bd10      	pop	{r4, pc}
    1c80:	00001809 	.word	0x00001809
    1c84:	00000cd5 	.word	0x00000cd5
    1c88:	00001c65 	.word	0x00001c65
    1c8c:	00000df9 	.word	0x00000df9
    1c90:	00001c65 	.word	0x00001c65

00001c94 <udd_sleep_mode>:
/** \brief Manages the sleep mode following the USB state
 *
 * \param new_state  New USB state
 */
static void udd_sleep_mode(enum udd_usb_state_enum new_state)
{
    1c94:	b510      	push	{r4, lr}
    1c96:	b082      	sub	sp, #8
    1c98:	0004      	movs	r4, r0
	enum sleepmgr_mode sleep_mode[] = {
    1c9a:	2204      	movs	r2, #4
    1c9c:	4923      	ldr	r1, [pc, #140]	; (1d2c <udd_sleep_mode+0x98>)
    1c9e:	a801      	add	r0, sp, #4
    1ca0:	4b23      	ldr	r3, [pc, #140]	; (1d30 <udd_sleep_mode+0x9c>)
    1ca2:	4798      	blx	r3
	#endif	
	};

	static enum udd_usb_state_enum udd_state = UDD_STATE_OFF;

	if (udd_state == new_state) {
    1ca4:	4b23      	ldr	r3, [pc, #140]	; (1d34 <udd_sleep_mode+0xa0>)
    1ca6:	781b      	ldrb	r3, [r3, #0]
    1ca8:	42a3      	cmp	r3, r4
    1caa:	d03d      	beq.n	1d28 <udd_sleep_mode+0x94>
		return; // No change
	}
	if (new_state != UDD_STATE_OFF) {
    1cac:	2c00      	cmp	r4, #0
    1cae:	d01a      	beq.n	1ce6 <udd_sleep_mode+0x52>
		/* Lock new limit */
		sleepmgr_lock_mode(sleep_mode[new_state]);
    1cb0:	ab01      	add	r3, sp, #4
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    1cb2:	5d1a      	ldrb	r2, [r3, r4]
    1cb4:	4b20      	ldr	r3, [pc, #128]	; (1d38 <udd_sleep_mode+0xa4>)
    1cb6:	5c9b      	ldrb	r3, [r3, r2]
    1cb8:	2bff      	cmp	r3, #255	; 0xff
    1cba:	d100      	bne.n	1cbe <udd_sleep_mode+0x2a>
    1cbc:	e7fe      	b.n	1cbc <udd_sleep_mode+0x28>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1cbe:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1cc2:	b672      	cpsid	i
    1cc4:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    1cc8:	2000      	movs	r0, #0
    1cca:	491c      	ldr	r1, [pc, #112]	; (1d3c <udd_sleep_mode+0xa8>)
    1ccc:	7008      	strb	r0, [r1, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    1cce:	481a      	ldr	r0, [pc, #104]	; (1d38 <udd_sleep_mode+0xa4>)
    1cd0:	5c81      	ldrb	r1, [r0, r2]
    1cd2:	3101      	adds	r1, #1
    1cd4:	5481      	strb	r1, [r0, r2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1cd6:	2b00      	cmp	r3, #0
    1cd8:	d105      	bne.n	1ce6 <udd_sleep_mode+0x52>
		cpu_irq_enable();
    1cda:	2201      	movs	r2, #1
    1cdc:	4b17      	ldr	r3, [pc, #92]	; (1d3c <udd_sleep_mode+0xa8>)
    1cde:	701a      	strb	r2, [r3, #0]
    1ce0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1ce4:	b662      	cpsie	i
	}
	if (udd_state != UDD_STATE_OFF) {
    1ce6:	4b13      	ldr	r3, [pc, #76]	; (1d34 <udd_sleep_mode+0xa0>)
    1ce8:	781b      	ldrb	r3, [r3, #0]
    1cea:	2b00      	cmp	r3, #0
    1cec:	d01a      	beq.n	1d24 <udd_sleep_mode+0x90>
		/* Unlock old limit */
		sleepmgr_unlock_mode(sleep_mode[udd_state]);
    1cee:	aa01      	add	r2, sp, #4
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    1cf0:	5cd2      	ldrb	r2, [r2, r3]
    1cf2:	4b11      	ldr	r3, [pc, #68]	; (1d38 <udd_sleep_mode+0xa4>)
    1cf4:	5c9b      	ldrb	r3, [r3, r2]
    1cf6:	2b00      	cmp	r3, #0
    1cf8:	d100      	bne.n	1cfc <udd_sleep_mode+0x68>
    1cfa:	e7fe      	b.n	1cfa <udd_sleep_mode+0x66>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1cfc:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1d00:	b672      	cpsid	i
    1d02:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    1d06:	2000      	movs	r0, #0
    1d08:	490c      	ldr	r1, [pc, #48]	; (1d3c <udd_sleep_mode+0xa8>)
    1d0a:	7008      	strb	r0, [r1, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    1d0c:	480a      	ldr	r0, [pc, #40]	; (1d38 <udd_sleep_mode+0xa4>)
    1d0e:	5c81      	ldrb	r1, [r0, r2]
    1d10:	3901      	subs	r1, #1
    1d12:	5481      	strb	r1, [r0, r2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    1d14:	2b00      	cmp	r3, #0
    1d16:	d105      	bne.n	1d24 <udd_sleep_mode+0x90>
		cpu_irq_enable();
    1d18:	2201      	movs	r2, #1
    1d1a:	4b08      	ldr	r3, [pc, #32]	; (1d3c <udd_sleep_mode+0xa8>)
    1d1c:	701a      	strb	r2, [r3, #0]
    1d1e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1d22:	b662      	cpsie	i
	}
	udd_state = new_state;
    1d24:	4b03      	ldr	r3, [pc, #12]	; (1d34 <udd_sleep_mode+0xa0>)
    1d26:	701c      	strb	r4, [r3, #0]
}
    1d28:	b002      	add	sp, #8
    1d2a:	bd10      	pop	{r4, pc}
    1d2c:	00004648 	.word	0x00004648
    1d30:	000045c5 	.word	0x000045c5
    1d34:	20000143 	.word	0x20000143
    1d38:	20000194 	.word	0x20000194
    1d3c:	200000d8 	.word	0x200000d8

00001d40 <udd_ep_get_job>:
 * \param[in] ep  Endpoint Address
 * \retval    pointer to an udd_ep_job_t structure instance
 */
static udd_ep_job_t* udd_ep_get_job(udd_ep_id_t ep)
{
	return &udd_ep_job[(2 * (ep & USB_EP_ADDR_MASK) + ((ep & USB_EP_DIR_IN) ? 1 : 0)) - 2];
    1d40:	230f      	movs	r3, #15
    1d42:	4003      	ands	r3, r0
    1d44:	005b      	lsls	r3, r3, #1
    1d46:	09c0      	lsrs	r0, r0, #7
    1d48:	1818      	adds	r0, r3, r0
    1d4a:	3802      	subs	r0, #2
    1d4c:	0083      	lsls	r3, r0, #2
    1d4e:	1818      	adds	r0, r3, r0
    1d50:	0080      	lsls	r0, r0, #2
    1d52:	4b01      	ldr	r3, [pc, #4]	; (1d58 <udd_ep_get_job+0x18>)
    1d54:	1818      	adds	r0, r3, r0
}
    1d56:	4770      	bx	lr
    1d58:	20000144 	.word	0x20000144

00001d5c <udd_ep_transfer_process>:
 * \brief     Endpoint Transfer Complete callback function, to do the next transfer depends on the direction(IN or OUT)
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void udd_ep_transfer_process(struct usb_module *module_inst, void* pointer)
{
    1d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d5e:	4657      	mov	r7, sl
    1d60:	464e      	mov	r6, r9
    1d62:	4645      	mov	r5, r8
    1d64:	b4e0      	push	{r5, r6, r7}
    1d66:	4689      	mov	r9, r1
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;
	udd_ep_id_t ep = ep_callback_para->endpoint_address;
    1d68:	798e      	ldrb	r6, [r1, #6]

	if (ep & USB_EP_DIR_IN) {
    1d6a:	b273      	sxtb	r3, r6
    1d6c:	2b00      	cmp	r3, #0
    1d6e:	da51      	bge.n	1e14 <udd_ep_transfer_process+0xb8>
	uint16_t ep_size, nb_trans;
	uint16_t next_trans;
	udd_ep_id_t ep_num;
	udd_ep_job_t *ptr_job;

	ptr_job = udd_ep_get_job(ep);
    1d70:	0030      	movs	r0, r6
    1d72:	4b5c      	ldr	r3, [pc, #368]	; (1ee4 <udd_ep_transfer_process+0x188>)
    1d74:	4798      	blx	r3
    1d76:	0004      	movs	r4, r0
	ep_num = ep & USB_EP_ADDR_MASK;
    1d78:	230f      	movs	r3, #15
    1d7a:	4033      	ands	r3, r6
    1d7c:	4698      	mov	r8, r3

	ep_size = ptr_job->ep_size;
    1d7e:	8a03      	ldrh	r3, [r0, #16]
    1d80:	469a      	mov	sl, r3
	/* Update number of data transferred */
	nb_trans = ep_callback_para->sent_bytes;
	ptr_job->nb_trans += nb_trans;
    1d82:	464b      	mov	r3, r9
    1d84:	885f      	ldrh	r7, [r3, #2]
    1d86:	68c3      	ldr	r3, [r0, #12]
    1d88:	469c      	mov	ip, r3
    1d8a:	4467      	add	r7, ip
    1d8c:	60c7      	str	r7, [r0, #12]

	/* Need to send other data */
	if (ptr_job->nb_trans != ptr_job->buf_size) {
    1d8e:	6885      	ldr	r5, [r0, #8]
    1d90:	42af      	cmp	r7, r5
    1d92:	d024      	beq.n	1dde <udd_ep_transfer_process+0x82>
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    1d94:	1bed      	subs	r5, r5, r7
    1d96:	b2ad      	uxth	r5, r5
		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    1d98:	4b53      	ldr	r3, [pc, #332]	; (1ee8 <udd_ep_transfer_process+0x18c>)
    1d9a:	429d      	cmp	r5, r3
    1d9c:	d906      	bls.n	1dac <udd_ep_transfer_process+0x50>
		/* The USB hardware support a maximum
		 * transfer size of UDD_ENDPOINT_MAX_TRANS Bytes */
			next_trans = UDD_ENDPOINT_MAX_TRANS -(UDD_ENDPOINT_MAX_TRANS % ep_size);
    1d9e:	001d      	movs	r5, r3
    1da0:	4651      	mov	r1, sl
    1da2:	0018      	movs	r0, r3
    1da4:	4b51      	ldr	r3, [pc, #324]	; (1eec <udd_ep_transfer_process+0x190>)
    1da6:	4798      	blx	r3
    1da8:	1a6d      	subs	r5, r5, r1
    1daa:	b2ad      	uxth	r5, r5
		}
		/* Need ZLP, if requested and last packet is not a short packet */
		ptr_job->b_shortpacket = ptr_job->b_shortpacket && (0 == (next_trans % ep_size));
    1dac:	7ca3      	ldrb	r3, [r4, #18]
    1dae:	2200      	movs	r2, #0
    1db0:	079b      	lsls	r3, r3, #30
    1db2:	d506      	bpl.n	1dc2 <udd_ep_transfer_process+0x66>
    1db4:	4651      	mov	r1, sl
    1db6:	0028      	movs	r0, r5
    1db8:	4b4d      	ldr	r3, [pc, #308]	; (1ef0 <udd_ep_transfer_process+0x194>)
    1dba:	4798      	blx	r3
    1dbc:	b289      	uxth	r1, r1
    1dbe:	424a      	negs	r2, r1
    1dc0:	414a      	adcs	r2, r1
    1dc2:	0051      	lsls	r1, r2, #1
    1dc4:	7ca3      	ldrb	r3, [r4, #18]
    1dc6:	2202      	movs	r2, #2
    1dc8:	4393      	bics	r3, r2
    1dca:	4319      	orrs	r1, r3
    1dcc:	74a1      	strb	r1, [r4, #18]
		usb_device_endpoint_write_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],next_trans);
    1dce:	6862      	ldr	r2, [r4, #4]
    1dd0:	19d2      	adds	r2, r2, r7
    1dd2:	002b      	movs	r3, r5
    1dd4:	4641      	mov	r1, r8
    1dd6:	4847      	ldr	r0, [pc, #284]	; (1ef4 <udd_ep_transfer_process+0x198>)
    1dd8:	4c47      	ldr	r4, [pc, #284]	; (1ef8 <udd_ep_transfer_process+0x19c>)
    1dda:	47a0      	blx	r4
    1ddc:	e07d      	b.n	1eda <udd_ep_transfer_process+0x17e>
		return;
	}

	/* Need to send a ZLP after all data transfer */
	if (ptr_job->b_shortpacket) {
    1dde:	7c83      	ldrb	r3, [r0, #18]
    1de0:	079b      	lsls	r3, r3, #30
    1de2:	d50b      	bpl.n	1dfc <udd_ep_transfer_process+0xa0>
		ptr_job->b_shortpacket = false;
    1de4:	7c83      	ldrb	r3, [r0, #18]
    1de6:	2202      	movs	r2, #2
    1de8:	4393      	bics	r3, r2
    1dea:	7483      	strb	r3, [r0, #18]
		/* Start new transfer */
		usb_device_endpoint_write_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],0);
    1dec:	6842      	ldr	r2, [r0, #4]
    1dee:	19d2      	adds	r2, r2, r7
    1df0:	2300      	movs	r3, #0
    1df2:	4641      	mov	r1, r8
    1df4:	483f      	ldr	r0, [pc, #252]	; (1ef4 <udd_ep_transfer_process+0x198>)
    1df6:	4c40      	ldr	r4, [pc, #256]	; (1ef8 <udd_ep_transfer_process+0x19c>)
    1df8:	47a0      	blx	r4
    1dfa:	e06e      	b.n	1eda <udd_ep_transfer_process+0x17e>
		return;
	}

	/* Job complete then call callback */
	ptr_job->busy = false;
    1dfc:	7c83      	ldrb	r3, [r0, #18]
    1dfe:	2201      	movs	r2, #1
    1e00:	4393      	bics	r3, r2
    1e02:	7483      	strb	r3, [r0, #18]
	if (NULL != ptr_job->call_trans) {
    1e04:	6803      	ldr	r3, [r0, #0]
    1e06:	2b00      	cmp	r3, #0
    1e08:	d067      	beq.n	1eda <udd_ep_transfer_process+0x17e>
		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
    1e0a:	0032      	movs	r2, r6
    1e0c:	0039      	movs	r1, r7
    1e0e:	2000      	movs	r0, #0
    1e10:	4798      	blx	r3
    1e12:	e062      	b.n	1eda <udd_ep_transfer_process+0x17e>
	uint16_t ep_size, nb_trans;
	uint16_t next_trans;
	udd_ep_id_t ep_num;
	udd_ep_job_t *ptr_job;

	ptr_job = udd_ep_get_job(ep);
    1e14:	0030      	movs	r0, r6
    1e16:	4b33      	ldr	r3, [pc, #204]	; (1ee4 <udd_ep_transfer_process+0x188>)
    1e18:	4798      	blx	r3
    1e1a:	0004      	movs	r4, r0
	ep_num = ep & USB_EP_ADDR_MASK;
    1e1c:	270f      	movs	r7, #15
    1e1e:	4037      	ands	r7, r6

	ep_size = ptr_job->ep_size;
    1e20:	8a03      	ldrh	r3, [r0, #16]
    1e22:	4698      	mov	r8, r3
	/* Update number of data transferred */
	nb_trans = ep_callback_para->received_bytes;
    1e24:	464b      	mov	r3, r9
    1e26:	881b      	ldrh	r3, [r3, #0]
    1e28:	469a      	mov	sl, r3

	/* Can be necessary to copy data receive from cache buffer to user buffer */
	if (ptr_job->b_use_out_cache_buffer) {
    1e2a:	7c83      	ldrb	r3, [r0, #18]
    1e2c:	075b      	lsls	r3, r3, #29
    1e2e:	d510      	bpl.n	1e52 <udd_ep_transfer_process+0xf6>
		memcpy(&ptr_job->buf[ptr_job->nb_trans], udd_ep_out_cache_buffer[ep_num - 1], ptr_job->buf_size % ep_size);
    1e30:	6843      	ldr	r3, [r0, #4]
    1e32:	68c2      	ldr	r2, [r0, #12]
    1e34:	4694      	mov	ip, r2
    1e36:	4463      	add	r3, ip
    1e38:	001d      	movs	r5, r3
    1e3a:	4641      	mov	r1, r8
    1e3c:	6880      	ldr	r0, [r0, #8]
    1e3e:	4b2c      	ldr	r3, [pc, #176]	; (1ef0 <udd_ep_transfer_process+0x194>)
    1e40:	4798      	blx	r3
    1e42:	000a      	movs	r2, r1
    1e44:	1e79      	subs	r1, r7, #1
    1e46:	0189      	lsls	r1, r1, #6
    1e48:	4b2c      	ldr	r3, [pc, #176]	; (1efc <udd_ep_transfer_process+0x1a0>)
    1e4a:	18c9      	adds	r1, r1, r3
    1e4c:	0028      	movs	r0, r5
    1e4e:	4b2c      	ldr	r3, [pc, #176]	; (1f00 <udd_ep_transfer_process+0x1a4>)
    1e50:	4798      	blx	r3
	}

	/* Update number of data transferred */
	ptr_job->nb_trans += nb_trans;
    1e52:	68e3      	ldr	r3, [r4, #12]
    1e54:	4453      	add	r3, sl
    1e56:	1e1d      	subs	r5, r3, #0
    1e58:	60e3      	str	r3, [r4, #12]
	if (ptr_job->nb_trans > ptr_job->buf_size) {
    1e5a:	68a3      	ldr	r3, [r4, #8]
    1e5c:	429d      	cmp	r5, r3
    1e5e:	d901      	bls.n	1e64 <udd_ep_transfer_process+0x108>
		ptr_job->nb_trans = ptr_job->buf_size;
    1e60:	60e3      	str	r3, [r4, #12]
    1e62:	e02f      	b.n	1ec4 <udd_ep_transfer_process+0x168>
	}

	/* If all previous data requested are received and user buffer not full
	 * then need to receive other data */
	if ((nb_trans == ep_callback_para->out_buffer_size) && (ptr_job->nb_trans != ptr_job->buf_size)) {
    1e64:	464a      	mov	r2, r9
    1e66:	8892      	ldrh	r2, [r2, #4]
    1e68:	4552      	cmp	r2, sl
    1e6a:	d12b      	bne.n	1ec4 <udd_ep_transfer_process+0x168>
    1e6c:	429d      	cmp	r5, r3
    1e6e:	d029      	beq.n	1ec4 <udd_ep_transfer_process+0x168>
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
    1e70:	1b5b      	subs	r3, r3, r5
    1e72:	b29e      	uxth	r6, r3
		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
    1e74:	4b1c      	ldr	r3, [pc, #112]	; (1ee8 <udd_ep_transfer_process+0x18c>)
    1e76:	429e      	cmp	r6, r3
    1e78:	d907      	bls.n	1e8a <udd_ep_transfer_process+0x12e>
		/* The USB hardware support a maximum transfer size
		 * of UDD_ENDPOINT_MAX_TRANS Bytes */
		next_trans = UDD_ENDPOINT_MAX_TRANS - (UDD_ENDPOINT_MAX_TRANS % ep_size);
    1e7a:	001e      	movs	r6, r3
    1e7c:	4641      	mov	r1, r8
    1e7e:	0018      	movs	r0, r3
    1e80:	4b1a      	ldr	r3, [pc, #104]	; (1eec <udd_ep_transfer_process+0x190>)
    1e82:	4798      	blx	r3
    1e84:	1a73      	subs	r3, r6, r1
    1e86:	b29b      	uxth	r3, r3
    1e88:	e005      	b.n	1e96 <udd_ep_transfer_process+0x13a>
		} else {
			next_trans -= next_trans % ep_size;
    1e8a:	4641      	mov	r1, r8
    1e8c:	0030      	movs	r0, r6
    1e8e:	4b18      	ldr	r3, [pc, #96]	; (1ef0 <udd_ep_transfer_process+0x194>)
    1e90:	4798      	blx	r3
    1e92:	1a73      	subs	r3, r6, r1
    1e94:	b29b      	uxth	r3, r3
		}

		if (next_trans < ep_size) {
    1e96:	4598      	cmp	r8, r3
    1e98:	d90d      	bls.n	1eb6 <udd_ep_transfer_process+0x15a>
			/* Use the cache buffer for Bulk or Interrupt size endpoint */
			ptr_job->b_use_out_cache_buffer = true;
    1e9a:	7ca2      	ldrb	r2, [r4, #18]
    1e9c:	2304      	movs	r3, #4
    1e9e:	4313      	orrs	r3, r2
    1ea0:	74a3      	strb	r3, [r4, #18]
			usb_device_endpoint_read_buffer_job(&usb_device,ep_num,udd_ep_out_cache_buffer[ep_num - 1],ep_size);
    1ea2:	1e7a      	subs	r2, r7, #1
    1ea4:	0192      	lsls	r2, r2, #6
    1ea6:	4b15      	ldr	r3, [pc, #84]	; (1efc <udd_ep_transfer_process+0x1a0>)
    1ea8:	18d2      	adds	r2, r2, r3
    1eaa:	4643      	mov	r3, r8
    1eac:	0039      	movs	r1, r7
    1eae:	4811      	ldr	r0, [pc, #68]	; (1ef4 <udd_ep_transfer_process+0x198>)
    1eb0:	4c14      	ldr	r4, [pc, #80]	; (1f04 <udd_ep_transfer_process+0x1a8>)
    1eb2:	47a0      	blx	r4
    1eb4:	e011      	b.n	1eda <udd_ep_transfer_process+0x17e>
		} else {
			usb_device_endpoint_read_buffer_job(&usb_device,ep_num,&ptr_job->buf[ptr_job->nb_trans],next_trans);
    1eb6:	6862      	ldr	r2, [r4, #4]
    1eb8:	1952      	adds	r2, r2, r5
    1eba:	0039      	movs	r1, r7
    1ebc:	480d      	ldr	r0, [pc, #52]	; (1ef4 <udd_ep_transfer_process+0x198>)
    1ebe:	4c11      	ldr	r4, [pc, #68]	; (1f04 <udd_ep_transfer_process+0x1a8>)
    1ec0:	47a0      	blx	r4
    1ec2:	e00a      	b.n	1eda <udd_ep_transfer_process+0x17e>
		}
		return;
	}

	/* Job complete then call callback */
	ptr_job->busy = false;
    1ec4:	7ca3      	ldrb	r3, [r4, #18]
    1ec6:	2201      	movs	r2, #1
    1ec8:	4393      	bics	r3, r2
    1eca:	74a3      	strb	r3, [r4, #18]
	if (NULL != ptr_job->call_trans) {
    1ecc:	6823      	ldr	r3, [r4, #0]
    1ece:	2b00      	cmp	r3, #0
    1ed0:	d003      	beq.n	1eda <udd_ep_transfer_process+0x17e>
		ptr_job->call_trans(UDD_EP_TRANSFER_OK, ptr_job->nb_trans, ep);
    1ed2:	68e1      	ldr	r1, [r4, #12]
    1ed4:	0032      	movs	r2, r6
    1ed6:	2000      	movs	r0, #0
    1ed8:	4798      	blx	r3
	if (ep & USB_EP_DIR_IN) {
		udd_ep_trans_in_next(pointer);
	} else {
		udd_ep_trans_out_next(pointer);
	}
}
    1eda:	bc1c      	pop	{r2, r3, r4}
    1edc:	4690      	mov	r8, r2
    1ede:	4699      	mov	r9, r3
    1ee0:	46a2      	mov	sl, r4
    1ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ee4:	00001d41 	.word	0x00001d41
    1ee8:	00001fff 	.word	0x00001fff
    1eec:	0000452d 	.word	0x0000452d
    1ef0:	00004359 	.word	0x00004359
    1ef4:	2000021c 	.word	0x2000021c
    1ef8:	00002e75 	.word	0x00002e75
    1efc:	200001dc 	.word	0x200001dc
    1f00:	000045c5 	.word	0x000045c5
    1f04:	00002ec5 	.word	0x00002ec5

00001f08 <udd_ctrl_stall_data>:

/**
 * \brief Control Endpoint stall sending data
 */
static void udd_ctrl_stall_data(void)
{
    1f08:	b510      	push	{r4, lr}
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    1f0a:	2205      	movs	r2, #5
    1f0c:	4b05      	ldr	r3, [pc, #20]	; (1f24 <udd_ctrl_stall_data+0x1c>)
    1f0e:	701a      	strb	r2, [r3, #0]

	usb_device_endpoint_set_halt(&usb_device, USB_EP_DIR_IN);
    1f10:	4c05      	ldr	r4, [pc, #20]	; (1f28 <udd_ctrl_stall_data+0x20>)
    1f12:	2180      	movs	r1, #128	; 0x80
    1f14:	0020      	movs	r0, r4
    1f16:	4b05      	ldr	r3, [pc, #20]	; (1f2c <udd_ctrl_stall_data+0x24>)
    1f18:	4798      	blx	r3
	usb_device_endpoint_clear_halt(&usb_device, USB_EP_DIR_OUT);
    1f1a:	2100      	movs	r1, #0
    1f1c:	0020      	movs	r0, r4
    1f1e:	4b04      	ldr	r3, [pc, #16]	; (1f30 <udd_ctrl_stall_data+0x28>)
    1f20:	4798      	blx	r3
}
    1f22:	bd10      	pop	{r4, pc}
    1f24:	2000016e 	.word	0x2000016e
    1f28:	2000021c 	.word	0x2000021c
    1f2c:	00002dc5 	.word	0x00002dc5
    1f30:	00002ded 	.word	0x00002ded

00001f34 <_usb_device_lpm_suspend>:
#endif
}

#ifdef  USB_DEVICE_LPM_SUPPORT
static void _usb_device_lpm_suspend(struct usb_module *module_inst, void *pointer)
{
    1f34:	b570      	push	{r4, r5, r6, lr}
    1f36:	000e      	movs	r6, r1
	dbg_print("LPM_SUSP\n");

	uint32_t *lpm_wakeup_enable;
	lpm_wakeup_enable = (uint32_t *)pointer;

	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    1f38:	4c0d      	ldr	r4, [pc, #52]	; (1f70 <_usb_device_lpm_suspend+0x3c>)
    1f3a:	2106      	movs	r1, #6
    1f3c:	0020      	movs	r0, r4
    1f3e:	4d0d      	ldr	r5, [pc, #52]	; (1f74 <_usb_device_lpm_suspend+0x40>)
    1f40:	47a8      	blx	r5
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    1f42:	2104      	movs	r1, #4
    1f44:	0020      	movs	r0, r4
    1f46:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    1f48:	2102      	movs	r1, #2
    1f4a:	0020      	movs	r0, r4
    1f4c:	4b0a      	ldr	r3, [pc, #40]	; (1f78 <_usb_device_lpm_suspend+0x44>)
    1f4e:	4798      	blx	r3

//#warning Here the sleep mode must be choose to have a DFLL startup time < bmAttribut.HIRD
	udd_sleep_mode(UDD_STATE_SUSPEND_LPM);  // Enter in LPM SUSPEND mode
    1f50:	2002      	movs	r0, #2
    1f52:	4b0a      	ldr	r3, [pc, #40]	; (1f7c <_usb_device_lpm_suspend+0x48>)
    1f54:	4798      	blx	r3
	if ((*lpm_wakeup_enable)) {
    1f56:	6833      	ldr	r3, [r6, #0]
    1f58:	2b00      	cmp	r3, #0
    1f5a:	d004      	beq.n	1f66 <_usb_device_lpm_suspend+0x32>
		UDC_REMOTEWAKEUP_LPM_ENABLE();
    1f5c:	4b08      	ldr	r3, [pc, #32]	; (1f80 <_usb_device_lpm_suspend+0x4c>)
    1f5e:	4798      	blx	r3
	}
	if (!(*lpm_wakeup_enable)) {
    1f60:	6833      	ldr	r3, [r6, #0]
    1f62:	2b00      	cmp	r3, #0
    1f64:	d101      	bne.n	1f6a <_usb_device_lpm_suspend+0x36>
		UDC_REMOTEWAKEUP_LPM_DISABLE();
    1f66:	4b07      	ldr	r3, [pc, #28]	; (1f84 <_usb_device_lpm_suspend+0x50>)
    1f68:	4798      	blx	r3
	}
	UDC_SUSPEND_LPM_EVENT();
    1f6a:	4b07      	ldr	r3, [pc, #28]	; (1f88 <_usb_device_lpm_suspend+0x54>)
    1f6c:	4798      	blx	r3
}
    1f6e:	bd70      	pop	{r4, r5, r6, pc}
    1f70:	2000021c 	.word	0x2000021c
    1f74:	000028d5 	.word	0x000028d5
    1f78:	000028b5 	.word	0x000028b5
    1f7c:	00001c95 	.word	0x00001c95
    1f80:	00004225 	.word	0x00004225
    1f84:	00004219 	.word	0x00004219
    1f88:	0000420d 	.word	0x0000420d

00001f8c <_usb_on_wakeup>:
 * \brief Control endpoint Wakeup callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_wakeup(struct usb_module *module_inst, void *pointer)
{
    1f8c:	b570      	push	{r4, r5, r6, lr}
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    1f8e:	4b13      	ldr	r3, [pc, #76]	; (1fdc <_usb_on_wakeup+0x50>)
    1f90:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    1f92:	069b      	lsls	r3, r3, #26
    1f94:	d406      	bmi.n	1fa4 <_usb_on_wakeup+0x18>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    1f96:	4911      	ldr	r1, [pc, #68]	; (1fdc <_usb_on_wakeup+0x50>)
    1f98:	22d0      	movs	r2, #208	; 0xd0
    1f9a:	68cb      	ldr	r3, [r1, #12]
    1f9c:	4013      	ands	r3, r2
    1f9e:	2bd0      	cmp	r3, #208	; 0xd0
    1fa0:	d1fb      	bne.n	1f9a <_usb_on_wakeup+0xe>
    1fa2:	e004      	b.n	1fae <_usb_on_wakeup+0x22>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    1fa4:	490d      	ldr	r1, [pc, #52]	; (1fdc <_usb_on_wakeup+0x50>)
    1fa6:	2210      	movs	r2, #16
    1fa8:	68cb      	ldr	r3, [r1, #12]
    1faa:	421a      	tst	r2, r3
    1fac:	d0fc      	beq.n	1fa8 <_usb_on_wakeup+0x1c>
 */
static void _usb_on_wakeup(struct usb_module *module_inst, void *pointer)
{
	udd_wait_clock_ready();

	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    1fae:	4c0c      	ldr	r4, [pc, #48]	; (1fe0 <_usb_on_wakeup+0x54>)
    1fb0:	2102      	movs	r1, #2
    1fb2:	0020      	movs	r0, r4
    1fb4:	4b0b      	ldr	r3, [pc, #44]	; (1fe4 <_usb_on_wakeup+0x58>)
    1fb6:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    1fb8:	2104      	movs	r1, #4
    1fba:	0020      	movs	r0, r4
    1fbc:	4d0a      	ldr	r5, [pc, #40]	; (1fe8 <_usb_on_wakeup+0x5c>)
    1fbe:	47a8      	blx	r5
#ifdef  USB_DEVICE_LPM_SUPPORT
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP, _usb_device_lpm_suspend);
    1fc0:	4a0a      	ldr	r2, [pc, #40]	; (1fec <_usb_on_wakeup+0x60>)
    1fc2:	2106      	movs	r1, #6
    1fc4:	0020      	movs	r0, r4
    1fc6:	4b0a      	ldr	r3, [pc, #40]	; (1ff0 <_usb_on_wakeup+0x64>)
    1fc8:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    1fca:	2106      	movs	r1, #6
    1fcc:	0020      	movs	r0, r4
    1fce:	47a8      	blx	r5
#endif
	udd_sleep_mode(UDD_STATE_IDLE);
    1fd0:	2003      	movs	r0, #3
    1fd2:	4b08      	ldr	r3, [pc, #32]	; (1ff4 <_usb_on_wakeup+0x68>)
    1fd4:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
	UDC_RESUME_EVENT();
    1fd6:	4b08      	ldr	r3, [pc, #32]	; (1ff8 <_usb_on_wakeup+0x6c>)
    1fd8:	4798      	blx	r3
#endif
}
    1fda:	bd70      	pop	{r4, r5, r6, pc}
    1fdc:	40000800 	.word	0x40000800
    1fe0:	2000021c 	.word	0x2000021c
    1fe4:	000028d5 	.word	0x000028d5
    1fe8:	000028b5 	.word	0x000028b5
    1fec:	00001f35 	.word	0x00001f35
    1ff0:	00002891 	.word	0x00002891
    1ff4:	00001c95 	.word	0x00001c95
    1ff8:	000041c9 	.word	0x000041c9

00001ffc <_usb_on_bus_reset>:
 * \brief Control endpoint Reset callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_bus_reset(struct usb_module *module_inst, void *pointer)
{
    1ffc:	b570      	push	{r4, r5, r6, lr}
    1ffe:	b082      	sub	sp, #8
    2000:	0004      	movs	r4, r0
	// Reset USB Device Stack Core
	udc_reset();
    2002:	4b1e      	ldr	r3, [pc, #120]	; (207c <STACK_SIZE+0x7c>)
    2004:	4798      	blx	r3
 * \param module_inst Pointer to USB device module instance
 * \param address     USB device address value
 */
static inline void usb_device_set_address(struct usb_module *module_inst, uint8_t address)
{
	module_inst->hw->DEVICE.DADD.reg = USB_DEVICE_DADD_ADDEN | address;
    2006:	2380      	movs	r3, #128	; 0x80
    2008:	6822      	ldr	r2, [r4, #0]
    200a:	7293      	strb	r3, [r2, #10]
static void udd_ctrl_ep_enable(struct usb_module *module_inst)
{
	/* USB Device Endpoint0 Configuration */
	 struct usb_device_endpoint_config config_ep0;

	 usb_device_endpoint_get_config_defaults(&config_ep0);
    200c:	ad01      	add	r5, sp, #4
    200e:	0028      	movs	r0, r5
    2010:	4b1b      	ldr	r3, [pc, #108]	; (2080 <STACK_SIZE+0x80>)
    2012:	4798      	blx	r3
	 config_ep0.ep_size = (enum usb_endpoint_size)(32 - clz(((uint32_t)Min(Max(USB_DEVICE_EP_CTRL_SIZE, 8), 1024) << 1) - 1) - 1 - 3);
    2014:	2600      	movs	r6, #0
    2016:	706e      	strb	r6, [r5, #1]
	 usb_device_endpoint_set_config(module_inst,&config_ep0);
    2018:	0029      	movs	r1, r5
    201a:	0020      	movs	r0, r4
    201c:	4b19      	ldr	r3, [pc, #100]	; (2084 <STACK_SIZE+0x84>)
    201e:	4798      	blx	r3

	 usb_device_endpoint_setup_buffer_job(module_inst,udd_ctrl_buffer);
    2020:	4919      	ldr	r1, [pc, #100]	; (2088 <STACK_SIZE+0x88>)
    2022:	0020      	movs	r0, r4
    2024:	4b19      	ldr	r3, [pc, #100]	; (208c <STACK_SIZE+0x8c>)
    2026:	4798      	blx	r3

	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_RXSTP, _usb_ep0_on_setup );
    2028:	4b19      	ldr	r3, [pc, #100]	; (2090 <STACK_SIZE+0x90>)
    202a:	2202      	movs	r2, #2
    202c:	2100      	movs	r1, #0
    202e:	0020      	movs	r0, r4
    2030:	4d18      	ldr	r5, [pc, #96]	; (2094 <STACK_SIZE+0x94>)
    2032:	47a8      	blx	r5
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT,_usb_ep0_on_tansfer_ok );
    2034:	4b18      	ldr	r3, [pc, #96]	; (2098 <STACK_SIZE+0x98>)
    2036:	2200      	movs	r2, #0
    2038:	2100      	movs	r1, #0
    203a:	0020      	movs	r0, r4
    203c:	47a8      	blx	r5
	 usb_device_endpoint_register_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL,_usb_ep0_on_tansfer_fail );
    203e:	4b17      	ldr	r3, [pc, #92]	; (209c <STACK_SIZE+0x9c>)
    2040:	2201      	movs	r2, #1
    2042:	2100      	movs	r1, #0
    2044:	0020      	movs	r0, r4
    2046:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_RXSTP);
    2048:	2202      	movs	r2, #2
    204a:	2100      	movs	r1, #0
    204c:	0020      	movs	r0, r4
    204e:	4d14      	ldr	r5, [pc, #80]	; (20a0 <STACK_SIZE+0xa0>)
    2050:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    2052:	2200      	movs	r2, #0
    2054:	2100      	movs	r1, #0
    2056:	0020      	movs	r0, r4
    2058:	47a8      	blx	r5
	 usb_device_endpoint_enable_callback(module_inst,0,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL);
    205a:	2201      	movs	r2, #1
    205c:	2100      	movs	r1, #0
    205e:	0020      	movs	r0, r4
    2060:	47a8      	blx	r5
 * \param lpm_mode    LPM mode
 */
static inline void usb_device_set_lpm_mode(struct usb_module *module_inst,
		enum usb_device_lpm_mode lpm_mode)
{
	module_inst->hw->DEVICE.CTRLB.bit.LPMHDSK = lpm_mode;
    2062:	6822      	ldr	r2, [r4, #0]
    2064:	8911      	ldrh	r1, [r2, #8]
    2066:	4b0f      	ldr	r3, [pc, #60]	; (20a4 <STACK_SIZE+0xa4>)
    2068:	400b      	ands	r3, r1
    206a:	2180      	movs	r1, #128	; 0x80
    206c:	00c9      	lsls	r1, r1, #3
    206e:	430b      	orrs	r3, r1
    2070:	8113      	strh	r3, [r2, #8]
#ifdef  USB_DEVICE_LPM_SUPPORT
	 // Enable LPM feature
	 usb_device_set_lpm_mode(module_inst, USB_DEVICE_LPM_ACK);
#endif

	 udd_ep_control_state = UDD_EPCTRL_SETUP;
    2072:	4b0d      	ldr	r3, [pc, #52]	; (20a8 <STACK_SIZE+0xa8>)
    2074:	701e      	strb	r6, [r3, #0]
{
	// Reset USB Device Stack Core
	udc_reset();
	usb_device_set_address(module_inst,0);
	udd_ctrl_ep_enable(module_inst);
}
    2076:	b002      	add	sp, #8
    2078:	bd70      	pop	{r4, r5, r6, pc}
    207a:	46c0      	nop			; (mov r8, r8)
    207c:	0000077d 	.word	0x0000077d
    2080:	00002af9 	.word	0x00002af9
    2084:	00002b09 	.word	0x00002b09
    2088:	2000039c 	.word	0x2000039c
    208c:	00002f11 	.word	0x00002f11
    2090:	000021e1 	.word	0x000021e1
    2094:	000028f1 	.word	0x000028f1
    2098:	000024f9 	.word	0x000024f9
    209c:	000020e9 	.word	0x000020e9
    20a0:	00002941 	.word	0x00002941
    20a4:	fffff3ff 	.word	0xfffff3ff
    20a8:	2000016e 	.word	0x2000016e

000020ac <udd_ctrl_send_zlp_in>:

/**
 * \brief Control Endpoint send out zero length packet
 */
static void udd_ctrl_send_zlp_in(void)
{
    20ac:	b510      	push	{r4, lr}
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
    20ae:	2203      	movs	r2, #3
    20b0:	4b07      	ldr	r3, [pc, #28]	; (20d0 <udd_ctrl_send_zlp_in+0x24>)
    20b2:	701a      	strb	r2, [r3, #0]
	usb_device_endpoint_setup_buffer_job(&usb_device,udd_ctrl_buffer);
    20b4:	4c07      	ldr	r4, [pc, #28]	; (20d4 <udd_ctrl_send_zlp_in+0x28>)
    20b6:	4908      	ldr	r1, [pc, #32]	; (20d8 <udd_ctrl_send_zlp_in+0x2c>)
    20b8:	0020      	movs	r0, r4
    20ba:	4b08      	ldr	r3, [pc, #32]	; (20dc <udd_ctrl_send_zlp_in+0x30>)
    20bc:	4798      	blx	r3
	usb_device_endpoint_write_buffer_job(&usb_device,0,udd_g_ctrlreq.payload,0);
    20be:	4b08      	ldr	r3, [pc, #32]	; (20e0 <udd_ctrl_send_zlp_in+0x34>)
    20c0:	689a      	ldr	r2, [r3, #8]
    20c2:	2300      	movs	r3, #0
    20c4:	2100      	movs	r1, #0
    20c6:	0020      	movs	r0, r4
    20c8:	4c06      	ldr	r4, [pc, #24]	; (20e4 <udd_ctrl_send_zlp_in+0x38>)
    20ca:	47a0      	blx	r4
}
    20cc:	bd10      	pop	{r4, pc}
    20ce:	46c0      	nop			; (mov r8, r8)
    20d0:	2000016e 	.word	0x2000016e
    20d4:	2000021c 	.word	0x2000021c
    20d8:	2000039c 	.word	0x2000039c
    20dc:	00002f11 	.word	0x00002f11
    20e0:	20000384 	.word	0x20000384
    20e4:	00002e75 	.word	0x00002e75

000020e8 <_usb_ep0_on_tansfer_fail>:
 * \brief Control endpoint transfer fail callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_tansfer_fail(struct usb_module *module_inst, void* pointer)
{
    20e8:	b510      	push	{r4, lr}
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if(ep_callback_para->endpoint_address & USB_EP_DIR_IN) {
    20ea:	7989      	ldrb	r1, [r1, #6]
    20ec:	b24b      	sxtb	r3, r1
    20ee:	2b00      	cmp	r3, #0
    20f0:	da0c      	bge.n	210c <_usb_ep0_on_tansfer_fail+0x24>
 */
static void udd_ctrl_underflow(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    20f2:	4b0d      	ldr	r3, [pc, #52]	; (2128 <_usb_ep0_on_tansfer_fail+0x40>)
    20f4:	781b      	ldrb	r3, [r3, #0]
    20f6:	2b01      	cmp	r3, #1
    20f8:	d102      	bne.n	2100 <_usb_ep0_on_tansfer_fail+0x18>
		/* Host want to stop OUT transaction
		 * then stop to wait OUT data phase and wait IN ZLP handshake */
		udd_ctrl_send_zlp_in();
    20fa:	4b0c      	ldr	r3, [pc, #48]	; (212c <_usb_ep0_on_tansfer_fail+0x44>)
    20fc:	4798      	blx	r3
    20fe:	e012      	b.n	2126 <_usb_ep0_on_tansfer_fail+0x3e>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2100:	2b04      	cmp	r3, #4
    2102:	d110      	bne.n	2126 <_usb_ep0_on_tansfer_fail+0x3e>
		/* A OUT handshake is waiting by device,
		 * but host want extra IN data then stall extra IN data */
		usb_device_endpoint_set_halt(&usb_device, ep_callback_para->endpoint_address);
    2104:	480a      	ldr	r0, [pc, #40]	; (2130 <_usb_ep0_on_tansfer_fail+0x48>)
    2106:	4b0b      	ldr	r3, [pc, #44]	; (2134 <_usb_ep0_on_tansfer_fail+0x4c>)
    2108:	4798      	blx	r3
    210a:	e00c      	b.n	2126 <_usb_ep0_on_tansfer_fail+0x3e>
 */
static void udd_ctrl_overflow(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    210c:	4b06      	ldr	r3, [pc, #24]	; (2128 <_usb_ep0_on_tansfer_fail+0x40>)
    210e:	781b      	ldrb	r3, [r3, #0]
    2110:	2b02      	cmp	r3, #2
    2112:	d103      	bne.n	211c <_usb_ep0_on_tansfer_fail+0x34>
		/* Host want to stop IN transaction
		 * then stop to wait IN data phase and wait OUT ZLP handshake */
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2114:	2204      	movs	r2, #4
    2116:	4b04      	ldr	r3, [pc, #16]	; (2128 <_usb_ep0_on_tansfer_fail+0x40>)
    2118:	701a      	strb	r2, [r3, #0]
    211a:	e004      	b.n	2126 <_usb_ep0_on_tansfer_fail+0x3e>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    211c:	2b03      	cmp	r3, #3
    211e:	d102      	bne.n	2126 <_usb_ep0_on_tansfer_fail+0x3e>
		/* A IN handshake is waiting by device,
		 * but host want extra OUT data then stall extra OUT data and following status stage */
		usb_device_endpoint_set_halt(&usb_device, ep_callback_para->endpoint_address);
    2120:	4803      	ldr	r0, [pc, #12]	; (2130 <_usb_ep0_on_tansfer_fail+0x48>)
    2122:	4b04      	ldr	r3, [pc, #16]	; (2134 <_usb_ep0_on_tansfer_fail+0x4c>)
    2124:	4798      	blx	r3
	if(ep_callback_para->endpoint_address & USB_EP_DIR_IN) {
		udd_ctrl_underflow(pointer);
	} else {
		udd_ctrl_overflow(pointer);
	}
}
    2126:	bd10      	pop	{r4, pc}
    2128:	2000016e 	.word	0x2000016e
    212c:	000020ad 	.word	0x000020ad
    2130:	2000021c 	.word	0x2000021c
    2134:	00002dc5 	.word	0x00002dc5

00002138 <udd_ctrl_in_sent>:

/**
 * \brief Process control endpoint IN transaction
 */
static void udd_ctrl_in_sent(void)
{
    2138:	b570      	push	{r4, r5, r6, lr}
	static bool b_shortpacket = false;
	uint16_t nb_remain;

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    213a:	4b20      	ldr	r3, [pc, #128]	; (21bc <udd_ctrl_in_sent+0x84>)
    213c:	881a      	ldrh	r2, [r3, #0]
    213e:	4b20      	ldr	r3, [pc, #128]	; (21c0 <udd_ctrl_in_sent+0x88>)
    2140:	899c      	ldrh	r4, [r3, #12]
    2142:	1aa4      	subs	r4, r4, r2
    2144:	b2a4      	uxth	r4, r4

	if (0 == nb_remain) {
    2146:	2c00      	cmp	r4, #0
    2148:	d120      	bne.n	218c <udd_ctrl_in_sent+0x54>
		/* All content of current buffer payload are sent Update number of total data sending by previous payload buffer */
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    214a:	491e      	ldr	r1, [pc, #120]	; (21c4 <udd_ctrl_in_sent+0x8c>)
    214c:	880b      	ldrh	r3, [r1, #0]
    214e:	18d3      	adds	r3, r2, r3
    2150:	b29b      	uxth	r3, r3
    2152:	800b      	strh	r3, [r1, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans) || b_shortpacket) {
    2154:	4a1a      	ldr	r2, [pc, #104]	; (21c0 <udd_ctrl_in_sent+0x88>)
    2156:	88d2      	ldrh	r2, [r2, #6]
    2158:	429a      	cmp	r2, r3
    215a:	d003      	beq.n	2164 <udd_ctrl_in_sent+0x2c>
    215c:	4b1a      	ldr	r3, [pc, #104]	; (21c8 <udd_ctrl_in_sent+0x90>)
    215e:	781b      	ldrb	r3, [r3, #0]
    2160:	2b00      	cmp	r3, #0
    2162:	d007      	beq.n	2174 <udd_ctrl_in_sent+0x3c>
			/* All data requested are transferred or a short packet has been sent, then it is the end of data phase.
			 * Generate an OUT ZLP for handshake phase */
			udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2164:	2204      	movs	r2, #4
    2166:	4b19      	ldr	r3, [pc, #100]	; (21cc <udd_ctrl_in_sent+0x94>)
    2168:	701a      	strb	r2, [r3, #0]
			usb_device_endpoint_setup_buffer_job(&usb_device,udd_ctrl_buffer);
    216a:	4919      	ldr	r1, [pc, #100]	; (21d0 <udd_ctrl_in_sent+0x98>)
    216c:	4819      	ldr	r0, [pc, #100]	; (21d4 <udd_ctrl_in_sent+0x9c>)
    216e:	4b1a      	ldr	r3, [pc, #104]	; (21d8 <udd_ctrl_in_sent+0xa0>)
    2170:	4798      	blx	r3
			return;
    2172:	e022      	b.n	21ba <udd_ctrl_in_sent+0x82>
		}
		/* Need of new buffer because the data phase is not complete */
		if ((!udd_g_ctrlreq.over_under_run) || (!udd_g_ctrlreq.over_under_run())) {
    2174:	4b12      	ldr	r3, [pc, #72]	; (21c0 <udd_ctrl_in_sent+0x88>)
    2176:	695b      	ldr	r3, [r3, #20]
    2178:	2b00      	cmp	r3, #0
    217a:	d00e      	beq.n	219a <udd_ctrl_in_sent+0x62>
    217c:	4798      	blx	r3
    217e:	2800      	cmp	r0, #0
    2180:	d00b      	beq.n	219a <udd_ctrl_in_sent+0x62>
			/* Under run then send zlp on IN
			 * Here nb_remain=0, this allows to send a IN ZLP */
		} else {
			/* A new payload buffer is given */
			udd_ctrl_payload_nb_trans = 0;
    2182:	2200      	movs	r2, #0
    2184:	4b0d      	ldr	r3, [pc, #52]	; (21bc <udd_ctrl_in_sent+0x84>)
    2186:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
    2188:	4b0d      	ldr	r3, [pc, #52]	; (21c0 <udd_ctrl_in_sent+0x88>)
    218a:	899c      	ldrh	r4, [r3, #12]
		}
	}

	/* Continue transfer and send next data */
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
    218c:	2c07      	cmp	r4, #7
    218e:	d904      	bls.n	219a <udd_ctrl_in_sent+0x62>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
    2190:	2200      	movs	r2, #0
    2192:	4b0d      	ldr	r3, [pc, #52]	; (21c8 <udd_ctrl_in_sent+0x90>)
    2194:	701a      	strb	r2, [r3, #0]
		}
	}

	/* Continue transfer and send next data */
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
    2196:	2408      	movs	r4, #8
    2198:	e002      	b.n	21a0 <udd_ctrl_in_sent+0x68>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
    219a:	2201      	movs	r2, #1
    219c:	4b0a      	ldr	r3, [pc, #40]	; (21c8 <udd_ctrl_in_sent+0x90>)
    219e:	701a      	strb	r2, [r3, #0]
	}

	/* Link payload buffer directly on USB hardware */
	usb_device_endpoint_write_buffer_job(&usb_device,0,udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans,nb_remain);
    21a0:	4d06      	ldr	r5, [pc, #24]	; (21bc <udd_ctrl_in_sent+0x84>)
    21a2:	882b      	ldrh	r3, [r5, #0]
    21a4:	4a06      	ldr	r2, [pc, #24]	; (21c0 <udd_ctrl_in_sent+0x88>)
    21a6:	6892      	ldr	r2, [r2, #8]
    21a8:	18d2      	adds	r2, r2, r3
    21aa:	0023      	movs	r3, r4
    21ac:	2100      	movs	r1, #0
    21ae:	4809      	ldr	r0, [pc, #36]	; (21d4 <udd_ctrl_in_sent+0x9c>)
    21b0:	4e0a      	ldr	r6, [pc, #40]	; (21dc <udd_ctrl_in_sent+0xa4>)
    21b2:	47b0      	blx	r6

	udd_ctrl_payload_nb_trans += nb_remain;
    21b4:	882b      	ldrh	r3, [r5, #0]
    21b6:	18e4      	adds	r4, r4, r3
    21b8:	802c      	strh	r4, [r5, #0]
}
    21ba:	bd70      	pop	{r4, r5, r6, pc}
    21bc:	2000016c 	.word	0x2000016c
    21c0:	20000384 	.word	0x20000384
    21c4:	20000140 	.word	0x20000140
    21c8:	20000142 	.word	0x20000142
    21cc:	2000016e 	.word	0x2000016e
    21d0:	2000039c 	.word	0x2000039c
    21d4:	2000021c 	.word	0x2000021c
    21d8:	00002f11 	.word	0x00002f11
    21dc:	00002e75 	.word	0x00002e75

000021e0 <_usb_ep0_on_setup>:
 * \brief     Endpoint 0 (control) SETUP received callback
 * \param[in] module_inst pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_setup(struct usb_module *module_inst, void* pointer)
{
    21e0:	b510      	push	{r4, lr}
    21e2:	000c      	movs	r4, r1
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
    21e4:	4b2c      	ldr	r3, [pc, #176]	; (2298 <_usb_ep0_on_setup+0xb8>)
    21e6:	781b      	ldrb	r3, [r3, #0]
    21e8:	2b00      	cmp	r3, #0
    21ea:	d007      	beq.n	21fc <_usb_ep0_on_setup+0x1c>
		if (NULL != udd_g_ctrlreq.callback) {
    21ec:	4b2b      	ldr	r3, [pc, #172]	; (229c <_usb_ep0_on_setup+0xbc>)
    21ee:	691b      	ldr	r3, [r3, #16]
    21f0:	2b00      	cmp	r3, #0
    21f2:	d000      	beq.n	21f6 <_usb_ep0_on_setup+0x16>
			udd_g_ctrlreq.callback();
    21f4:	4798      	blx	r3
		}
		udd_ep_control_state = UDD_EPCTRL_SETUP;
    21f6:	2200      	movs	r2, #0
    21f8:	4b27      	ldr	r3, [pc, #156]	; (2298 <_usb_ep0_on_setup+0xb8>)
    21fa:	701a      	strb	r2, [r3, #0]
	}
	if ( 8 != ep_callback_para->received_bytes) {
    21fc:	8823      	ldrh	r3, [r4, #0]
    21fe:	2b08      	cmp	r3, #8
    2200:	d002      	beq.n	2208 <_usb_ep0_on_setup+0x28>
		udd_ctrl_stall_data();
    2202:	4b27      	ldr	r3, [pc, #156]	; (22a0 <_usb_ep0_on_setup+0xc0>)
    2204:	4798      	blx	r3
		return;
    2206:	e045      	b.n	2294 <_usb_ep0_on_setup+0xb4>
/**
 * \brief Control Endpoint translate the data in buffer into Device Request Struct
 */
static void udd_ctrl_fetch_ram(void)
{
	udd_g_ctrlreq.req.bmRequestType = udd_ctrl_buffer[0];
    2208:	4a24      	ldr	r2, [pc, #144]	; (229c <_usb_ep0_on_setup+0xbc>)
    220a:	4b26      	ldr	r3, [pc, #152]	; (22a4 <_usb_ep0_on_setup+0xc4>)
    220c:	7819      	ldrb	r1, [r3, #0]
    220e:	7011      	strb	r1, [r2, #0]
	udd_g_ctrlreq.req.bRequest = udd_ctrl_buffer[1];
    2210:	7859      	ldrb	r1, [r3, #1]
    2212:	7051      	strb	r1, [r2, #1]
	udd_g_ctrlreq.req.wValue = ((uint16_t)(udd_ctrl_buffer[3]) << 8) + udd_ctrl_buffer[2];
    2214:	78d9      	ldrb	r1, [r3, #3]
    2216:	0209      	lsls	r1, r1, #8
    2218:	7898      	ldrb	r0, [r3, #2]
    221a:	1841      	adds	r1, r0, r1
    221c:	8051      	strh	r1, [r2, #2]
	udd_g_ctrlreq.req.wIndex = ((uint16_t)(udd_ctrl_buffer[5]) << 8) + udd_ctrl_buffer[4];
    221e:	7959      	ldrb	r1, [r3, #5]
    2220:	0209      	lsls	r1, r1, #8
    2222:	7918      	ldrb	r0, [r3, #4]
    2224:	1841      	adds	r1, r0, r1
    2226:	8091      	strh	r1, [r2, #4]
	udd_g_ctrlreq.req.wLength = ((uint16_t)(udd_ctrl_buffer[7]) << 8) + udd_ctrl_buffer[6];
    2228:	79d9      	ldrb	r1, [r3, #7]
    222a:	0209      	lsls	r1, r1, #8
    222c:	799b      	ldrb	r3, [r3, #6]
    222e:	185b      	adds	r3, r3, r1
    2230:	80d3      	strh	r3, [r2, #6]
	if ( 8 != ep_callback_para->received_bytes) {
		udd_ctrl_stall_data();
		return;
	} else {
		udd_ctrl_fetch_ram();
		if (false == udc_process_setup()) {
    2232:	4b1d      	ldr	r3, [pc, #116]	; (22a8 <_usb_ep0_on_setup+0xc8>)
    2234:	4798      	blx	r3
    2236:	2800      	cmp	r0, #0
    2238:	d102      	bne.n	2240 <_usb_ep0_on_setup+0x60>
			udd_ctrl_stall_data();
    223a:	4b19      	ldr	r3, [pc, #100]	; (22a0 <_usb_ep0_on_setup+0xc0>)
    223c:	4798      	blx	r3
			return;
    223e:	e029      	b.n	2294 <_usb_ep0_on_setup+0xb4>
		} else if (Udd_setup_is_in()) {
    2240:	4b16      	ldr	r3, [pc, #88]	; (229c <_usb_ep0_on_setup+0xbc>)
    2242:	781b      	ldrb	r3, [r3, #0]
    2244:	2b7f      	cmp	r3, #127	; 0x7f
    2246:	d910      	bls.n	226a <_usb_ep0_on_setup+0x8a>
			udd_ctrl_prev_payload_nb_trans = 0;
    2248:	2300      	movs	r3, #0
    224a:	4a18      	ldr	r2, [pc, #96]	; (22ac <_usb_ep0_on_setup+0xcc>)
    224c:	8013      	strh	r3, [r2, #0]
			udd_ctrl_payload_nb_trans = 0;
    224e:	4a18      	ldr	r2, [pc, #96]	; (22b0 <_usb_ep0_on_setup+0xd0>)
    2250:	8013      	strh	r3, [r2, #0]
			udd_ep_control_state = UDD_EPCTRL_DATA_IN;
    2252:	2202      	movs	r2, #2
    2254:	4b10      	ldr	r3, [pc, #64]	; (2298 <_usb_ep0_on_setup+0xb8>)
    2256:	701a      	strb	r2, [r3, #0]
			usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    2258:	2308      	movs	r3, #8
    225a:	4a12      	ldr	r2, [pc, #72]	; (22a4 <_usb_ep0_on_setup+0xc4>)
    225c:	2100      	movs	r1, #0
    225e:	4815      	ldr	r0, [pc, #84]	; (22b4 <_usb_ep0_on_setup+0xd4>)
    2260:	4c15      	ldr	r4, [pc, #84]	; (22b8 <_usb_ep0_on_setup+0xd8>)
    2262:	47a0      	blx	r4
			udd_ctrl_in_sent();
    2264:	4b15      	ldr	r3, [pc, #84]	; (22bc <_usb_ep0_on_setup+0xdc>)
    2266:	4798      	blx	r3
    2268:	e014      	b.n	2294 <_usb_ep0_on_setup+0xb4>
		} else {
			if(0 == udd_g_ctrlreq.req.wLength) {
    226a:	4b0c      	ldr	r3, [pc, #48]	; (229c <_usb_ep0_on_setup+0xbc>)
    226c:	88db      	ldrh	r3, [r3, #6]
    226e:	2b00      	cmp	r3, #0
    2270:	d102      	bne.n	2278 <_usb_ep0_on_setup+0x98>
				udd_ctrl_send_zlp_in();
    2272:	4b13      	ldr	r3, [pc, #76]	; (22c0 <_usb_ep0_on_setup+0xe0>)
    2274:	4798      	blx	r3
				return;
    2276:	e00d      	b.n	2294 <_usb_ep0_on_setup+0xb4>
			} else {
				udd_ctrl_prev_payload_nb_trans = 0;
    2278:	2300      	movs	r3, #0
    227a:	4a0c      	ldr	r2, [pc, #48]	; (22ac <_usb_ep0_on_setup+0xcc>)
    227c:	8013      	strh	r3, [r2, #0]
				udd_ctrl_payload_nb_trans = 0;
    227e:	4a0c      	ldr	r2, [pc, #48]	; (22b0 <_usb_ep0_on_setup+0xd0>)
    2280:	8013      	strh	r3, [r2, #0]
				udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
    2282:	2201      	movs	r2, #1
    2284:	4b04      	ldr	r3, [pc, #16]	; (2298 <_usb_ep0_on_setup+0xb8>)
    2286:	701a      	strb	r2, [r3, #0]
				/* Initialize buffer size and enable OUT bank */
				usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    2288:	2308      	movs	r3, #8
    228a:	4a06      	ldr	r2, [pc, #24]	; (22a4 <_usb_ep0_on_setup+0xc4>)
    228c:	2100      	movs	r1, #0
    228e:	4809      	ldr	r0, [pc, #36]	; (22b4 <_usb_ep0_on_setup+0xd4>)
    2290:	4c09      	ldr	r4, [pc, #36]	; (22b8 <_usb_ep0_on_setup+0xd8>)
    2292:	47a0      	blx	r4
			}
		}
	}
}
    2294:	bd10      	pop	{r4, pc}
    2296:	46c0      	nop			; (mov r8, r8)
    2298:	2000016e 	.word	0x2000016e
    229c:	20000384 	.word	0x20000384
    22a0:	00001f09 	.word	0x00001f09
    22a4:	2000039c 	.word	0x2000039c
    22a8:	00000819 	.word	0x00000819
    22ac:	20000140 	.word	0x20000140
    22b0:	2000016c 	.word	0x2000016c
    22b4:	2000021c 	.word	0x2000021c
    22b8:	00002ec5 	.word	0x00002ec5
    22bc:	00002139 	.word	0x00002139
    22c0:	000020ad 	.word	0x000020ad

000022c4 <_usb_on_sof_notify>:
 * \brief Control endpoint SOF callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_sof_notify(struct usb_module *module_inst, void *pointer)
{
    22c4:	b510      	push	{r4, lr}
	udc_sof_notify();
    22c6:	4b02      	ldr	r3, [pc, #8]	; (22d0 <_usb_on_sof_notify+0xc>)
    22c8:	4798      	blx	r3
#ifdef UDC_SOF_EVENT
	UDC_SOF_EVENT();
    22ca:	4b02      	ldr	r3, [pc, #8]	; (22d4 <_usb_on_sof_notify+0x10>)
    22cc:	4798      	blx	r3
#endif
}
    22ce:	bd10      	pop	{r4, pc}
    22d0:	000007d9 	.word	0x000007d9
    22d4:	000041d5 	.word	0x000041d5

000022d8 <_usb_on_suspend>:
 * \brief Control endpoint Suspend callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the callback parameter from driver layer.
 */
static void _usb_on_suspend(struct usb_module *module_inst, void *pointer)
{
    22d8:	b510      	push	{r4, lr}
	usb_device_disable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    22da:	4c07      	ldr	r4, [pc, #28]	; (22f8 <_usb_on_suspend+0x20>)
    22dc:	2104      	movs	r1, #4
    22de:	0020      	movs	r0, r4
    22e0:	4b06      	ldr	r3, [pc, #24]	; (22fc <_usb_on_suspend+0x24>)
    22e2:	4798      	blx	r3
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    22e4:	2102      	movs	r1, #2
    22e6:	0020      	movs	r0, r4
    22e8:	4b05      	ldr	r3, [pc, #20]	; (2300 <_usb_on_suspend+0x28>)
    22ea:	4798      	blx	r3
	udd_sleep_mode(UDD_STATE_SUSPEND);
    22ec:	2001      	movs	r0, #1
    22ee:	4b05      	ldr	r3, [pc, #20]	; (2304 <_usb_on_suspend+0x2c>)
    22f0:	4798      	blx	r3
#ifdef UDC_SUSPEND_EVENT
	UDC_SUSPEND_EVENT();
    22f2:	4b05      	ldr	r3, [pc, #20]	; (2308 <_usb_on_suspend+0x30>)
    22f4:	4798      	blx	r3
#endif
}
    22f6:	bd10      	pop	{r4, pc}
    22f8:	2000021c 	.word	0x2000021c
    22fc:	000028d5 	.word	0x000028d5
    2300:	000028b5 	.word	0x000028b5
    2304:	00001c95 	.word	0x00001c95
    2308:	000041bd 	.word	0x000041bd

0000230c <udd_ep_abort>:
		udd_ep_trans_out_next(pointer);
	}
}

void udd_ep_abort(udd_ep_id_t ep)
{
    230c:	b510      	push	{r4, lr}
    230e:	0004      	movs	r4, r0
	udd_ep_job_t *ptr_job;

	usb_device_endpoint_abort_job(&usb_device, ep);
    2310:	0001      	movs	r1, r0
    2312:	480a      	ldr	r0, [pc, #40]	; (233c <udd_ep_abort+0x30>)
    2314:	4b0a      	ldr	r3, [pc, #40]	; (2340 <udd_ep_abort+0x34>)
    2316:	4798      	blx	r3

	/* Job complete then call callback */
	ptr_job = udd_ep_get_job(ep);
    2318:	0020      	movs	r0, r4
    231a:	4b0a      	ldr	r3, [pc, #40]	; (2344 <udd_ep_abort+0x38>)
    231c:	4798      	blx	r3
	if (!ptr_job->busy) {
    231e:	7c83      	ldrb	r3, [r0, #18]
    2320:	07db      	lsls	r3, r3, #31
    2322:	d50a      	bpl.n	233a <udd_ep_abort+0x2e>
		return;
	}
	ptr_job->busy = false;
    2324:	7c83      	ldrb	r3, [r0, #18]
    2326:	2201      	movs	r2, #1
    2328:	4393      	bics	r3, r2
    232a:	7483      	strb	r3, [r0, #18]
	if (NULL != ptr_job->call_trans) {
    232c:	6803      	ldr	r3, [r0, #0]
    232e:	2b00      	cmp	r3, #0
    2330:	d003      	beq.n	233a <udd_ep_abort+0x2e>
		/* It can be a Transfer or stall callback */
		ptr_job->call_trans(UDD_EP_TRANSFER_ABORT, ptr_job->nb_trans, ep);
    2332:	68c1      	ldr	r1, [r0, #12]
    2334:	0022      	movs	r2, r4
    2336:	2001      	movs	r0, #1
    2338:	4798      	blx	r3
	}
}
    233a:	bd10      	pop	{r4, pc}
    233c:	2000021c 	.word	0x2000021c
    2340:	00002d61 	.word	0x00002d61
    2344:	00001d41 	.word	0x00001d41

00002348 <udd_get_frame_number>:
 * \param module_inst Pointer to USB device module instance
 * \return USB device frame number value.
 */
static inline uint16_t usb_device_get_frame_number(struct usb_module *module_inst)
{
	return ((uint16_t)(module_inst->hw->DEVICE.FNUM.bit.FNUM));
    2348:	4b02      	ldr	r3, [pc, #8]	; (2354 <udd_get_frame_number+0xc>)
    234a:	681b      	ldr	r3, [r3, #0]
    234c:	8a18      	ldrh	r0, [r3, #16]
    234e:	0480      	lsls	r0, r0, #18
    2350:	0d40      	lsrs	r0, r0, #21
}

uint16_t udd_get_frame_number(void)
{
	return usb_device_get_frame_number(&usb_device);
}
    2352:	4770      	bx	lr
    2354:	2000021c 	.word	0x2000021c

00002358 <udd_ep_free>:
{
	return usb_device_get_micro_frame_number(&usb_device);
}

void udd_ep_free(udd_ep_id_t ep)
{
    2358:	b570      	push	{r4, r5, r6, lr}
    235a:	b082      	sub	sp, #8
    235c:	0004      	movs	r4, r0
	struct usb_device_endpoint_config config_ep;
	usb_device_endpoint_get_config_defaults(&config_ep);
    235e:	ad01      	add	r5, sp, #4
    2360:	0028      	movs	r0, r5
    2362:	4b0d      	ldr	r3, [pc, #52]	; (2398 <udd_ep_free+0x40>)
    2364:	4798      	blx	r3

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
	udd_ep_abort(ep);
    2366:	0020      	movs	r0, r4
    2368:	4b0c      	ldr	r3, [pc, #48]	; (239c <udd_ep_free+0x44>)
    236a:	4798      	blx	r3

	config_ep.ep_address = ep;
    236c:	702c      	strb	r4, [r5, #0]
	config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_DISABLE;
    236e:	2300      	movs	r3, #0
    2370:	70eb      	strb	r3, [r5, #3]
	usb_device_endpoint_set_config(&usb_device, &config_ep);
    2372:	4e0b      	ldr	r6, [pc, #44]	; (23a0 <udd_ep_free+0x48>)
    2374:	0029      	movs	r1, r5
    2376:	0030      	movs	r0, r6
    2378:	4b0a      	ldr	r3, [pc, #40]	; (23a4 <udd_ep_free+0x4c>)
    237a:	4798      	blx	r3
	usb_device_endpoint_unregister_callback(&usb_device,ep_num,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    237c:	210f      	movs	r1, #15
    237e:	4021      	ands	r1, r4
    2380:	2200      	movs	r2, #0
    2382:	0030      	movs	r0, r6
    2384:	4b08      	ldr	r3, [pc, #32]	; (23a8 <udd_ep_free+0x50>)
    2386:	4798      	blx	r3
	usb_device_endpoint_disable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    2388:	2200      	movs	r2, #0
    238a:	0021      	movs	r1, r4
    238c:	0030      	movs	r0, r6
    238e:	4b07      	ldr	r3, [pc, #28]	; (23ac <udd_ep_free+0x54>)
    2390:	4798      	blx	r3
}
    2392:	b002      	add	sp, #8
    2394:	bd70      	pop	{r4, r5, r6, pc}
    2396:	46c0      	nop			; (mov r8, r8)
    2398:	00002af9 	.word	0x00002af9
    239c:	0000230d 	.word	0x0000230d
    23a0:	2000021c 	.word	0x2000021c
    23a4:	00002b09 	.word	0x00002b09
    23a8:	00002919 	.word	0x00002919
    23ac:	00002a1d 	.word	0x00002a1d

000023b0 <udd_ep_alloc>:

bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes, uint16_t MaxEndpointSize)
{
    23b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    23b2:	b083      	sub	sp, #12
    23b4:	0006      	movs	r6, r0
    23b6:	000c      	movs	r4, r1
    23b8:	0015      	movs	r5, r2
	struct usb_device_endpoint_config config_ep;
	usb_device_endpoint_get_config_defaults(&config_ep);
    23ba:	af01      	add	r7, sp, #4
    23bc:	0038      	movs	r0, r7
    23be:	4b36      	ldr	r3, [pc, #216]	; (2498 <udd_ep_alloc+0xe8>)
    23c0:	4798      	blx	r3

	config_ep.ep_address = ep;
    23c2:	703e      	strb	r6, [r7, #0]

	if(MaxEndpointSize <= 8) {
    23c4:	2d08      	cmp	r5, #8
    23c6:	d803      	bhi.n	23d0 <udd_ep_alloc+0x20>
		config_ep.ep_size = USB_ENDPOINT_8_BYTE;
    23c8:	2200      	movs	r2, #0
    23ca:	ab01      	add	r3, sp, #4
    23cc:	705a      	strb	r2, [r3, #1]
    23ce:	e02e      	b.n	242e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 16) {
    23d0:	2d10      	cmp	r5, #16
    23d2:	d803      	bhi.n	23dc <udd_ep_alloc+0x2c>
		config_ep.ep_size = USB_ENDPOINT_16_BYTE;
    23d4:	2201      	movs	r2, #1
    23d6:	ab01      	add	r3, sp, #4
    23d8:	705a      	strb	r2, [r3, #1]
    23da:	e028      	b.n	242e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 32) {
    23dc:	2d20      	cmp	r5, #32
    23de:	d803      	bhi.n	23e8 <udd_ep_alloc+0x38>
		config_ep.ep_size = USB_ENDPOINT_32_BYTE;
    23e0:	2202      	movs	r2, #2
    23e2:	ab01      	add	r3, sp, #4
    23e4:	705a      	strb	r2, [r3, #1]
    23e6:	e022      	b.n	242e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 64) {
    23e8:	2d40      	cmp	r5, #64	; 0x40
    23ea:	d803      	bhi.n	23f4 <udd_ep_alloc+0x44>
		config_ep.ep_size = USB_ENDPOINT_64_BYTE;
    23ec:	2203      	movs	r2, #3
    23ee:	ab01      	add	r3, sp, #4
    23f0:	705a      	strb	r2, [r3, #1]
    23f2:	e01c      	b.n	242e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 128) {
    23f4:	2d80      	cmp	r5, #128	; 0x80
    23f6:	d803      	bhi.n	2400 <udd_ep_alloc+0x50>
		config_ep.ep_size = USB_ENDPOINT_128_BYTE;
    23f8:	2204      	movs	r2, #4
    23fa:	ab01      	add	r3, sp, #4
    23fc:	705a      	strb	r2, [r3, #1]
    23fe:	e016      	b.n	242e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 256) {
    2400:	2380      	movs	r3, #128	; 0x80
    2402:	005b      	lsls	r3, r3, #1
    2404:	429d      	cmp	r5, r3
    2406:	d803      	bhi.n	2410 <udd_ep_alloc+0x60>
		config_ep.ep_size = USB_ENDPOINT_256_BYTE;
    2408:	2205      	movs	r2, #5
    240a:	ab01      	add	r3, sp, #4
    240c:	705a      	strb	r2, [r3, #1]
    240e:	e00e      	b.n	242e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 512) {
    2410:	2380      	movs	r3, #128	; 0x80
    2412:	009b      	lsls	r3, r3, #2
    2414:	429d      	cmp	r5, r3
    2416:	d803      	bhi.n	2420 <udd_ep_alloc+0x70>
		config_ep.ep_size = USB_ENDPOINT_512_BYTE;
    2418:	2206      	movs	r2, #6
    241a:	ab01      	add	r3, sp, #4
    241c:	705a      	strb	r2, [r3, #1]
    241e:	e006      	b.n	242e <udd_ep_alloc+0x7e>
	} else if(MaxEndpointSize <= 1023) {
		config_ep.ep_size = USB_ENDPOINT_1023_BYTE;
	} else {
		return false;
    2420:	2300      	movs	r3, #0
		config_ep.ep_size = USB_ENDPOINT_128_BYTE;
	} else if(MaxEndpointSize <= 256) {
		config_ep.ep_size = USB_ENDPOINT_256_BYTE;
	} else if(MaxEndpointSize <= 512) {
		config_ep.ep_size = USB_ENDPOINT_512_BYTE;
	} else if(MaxEndpointSize <= 1023) {
    2422:	4a1e      	ldr	r2, [pc, #120]	; (249c <udd_ep_alloc+0xec>)
    2424:	4295      	cmp	r5, r2
    2426:	d833      	bhi.n	2490 <udd_ep_alloc+0xe0>
		config_ep.ep_size = USB_ENDPOINT_1023_BYTE;
    2428:	2207      	movs	r2, #7
    242a:	ab01      	add	r3, sp, #4
    242c:	705a      	strb	r2, [r3, #1]
	} else {
		return false;
	}
	udd_ep_job_t *ptr_job = udd_ep_get_job(ep);
    242e:	0030      	movs	r0, r6
    2430:	4b1b      	ldr	r3, [pc, #108]	; (24a0 <udd_ep_alloc+0xf0>)
    2432:	4798      	blx	r3
	ptr_job->ep_size = MaxEndpointSize;
    2434:	8205      	strh	r5, [r0, #16]

	bmAttributes = bmAttributes & USB_EP_TYPE_MASK;
    2436:	2103      	movs	r1, #3
    2438:	4021      	ands	r1, r4

	/* Check endpoint type */
	if(USB_EP_TYPE_ISOCHRONOUS == bmAttributes) {
    243a:	2901      	cmp	r1, #1
    243c:	d103      	bne.n	2446 <udd_ep_alloc+0x96>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS;
    243e:	2202      	movs	r2, #2
    2440:	ab01      	add	r3, sp, #4
    2442:	70da      	strb	r2, [r3, #3]
    2444:	e00b      	b.n	245e <udd_ep_alloc+0xae>
	} else if (USB_EP_TYPE_BULK == bmAttributes) {
    2446:	2902      	cmp	r1, #2
    2448:	d103      	bne.n	2452 <udd_ep_alloc+0xa2>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_BULK;
    244a:	2203      	movs	r2, #3
    244c:	ab01      	add	r3, sp, #4
    244e:	70da      	strb	r2, [r3, #3]
    2450:	e005      	b.n	245e <udd_ep_alloc+0xae>
	} else if (USB_EP_TYPE_INTERRUPT == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_INTERRUPT;
	} else {
		return false;
    2452:	2300      	movs	r3, #0
	/* Check endpoint type */
	if(USB_EP_TYPE_ISOCHRONOUS == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS;
	} else if (USB_EP_TYPE_BULK == bmAttributes) {
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_BULK;
	} else if (USB_EP_TYPE_INTERRUPT == bmAttributes) {
    2454:	2903      	cmp	r1, #3
    2456:	d11b      	bne.n	2490 <udd_ep_alloc+0xe0>
		config_ep.ep_type = USB_DEVICE_ENDPOINT_TYPE_INTERRUPT;
    2458:	2204      	movs	r2, #4
    245a:	ab01      	add	r3, sp, #4
    245c:	70da      	strb	r2, [r3, #3]
		return false;
	}

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (STATUS_OK != usb_device_endpoint_set_config(&usb_device, &config_ep)) {
    245e:	a901      	add	r1, sp, #4
    2460:	4810      	ldr	r0, [pc, #64]	; (24a4 <udd_ep_alloc+0xf4>)
    2462:	4b11      	ldr	r3, [pc, #68]	; (24a8 <udd_ep_alloc+0xf8>)
    2464:	4798      	blx	r3
		return false;
    2466:	2300      	movs	r3, #0
		return false;
	}

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (STATUS_OK != usb_device_endpoint_set_config(&usb_device, &config_ep)) {
    2468:	2800      	cmp	r0, #0
    246a:	d111      	bne.n	2490 <udd_ep_alloc+0xe0>
		return false;
	}
	usb_device_endpoint_register_callback(&usb_device,ep_num,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT,udd_ep_transfer_process);
    246c:	210f      	movs	r1, #15
    246e:	4031      	ands	r1, r6
    2470:	4c0c      	ldr	r4, [pc, #48]	; (24a4 <udd_ep_alloc+0xf4>)
    2472:	4b0e      	ldr	r3, [pc, #56]	; (24ac <udd_ep_alloc+0xfc>)
    2474:	2200      	movs	r2, #0
    2476:	0020      	movs	r0, r4
    2478:	4d0d      	ldr	r5, [pc, #52]	; (24b0 <udd_ep_alloc+0x100>)
    247a:	47a8      	blx	r5
	usb_device_endpoint_enable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRCPT);
    247c:	2200      	movs	r2, #0
    247e:	0031      	movs	r1, r6
    2480:	0020      	movs	r0, r4
    2482:	4d0c      	ldr	r5, [pc, #48]	; (24b4 <udd_ep_alloc+0x104>)
    2484:	47a8      	blx	r5
	usb_device_endpoint_enable_callback(&usb_device,ep,USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL);
    2486:	2201      	movs	r2, #1
    2488:	0031      	movs	r1, r6
    248a:	0020      	movs	r0, r4
    248c:	47a8      	blx	r5

	return true;
    248e:	2301      	movs	r3, #1
}
    2490:	0018      	movs	r0, r3
    2492:	b003      	add	sp, #12
    2494:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2496:	46c0      	nop			; (mov r8, r8)
    2498:	00002af9 	.word	0x00002af9
    249c:	000003ff 	.word	0x000003ff
    24a0:	00001d41 	.word	0x00001d41
    24a4:	2000021c 	.word	0x2000021c
    24a8:	00002b09 	.word	0x00002b09
    24ac:	00001d5d 	.word	0x00001d5d
    24b0:	000028f1 	.word	0x000028f1
    24b4:	00002941 	.word	0x00002941

000024b8 <udd_ep_is_halted>:

bool udd_ep_is_halted(udd_ep_id_t ep)
{
    24b8:	b510      	push	{r4, lr}
    24ba:	0001      	movs	r1, r0
	return usb_device_endpoint_is_halted(&usb_device, ep);
    24bc:	4801      	ldr	r0, [pc, #4]	; (24c4 <udd_ep_is_halted+0xc>)
    24be:	4b02      	ldr	r3, [pc, #8]	; (24c8 <udd_ep_is_halted+0x10>)
    24c0:	4798      	blx	r3
}
    24c2:	bd10      	pop	{r4, pc}
    24c4:	2000021c 	.word	0x2000021c
    24c8:	00002d99 	.word	0x00002d99

000024cc <udd_ep_set_halt>:

bool udd_ep_set_halt(udd_ep_id_t ep)
{
    24cc:	b510      	push	{r4, lr}
    24ce:	0004      	movs	r4, r0
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    24d0:	230f      	movs	r3, #15
    24d2:	4003      	ands	r3, r0
		return false;
    24d4:	2000      	movs	r0, #0

bool udd_ep_set_halt(udd_ep_id_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    24d6:	2b01      	cmp	r3, #1
    24d8:	d807      	bhi.n	24ea <udd_ep_set_halt+0x1e>
		return false;
	}

	usb_device_endpoint_set_halt(&usb_device, ep);
    24da:	0021      	movs	r1, r4
    24dc:	4803      	ldr	r0, [pc, #12]	; (24ec <udd_ep_set_halt+0x20>)
    24de:	4b04      	ldr	r3, [pc, #16]	; (24f0 <udd_ep_set_halt+0x24>)
    24e0:	4798      	blx	r3

	udd_ep_abort(ep);
    24e2:	0020      	movs	r0, r4
    24e4:	4b03      	ldr	r3, [pc, #12]	; (24f4 <udd_ep_set_halt+0x28>)
    24e6:	4798      	blx	r3
	return true;
    24e8:	2001      	movs	r0, #1
}
    24ea:	bd10      	pop	{r4, pc}
    24ec:	2000021c 	.word	0x2000021c
    24f0:	00002dc5 	.word	0x00002dc5
    24f4:	0000230d 	.word	0x0000230d

000024f8 <_usb_ep0_on_tansfer_ok>:
 * \brief Control endpoint transfer complete callback function
 * \param[in] module_inst Pointer to USB module instance
 * \param[in] pointer Pointer to the endpoint transfer status parameter struct from driver layer.
 */
static void _usb_ep0_on_tansfer_ok(struct usb_module *module_inst, void * pointer)
{
    24f8:	b570      	push	{r4, r5, r6, lr}
		if (UDD_EPCTRL_DATA_OUT  == udd_ep_control_state) { /* handshake Out for status stage */
    24fa:	4b34      	ldr	r3, [pc, #208]	; (25cc <_usb_ep0_on_tansfer_ok+0xd4>)
    24fc:	781b      	ldrb	r3, [r3, #0]
    24fe:	2b01      	cmp	r3, #1
    2500:	d155      	bne.n	25ae <_usb_ep0_on_tansfer_ok+0xb6>
static void udd_ctrl_out_received(void* pointer)
{
	struct usb_endpoint_callback_parameter *ep_callback_para = (struct usb_endpoint_callback_parameter*)pointer;

	uint16_t nb_data;
	nb_data = ep_callback_para->received_bytes; /* Read data received during OUT phase */
    2502:	880d      	ldrh	r5, [r1, #0]

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2504:	4b32      	ldr	r3, [pc, #200]	; (25d0 <_usb_ep0_on_tansfer_ok+0xd8>)
    2506:	899b      	ldrh	r3, [r3, #12]
    2508:	4a32      	ldr	r2, [pc, #200]	; (25d4 <_usb_ep0_on_tansfer_ok+0xdc>)
    250a:	8814      	ldrh	r4, [r2, #0]
    250c:	1962      	adds	r2, r4, r5
    250e:	4293      	cmp	r3, r2
    2510:	da01      	bge.n	2516 <_usb_ep0_on_tansfer_ok+0x1e>
		/* Payload buffer too small */
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2512:	1b1d      	subs	r5, r3, r4
    2514:	b2ad      	uxth	r5, r5
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
    2516:	4b2e      	ldr	r3, [pc, #184]	; (25d0 <_usb_ep0_on_tansfer_ok+0xd8>)
    2518:	6898      	ldr	r0, [r3, #8]
    251a:	1900      	adds	r0, r0, r4
    251c:	002a      	movs	r2, r5
    251e:	492e      	ldr	r1, [pc, #184]	; (25d8 <_usb_ep0_on_tansfer_ok+0xe0>)
    2520:	4b2e      	ldr	r3, [pc, #184]	; (25dc <_usb_ep0_on_tansfer_ok+0xe4>)
    2522:	4798      	blx	r3
	udd_ctrl_payload_nb_trans += nb_data;
    2524:	1964      	adds	r4, r4, r5
    2526:	b2a4      	uxth	r4, r4
    2528:	4b2a      	ldr	r3, [pc, #168]	; (25d4 <_usb_ep0_on_tansfer_ok+0xdc>)
    252a:	801c      	strh	r4, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    252c:	2d08      	cmp	r5, #8
    252e:	d106      	bne.n	253e <_usb_ep0_on_tansfer_ok+0x46>
	(udd_g_ctrlreq.req.wLength <= (udd_ctrl_prev_payload_nb_trans + udd_ctrl_payload_nb_trans))) {
    2530:	4b27      	ldr	r3, [pc, #156]	; (25d0 <_usb_ep0_on_tansfer_ok+0xd8>)
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    2532:	88da      	ldrh	r2, [r3, #6]
	(udd_g_ctrlreq.req.wLength <= (udd_ctrl_prev_payload_nb_trans + udd_ctrl_payload_nb_trans))) {
    2534:	4b2a      	ldr	r3, [pc, #168]	; (25e0 <_usb_ep0_on_tansfer_ok+0xe8>)
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans), udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || \
    2536:	881b      	ldrh	r3, [r3, #0]
    2538:	191b      	adds	r3, r3, r4
    253a:	429a      	cmp	r2, r3
    253c:	dc10      	bgt.n	2560 <_usb_ep0_on_tansfer_ok+0x68>
		/* End of reception because it is a short packet
		 * or all data are transferred */

		/* Before send ZLP, call intermediate callback
		 * in case of data receive generate a stall */
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    253e:	4b24      	ldr	r3, [pc, #144]	; (25d0 <_usb_ep0_on_tansfer_ok+0xd8>)
    2540:	819c      	strh	r4, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2542:	695b      	ldr	r3, [r3, #20]
    2544:	2b00      	cmp	r3, #0
    2546:	d008      	beq.n	255a <_usb_ep0_on_tansfer_ok+0x62>
			if (!udd_g_ctrlreq.over_under_run()) {
    2548:	4798      	blx	r3
    254a:	2800      	cmp	r0, #0
    254c:	d105      	bne.n	255a <_usb_ep0_on_tansfer_ok+0x62>
				/* Stall ZLP */
				udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    254e:	2205      	movs	r2, #5
    2550:	4b1e      	ldr	r3, [pc, #120]	; (25cc <_usb_ep0_on_tansfer_ok+0xd4>)
    2552:	701a      	strb	r2, [r3, #0]
				/* Stall all packets on IN & OUT control endpoint */
				udd_ep_set_halt(0);
    2554:	4b23      	ldr	r3, [pc, #140]	; (25e4 <_usb_ep0_on_tansfer_ok+0xec>)
    2556:	4798      	blx	r3
    2558:	e036      	b.n	25c8 <_usb_ep0_on_tansfer_ok+0xd0>
				/* Ack reception of OUT to replace NAK by a STALL */
				return;
			}
		}
		/* Send IN ZLP to ACK setup request */
		udd_ctrl_send_zlp_in();
    255a:	4b23      	ldr	r3, [pc, #140]	; (25e8 <_usb_ep0_on_tansfer_ok+0xf0>)
    255c:	4798      	blx	r3
    255e:	e033      	b.n	25c8 <_usb_ep0_on_tansfer_ok+0xd0>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2560:	4b1b      	ldr	r3, [pc, #108]	; (25d0 <_usb_ep0_on_tansfer_ok+0xd8>)
    2562:	899b      	ldrh	r3, [r3, #12]
    2564:	42a3      	cmp	r3, r4
    2566:	d11b      	bne.n	25a0 <_usb_ep0_on_tansfer_ok+0xa8>
		/* Overrun then request a new payload buffer */
		if (!udd_g_ctrlreq.over_under_run) {
    2568:	4b19      	ldr	r3, [pc, #100]	; (25d0 <_usb_ep0_on_tansfer_ok+0xd8>)
    256a:	695b      	ldr	r3, [r3, #20]
    256c:	2b00      	cmp	r3, #0
    256e:	d106      	bne.n	257e <_usb_ep0_on_tansfer_ok+0x86>
			/* No callback available to request a new payload buffer
			 * Stall ZLP */
			udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    2570:	2205      	movs	r2, #5
    2572:	4b16      	ldr	r3, [pc, #88]	; (25cc <_usb_ep0_on_tansfer_ok+0xd4>)
    2574:	701a      	strb	r2, [r3, #0]
			/* Stall all packets on IN & OUT control endpoint */
			udd_ep_set_halt(0);
    2576:	2000      	movs	r0, #0
    2578:	4b1a      	ldr	r3, [pc, #104]	; (25e4 <_usb_ep0_on_tansfer_ok+0xec>)
    257a:	4798      	blx	r3
    257c:	e024      	b.n	25c8 <_usb_ep0_on_tansfer_ok+0xd0>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    257e:	4798      	blx	r3
    2580:	2800      	cmp	r0, #0
    2582:	d105      	bne.n	2590 <_usb_ep0_on_tansfer_ok+0x98>
			/* No new payload buffer delivered
			 * Stall ZLP */
			udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
    2584:	2205      	movs	r2, #5
    2586:	4b11      	ldr	r3, [pc, #68]	; (25cc <_usb_ep0_on_tansfer_ok+0xd4>)
    2588:	701a      	strb	r2, [r3, #0]
			/* Stall all packets on IN & OUT control endpoint */
			udd_ep_set_halt(0);
    258a:	4b16      	ldr	r3, [pc, #88]	; (25e4 <_usb_ep0_on_tansfer_ok+0xec>)
    258c:	4798      	blx	r3
    258e:	e01b      	b.n	25c8 <_usb_ep0_on_tansfer_ok+0xd0>
			return;
		}
		/* New payload buffer available
		 * Update number of total data received */
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2590:	4913      	ldr	r1, [pc, #76]	; (25e0 <_usb_ep0_on_tansfer_ok+0xe8>)
    2592:	4a10      	ldr	r2, [pc, #64]	; (25d4 <_usb_ep0_on_tansfer_ok+0xdc>)
    2594:	8808      	ldrh	r0, [r1, #0]
    2596:	8813      	ldrh	r3, [r2, #0]
    2598:	18c3      	adds	r3, r0, r3
    259a:	800b      	strh	r3, [r1, #0]

		/* Reinitialize reception on payload buffer */
		udd_ctrl_payload_nb_trans = 0;
    259c:	2300      	movs	r3, #0
    259e:	8013      	strh	r3, [r2, #0]
	}
	usb_device_endpoint_read_buffer_job(&usb_device,0,udd_ctrl_buffer,USB_DEVICE_EP_CTRL_SIZE);
    25a0:	2308      	movs	r3, #8
    25a2:	4a0d      	ldr	r2, [pc, #52]	; (25d8 <_usb_ep0_on_tansfer_ok+0xe0>)
    25a4:	2100      	movs	r1, #0
    25a6:	4811      	ldr	r0, [pc, #68]	; (25ec <_usb_ep0_on_tansfer_ok+0xf4>)
    25a8:	4c11      	ldr	r4, [pc, #68]	; (25f0 <_usb_ep0_on_tansfer_ok+0xf8>)
    25aa:	47a0      	blx	r4
    25ac:	e00c      	b.n	25c8 <_usb_ep0_on_tansfer_ok+0xd0>
 */
static void _usb_ep0_on_tansfer_ok(struct usb_module *module_inst, void * pointer)
{
		if (UDD_EPCTRL_DATA_OUT  == udd_ep_control_state) { /* handshake Out for status stage */
			udd_ctrl_out_received(pointer);
		} else if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) { /* handshake In for status stage */
    25ae:	2b02      	cmp	r3, #2
    25b0:	d102      	bne.n	25b8 <_usb_ep0_on_tansfer_ok+0xc0>
			udd_ctrl_in_sent();
    25b2:	4b10      	ldr	r3, [pc, #64]	; (25f4 <_usb_ep0_on_tansfer_ok+0xfc>)
    25b4:	4798      	blx	r3
    25b6:	e007      	b.n	25c8 <_usb_ep0_on_tansfer_ok+0xd0>
		} else {
			if (NULL != udd_g_ctrlreq.callback) {
    25b8:	4b05      	ldr	r3, [pc, #20]	; (25d0 <_usb_ep0_on_tansfer_ok+0xd8>)
    25ba:	691b      	ldr	r3, [r3, #16]
    25bc:	2b00      	cmp	r3, #0
    25be:	d000      	beq.n	25c2 <_usb_ep0_on_tansfer_ok+0xca>
				udd_g_ctrlreq.callback();
    25c0:	4798      	blx	r3
			}
			udd_ep_control_state = UDD_EPCTRL_SETUP;
    25c2:	2200      	movs	r2, #0
    25c4:	4b01      	ldr	r3, [pc, #4]	; (25cc <_usb_ep0_on_tansfer_ok+0xd4>)
    25c6:	701a      	strb	r2, [r3, #0]
		}
}
    25c8:	bd70      	pop	{r4, r5, r6, pc}
    25ca:	46c0      	nop			; (mov r8, r8)
    25cc:	2000016e 	.word	0x2000016e
    25d0:	20000384 	.word	0x20000384
    25d4:	2000016c 	.word	0x2000016c
    25d8:	2000039c 	.word	0x2000039c
    25dc:	000045c5 	.word	0x000045c5
    25e0:	20000140 	.word	0x20000140
    25e4:	000024cd 	.word	0x000024cd
    25e8:	000020ad 	.word	0x000020ad
    25ec:	2000021c 	.word	0x2000021c
    25f0:	00002ec5 	.word	0x00002ec5
    25f4:	00002139 	.word	0x00002139

000025f8 <udd_ep_clear_halt>:
	udd_ep_abort(ep);
	return true;
}

bool udd_ep_clear_halt(udd_ep_id_t ep)
{
    25f8:	b570      	push	{r4, r5, r6, lr}
    25fa:	0004      	movs	r4, r0
	udd_ep_job_t *ptr_job;
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    25fc:	230f      	movs	r3, #15
    25fe:	4003      	ands	r3, r0
		return false;
    2600:	2000      	movs	r0, #0
bool udd_ep_clear_halt(udd_ep_id_t ep)
{
	udd_ep_job_t *ptr_job;
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;

	if (USB_DEVICE_MAX_EP < ep_num) {
    2602:	2b01      	cmp	r3, #1
    2604:	d812      	bhi.n	262c <udd_ep_clear_halt+0x34>
		return false;
	}
	ptr_job = udd_ep_get_job(ep);
    2606:	0020      	movs	r0, r4
    2608:	4b09      	ldr	r3, [pc, #36]	; (2630 <udd_ep_clear_halt+0x38>)
    260a:	4798      	blx	r3
    260c:	0005      	movs	r5, r0

	usb_device_endpoint_clear_halt(&usb_device, ep);
    260e:	0021      	movs	r1, r4
    2610:	4808      	ldr	r0, [pc, #32]	; (2634 <udd_ep_clear_halt+0x3c>)
    2612:	4b09      	ldr	r3, [pc, #36]	; (2638 <udd_ep_clear_halt+0x40>)
    2614:	4798      	blx	r3

	/* If a job is register on clear halt action then execute callback */
	if (ptr_job->busy == true) {
    2616:	7cab      	ldrb	r3, [r5, #18]
		ptr_job->busy = false;
		ptr_job->call_nohalt();
	}

	return true;
    2618:	2001      	movs	r0, #1
	ptr_job = udd_ep_get_job(ep);

	usb_device_endpoint_clear_halt(&usb_device, ep);

	/* If a job is register on clear halt action then execute callback */
	if (ptr_job->busy == true) {
    261a:	07db      	lsls	r3, r3, #31
    261c:	d506      	bpl.n	262c <udd_ep_clear_halt+0x34>
		ptr_job->busy = false;
    261e:	7cab      	ldrb	r3, [r5, #18]
    2620:	2201      	movs	r2, #1
    2622:	4393      	bics	r3, r2
    2624:	74ab      	strb	r3, [r5, #18]
		ptr_job->call_nohalt();
    2626:	682b      	ldr	r3, [r5, #0]
    2628:	4798      	blx	r3
	}

	return true;
    262a:	2001      	movs	r0, #1
}
    262c:	bd70      	pop	{r4, r5, r6, pc}
    262e:	46c0      	nop			; (mov r8, r8)
    2630:	00001d41 	.word	0x00001d41
    2634:	2000021c 	.word	0x2000021c
    2638:	00002ded 	.word	0x00002ded

0000263c <udd_set_address>:
 * \param module_inst Pointer to USB device module instance
 * \param address     USB device address value
 */
static inline void usb_device_set_address(struct usb_module *module_inst, uint8_t address)
{
	module_inst->hw->DEVICE.DADD.reg = USB_DEVICE_DADD_ADDEN | address;
    263c:	4b02      	ldr	r3, [pc, #8]	; (2648 <udd_set_address+0xc>)
    263e:	681a      	ldr	r2, [r3, #0]
    2640:	2380      	movs	r3, #128	; 0x80
    2642:	4318      	orrs	r0, r3
    2644:	7290      	strb	r0, [r2, #10]
}

void udd_set_address(uint8_t address)
{
	usb_device_set_address(&usb_device,address);
}
    2646:	4770      	bx	lr
    2648:	2000021c 	.word	0x2000021c

0000264c <udd_getaddress>:
 * \param module_inst Pointer to USB device module instance
 * \return USB device address value.
 */
static inline uint8_t usb_device_get_address(struct usb_module *module_inst)
{
	return ((uint8_t)(module_inst->hw->DEVICE.DADD.bit.DADD));
    264c:	4b02      	ldr	r3, [pc, #8]	; (2658 <udd_getaddress+0xc>)
    264e:	681b      	ldr	r3, [r3, #0]
    2650:	7a98      	ldrb	r0, [r3, #10]
    2652:	0640      	lsls	r0, r0, #25
    2654:	0e40      	lsrs	r0, r0, #25

uint8_t udd_getaddress(void)
{
	return usb_device_get_address(&usb_device);
}
    2656:	4770      	bx	lr
    2658:	2000021c 	.word	0x2000021c

0000265c <udd_send_remotewakeup>:

void udd_send_remotewakeup(void)
{
    265c:	b510      	push	{r4, lr}
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    265e:	4b12      	ldr	r3, [pc, #72]	; (26a8 <udd_send_remotewakeup+0x4c>)
    2660:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    2662:	069b      	lsls	r3, r3, #26
    2664:	d406      	bmi.n	2674 <udd_send_remotewakeup+0x18>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    2666:	4910      	ldr	r1, [pc, #64]	; (26a8 <udd_send_remotewakeup+0x4c>)
    2668:	22d0      	movs	r2, #208	; 0xd0
    266a:	68cb      	ldr	r3, [r1, #12]
    266c:	4013      	ands	r3, r2
    266e:	2bd0      	cmp	r3, #208	; 0xd0
    2670:	d1fb      	bne.n	266a <udd_send_remotewakeup+0xe>
    2672:	e004      	b.n	267e <udd_send_remotewakeup+0x22>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    2674:	490c      	ldr	r1, [pc, #48]	; (26a8 <udd_send_remotewakeup+0x4c>)
    2676:	2210      	movs	r2, #16
    2678:	68cb      	ldr	r3, [r1, #12]
    267a:	421a      	tst	r2, r3
    267c:	d0fc      	beq.n	2678 <udd_send_remotewakeup+0x1c>

void udd_send_remotewakeup(void)
{
	uint32_t try = 5;
	udd_wait_clock_ready();
	udd_sleep_mode(UDD_STATE_IDLE);
    267e:	2003      	movs	r0, #3
    2680:	4b0a      	ldr	r3, [pc, #40]	; (26ac <udd_send_remotewakeup+0x50>)
    2682:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	return module_inst->hw->DEVICE.FSMSTATUS.reg;
    2684:	4b0a      	ldr	r3, [pc, #40]	; (26b0 <udd_send_remotewakeup+0x54>)
    2686:	681a      	ldr	r2, [r3, #0]
    2688:	7b53      	ldrb	r3, [r2, #13]
	while(2 != usb_get_state_machine_status(&usb_device) && try --) {
    268a:	2b02      	cmp	r3, #2
    268c:	d00b      	beq.n	26a6 <udd_send_remotewakeup+0x4a>
    268e:	2105      	movs	r1, #5
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_send_remote_wake_up(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_UPRSM;
    2690:	2002      	movs	r0, #2
    2692:	8913      	ldrh	r3, [r2, #8]
    2694:	4303      	orrs	r3, r0
    2696:	b29b      	uxth	r3, r3
    2698:	8113      	strh	r3, [r2, #8]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	return module_inst->hw->DEVICE.FSMSTATUS.reg;
    269a:	7b53      	ldrb	r3, [r2, #13]
    269c:	2b02      	cmp	r3, #2
    269e:	d002      	beq.n	26a6 <udd_send_remotewakeup+0x4a>
    26a0:	3901      	subs	r1, #1
    26a2:	2900      	cmp	r1, #0
    26a4:	d1f5      	bne.n	2692 <udd_send_remotewakeup+0x36>
		usb_device_send_remote_wake_up(&usb_device);
	}
}
    26a6:	bd10      	pop	{r4, pc}
    26a8:	40000800 	.word	0x40000800
    26ac:	00001c95 	.word	0x00001c95
    26b0:	2000021c 	.word	0x2000021c

000026b4 <udd_set_setup_payload>:

void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
    26b4:	4b01      	ldr	r3, [pc, #4]	; (26bc <udd_set_setup_payload+0x8>)
    26b6:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
    26b8:	8199      	strh	r1, [r3, #12]
}
    26ba:	4770      	bx	lr
    26bc:	20000384 	.word	0x20000384

000026c0 <udd_detach>:
	UDC_RESUME_EVENT();
#endif
}

void udd_detach(void)
{
    26c0:	b510      	push	{r4, lr}
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_detach(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_DETACH;
    26c2:	4b05      	ldr	r3, [pc, #20]	; (26d8 <udd_detach+0x18>)
    26c4:	681a      	ldr	r2, [r3, #0]
    26c6:	8911      	ldrh	r1, [r2, #8]
    26c8:	2301      	movs	r3, #1
    26ca:	430b      	orrs	r3, r1
    26cc:	8113      	strh	r3, [r2, #8]
	usb_device_detach(&usb_device);
	udd_sleep_mode(UDD_STATE_SUSPEND);
    26ce:	2001      	movs	r0, #1
    26d0:	4b02      	ldr	r3, [pc, #8]	; (26dc <udd_detach+0x1c>)
    26d2:	4798      	blx	r3
}
    26d4:	bd10      	pop	{r4, pc}
    26d6:	46c0      	nop			; (mov r8, r8)
    26d8:	2000021c 	.word	0x2000021c
    26dc:	00001c95 	.word	0x00001c95

000026e0 <udd_attach>:

void udd_attach(void)
{
    26e0:	b570      	push	{r4, r5, r6, lr}
	udd_sleep_mode(UDD_STATE_IDLE);
    26e2:	2003      	movs	r0, #3
    26e4:	4b16      	ldr	r3, [pc, #88]	; (2740 <udd_attach+0x60>)
    26e6:	4798      	blx	r3
 *
 * \param module_inst Pointer to USB device module instance
 */
static inline void usb_device_attach(struct usb_module *module_inst)
{
	module_inst->hw->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    26e8:	4c16      	ldr	r4, [pc, #88]	; (2744 <udd_attach+0x64>)
    26ea:	6822      	ldr	r2, [r4, #0]
    26ec:	8913      	ldrh	r3, [r2, #8]
    26ee:	2101      	movs	r1, #1
    26f0:	438b      	bics	r3, r1
    26f2:	8113      	strh	r3, [r2, #8]
	usb_device_attach(&usb_device);

	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND, _usb_on_suspend);
    26f4:	4a14      	ldr	r2, [pc, #80]	; (2748 <udd_attach+0x68>)
    26f6:	3103      	adds	r1, #3
    26f8:	0020      	movs	r0, r4
    26fa:	4e14      	ldr	r6, [pc, #80]	; (274c <udd_attach+0x6c>)
    26fc:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_SOF, _usb_on_sof_notify);
    26fe:	4a14      	ldr	r2, [pc, #80]	; (2750 <udd_attach+0x70>)
    2700:	2100      	movs	r1, #0
    2702:	0020      	movs	r0, r4
    2704:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_RESET, _usb_on_bus_reset);
    2706:	4a13      	ldr	r2, [pc, #76]	; (2754 <udd_attach+0x74>)
    2708:	2101      	movs	r1, #1
    270a:	0020      	movs	r0, r4
    270c:	47b0      	blx	r6
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP, _usb_on_wakeup);
    270e:	4a12      	ldr	r2, [pc, #72]	; (2758 <udd_attach+0x78>)
    2710:	2102      	movs	r1, #2
    2712:	0020      	movs	r0, r4
    2714:	47b0      	blx	r6

	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SUSPEND);
    2716:	2104      	movs	r1, #4
    2718:	0020      	movs	r0, r4
    271a:	4d10      	ldr	r5, [pc, #64]	; (275c <udd_attach+0x7c>)
    271c:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_SOF);
    271e:	2100      	movs	r1, #0
    2720:	0020      	movs	r0, r4
    2722:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_RESET);
    2724:	2101      	movs	r1, #1
    2726:	0020      	movs	r0, r4
    2728:	47a8      	blx	r5
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_WAKEUP);
    272a:	2102      	movs	r1, #2
    272c:	0020      	movs	r0, r4
    272e:	47a8      	blx	r5
#ifdef  USB_DEVICE_LPM_SUPPORT
	usb_device_register_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP, _usb_device_lpm_suspend);
    2730:	4a0b      	ldr	r2, [pc, #44]	; (2760 <udd_attach+0x80>)
    2732:	2106      	movs	r1, #6
    2734:	0020      	movs	r0, r4
    2736:	47b0      	blx	r6
	usb_device_enable_callback(&usb_device, USB_DEVICE_CALLBACK_LPMSUSP);
    2738:	2106      	movs	r1, #6
    273a:	0020      	movs	r0, r4
    273c:	47a8      	blx	r5
#endif
}
    273e:	bd70      	pop	{r4, r5, r6, pc}
    2740:	00001c95 	.word	0x00001c95
    2744:	2000021c 	.word	0x2000021c
    2748:	000022d9 	.word	0x000022d9
    274c:	00002891 	.word	0x00002891
    2750:	000022c5 	.word	0x000022c5
    2754:	00001ffd 	.word	0x00001ffd
    2758:	00001f8d 	.word	0x00001f8d
    275c:	000028b5 	.word	0x000028b5
    2760:	00001f35 	.word	0x00001f35

00002764 <_uhd_vbus_handler>:
/**
 * \internal
 * \brief USB VBUS pin change handler
 */
static void _uhd_vbus_handler(void)
{
    2764:	b510      	push	{r4, lr}
	extint_chan_disable_callback(USB_VBUS_EIC_LINE,
    2766:	2100      	movs	r1, #0
    2768:	200e      	movs	r0, #14
    276a:	4b08      	ldr	r3, [pc, #32]	; (278c <_uhd_vbus_handler+0x28>)
    276c:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    276e:	4b08      	ldr	r3, [pc, #32]	; (2790 <_uhd_vbus_handler+0x2c>)
    2770:	6a1b      	ldr	r3, [r3, #32]
			EXTINT_CALLBACK_TYPE_DETECT);
# ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
	if (is_usb_vbus_high()) {
    2772:	045b      	lsls	r3, r3, #17
    2774:	d502      	bpl.n	277c <_uhd_vbus_handler+0x18>
		udd_attach();
    2776:	4b07      	ldr	r3, [pc, #28]	; (2794 <_uhd_vbus_handler+0x30>)
    2778:	4798      	blx	r3
    277a:	e001      	b.n	2780 <_uhd_vbus_handler+0x1c>
	} else {
		udd_detach();
    277c:	4b06      	ldr	r3, [pc, #24]	; (2798 <_uhd_vbus_handler+0x34>)
    277e:	4798      	blx	r3
	}
# endif
# ifdef UDC_VBUS_EVENT
	UDC_VBUS_EVENT(is_usb_vbus_high());
# endif
	extint_chan_enable_callback(USB_VBUS_EIC_LINE,
    2780:	2100      	movs	r1, #0
    2782:	200e      	movs	r0, #14
    2784:	4b05      	ldr	r3, [pc, #20]	; (279c <_uhd_vbus_handler+0x38>)
    2786:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    2788:	bd10      	pop	{r4, pc}
    278a:	46c0      	nop			; (mov r8, r8)
    278c:	00000d59 	.word	0x00000d59
    2790:	41004400 	.word	0x41004400
    2794:	000026e1 	.word	0x000026e1
    2798:	000026c1 	.word	0x000026c1
    279c:	00000d39 	.word	0x00000d39

000027a0 <udd_enable>:
	return false;
#endif
}

void udd_enable(void)
{
    27a0:	b570      	push	{r4, r5, r6, lr}
    27a2:	b084      	sub	sp, #16
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    27a4:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    27a8:	b672      	cpsid	i
    27aa:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    27ae:	2600      	movs	r6, #0
    27b0:	4b28      	ldr	r3, [pc, #160]	; (2854 <udd_enable+0xb4>)
    27b2:	701e      	strb	r6, [r3, #0]
	}
#endif
	struct usb_config config_usb;

	/* USB Module configuration */
	usb_get_config_defaults(&config_usb);
    27b4:	ad03      	add	r5, sp, #12
    27b6:	0028      	movs	r0, r5
    27b8:	4b27      	ldr	r3, [pc, #156]	; (2858 <udd_enable+0xb8>)
    27ba:	4798      	blx	r3
	config_usb.source_generator = UDD_CLOCK_GEN;
    27bc:	70ae      	strb	r6, [r5, #2]
	usb_init(&usb_device, USB, &config_usb);
    27be:	4e27      	ldr	r6, [pc, #156]	; (285c <udd_enable+0xbc>)
    27c0:	002a      	movs	r2, r5
    27c2:	4927      	ldr	r1, [pc, #156]	; (2860 <udd_enable+0xc0>)
    27c4:	0030      	movs	r0, r6
    27c6:	4b27      	ldr	r3, [pc, #156]	; (2864 <udd_enable+0xc4>)
    27c8:	4798      	blx	r3

	/* USB Module Enable */
	usb_enable(&usb_device);
    27ca:	0030      	movs	r0, r6
    27cc:	4b26      	ldr	r3, [pc, #152]	; (2868 <udd_enable+0xc8>)
    27ce:	4798      	blx	r3
#else
#define DFLL_READY_FLAG (SYSCTRL_PCLKSR_DFLLRDY | \
		SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC)

		/* In USB recovery mode the status is not checked */
		if (!(SYSCTRL->DFLLCTRL.reg & SYSCTRL_DFLLCTRL_USBCRM)) {
    27d0:	4b26      	ldr	r3, [pc, #152]	; (286c <udd_enable+0xcc>)
    27d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    27d4:	069b      	lsls	r3, r3, #26
    27d6:	d406      	bmi.n	27e6 <udd_enable+0x46>
			while((SYSCTRL->PCLKSR.reg & DFLL_READY_FLAG) != DFLL_READY_FLAG);
    27d8:	4924      	ldr	r1, [pc, #144]	; (286c <udd_enable+0xcc>)
    27da:	22d0      	movs	r2, #208	; 0xd0
    27dc:	68cb      	ldr	r3, [r1, #12]
    27de:	4013      	ands	r3, r2
    27e0:	2bd0      	cmp	r3, #208	; 0xd0
    27e2:	d1fb      	bne.n	27dc <udd_enable+0x3c>
    27e4:	e004      	b.n	27f0 <udd_enable+0x50>
		} else {
			while((SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY) != SYSCTRL_PCLKSR_DFLLRDY);
    27e6:	4921      	ldr	r1, [pc, #132]	; (286c <udd_enable+0xcc>)
    27e8:	2210      	movs	r2, #16
    27ea:	68cb      	ldr	r3, [r1, #12]
    27ec:	421a      	tst	r2, r3
    27ee:	d0fc      	beq.n	27ea <udd_enable+0x4a>
	usb_enable(&usb_device);

	/* Check clock after enable module, request the clock */
	udd_wait_clock_ready();

	udd_sleep_mode(UDD_STATE_SUSPEND);
    27f0:	2001      	movs	r0, #1
    27f2:	4b1f      	ldr	r3, [pc, #124]	; (2870 <udd_enable+0xd0>)
    27f4:	4798      	blx	r3
static void _usb_vbus_config(void)
{

	/* Initialize EIC for vbus checking */
	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    27f6:	4668      	mov	r0, sp
    27f8:	4b1e      	ldr	r3, [pc, #120]	; (2874 <udd_enable+0xd4>)
    27fa:	4798      	blx	r3

	eint_chan_conf.gpio_pin           = USB_VBUS_PIN;
    27fc:	230e      	movs	r3, #14
    27fe:	9300      	str	r3, [sp, #0]
	eint_chan_conf.gpio_pin_mux       = USB_VBUS_EIC_MUX;
    2800:	2300      	movs	r3, #0
    2802:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_NONE;
    2804:	466a      	mov	r2, sp
    2806:	7213      	strb	r3, [r2, #8]
	eint_chan_conf.detection_criteria = EXTINT_DETECT_BOTH;
    2808:	3303      	adds	r3, #3
    280a:	72d3      	strb	r3, [r2, #11]
	eint_chan_conf.filter_input_signal = true;
    280c:	3b02      	subs	r3, #2
    280e:	7293      	strb	r3, [r2, #10]

	extint_chan_disable_callback(USB_VBUS_EIC_LINE,
    2810:	2100      	movs	r1, #0
    2812:	200e      	movs	r0, #14
    2814:	4b18      	ldr	r3, [pc, #96]	; (2878 <udd_enable+0xd8>)
    2816:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_set_config(USB_VBUS_EIC_LINE, &eint_chan_conf);
    2818:	4669      	mov	r1, sp
    281a:	200e      	movs	r0, #14
    281c:	4b17      	ldr	r3, [pc, #92]	; (287c <udd_enable+0xdc>)
    281e:	4798      	blx	r3
	extint_register_callback(_uhd_vbus_handler,
    2820:	2200      	movs	r2, #0
    2822:	210e      	movs	r1, #14
    2824:	4816      	ldr	r0, [pc, #88]	; (2880 <udd_enable+0xe0>)
    2826:	4b17      	ldr	r3, [pc, #92]	; (2884 <udd_enable+0xe4>)
    2828:	4798      	blx	r3
			USB_VBUS_EIC_LINE,
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(USB_VBUS_EIC_LINE,
    282a:	2100      	movs	r1, #0
    282c:	200e      	movs	r0, #14
    282e:	4b16      	ldr	r3, [pc, #88]	; (2888 <udd_enable+0xe8>)
    2830:	4798      	blx	r3
    2832:	4b16      	ldr	r3, [pc, #88]	; (288c <udd_enable+0xec>)
    2834:	6a1b      	ldr	r3, [r3, #32]

	udd_sleep_mode(UDD_STATE_SUSPEND);

#if USB_VBUS_EIC
	_usb_vbus_config();
	if (is_usb_vbus_high()) {
    2836:	045b      	lsls	r3, r3, #17
    2838:	d501      	bpl.n	283e <udd_enable+0x9e>
		/* USB Attach */
		_uhd_vbus_handler();
    283a:	4b11      	ldr	r3, [pc, #68]	; (2880 <udd_enable+0xe0>)
    283c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    283e:	2c00      	cmp	r4, #0
    2840:	d105      	bne.n	284e <udd_enable+0xae>
		cpu_irq_enable();
    2842:	2201      	movs	r2, #1
    2844:	4b03      	ldr	r3, [pc, #12]	; (2854 <udd_enable+0xb4>)
    2846:	701a      	strb	r2, [r3, #0]
    2848:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    284c:	b662      	cpsie	i
	udd_attach();
# endif
#endif

	cpu_irq_restore(flags);
}
    284e:	b004      	add	sp, #16
    2850:	bd70      	pop	{r4, r5, r6, pc}
    2852:	46c0      	nop			; (mov r8, r8)
    2854:	200000d8 	.word	0x200000d8
    2858:	000034e9 	.word	0x000034e9
    285c:	2000021c 	.word	0x2000021c
    2860:	41005000 	.word	0x41005000
    2864:	000034f9 	.word	0x000034f9
    2868:	00002f41 	.word	0x00002f41
    286c:	40000800 	.word	0x40000800
    2870:	00001c95 	.word	0x00001c95
    2874:	00000e65 	.word	0x00000e65
    2878:	00000d59 	.word	0x00000d59
    287c:	00000e79 	.word	0x00000e79
    2880:	00002765 	.word	0x00002765
    2884:	00000d0d 	.word	0x00000d0d
    2888:	00000d39 	.word	0x00000d39
    288c:	41004400 	.word	0x41004400

00002890 <usb_device_register_callback>:
 * \retval STATUS_OK    The callback was registered successfully.
 */
enum status_code usb_device_register_callback(struct usb_module *module_inst,
		enum usb_device_callback callback_type,
		usb_device_callback_t callback_func)
{
    2890:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(callback_func);

	/* Register callback function */
	module_inst->device_callback[callback_type] = callback_func;
    2892:	000b      	movs	r3, r1
    2894:	332e      	adds	r3, #46	; 0x2e
    2896:	009b      	lsls	r3, r3, #2
    2898:	501a      	str	r2, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module_inst->device_registered_callback_mask |= _usb_device_irq_bits[callback_type];
    289a:	22aa      	movs	r2, #170	; 0xaa
    289c:	0052      	lsls	r2, r2, #1
    289e:	0049      	lsls	r1, r1, #1
    28a0:	5a84      	ldrh	r4, [r0, r2]
    28a2:	4b03      	ldr	r3, [pc, #12]	; (28b0 <usb_device_register_callback+0x20>)
    28a4:	5acb      	ldrh	r3, [r1, r3]
    28a6:	4323      	orrs	r3, r4
    28a8:	5283      	strh	r3, [r0, r2]

	return STATUS_OK;
}
    28aa:	2000      	movs	r0, #0
    28ac:	bd10      	pop	{r4, pc}
    28ae:	46c0      	nop			; (mov r8, r8)
    28b0:	00004660 	.word	0x00004660

000028b4 <usb_device_enable_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* clear related flag */
	module_inst->hw->DEVICE.INTFLAG.reg = _usb_device_irq_bits[callback_type];
    28b4:	0049      	lsls	r1, r1, #1
    28b6:	4b06      	ldr	r3, [pc, #24]	; (28d0 <usb_device_enable_callback+0x1c>)
    28b8:	5acb      	ldrh	r3, [r1, r3]
    28ba:	6802      	ldr	r2, [r0, #0]
    28bc:	8393      	strh	r3, [r2, #28]

	/* Enable callback */
	module_inst->device_enabled_callback_mask |= _usb_device_irq_bits[callback_type];
    28be:	21ab      	movs	r1, #171	; 0xab
    28c0:	0049      	lsls	r1, r1, #1
    28c2:	5a42      	ldrh	r2, [r0, r1]
    28c4:	431a      	orrs	r2, r3
    28c6:	5242      	strh	r2, [r0, r1]

	module_inst->hw->DEVICE.INTENSET.reg = _usb_device_irq_bits[callback_type];
    28c8:	6802      	ldr	r2, [r0, #0]
    28ca:	8313      	strh	r3, [r2, #24]

	return STATUS_OK;
}
    28cc:	2000      	movs	r0, #0
    28ce:	4770      	bx	lr
    28d0:	00004660 	.word	0x00004660

000028d4 <usb_device_disable_callback>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Disable callback */
	module_inst->device_enabled_callback_mask &= ~_usb_device_irq_bits[callback_type];
    28d4:	0049      	lsls	r1, r1, #1
    28d6:	4b05      	ldr	r3, [pc, #20]	; (28ec <usb_device_disable_callback+0x18>)
    28d8:	5aca      	ldrh	r2, [r1, r3]
    28da:	21ab      	movs	r1, #171	; 0xab
    28dc:	0049      	lsls	r1, r1, #1
    28de:	5a43      	ldrh	r3, [r0, r1]
    28e0:	4393      	bics	r3, r2
    28e2:	5243      	strh	r3, [r0, r1]

	module_inst->hw->DEVICE.INTENCLR.reg = _usb_device_irq_bits[callback_type];
    28e4:	6803      	ldr	r3, [r0, #0]
    28e6:	829a      	strh	r2, [r3, #20]

	return STATUS_OK;
}
    28e8:	2000      	movs	r0, #0
    28ea:	4770      	bx	lr
    28ec:	00004660 	.word	0x00004660

000028f0 <usb_device_endpoint_register_callback>:
 */
enum status_code usb_device_endpoint_register_callback(
		struct usb_module *module_inst, uint8_t ep_num,
		enum usb_device_endpoint_callback callback_type,
		usb_device_endpoint_callback_t callback_func)
{
    28f0:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(ep_num < USB_EPT_NUM);
	Assert(callback_func);

	/* Register callback function */
	module_inst->device_endpoint_callback[ep_num][callback_type] = callback_func;
    28f2:	008c      	lsls	r4, r1, #2
    28f4:	18a4      	adds	r4, r4, r2
    28f6:	3434      	adds	r4, #52	; 0x34
    28f8:	00a4      	lsls	r4, r4, #2
    28fa:	1904      	adds	r4, r0, r4
    28fc:	6063      	str	r3, [r4, #4]

	/* Set the bit corresponding to the callback_type */
	module_inst->deivce_endpoint_registered_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_type];
    28fe:	1841      	adds	r1, r0, r1
    2900:	3159      	adds	r1, #89	; 0x59
    2902:	31ff      	adds	r1, #255	; 0xff
    2904:	7808      	ldrb	r0, [r1, #0]
    2906:	4b03      	ldr	r3, [pc, #12]	; (2914 <usb_device_endpoint_register_callback+0x24>)
    2908:	5c9b      	ldrb	r3, [r3, r2]
    290a:	4303      	orrs	r3, r0
    290c:	700b      	strb	r3, [r1, #0]

	return STATUS_OK;
}
    290e:	2000      	movs	r0, #0
    2910:	bd10      	pop	{r4, pc}
    2912:	46c0      	nop			; (mov r8, r8)
    2914:	00004670 	.word	0x00004670

00002918 <usb_device_endpoint_unregister_callback>:
 * \retval STATUS_OK    The callback was unregistered successfully.
 */
enum status_code usb_device_endpoint_unregister_callback(
		struct usb_module *module_inst, uint8_t ep_num,
		enum usb_device_endpoint_callback callback_type)
{
    2918:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(ep_num < USB_EPT_NUM);

	/* Unregister callback function */
	module_inst->device_endpoint_callback[ep_num][callback_type] = NULL;
    291a:	008b      	lsls	r3, r1, #2
    291c:	189b      	adds	r3, r3, r2
    291e:	3334      	adds	r3, #52	; 0x34
    2920:	009b      	lsls	r3, r3, #2
    2922:	18c3      	adds	r3, r0, r3
    2924:	2400      	movs	r4, #0
    2926:	605c      	str	r4, [r3, #4]

	/* Clear the bit corresponding to the callback_type */
	module_inst->deivce_endpoint_registered_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_type];
    2928:	1841      	adds	r1, r0, r1
    292a:	3159      	adds	r1, #89	; 0x59
    292c:	31ff      	adds	r1, #255	; 0xff
    292e:	4b03      	ldr	r3, [pc, #12]	; (293c <usb_device_endpoint_unregister_callback+0x24>)
    2930:	5c9a      	ldrb	r2, [r3, r2]
    2932:	780b      	ldrb	r3, [r1, #0]
    2934:	4393      	bics	r3, r2
    2936:	700b      	strb	r3, [r1, #0]

	return STATUS_OK;
}
    2938:	2000      	movs	r0, #0
    293a:	bd10      	pop	{r4, pc}
    293c:	00004670 	.word	0x00004670

00002940 <usb_device_endpoint_enable_callback>:
 * \retval STATUS_OK    The callback was enabled successfully.
 */
enum status_code usb_device_endpoint_enable_callback(
		struct usb_module *module_inst, uint8_t ep,
		enum usb_device_endpoint_callback callback_type)
{
    2940:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    2942:	230f      	movs	r3, #15
    2944:	400b      	ands	r3, r1
	Assert(ep_num < USB_EPT_NUM);

	/* Enable callback */
	module_inst->device_endpoint_enabled_callback_mask[ep_num] |= _usb_endpoint_irq_bits[callback_type];
    2946:	18c4      	adds	r4, r0, r3
    2948:	3461      	adds	r4, #97	; 0x61
    294a:	34ff      	adds	r4, #255	; 0xff
    294c:	7826      	ldrb	r6, [r4, #0]
    294e:	4d32      	ldr	r5, [pc, #200]	; (2a18 <usb_device_endpoint_enable_callback+0xd8>)
    2950:	5cad      	ldrb	r5, [r5, r2]
    2952:	4335      	orrs	r5, r6
    2954:	7025      	strb	r5, [r4, #0]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
    2956:	2a00      	cmp	r2, #0
    2958:	d11f      	bne.n	299a <usb_device_endpoint_enable_callback+0x5a>
		if (ep_num == 0) { // control endpoint
    295a:	2b00      	cmp	r3, #0
    295c:	d108      	bne.n	2970 <usb_device_endpoint_enable_callback+0x30>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0 | USB_DEVICE_EPINTENSET_TRCPT1;
    295e:	015c      	lsls	r4, r3, #5
    2960:	6805      	ldr	r5, [r0, #0]
    2962:	46ac      	mov	ip, r5
    2964:	4464      	add	r4, ip
    2966:	340a      	adds	r4, #10
    2968:	34ff      	adds	r4, #255	; 0xff
    296a:	2503      	movs	r5, #3
    296c:	7025      	strb	r5, [r4, #0]
    296e:	e03d      	b.n	29ec <usb_device_endpoint_enable_callback+0xac>
		} else if (ep & USB_EP_DIR_IN) {
    2970:	b24c      	sxtb	r4, r1
    2972:	2c00      	cmp	r4, #0
    2974:	da08      	bge.n	2988 <usb_device_endpoint_enable_callback+0x48>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT1;
    2976:	015c      	lsls	r4, r3, #5
    2978:	6805      	ldr	r5, [r0, #0]
    297a:	46ac      	mov	ip, r5
    297c:	4464      	add	r4, ip
    297e:	340a      	adds	r4, #10
    2980:	34ff      	adds	r4, #255	; 0xff
    2982:	2502      	movs	r5, #2
    2984:	7025      	strb	r5, [r4, #0]
    2986:	e031      	b.n	29ec <usb_device_endpoint_enable_callback+0xac>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRCPT0;
    2988:	015c      	lsls	r4, r3, #5
    298a:	6805      	ldr	r5, [r0, #0]
    298c:	46ac      	mov	ip, r5
    298e:	4464      	add	r4, ip
    2990:	340a      	adds	r4, #10
    2992:	34ff      	adds	r4, #255	; 0xff
    2994:	2501      	movs	r5, #1
    2996:	7025      	strb	r5, [r4, #0]
    2998:	e028      	b.n	29ec <usb_device_endpoint_enable_callback+0xac>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
    299a:	2a01      	cmp	r2, #1
    299c:	d11c      	bne.n	29d8 <usb_device_endpoint_enable_callback+0x98>
		if (ep_num == 0) { // control endpoint
    299e:	2b00      	cmp	r3, #0
    29a0:	d107      	bne.n	29b2 <usb_device_endpoint_enable_callback+0x72>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL0 | USB_DEVICE_EPINTENSET_TRFAIL1;
    29a2:	6802      	ldr	r2, [r0, #0]
    29a4:	015b      	lsls	r3, r3, #5
    29a6:	18d3      	adds	r3, r2, r3
    29a8:	330a      	adds	r3, #10
    29aa:	33ff      	adds	r3, #255	; 0xff
    29ac:	220c      	movs	r2, #12
    29ae:	701a      	strb	r2, [r3, #0]
    29b0:	e030      	b.n	2a14 <usb_device_endpoint_enable_callback+0xd4>
		} else if (ep & USB_EP_DIR_IN) {
    29b2:	b249      	sxtb	r1, r1
    29b4:	2900      	cmp	r1, #0
    29b6:	da07      	bge.n	29c8 <usb_device_endpoint_enable_callback+0x88>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL1;
    29b8:	6802      	ldr	r2, [r0, #0]
    29ba:	015b      	lsls	r3, r3, #5
    29bc:	18d3      	adds	r3, r2, r3
    29be:	330a      	adds	r3, #10
    29c0:	33ff      	adds	r3, #255	; 0xff
    29c2:	2208      	movs	r2, #8
    29c4:	701a      	strb	r2, [r3, #0]
    29c6:	e025      	b.n	2a14 <usb_device_endpoint_enable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_TRFAIL0;
    29c8:	6802      	ldr	r2, [r0, #0]
    29ca:	015b      	lsls	r3, r3, #5
    29cc:	18d3      	adds	r3, r2, r3
    29ce:	330a      	adds	r3, #10
    29d0:	33ff      	adds	r3, #255	; 0xff
    29d2:	2204      	movs	r2, #4
    29d4:	701a      	strb	r2, [r3, #0]
    29d6:	e01d      	b.n	2a14 <usb_device_endpoint_enable_callback+0xd4>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
    29d8:	2a02      	cmp	r2, #2
    29da:	d107      	bne.n	29ec <usb_device_endpoint_enable_callback+0xac>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_RXSTP;
    29dc:	6802      	ldr	r2, [r0, #0]
    29de:	015b      	lsls	r3, r3, #5
    29e0:	18d3      	adds	r3, r2, r3
    29e2:	330a      	adds	r3, #10
    29e4:	33ff      	adds	r3, #255	; 0xff
    29e6:	2210      	movs	r2, #16
    29e8:	701a      	strb	r2, [r3, #0]
    29ea:	e013      	b.n	2a14 <usb_device_endpoint_enable_callback+0xd4>
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
    29ec:	2a03      	cmp	r2, #3
    29ee:	d111      	bne.n	2a14 <usb_device_endpoint_enable_callback+0xd4>
		if (ep & USB_EP_DIR_IN) {
    29f0:	b249      	sxtb	r1, r1
    29f2:	2900      	cmp	r1, #0
    29f4:	da07      	bge.n	2a06 <usb_device_endpoint_enable_callback+0xc6>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL1;
    29f6:	6802      	ldr	r2, [r0, #0]
    29f8:	015b      	lsls	r3, r3, #5
    29fa:	18d3      	adds	r3, r2, r3
    29fc:	330a      	adds	r3, #10
    29fe:	33ff      	adds	r3, #255	; 0xff
    2a00:	2240      	movs	r2, #64	; 0x40
    2a02:	701a      	strb	r2, [r3, #0]
    2a04:	e006      	b.n	2a14 <usb_device_endpoint_enable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENSET.reg = USB_DEVICE_EPINTENSET_STALL0;
    2a06:	6802      	ldr	r2, [r0, #0]
    2a08:	015b      	lsls	r3, r3, #5
    2a0a:	18d3      	adds	r3, r2, r3
    2a0c:	330a      	adds	r3, #10
    2a0e:	33ff      	adds	r3, #255	; 0xff
    2a10:	2220      	movs	r2, #32
    2a12:	701a      	strb	r2, [r3, #0]
		}
	}

	return STATUS_OK;
}
    2a14:	2000      	movs	r0, #0
    2a16:	bd70      	pop	{r4, r5, r6, pc}
    2a18:	00004670 	.word	0x00004670

00002a1c <usb_device_endpoint_disable_callback>:
 * \retval STATUS_OK    The callback was disabled successfully.
 */
enum status_code usb_device_endpoint_disable_callback(
		struct usb_module *module_inst, uint8_t ep,
		enum usb_device_endpoint_callback callback_type)
{
    2a1c:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    2a1e:	230f      	movs	r3, #15
    2a20:	400b      	ands	r3, r1
	Assert(ep_num < USB_EPT_NUM);

	/* Enable callback */
	module_inst->device_endpoint_enabled_callback_mask[ep_num] &= ~_usb_endpoint_irq_bits[callback_type];
    2a22:	18c4      	adds	r4, r0, r3
    2a24:	3461      	adds	r4, #97	; 0x61
    2a26:	34ff      	adds	r4, #255	; 0xff
    2a28:	4d32      	ldr	r5, [pc, #200]	; (2af4 <usb_device_endpoint_disable_callback+0xd8>)
    2a2a:	5cae      	ldrb	r6, [r5, r2]
    2a2c:	7825      	ldrb	r5, [r4, #0]
    2a2e:	43b5      	bics	r5, r6
    2a30:	7025      	strb	r5, [r4, #0]

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRCPT) {
    2a32:	2a00      	cmp	r2, #0
    2a34:	d11f      	bne.n	2a76 <usb_device_endpoint_disable_callback+0x5a>
		if (ep_num == 0) { // control endpoint
    2a36:	2b00      	cmp	r3, #0
    2a38:	d108      	bne.n	2a4c <usb_device_endpoint_disable_callback+0x30>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT0 | USB_DEVICE_EPINTENCLR_TRCPT1;
    2a3a:	015c      	lsls	r4, r3, #5
    2a3c:	6805      	ldr	r5, [r0, #0]
    2a3e:	46ac      	mov	ip, r5
    2a40:	4464      	add	r4, ip
    2a42:	3409      	adds	r4, #9
    2a44:	34ff      	adds	r4, #255	; 0xff
    2a46:	2503      	movs	r5, #3
    2a48:	7025      	strb	r5, [r4, #0]
    2a4a:	e03d      	b.n	2ac8 <usb_device_endpoint_disable_callback+0xac>
		} else if (ep & USB_EP_DIR_IN) {
    2a4c:	b24c      	sxtb	r4, r1
    2a4e:	2c00      	cmp	r4, #0
    2a50:	da08      	bge.n	2a64 <usb_device_endpoint_disable_callback+0x48>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT1;
    2a52:	015c      	lsls	r4, r3, #5
    2a54:	6805      	ldr	r5, [r0, #0]
    2a56:	46ac      	mov	ip, r5
    2a58:	4464      	add	r4, ip
    2a5a:	3409      	adds	r4, #9
    2a5c:	34ff      	adds	r4, #255	; 0xff
    2a5e:	2502      	movs	r5, #2
    2a60:	7025      	strb	r5, [r4, #0]
    2a62:	e031      	b.n	2ac8 <usb_device_endpoint_disable_callback+0xac>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg =  USB_DEVICE_EPINTENCLR_TRCPT0;
    2a64:	015c      	lsls	r4, r3, #5
    2a66:	6805      	ldr	r5, [r0, #0]
    2a68:	46ac      	mov	ip, r5
    2a6a:	4464      	add	r4, ip
    2a6c:	3409      	adds	r4, #9
    2a6e:	34ff      	adds	r4, #255	; 0xff
    2a70:	2501      	movs	r5, #1
    2a72:	7025      	strb	r5, [r4, #0]
    2a74:	e028      	b.n	2ac8 <usb_device_endpoint_disable_callback+0xac>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL) {
    2a76:	2a01      	cmp	r2, #1
    2a78:	d11c      	bne.n	2ab4 <usb_device_endpoint_disable_callback+0x98>
		if (ep_num == 0) { // control endpoint
    2a7a:	2b00      	cmp	r3, #0
    2a7c:	d107      	bne.n	2a8e <usb_device_endpoint_disable_callback+0x72>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL0 | USB_DEVICE_EPINTENCLR_TRFAIL1;
    2a7e:	6802      	ldr	r2, [r0, #0]
    2a80:	015b      	lsls	r3, r3, #5
    2a82:	18d3      	adds	r3, r2, r3
    2a84:	3309      	adds	r3, #9
    2a86:	33ff      	adds	r3, #255	; 0xff
    2a88:	220c      	movs	r2, #12
    2a8a:	701a      	strb	r2, [r3, #0]
    2a8c:	e030      	b.n	2af0 <usb_device_endpoint_disable_callback+0xd4>
		} else if (ep & USB_EP_DIR_IN) {
    2a8e:	b249      	sxtb	r1, r1
    2a90:	2900      	cmp	r1, #0
    2a92:	da07      	bge.n	2aa4 <usb_device_endpoint_disable_callback+0x88>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL1;
    2a94:	6802      	ldr	r2, [r0, #0]
    2a96:	015b      	lsls	r3, r3, #5
    2a98:	18d3      	adds	r3, r2, r3
    2a9a:	3309      	adds	r3, #9
    2a9c:	33ff      	adds	r3, #255	; 0xff
    2a9e:	2208      	movs	r2, #8
    2aa0:	701a      	strb	r2, [r3, #0]
    2aa2:	e025      	b.n	2af0 <usb_device_endpoint_disable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_TRFAIL0;
    2aa4:	6802      	ldr	r2, [r0, #0]
    2aa6:	015b      	lsls	r3, r3, #5
    2aa8:	18d3      	adds	r3, r2, r3
    2aaa:	3309      	adds	r3, #9
    2aac:	33ff      	adds	r3, #255	; 0xff
    2aae:	2204      	movs	r2, #4
    2ab0:	701a      	strb	r2, [r3, #0]
    2ab2:	e01d      	b.n	2af0 <usb_device_endpoint_disable_callback+0xd4>
		}
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_RXSTP) {
    2ab4:	2a02      	cmp	r2, #2
    2ab6:	d107      	bne.n	2ac8 <usb_device_endpoint_disable_callback+0xac>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_RXSTP;
    2ab8:	6802      	ldr	r2, [r0, #0]
    2aba:	015b      	lsls	r3, r3, #5
    2abc:	18d3      	adds	r3, r2, r3
    2abe:	3309      	adds	r3, #9
    2ac0:	33ff      	adds	r3, #255	; 0xff
    2ac2:	2210      	movs	r2, #16
    2ac4:	701a      	strb	r2, [r3, #0]
    2ac6:	e013      	b.n	2af0 <usb_device_endpoint_disable_callback+0xd4>
	}

	if (callback_type == USB_DEVICE_ENDPOINT_CALLBACK_STALL) {
    2ac8:	2a03      	cmp	r2, #3
    2aca:	d111      	bne.n	2af0 <usb_device_endpoint_disable_callback+0xd4>
		if (ep & USB_EP_DIR_IN) {
    2acc:	b249      	sxtb	r1, r1
    2ace:	2900      	cmp	r1, #0
    2ad0:	da07      	bge.n	2ae2 <usb_device_endpoint_disable_callback+0xc6>
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL1;
    2ad2:	6802      	ldr	r2, [r0, #0]
    2ad4:	015b      	lsls	r3, r3, #5
    2ad6:	18d3      	adds	r3, r2, r3
    2ad8:	3309      	adds	r3, #9
    2ada:	33ff      	adds	r3, #255	; 0xff
    2adc:	2240      	movs	r2, #64	; 0x40
    2ade:	701a      	strb	r2, [r3, #0]
    2ae0:	e006      	b.n	2af0 <usb_device_endpoint_disable_callback+0xd4>
		} else {
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTENCLR.reg = USB_DEVICE_EPINTENCLR_STALL0;
    2ae2:	6802      	ldr	r2, [r0, #0]
    2ae4:	015b      	lsls	r3, r3, #5
    2ae6:	18d3      	adds	r3, r2, r3
    2ae8:	3309      	adds	r3, #9
    2aea:	33ff      	adds	r3, #255	; 0xff
    2aec:	2220      	movs	r2, #32
    2aee:	701a      	strb	r2, [r3, #0]
		}
	}

	return STATUS_OK;
}
    2af0:	2000      	movs	r0, #0
    2af2:	bd70      	pop	{r4, r5, r6, pc}
    2af4:	00004670 	.word	0x00004670

00002af8 <usb_device_endpoint_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(ep_config);

	/* Write default config to config struct */
	ep_config->ep_address = 0;
    2af8:	2300      	movs	r3, #0
    2afa:	7003      	strb	r3, [r0, #0]
	ep_config->ep_size = USB_ENDPOINT_8_BYTE;
    2afc:	7043      	strb	r3, [r0, #1]
	ep_config->auto_zlp = false;
    2afe:	7083      	strb	r3, [r0, #2]
	ep_config->ep_type = USB_DEVICE_ENDPOINT_TYPE_CONTROL;
    2b00:	3301      	adds	r3, #1
    2b02:	70c3      	strb	r3, [r0, #3]
}
    2b04:	4770      	bx	lr
    2b06:	46c0      	nop			; (mov r8, r8)

00002b08 <usb_device_endpoint_set_config>:
 * \retval STATUS_OK         The device endpoint was configured successfully
 * \retval STATUS_ERR_DENIED The endpoint address is already configured
 */
enum status_code usb_device_endpoint_set_config(struct usb_module *module_inst,
		struct usb_device_endpoint_config *ep_config)
{
    2b08:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(ep_config);

	uint8_t ep_num = ep_config->ep_address & USB_EP_ADDR_MASK;
    2b0a:	780a      	ldrb	r2, [r1, #0]
    2b0c:	230f      	movs	r3, #15
    2b0e:	4013      	ands	r3, r2
    2b10:	001c      	movs	r4, r3
	uint8_t ep_bank = (ep_config->ep_address & USB_EP_DIR_IN) ? 1 : 0;
    2b12:	b252      	sxtb	r2, r2

	switch (ep_config->ep_type) {
    2b14:	78cb      	ldrb	r3, [r1, #3]
    2b16:	2b04      	cmp	r3, #4
    2b18:	d900      	bls.n	2b1c <usb_device_endpoint_set_config+0x14>
    2b1a:	e0f1      	b.n	2d00 <usb_device_endpoint_set_config+0x1f8>
    2b1c:	009b      	lsls	r3, r3, #2
    2b1e:	4d8d      	ldr	r5, [pc, #564]	; (2d54 <usb_device_endpoint_set_config+0x24c>)
    2b20:	58eb      	ldr	r3, [r5, r3]
    2b22:	469f      	mov	pc, r3
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
    2b24:	6803      	ldr	r3, [r0, #0]
    2b26:	3408      	adds	r4, #8
    2b28:	0164      	lsls	r4, r4, #5
    2b2a:	2200      	movs	r2, #0
    2b2c:	54e2      	strb	r2, [r4, r3]
			return STATUS_OK;
    2b2e:	2300      	movs	r3, #0
    2b30:	e10e      	b.n	2d50 <usb_device_endpoint_set_config+0x248>
    2b32:	0162      	lsls	r2, r4, #5
    2b34:	6803      	ldr	r3, [r0, #0]
    2b36:	469c      	mov	ip, r3
    2b38:	4462      	add	r2, ip

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    2b3a:	2380      	movs	r3, #128	; 0x80
    2b3c:	005b      	lsls	r3, r3, #1
    2b3e:	5cd5      	ldrb	r5, [r2, r3]
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
			} else {
				return STATUS_ERR_DENIED;
    2b40:	3be4      	subs	r3, #228	; 0xe4
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    2b42:	076d      	lsls	r5, r5, #29
    2b44:	d000      	beq.n	2b48 <usb_device_endpoint_set_config+0x40>
    2b46:	e103      	b.n	2d50 <usb_device_endpoint_set_config+0x248>
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
    2b48:	33e4      	adds	r3, #228	; 0xe4
    2b4a:	5cd6      	ldrb	r6, [r2, r3]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
			} else {
				return STATUS_ERR_DENIED;
    2b4c:	3be4      	subs	r3, #228	; 0xe4
		case USB_DEVICE_ENDPOINT_TYPE_DISABLE:
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(0) |  USB_DEVICE_EPCFG_EPTYPE1(0);
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_CONTROL:
			if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0 && \
    2b4e:	2570      	movs	r5, #112	; 0x70
    2b50:	422e      	tst	r6, r5
    2b52:	d000      	beq.n	2b56 <usb_device_endpoint_set_config+0x4e>
    2b54:	e0fc      	b.n	2d50 <usb_device_endpoint_set_config+0x248>
				(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0) {
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg = USB_DEVICE_EPCFG_EPTYPE0(1) | USB_DEVICE_EPCFG_EPTYPE1(1);
    2b56:	3d5f      	subs	r5, #95	; 0x5f
    2b58:	33e4      	adds	r3, #228	; 0xe4
    2b5a:	54d5      	strb	r5, [r2, r3]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    2b5c:	0023      	movs	r3, r4
    2b5e:	3308      	adds	r3, #8
    2b60:	015b      	lsls	r3, r3, #5
    2b62:	6802      	ldr	r2, [r0, #0]
    2b64:	18d2      	adds	r2, r2, r3
    2b66:	352f      	adds	r5, #47	; 0x2f
    2b68:	7155      	strb	r5, [r2, #5]
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    2b6a:	6802      	ldr	r2, [r0, #0]
    2b6c:	18d3      	adds	r3, r2, r3
    2b6e:	2280      	movs	r2, #128	; 0x80
    2b70:	711a      	strb	r2, [r3, #4]
			} else {
				return STATUS_ERR_DENIED;
			}
			if (true == ep_config->auto_zlp) {
    2b72:	788b      	ldrb	r3, [r1, #2]
    2b74:	2b00      	cmp	r3, #0
    2b76:	d00b      	beq.n	2b90 <usb_device_endpoint_set_config+0x88>
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    2b78:	0162      	lsls	r2, r4, #5
    2b7a:	4b77      	ldr	r3, [pc, #476]	; (2d58 <usb_device_endpoint_set_config+0x250>)
    2b7c:	189b      	adds	r3, r3, r2
    2b7e:	6858      	ldr	r0, [r3, #4]
    2b80:	2580      	movs	r5, #128	; 0x80
    2b82:	062d      	lsls	r5, r5, #24
    2b84:	4328      	orrs	r0, r5
    2b86:	6058      	str	r0, [r3, #4]
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    2b88:	695a      	ldr	r2, [r3, #20]
    2b8a:	432a      	orrs	r2, r5
    2b8c:	615a      	str	r2, [r3, #20]
    2b8e:	e00a      	b.n	2ba6 <usb_device_endpoint_set_config+0x9e>
			} else {
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    2b90:	0162      	lsls	r2, r4, #5
    2b92:	4b71      	ldr	r3, [pc, #452]	; (2d58 <usb_device_endpoint_set_config+0x250>)
    2b94:	189b      	adds	r3, r3, r2
    2b96:	685a      	ldr	r2, [r3, #4]
    2b98:	0052      	lsls	r2, r2, #1
    2b9a:	0852      	lsrs	r2, r2, #1
    2b9c:	605a      	str	r2, [r3, #4]
				usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    2b9e:	695a      	ldr	r2, [r3, #20]
    2ba0:	0052      	lsls	r2, r2, #1
    2ba2:	0852      	lsrs	r2, r2, #1
    2ba4:	615a      	str	r2, [r3, #20]
			}
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.SIZE = ep_config->ep_size;
    2ba6:	2207      	movs	r2, #7
    2ba8:	7848      	ldrb	r0, [r1, #1]
    2baa:	0163      	lsls	r3, r4, #5
    2bac:	4c6a      	ldr	r4, [pc, #424]	; (2d58 <usb_device_endpoint_set_config+0x250>)
    2bae:	18e4      	adds	r4, r4, r3
    2bb0:	6863      	ldr	r3, [r4, #4]
    2bb2:	4010      	ands	r0, r2
    2bb4:	0700      	lsls	r0, r0, #28
    2bb6:	4d69      	ldr	r5, [pc, #420]	; (2d5c <usb_device_endpoint_set_config+0x254>)
    2bb8:	402b      	ands	r3, r5
    2bba:	4303      	orrs	r3, r0
    2bbc:	6063      	str	r3, [r4, #4]
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep_config->ep_size;
    2bbe:	784b      	ldrb	r3, [r1, #1]
    2bc0:	6961      	ldr	r1, [r4, #20]
    2bc2:	401a      	ands	r2, r3
    2bc4:	0713      	lsls	r3, r2, #28
    2bc6:	000a      	movs	r2, r1
    2bc8:	402a      	ands	r2, r5
    2bca:	431a      	orrs	r2, r3
    2bcc:	6162      	str	r2, [r4, #20]
			return STATUS_OK;
    2bce:	2300      	movs	r3, #0
    2bd0:	e0be      	b.n	2d50 <usb_device_endpoint_set_config+0x248>

		case USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS:
			if (ep_bank) {
    2bd2:	2a00      	cmp	r2, #0
    2bd4:	da18      	bge.n	2c08 <usb_device_endpoint_set_config+0x100>
    2bd6:	0165      	lsls	r5, r4, #5
    2bd8:	6803      	ldr	r3, [r0, #0]
    2bda:	469c      	mov	ip, r3
    2bdc:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    2bde:	2380      	movs	r3, #128	; 0x80
    2be0:	005b      	lsls	r3, r3, #1
    2be2:	5cef      	ldrb	r7, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(2);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    2be4:	3be4      	subs	r3, #228	; 0xe4
			usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.SIZE = ep_config->ep_size;
			return STATUS_OK;

		case USB_DEVICE_ENDPOINT_TYPE_ISOCHRONOUS:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    2be6:	2670      	movs	r6, #112	; 0x70
    2be8:	4237      	tst	r7, r6
    2bea:	d000      	beq.n	2bee <usb_device_endpoint_set_config+0xe6>
    2bec:	e0b0      	b.n	2d50 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(2);
    2bee:	3690      	adds	r6, #144	; 0x90
    2bf0:	5daf      	ldrb	r7, [r5, r6]
    2bf2:	3304      	adds	r3, #4
    2bf4:	433b      	orrs	r3, r7
    2bf6:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    2bf8:	6800      	ldr	r0, [r0, #0]
    2bfa:	0023      	movs	r3, r4
    2bfc:	3308      	adds	r3, #8
    2bfe:	015b      	lsls	r3, r3, #5
    2c00:	18c3      	adds	r3, r0, r3
    2c02:	2080      	movs	r0, #128	; 0x80
    2c04:	7118      	strb	r0, [r3, #4]
    2c06:	e07b      	b.n	2d00 <usb_device_endpoint_set_config+0x1f8>
    2c08:	0165      	lsls	r5, r4, #5
    2c0a:	6803      	ldr	r3, [r0, #0]
    2c0c:	469c      	mov	ip, r3
    2c0e:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    2c10:	2380      	movs	r3, #128	; 0x80
    2c12:	005b      	lsls	r3, r3, #1
    2c14:	5cee      	ldrb	r6, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(2);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    2c16:	3be4      	subs	r3, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    2c18:	0776      	lsls	r6, r6, #29
    2c1a:	d000      	beq.n	2c1e <usb_device_endpoint_set_config+0x116>
    2c1c:	e098      	b.n	2d50 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(2);
    2c1e:	2680      	movs	r6, #128	; 0x80
    2c20:	0076      	lsls	r6, r6, #1
    2c22:	5daf      	ldrb	r7, [r5, r6]
    2c24:	3b1a      	subs	r3, #26
    2c26:	433b      	orrs	r3, r7
    2c28:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    2c2a:	6800      	ldr	r0, [r0, #0]
    2c2c:	0023      	movs	r3, r4
    2c2e:	3308      	adds	r3, #8
    2c30:	015b      	lsls	r3, r3, #5
    2c32:	18c3      	adds	r3, r0, r3
    2c34:	2040      	movs	r0, #64	; 0x40
    2c36:	7158      	strb	r0, [r3, #5]
    2c38:	e062      	b.n	2d00 <usb_device_endpoint_set_config+0x1f8>
				}
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_BULK:
			if (ep_bank) {
    2c3a:	2a00      	cmp	r2, #0
    2c3c:	da17      	bge.n	2c6e <usb_device_endpoint_set_config+0x166>
    2c3e:	0165      	lsls	r5, r4, #5
    2c40:	6803      	ldr	r3, [r0, #0]
    2c42:	469c      	mov	ip, r3
    2c44:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    2c46:	2380      	movs	r3, #128	; 0x80
    2c48:	005b      	lsls	r3, r3, #1
    2c4a:	5cef      	ldrb	r7, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(3);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    2c4c:	3be4      	subs	r3, #228	; 0xe4
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_BULK:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    2c4e:	2670      	movs	r6, #112	; 0x70
    2c50:	4237      	tst	r7, r6
    2c52:	d17d      	bne.n	2d50 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(3);
    2c54:	3690      	adds	r6, #144	; 0x90
    2c56:	5daf      	ldrb	r7, [r5, r6]
    2c58:	3314      	adds	r3, #20
    2c5a:	433b      	orrs	r3, r7
    2c5c:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    2c5e:	6800      	ldr	r0, [r0, #0]
    2c60:	0023      	movs	r3, r4
    2c62:	3308      	adds	r3, #8
    2c64:	015b      	lsls	r3, r3, #5
    2c66:	18c3      	adds	r3, r0, r3
    2c68:	2080      	movs	r0, #128	; 0x80
    2c6a:	7118      	strb	r0, [r3, #4]
    2c6c:	e048      	b.n	2d00 <usb_device_endpoint_set_config+0x1f8>
    2c6e:	0165      	lsls	r5, r4, #5
    2c70:	6803      	ldr	r3, [r0, #0]
    2c72:	469c      	mov	ip, r3
    2c74:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    2c76:	2380      	movs	r3, #128	; 0x80
    2c78:	005b      	lsls	r3, r3, #1
    2c7a:	5cee      	ldrb	r6, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(3);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    2c7c:	3be4      	subs	r3, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    2c7e:	0776      	lsls	r6, r6, #29
    2c80:	d166      	bne.n	2d50 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(3);
    2c82:	2680      	movs	r6, #128	; 0x80
    2c84:	0076      	lsls	r6, r6, #1
    2c86:	5daf      	ldrb	r7, [r5, r6]
    2c88:	3b19      	subs	r3, #25
    2c8a:	433b      	orrs	r3, r7
    2c8c:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    2c8e:	6800      	ldr	r0, [r0, #0]
    2c90:	0023      	movs	r3, r4
    2c92:	3308      	adds	r3, #8
    2c94:	015b      	lsls	r3, r3, #5
    2c96:	18c3      	adds	r3, r0, r3
    2c98:	2040      	movs	r0, #64	; 0x40
    2c9a:	7158      	strb	r0, [r3, #5]
    2c9c:	e030      	b.n	2d00 <usb_device_endpoint_set_config+0x1f8>
				}
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_INTERRUPT:
			if (ep_bank) {
    2c9e:	2a00      	cmp	r2, #0
    2ca0:	da17      	bge.n	2cd2 <usb_device_endpoint_set_config+0x1ca>
    2ca2:	0165      	lsls	r5, r4, #5
    2ca4:	6803      	ldr	r3, [r0, #0]
    2ca6:	469c      	mov	ip, r3
    2ca8:	4465      	add	r5, ip
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    2caa:	2380      	movs	r3, #128	; 0x80
    2cac:	005b      	lsls	r3, r3, #1
    2cae:	5cef      	ldrb	r7, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(4);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
    2cb0:	3be4      	subs	r3, #228	; 0xe4
			}
			break;

		case USB_DEVICE_ENDPOINT_TYPE_INTERRUPT:
			if (ep_bank) {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE1_Msk) == 0){
    2cb2:	2670      	movs	r6, #112	; 0x70
    2cb4:	4237      	tst	r7, r6
    2cb6:	d14b      	bne.n	2d50 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE1(4);
    2cb8:	3690      	adds	r6, #144	; 0x90
    2cba:	5daf      	ldrb	r7, [r5, r6]
    2cbc:	3324      	adds	r3, #36	; 0x24
    2cbe:	433b      	orrs	r3, r7
    2cc0:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    2cc2:	6800      	ldr	r0, [r0, #0]
    2cc4:	0023      	movs	r3, r4
    2cc6:	3308      	adds	r3, #8
    2cc8:	015b      	lsls	r3, r3, #5
    2cca:	18c3      	adds	r3, r0, r3
    2ccc:	2080      	movs	r0, #128	; 0x80
    2cce:	7118      	strb	r0, [r3, #4]
    2cd0:	e016      	b.n	2d00 <usb_device_endpoint_set_config+0x1f8>
    2cd2:	0165      	lsls	r5, r4, #5
    2cd4:	6803      	ldr	r3, [r0, #0]
    2cd6:	469c      	mov	ip, r3
    2cd8:	4465      	add	r5, ip
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    2cda:	2380      	movs	r3, #128	; 0x80
    2cdc:	005b      	lsls	r3, r3, #1
    2cde:	5cee      	ldrb	r6, [r5, r3]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(4);
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
				} else {
					return STATUS_ERR_DENIED;
    2ce0:	3be4      	subs	r3, #228	; 0xe4
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
				} else {
					return STATUS_ERR_DENIED;
				}
			} else {
				if ((module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg & USB_DEVICE_EPCFG_EPTYPE0_Msk) == 0){
    2ce2:	0776      	lsls	r6, r6, #29
    2ce4:	d134      	bne.n	2d50 <usb_device_endpoint_set_config+0x248>
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.reg |= USB_DEVICE_EPCFG_EPTYPE0(4);
    2ce6:	2680      	movs	r6, #128	; 0x80
    2ce8:	0076      	lsls	r6, r6, #1
    2cea:	5daf      	ldrb	r7, [r5, r6]
    2cec:	3b18      	subs	r3, #24
    2cee:	433b      	orrs	r3, r7
    2cf0:	55ab      	strb	r3, [r5, r6]
					module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    2cf2:	6800      	ldr	r0, [r0, #0]
    2cf4:	0023      	movs	r3, r4
    2cf6:	3308      	adds	r3, #8
    2cf8:	015b      	lsls	r3, r3, #5
    2cfa:	18c3      	adds	r3, r0, r3
    2cfc:	2040      	movs	r0, #64	; 0x40
    2cfe:	7158      	strb	r0, [r3, #5]

		default:
			break;
	}

	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.bit.SIZE = ep_config->ep_size;
    2d00:	0fd2      	lsrs	r2, r2, #31
    2d02:	784d      	ldrb	r5, [r1, #1]
    2d04:	0063      	lsls	r3, r4, #1
    2d06:	189b      	adds	r3, r3, r2
    2d08:	011b      	lsls	r3, r3, #4
    2d0a:	4813      	ldr	r0, [pc, #76]	; (2d58 <usb_device_endpoint_set_config+0x250>)
    2d0c:	18c3      	adds	r3, r0, r3
    2d0e:	685e      	ldr	r6, [r3, #4]
    2d10:	2007      	movs	r0, #7
    2d12:	4005      	ands	r5, r0
    2d14:	072d      	lsls	r5, r5, #28
    2d16:	4811      	ldr	r0, [pc, #68]	; (2d5c <usb_device_endpoint_set_config+0x254>)
    2d18:	4030      	ands	r0, r6
    2d1a:	4328      	orrs	r0, r5
    2d1c:	6058      	str	r0, [r3, #4]

	if (true == ep_config->auto_zlp) {
    2d1e:	788b      	ldrb	r3, [r1, #2]
    2d20:	2b00      	cmp	r3, #0
    2d22:	d00b      	beq.n	2d3c <usb_device_endpoint_set_config+0x234>
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
    2d24:	0063      	lsls	r3, r4, #1
    2d26:	189a      	adds	r2, r3, r2
    2d28:	0112      	lsls	r2, r2, #4
    2d2a:	4c0b      	ldr	r4, [pc, #44]	; (2d58 <usb_device_endpoint_set_config+0x250>)
    2d2c:	18a2      	adds	r2, r4, r2
    2d2e:	6853      	ldr	r3, [r2, #4]
    2d30:	2180      	movs	r1, #128	; 0x80
    2d32:	0609      	lsls	r1, r1, #24
    2d34:	430b      	orrs	r3, r1
    2d36:	6053      	str	r3, [r2, #4]
		} else {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
	}

	return STATUS_OK;
    2d38:	2300      	movs	r3, #0
    2d3a:	e009      	b.n	2d50 <usb_device_endpoint_set_config+0x248>
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.bit.SIZE = ep_config->ep_size;

	if (true == ep_config->auto_zlp) {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg |= USB_DEVICE_PCKSIZE_AUTO_ZLP;
		} else {
		usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[ep_bank].PCKSIZE.reg &= ~USB_DEVICE_PCKSIZE_AUTO_ZLP;
    2d3c:	0063      	lsls	r3, r4, #1
    2d3e:	189a      	adds	r2, r3, r2
    2d40:	0112      	lsls	r2, r2, #4
    2d42:	4b05      	ldr	r3, [pc, #20]	; (2d58 <usb_device_endpoint_set_config+0x250>)
    2d44:	189a      	adds	r2, r3, r2
    2d46:	6853      	ldr	r3, [r2, #4]
    2d48:	005b      	lsls	r3, r3, #1
    2d4a:	085b      	lsrs	r3, r3, #1
    2d4c:	6053      	str	r3, [r2, #4]
	}

	return STATUS_OK;
    2d4e:	2300      	movs	r3, #0
}
    2d50:	0018      	movs	r0, r3
    2d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d54:	0000464c 	.word	0x0000464c
    2d58:	200003a4 	.word	0x200003a4
    2d5c:	8fffffff 	.word	0x8fffffff

00002d60 <usb_device_endpoint_abort_job>:
 * \param ep          Endpoint address
 */
void usb_device_endpoint_abort_job(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num;
	ep_num = ep & USB_EP_ADDR_MASK;
    2d60:	230f      	movs	r3, #15
    2d62:	400b      	ands	r3, r1

	// Stop transfer
	if (ep & USB_EP_DIR_IN) {
    2d64:	b249      	sxtb	r1, r1
    2d66:	2900      	cmp	r1, #0
    2d68:	da0a      	bge.n	2d80 <usb_device_endpoint_abort_job+0x20>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK1RDY;
    2d6a:	3308      	adds	r3, #8
    2d6c:	015b      	lsls	r3, r3, #5
    2d6e:	6802      	ldr	r2, [r0, #0]
    2d70:	18d2      	adds	r2, r2, r3
    2d72:	2180      	movs	r1, #128	; 0x80
    2d74:	7111      	strb	r1, [r2, #4]
		// Eventually ack a transfer occur during abort
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    2d76:	6802      	ldr	r2, [r0, #0]
    2d78:	18d3      	adds	r3, r2, r3
    2d7a:	2202      	movs	r2, #2
    2d7c:	71da      	strb	r2, [r3, #7]
    2d7e:	e009      	b.n	2d94 <usb_device_endpoint_abort_job+0x34>
	} else {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK0RDY;
    2d80:	3308      	adds	r3, #8
    2d82:	015b      	lsls	r3, r3, #5
    2d84:	6802      	ldr	r2, [r0, #0]
    2d86:	18d2      	adds	r2, r2, r3
    2d88:	2140      	movs	r1, #64	; 0x40
    2d8a:	7151      	strb	r1, [r2, #5]
		// Eventually ack a transfer occur during abort
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    2d8c:	6802      	ldr	r2, [r0, #0]
    2d8e:	18d3      	adds	r3, r2, r3
    2d90:	2201      	movs	r2, #1
    2d92:	71da      	strb	r2, [r3, #7]
	}
}
    2d94:	4770      	bx	lr
    2d96:	46c0      	nop			; (mov r8, r8)

00002d98 <usb_device_endpoint_is_halted>:
 *
 * \return \c true if the endpoint is halted
 */
bool usb_device_endpoint_is_halted(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    2d98:	230f      	movs	r3, #15
    2d9a:	400b      	ands	r3, r1

	if (ep & USB_EP_DIR_IN) {
    2d9c:	b249      	sxtb	r1, r1
    2d9e:	2900      	cmp	r1, #0
    2da0:	da07      	bge.n	2db2 <usb_device_endpoint_is_halted+0x1a>
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1);
    2da2:	6802      	ldr	r2, [r0, #0]
    2da4:	3308      	adds	r3, #8
    2da6:	015b      	lsls	r3, r3, #5
    2da8:	18d3      	adds	r3, r2, r3
    2daa:	7998      	ldrb	r0, [r3, #6]
    2dac:	0680      	lsls	r0, r0, #26
    2dae:	0fc0      	lsrs	r0, r0, #31
    2db0:	e006      	b.n	2dc0 <usb_device_endpoint_is_halted+0x28>
	} else {
		return (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ0);
    2db2:	6802      	ldr	r2, [r0, #0]
    2db4:	3308      	adds	r3, #8
    2db6:	015b      	lsls	r3, r3, #5
    2db8:	18d3      	adds	r3, r2, r3
    2dba:	7998      	ldrb	r0, [r3, #6]
    2dbc:	06c0      	lsls	r0, r0, #27
    2dbe:	0fc0      	lsrs	r0, r0, #31
	}
}
    2dc0:	4770      	bx	lr
    2dc2:	46c0      	nop			; (mov r8, r8)

00002dc4 <usb_device_endpoint_set_halt>:
 * \param module_inst Pointer to USB software instance struct
 * \param ep          Endpoint address
 */
void usb_device_endpoint_set_halt(struct usb_module *module_inst, uint8_t ep)
{
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    2dc4:	230f      	movs	r3, #15
    2dc6:	400b      	ands	r3, r1

	// Stall endpoint
	if (ep & USB_EP_DIR_IN) {
    2dc8:	b249      	sxtb	r1, r1
    2dca:	2900      	cmp	r1, #0
    2dcc:	da06      	bge.n	2ddc <usb_device_endpoint_set_halt+0x18>
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ1;
    2dce:	6802      	ldr	r2, [r0, #0]
    2dd0:	3308      	adds	r3, #8
    2dd2:	015b      	lsls	r3, r3, #5
    2dd4:	18d3      	adds	r3, r2, r3
    2dd6:	2220      	movs	r2, #32
    2dd8:	715a      	strb	r2, [r3, #5]
    2dda:	e005      	b.n	2de8 <usb_device_endpoint_set_halt+0x24>
	} else {
		module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_STALLRQ0;
    2ddc:	6802      	ldr	r2, [r0, #0]
    2dde:	3308      	adds	r3, #8
    2de0:	015b      	lsls	r3, r3, #5
    2de2:	18d3      	adds	r3, r2, r3
    2de4:	2210      	movs	r2, #16
    2de6:	715a      	strb	r2, [r3, #5]
	}
}
    2de8:	4770      	bx	lr
    2dea:	46c0      	nop			; (mov r8, r8)

00002dec <usb_device_endpoint_clear_halt>:
 *
 * \param module_inst Pointer to USB software instance struct
 * \param ep          Endpoint address
 */
void usb_device_endpoint_clear_halt(struct usb_module *module_inst, uint8_t ep)
{
    2dec:	b530      	push	{r4, r5, lr}
	uint8_t ep_num = ep & USB_EP_ADDR_MASK;
    2dee:	230f      	movs	r3, #15
    2df0:	400b      	ands	r3, r1

	if (ep & USB_EP_DIR_IN) {
    2df2:	b249      	sxtb	r1, r1
    2df4:	2900      	cmp	r1, #0
    2df6:	da1e      	bge.n	2e36 <usb_device_endpoint_clear_halt+0x4a>
    2df8:	0159      	lsls	r1, r3, #5
    2dfa:	6802      	ldr	r2, [r0, #0]
    2dfc:	1852      	adds	r2, r2, r1
		if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ1) {
    2dfe:	2483      	movs	r4, #131	; 0x83
    2e00:	0064      	lsls	r4, r4, #1
    2e02:	5d14      	ldrb	r4, [r2, r4]
    2e04:	06a4      	lsls	r4, r4, #26
    2e06:	d534      	bpl.n	2e72 <usb_device_endpoint_clear_halt+0x86>
			// Remove stall request
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_STALLRQ1;
    2e08:	2520      	movs	r5, #32
    2e0a:	2482      	movs	r4, #130	; 0x82
    2e0c:	0064      	lsls	r4, r4, #1
    2e0e:	5515      	strb	r5, [r2, r4]
    2e10:	6802      	ldr	r2, [r0, #0]
    2e12:	4694      	mov	ip, r2
    2e14:	4461      	add	r1, ip
			if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    2e16:	2208      	movs	r2, #8
    2e18:	32ff      	adds	r2, #255	; 0xff
    2e1a:	5c8a      	ldrb	r2, [r1, r2]
    2e1c:	0652      	lsls	r2, r2, #25
    2e1e:	d528      	bpl.n	2e72 <usb_device_endpoint_clear_halt+0x86>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    2e20:	3cc4      	subs	r4, #196	; 0xc4
    2e22:	2208      	movs	r2, #8
    2e24:	32ff      	adds	r2, #255	; 0xff
    2e26:	548c      	strb	r4, [r1, r2]
				// The Stall has occurred, then reset data toggle
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLIN;
    2e28:	6802      	ldr	r2, [r0, #0]
    2e2a:	3308      	adds	r3, #8
    2e2c:	015b      	lsls	r3, r3, #5
    2e2e:	18d3      	adds	r3, r2, r3
    2e30:	2202      	movs	r2, #2
    2e32:	711a      	strb	r2, [r3, #4]
    2e34:	e01d      	b.n	2e72 <usb_device_endpoint_clear_halt+0x86>
    2e36:	0159      	lsls	r1, r3, #5
    2e38:	6802      	ldr	r2, [r0, #0]
    2e3a:	1852      	adds	r2, r2, r1
			}
		}
	} else {
		if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUS.reg & USB_DEVICE_EPSTATUSSET_STALLRQ0) {
    2e3c:	2483      	movs	r4, #131	; 0x83
    2e3e:	0064      	lsls	r4, r4, #1
    2e40:	5d14      	ldrb	r4, [r2, r4]
    2e42:	06e4      	lsls	r4, r4, #27
    2e44:	d515      	bpl.n	2e72 <usb_device_endpoint_clear_halt+0x86>
			// Remove stall request
			module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_STALLRQ0;
    2e46:	2510      	movs	r5, #16
    2e48:	2482      	movs	r4, #130	; 0x82
    2e4a:	0064      	lsls	r4, r4, #1
    2e4c:	5515      	strb	r5, [r2, r4]
    2e4e:	6802      	ldr	r2, [r0, #0]
    2e50:	4694      	mov	ip, r2
    2e52:	4461      	add	r1, ip
			if (module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    2e54:	2208      	movs	r2, #8
    2e56:	32ff      	adds	r2, #255	; 0xff
    2e58:	5c8a      	ldrb	r2, [r1, r2]
    2e5a:	0692      	lsls	r2, r2, #26
    2e5c:	d509      	bpl.n	2e72 <usb_device_endpoint_clear_halt+0x86>
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    2e5e:	3ce4      	subs	r4, #228	; 0xe4
    2e60:	2208      	movs	r2, #8
    2e62:	32ff      	adds	r2, #255	; 0xff
    2e64:	548c      	strb	r4, [r1, r2]
				// The Stall has occurred, then reset data toggle
				module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSSET_DTGLOUT;
    2e66:	6802      	ldr	r2, [r0, #0]
    2e68:	3308      	adds	r3, #8
    2e6a:	015b      	lsls	r3, r3, #5
    2e6c:	18d3      	adds	r3, r2, r3
    2e6e:	2201      	movs	r2, #1
    2e70:	711a      	strb	r2, [r3, #4]
			}
		}
	}
}
    2e72:	bd30      	pop	{r4, r5, pc}

00002e74 <usb_device_endpoint_write_buffer_job>:
 * \retval STATUS_OK Job started successfully
 * \retval STATUS_ERR_DENIED Endpoint is not ready
 */
enum status_code usb_device_endpoint_write_buffer_job(struct usb_module *module_inst,uint8_t ep_num,
		uint8_t* pbuf, uint32_t buf_size)
{
    2e74:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
    2e76:	000c      	movs	r4, r1
    2e78:	3408      	adds	r4, #8
    2e7a:	0164      	lsls	r4, r4, #5
    2e7c:	6805      	ldr	r5, [r0, #0]
    2e7e:	5d64      	ldrb	r4, [r4, r5]
    2e80:	0664      	lsls	r4, r4, #25
    2e82:	0f64      	lsrs	r4, r4, #29
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
		return STATUS_ERR_DENIED;
    2e84:	251c      	movs	r5, #28
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE1);
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
    2e86:	2c00      	cmp	r4, #0
    2e88:	d016      	beq.n	2eb8 <usb_device_endpoint_write_buffer_job+0x44>
		return STATUS_ERR_DENIED;
	};

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].ADDR.reg = (uint32_t)pbuf;
    2e8a:	014c      	lsls	r4, r1, #5
    2e8c:	4d0b      	ldr	r5, [pc, #44]	; (2ebc <usb_device_endpoint_write_buffer_job+0x48>)
    2e8e:	192c      	adds	r4, r5, r4
    2e90:	0025      	movs	r5, r4
    2e92:	6122      	str	r2, [r4, #16]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    2e94:	6964      	ldr	r4, [r4, #20]
    2e96:	4a0a      	ldr	r2, [pc, #40]	; (2ec0 <usb_device_endpoint_write_buffer_job+0x4c>)
    2e98:	4022      	ands	r2, r4
    2e9a:	616a      	str	r2, [r5, #20]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT = buf_size;
    2e9c:	696c      	ldr	r4, [r5, #20]
    2e9e:	049b      	lsls	r3, r3, #18
    2ea0:	0c9a      	lsrs	r2, r3, #18
    2ea2:	0ba3      	lsrs	r3, r4, #14
    2ea4:	039b      	lsls	r3, r3, #14
    2ea6:	4313      	orrs	r3, r2
    2ea8:	616b      	str	r3, [r5, #20]
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSSET.reg = USB_DEVICE_EPSTATUSSET_BK1RDY;
    2eaa:	6803      	ldr	r3, [r0, #0]
    2eac:	3108      	adds	r1, #8
    2eae:	0149      	lsls	r1, r1, #5
    2eb0:	1859      	adds	r1, r3, r1
    2eb2:	2380      	movs	r3, #128	; 0x80
    2eb4:	714b      	strb	r3, [r1, #5]

	return STATUS_OK;
    2eb6:	2500      	movs	r5, #0
}
    2eb8:	0028      	movs	r0, r5
    2eba:	bd30      	pop	{r4, r5, pc}
    2ebc:	200003a4 	.word	0x200003a4
    2ec0:	f0003fff 	.word	0xf0003fff

00002ec4 <usb_device_endpoint_read_buffer_job>:
 * \retval STATUS_OK Job started successfully
 * \retval STATUS_ERR_DENIED Endpoint is not ready
 */
enum status_code usb_device_endpoint_read_buffer_job(struct usb_module *module_inst,uint8_t ep_num,
		uint8_t* pbuf, uint32_t buf_size)
{
    2ec4:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
    2ec6:	000c      	movs	r4, r1
    2ec8:	3408      	adds	r4, #8
    2eca:	0164      	lsls	r4, r4, #5
    2ecc:	6805      	ldr	r5, [r0, #0]
    2ece:	5d64      	ldrb	r4, [r4, r5]
    2ed0:	0764      	lsls	r4, r4, #29
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
		return STATUS_ERR_DENIED;
    2ed2:	251c      	movs	r5, #28
	Assert(module_inst->hw);
	Assert(ep_num < USB_EPT_NUM);

	uint8_t flag;
	flag = (uint8_t)(module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPCFG.bit.EPTYPE0);
	if ((enum usb_device_endpoint_type)(flag) == USB_DEVICE_ENDPOINT_TYPE_DISABLE) {
    2ed4:	2c00      	cmp	r4, #0
    2ed6:	d015      	beq.n	2f04 <usb_device_endpoint_read_buffer_job+0x40>
		return STATUS_ERR_DENIED;
	};

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].ADDR.reg = (uint32_t)pbuf;
    2ed8:	4d0b      	ldr	r5, [pc, #44]	; (2f08 <usb_device_endpoint_read_buffer_job+0x44>)
    2eda:	014c      	lsls	r4, r1, #5
    2edc:	5162      	str	r2, [r4, r5]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = buf_size;
    2ede:	192c      	adds	r4, r5, r4
    2ee0:	6865      	ldr	r5, [r4, #4]
    2ee2:	049b      	lsls	r3, r3, #18
    2ee4:	091a      	lsrs	r2, r3, #4
    2ee6:	4b09      	ldr	r3, [pc, #36]	; (2f0c <usb_device_endpoint_read_buffer_job+0x48>)
    2ee8:	402b      	ands	r3, r5
    2eea:	4313      	orrs	r3, r2
    2eec:	6063      	str	r3, [r4, #4]
	usb_descriptor_table.usb_endpoint_table[ep_num].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    2eee:	6863      	ldr	r3, [r4, #4]
    2ef0:	0b9b      	lsrs	r3, r3, #14
    2ef2:	039b      	lsls	r3, r3, #14
    2ef4:	6063      	str	r3, [r4, #4]
	module_inst->hw->DEVICE.DeviceEndpoint[ep_num].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;
    2ef6:	6803      	ldr	r3, [r0, #0]
    2ef8:	3108      	adds	r1, #8
    2efa:	0149      	lsls	r1, r1, #5
    2efc:	1859      	adds	r1, r3, r1
    2efe:	2340      	movs	r3, #64	; 0x40
    2f00:	710b      	strb	r3, [r1, #4]

	return STATUS_OK;
    2f02:	2500      	movs	r5, #0
}
    2f04:	0028      	movs	r0, r5
    2f06:	bd30      	pop	{r4, r5, pc}
    2f08:	200003a4 	.word	0x200003a4
    2f0c:	f0003fff 	.word	0xf0003fff

00002f10 <usb_device_endpoint_setup_buffer_job>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* get endpoint configuration from setting register */
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].ADDR.reg = (uint32_t)pbuf;
    2f10:	4b09      	ldr	r3, [pc, #36]	; (2f38 <usb_device_endpoint_setup_buffer_job+0x28>)
    2f12:	6019      	str	r1, [r3, #0]
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 8;
    2f14:	6859      	ldr	r1, [r3, #4]
    2f16:	4a09      	ldr	r2, [pc, #36]	; (2f3c <usb_device_endpoint_setup_buffer_job+0x2c>)
    2f18:	400a      	ands	r2, r1
    2f1a:	2180      	movs	r1, #128	; 0x80
    2f1c:	0289      	lsls	r1, r1, #10
    2f1e:	430a      	orrs	r2, r1
    2f20:	605a      	str	r2, [r3, #4]
	usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    2f22:	685a      	ldr	r2, [r3, #4]
    2f24:	0b92      	lsrs	r2, r2, #14
    2f26:	0392      	lsls	r2, r2, #14
    2f28:	605a      	str	r2, [r3, #4]
	module_inst->hw->DEVICE.DeviceEndpoint[0].EPSTATUSCLR.reg = USB_DEVICE_EPSTATUSCLR_BK0RDY;
    2f2a:	6802      	ldr	r2, [r0, #0]
    2f2c:	2140      	movs	r1, #64	; 0x40
    2f2e:	2382      	movs	r3, #130	; 0x82
    2f30:	005b      	lsls	r3, r3, #1
    2f32:	54d1      	strb	r1, [r2, r3]

	return STATUS_OK;
}
    2f34:	2000      	movs	r0, #0
    2f36:	4770      	bx	lr
    2f38:	200003a4 	.word	0x200003a4
    2f3c:	f0003fff 	.word	0xf0003fff

00002f40 <usb_enable>:
void usb_enable(struct usb_module *module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	module_inst->hw->DEVICE.CTRLA.reg |= USB_CTRLA_ENABLE;
    2f40:	6802      	ldr	r2, [r0, #0]
    2f42:	7811      	ldrb	r1, [r2, #0]
    2f44:	2302      	movs	r3, #2
    2f46:	430b      	orrs	r3, r1
    2f48:	7013      	strb	r3, [r2, #0]
	while (module_inst->hw->DEVICE.SYNCBUSY.reg == USB_SYNCBUSY_ENABLE);
    2f4a:	6802      	ldr	r2, [r0, #0]
    2f4c:	7893      	ldrb	r3, [r2, #2]
    2f4e:	2b02      	cmp	r3, #2
    2f50:	d0fc      	beq.n	2f4c <usb_enable+0xc>
}
    2f52:	4770      	bx	lr

00002f54 <USB_Handler>:

/**
 * \brief Interrupt handler for the USB module.
 */
void USB_Handler(void)
{
    2f54:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f56:	465f      	mov	r7, fp
    2f58:	4656      	mov	r6, sl
    2f5a:	464d      	mov	r5, r9
    2f5c:	4644      	mov	r4, r8
    2f5e:	b4f0      	push	{r4, r5, r6, r7}
    2f60:	b083      	sub	sp, #12
	if (_usb_instances->hw->DEVICE.CTRLA.bit.MODE) {
    2f62:	4bc8      	ldr	r3, [pc, #800]	; (3284 <USB_Handler+0x330>)
    2f64:	681f      	ldr	r7, [r3, #0]
    2f66:	683d      	ldr	r5, [r7, #0]
    2f68:	782b      	ldrb	r3, [r5, #0]
    2f6a:	09db      	lsrs	r3, r3, #7
    2f6c:	d100      	bne.n	2f70 <USB_Handler+0x1c>
    2f6e:	e155      	b.n	321c <USB_Handler+0x2c8>
{
	uint32_t pipe_int;
	uint32_t flags;

	/* Manage pipe interrupts */
	pipe_int = ctz(_usb_instances->hw->HOST.PINTSMRY.reg);
    2f70:	8c28      	ldrh	r0, [r5, #32]
    2f72:	b280      	uxth	r0, r0
    2f74:	4bc4      	ldr	r3, [pc, #784]	; (3288 <USB_Handler+0x334>)
    2f76:	4798      	blx	r3
    2f78:	1e04      	subs	r4, r0, #0
	if (pipe_int < 32) {
    2f7a:	2c1f      	cmp	r4, #31
    2f7c:	d900      	bls.n	2f80 <USB_Handler+0x2c>
    2f7e:	e0d3      	b.n	3128 <USB_Handler+0x1d4>
		/* pipe interrupts */

		/* get interrupt flags */
		flags = _usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg;
    2f80:	0003      	movs	r3, r0
    2f82:	3308      	adds	r3, #8
    2f84:	015b      	lsls	r3, r3, #5
    2f86:	18ed      	adds	r5, r5, r3
    2f88:	79ed      	ldrb	r5, [r5, #7]
    2f8a:	b2ed      	uxtb	r5, r5

		/* host pipe transfer complete interrupt */
		if (flags & USB_HOST_PINTFLAG_TRCPT_Msk) {
    2f8c:	07ab      	lsls	r3, r5, #30
    2f8e:	d051      	beq.n	3034 <USB_Handler+0xe0>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    2f90:	4abe      	ldr	r2, [pc, #760]	; (328c <USB_Handler+0x338>)
    2f92:	2301      	movs	r3, #1
    2f94:	4083      	lsls	r3, r0
    2f96:	6811      	ldr	r1, [r2, #0]
    2f98:	4399      	bics	r1, r3
    2f9a:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    2f9c:	0003      	movs	r3, r0
    2f9e:	3308      	adds	r3, #8
    2fa0:	015b      	lsls	r3, r3, #5
    2fa2:	683a      	ldr	r2, [r7, #0]
    2fa4:	4694      	mov	ip, r2
    2fa6:	4463      	add	r3, ip
    2fa8:	2203      	movs	r2, #3
    2faa:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TRCPT_Msk;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    2fac:	183b      	adds	r3, r7, r0
    2fae:	33ae      	adds	r3, #174	; 0xae
    2fb0:	781b      	ldrb	r3, [r3, #0]
    2fb2:	07db      	lsls	r3, r3, #31
    2fb4:	d53e      	bpl.n	3034 <USB_Handler+0xe0>
					(1 << USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE)) {
				pipe_callback_para.pipe_num = pipe_int;
    2fb6:	4bb6      	ldr	r3, [pc, #728]	; (3290 <USB_Handler+0x33c>)
    2fb8:	7018      	strb	r0, [r3, #0]
				if (_usb_instances->hw->HOST.HostPipe[pipe_int].PCFG.bit.PTOKEN ==
    2fba:	683a      	ldr	r2, [r7, #0]
    2fbc:	0003      	movs	r3, r0
    2fbe:	3308      	adds	r3, #8
    2fc0:	015b      	lsls	r3, r3, #5
    2fc2:	5c9b      	ldrb	r3, [r3, r2]
    2fc4:	079b      	lsls	r3, r3, #30
    2fc6:	0f9b      	lsrs	r3, r3, #30
    2fc8:	2b01      	cmp	r3, #1
    2fca:	d110      	bne.n	2fee <USB_Handler+0x9a>
							USB_HOST_PIPE_TOKEN_IN) {
					/* in  */
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    2fcc:	0142      	lsls	r2, r0, #5
    2fce:	4bb1      	ldr	r3, [pc, #708]	; (3294 <USB_Handler+0x340>)
    2fd0:	189b      	adds	r3, r3, r2
    2fd2:	685a      	ldr	r2, [r3, #4]
    2fd4:	0492      	lsls	r2, r2, #18
    2fd6:	0c92      	lsrs	r2, r2, #18
    2fd8:	49ad      	ldr	r1, [pc, #692]	; (3290 <USB_Handler+0x33c>)
    2fda:	804a      	strh	r2, [r1, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    2fdc:	685a      	ldr	r2, [r3, #4]
    2fde:	0112      	lsls	r2, r2, #4
    2fe0:	0c92      	lsrs	r2, r2, #18
    2fe2:	808a      	strh	r2, [r1, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT = 0;
    2fe4:	685a      	ldr	r2, [r3, #4]
    2fe6:	0b92      	lsrs	r2, r2, #14
    2fe8:	0392      	lsls	r2, r2, #14
    2fea:	605a      	str	r2, [r3, #4]
    2fec:	e01a      	b.n	3024 <USB_Handler+0xd0>
				} else {
					/* out */
					pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    2fee:	0142      	lsls	r2, r0, #5
    2ff0:	4ba8      	ldr	r3, [pc, #672]	; (3294 <USB_Handler+0x340>)
    2ff2:	189b      	adds	r3, r3, r2
    2ff4:	685a      	ldr	r2, [r3, #4]
    2ff6:	0112      	lsls	r2, r2, #4
    2ff8:	0c92      	lsrs	r2, r2, #18
    2ffa:	b290      	uxth	r0, r2
    2ffc:	49a4      	ldr	r1, [pc, #656]	; (3290 <USB_Handler+0x33c>)
    2ffe:	804a      	strh	r2, [r1, #2]
					pipe_callback_para.required_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    3000:	685a      	ldr	r2, [r3, #4]
    3002:	0492      	lsls	r2, r2, #18
    3004:	0c92      	lsrs	r2, r2, #18
    3006:	808a      	strh	r2, [r1, #4]
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
    3008:	6859      	ldr	r1, [r3, #4]
    300a:	4aa3      	ldr	r2, [pc, #652]	; (3298 <USB_Handler+0x344>)
    300c:	400a      	ands	r2, r1
    300e:	605a      	str	r2, [r3, #4]
					if (0 == pipe_callback_para.transfered_size) {
    3010:	2800      	cmp	r0, #0
    3012:	d107      	bne.n	3024 <USB_Handler+0xd0>
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
    3014:	0163      	lsls	r3, r4, #5
    3016:	4a9f      	ldr	r2, [pc, #636]	; (3294 <USB_Handler+0x340>)
    3018:	18d3      	adds	r3, r2, r3
    301a:	685b      	ldr	r3, [r3, #4]
    301c:	049b      	lsls	r3, r3, #18
    301e:	0c9b      	lsrs	r3, r3, #18
    3020:	4a9b      	ldr	r2, [pc, #620]	; (3290 <USB_Handler+0x33c>)
    3022:	8053      	strh	r3, [r2, #2]
					}
				}
				(_usb_instances->host_pipe_callback[pipe_int]
    3024:	4b97      	ldr	r3, [pc, #604]	; (3284 <USB_Handler+0x330>)
    3026:	6818      	ldr	r0, [r3, #0]
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
    3028:	1ca3      	adds	r3, r4, #2
    302a:	011b      	lsls	r3, r3, #4
    302c:	18c3      	adds	r3, r0, r3
					usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE = 0;
					if (0 == pipe_callback_para.transfered_size) {
						pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.BYTE_COUNT;
					}
				}
				(_usb_instances->host_pipe_callback[pipe_int]
    302e:	685b      	ldr	r3, [r3, #4]
    3030:	4997      	ldr	r1, [pc, #604]	; (3290 <USB_Handler+0x33c>)
    3032:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_TRANSFER_COMPLETE])(_usb_instances, &pipe_callback_para);
			}
		}

		/* host pipe transfer fail interrupt */
		if (flags & USB_HOST_PINTFLAG_TRFAIL) {
    3034:	076b      	lsls	r3, r5, #29
    3036:	d50e      	bpl.n	3056 <USB_Handler+0x102>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    3038:	4a94      	ldr	r2, [pc, #592]	; (328c <USB_Handler+0x338>)
    303a:	2301      	movs	r3, #1
    303c:	40a3      	lsls	r3, r4
    303e:	6811      	ldr	r1, [r2, #0]
    3040:	4399      	bics	r1, r3
    3042:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3044:	4b8f      	ldr	r3, [pc, #572]	; (3284 <USB_Handler+0x330>)
    3046:	681b      	ldr	r3, [r3, #0]
    3048:	681a      	ldr	r2, [r3, #0]
    304a:	0023      	movs	r3, r4
    304c:	3308      	adds	r3, #8
    304e:	015b      	lsls	r3, r3, #5
    3050:	18d3      	adds	r3, r2, r3
    3052:	2204      	movs	r2, #4
    3054:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TRFAIL;
		}

		/* host pipe error interrupt */
		if (flags & USB_HOST_PINTFLAG_PERR) {
    3056:	072b      	lsls	r3, r5, #28
    3058:	d521      	bpl.n	309e <USB_Handler+0x14a>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    305a:	4a8c      	ldr	r2, [pc, #560]	; (328c <USB_Handler+0x338>)
    305c:	2301      	movs	r3, #1
    305e:	40a3      	lsls	r3, r4
    3060:	6811      	ldr	r1, [r2, #0]
    3062:	4399      	bics	r1, r3
    3064:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    3066:	4b87      	ldr	r3, [pc, #540]	; (3284 <USB_Handler+0x330>)
    3068:	6818      	ldr	r0, [r3, #0]
    306a:	0023      	movs	r3, r4
    306c:	3308      	adds	r3, #8
    306e:	015b      	lsls	r3, r3, #5
    3070:	6802      	ldr	r2, [r0, #0]
    3072:	4694      	mov	ip, r2
    3074:	4463      	add	r3, ip
    3076:	2208      	movs	r2, #8
    3078:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_PERR;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    307a:	1903      	adds	r3, r0, r4
    307c:	33ae      	adds	r3, #174	; 0xae
    307e:	781b      	ldrb	r3, [r3, #0]
    3080:	079b      	lsls	r3, r3, #30
    3082:	d50c      	bpl.n	309e <USB_Handler+0x14a>
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
    3084:	4982      	ldr	r1, [pc, #520]	; (3290 <USB_Handler+0x33c>)
    3086:	700c      	strb	r4, [r1, #0]
				pipe_callback_para.pipe_error_status =
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
    3088:	0163      	lsls	r3, r4, #5
    308a:	4a82      	ldr	r2, [pc, #520]	; (3294 <USB_Handler+0x340>)
    308c:	18d3      	adds	r3, r2, r3
    308e:	89da      	ldrh	r2, [r3, #14]
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
					USB_HOST_PINTFLAG_PERR;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.pipe_error_status =
    3090:	231f      	movs	r3, #31
    3092:	4013      	ands	r3, r2
    3094:	704b      	strb	r3, [r1, #1]
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
    3096:	0123      	lsls	r3, r4, #4
    3098:	18c3      	adds	r3, r0, r3
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_ERROR)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.pipe_error_status =
						usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].STATUS_PIPE.reg & 0x1F;
				(_usb_instances->host_pipe_callback[pipe_int]
    309a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    309c:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_ERROR])(_usb_instances, &pipe_callback_para);
			}
		}

		/* host pipe transmitted setup interrupt */
		if (flags & USB_HOST_PINTFLAG_TXSTP) {
    309e:	06eb      	lsls	r3, r5, #27
    30a0:	d522      	bpl.n	30e8 <USB_Handler+0x194>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    30a2:	4a7a      	ldr	r2, [pc, #488]	; (328c <USB_Handler+0x338>)
    30a4:	2301      	movs	r3, #1
    30a6:	40a3      	lsls	r3, r4
    30a8:	6811      	ldr	r1, [r2, #0]
    30aa:	4399      	bics	r1, r3
    30ac:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    30ae:	4b75      	ldr	r3, [pc, #468]	; (3284 <USB_Handler+0x330>)
    30b0:	6818      	ldr	r0, [r3, #0]
    30b2:	0023      	movs	r3, r4
    30b4:	3308      	adds	r3, #8
    30b6:	015b      	lsls	r3, r3, #5
    30b8:	6802      	ldr	r2, [r0, #0]
    30ba:	4694      	mov	ip, r2
    30bc:	4463      	add	r3, ip
    30be:	2210      	movs	r2, #16
    30c0:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_TXSTP;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    30c2:	1903      	adds	r3, r0, r4
    30c4:	33ae      	adds	r3, #174	; 0xae
    30c6:	781b      	ldrb	r3, [r3, #0]
    30c8:	075b      	lsls	r3, r3, #29
    30ca:	d50d      	bpl.n	30e8 <USB_Handler+0x194>
					(1 << USB_HOST_PIPE_CALLBACK_SETUP)) {
				pipe_callback_para.pipe_num = pipe_int;
    30cc:	4a70      	ldr	r2, [pc, #448]	; (3290 <USB_Handler+0x33c>)
    30ce:	7014      	strb	r4, [r2, #0]
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
    30d0:	0163      	lsls	r3, r4, #5
    30d2:	4970      	ldr	r1, [pc, #448]	; (3294 <USB_Handler+0x340>)
    30d4:	18cb      	adds	r3, r1, r3
    30d6:	685b      	ldr	r3, [r3, #4]
    30d8:	011b      	lsls	r3, r3, #4
    30da:	0c9b      	lsrs	r3, r3, #18
    30dc:	8053      	strh	r3, [r2, #2]
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
    30de:	0123      	lsls	r3, r4, #4
    30e0:	18c3      	adds	r3, r0, r3
					USB_HOST_PINTFLAG_TXSTP;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_SETUP)) {
				pipe_callback_para.pipe_num = pipe_int;
				pipe_callback_para.transfered_size = usb_descriptor_table.usb_pipe_table[pipe_int].HostDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE;
				(_usb_instances->host_pipe_callback[pipe_int]
    30e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    30e4:	2100      	movs	r1, #0
    30e6:	4798      	blx	r3
						[USB_HOST_PIPE_CALLBACK_SETUP])(_usb_instances, NULL);
			}
		}

		/* host pipe stall interrupt */
		if (flags & USB_HOST_PINTFLAG_STALL) {
    30e8:	06ab      	lsls	r3, r5, #26
    30ea:	d400      	bmi.n	30ee <USB_Handler+0x19a>
    30ec:	e1f1      	b.n	34d2 <USB_Handler+0x57e>
			/* Clear busy status */
			host_pipe_job_busy_status &= ~(1 << pipe_int);
    30ee:	4a67      	ldr	r2, [pc, #412]	; (328c <USB_Handler+0x338>)
    30f0:	2301      	movs	r3, #1
    30f2:	40a3      	lsls	r3, r4
    30f4:	6811      	ldr	r1, [r2, #0]
    30f6:	4399      	bics	r1, r3
    30f8:	6011      	str	r1, [r2, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
    30fa:	4b62      	ldr	r3, [pc, #392]	; (3284 <USB_Handler+0x330>)
    30fc:	6818      	ldr	r0, [r3, #0]
    30fe:	0023      	movs	r3, r4
    3100:	3308      	adds	r3, #8
    3102:	015b      	lsls	r3, r3, #5
    3104:	6802      	ldr	r2, [r0, #0]
    3106:	4694      	mov	ip, r2
    3108:	4463      	add	r3, ip
    310a:	2220      	movs	r2, #32
    310c:	71da      	strb	r2, [r3, #7]
					USB_HOST_PINTFLAG_STALL;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
    310e:	1903      	adds	r3, r0, r4
    3110:	33ae      	adds	r3, #174	; 0xae
    3112:	781b      	ldrb	r3, [r3, #0]
    3114:	071b      	lsls	r3, r3, #28
    3116:	d400      	bmi.n	311a <USB_Handler+0x1c6>
    3118:	e1db      	b.n	34d2 <USB_Handler+0x57e>
					(1 << USB_HOST_PIPE_CALLBACK_STALL)) {
				pipe_callback_para.pipe_num = pipe_int;
    311a:	495d      	ldr	r1, [pc, #372]	; (3290 <USB_Handler+0x33c>)
    311c:	700c      	strb	r4, [r1, #0]
				(_usb_instances->host_pipe_callback[pipe_int]
						[USB_HOST_PIPE_CALLBACK_STALL])(_usb_instances, &pipe_callback_para);
    311e:	0124      	lsls	r4, r4, #4
    3120:	1904      	adds	r4, r0, r4
			_usb_instances->hw->HOST.HostPipe[pipe_int].PINTFLAG.reg =
					USB_HOST_PINTFLAG_STALL;
			if(_usb_instances->host_pipe_enabled_callback_mask[pipe_int] &
					(1 << USB_HOST_PIPE_CALLBACK_STALL)) {
				pipe_callback_para.pipe_num = pipe_int;
				(_usb_instances->host_pipe_callback[pipe_int]
    3122:	6b23      	ldr	r3, [r4, #48]	; 0x30
    3124:	4798      	blx	r3
    3126:	e1d4      	b.n	34d2 <USB_Handler+0x57e>

	} else {
		/* host interrupts */

		/* get interrupt flags */
		flags = _usb_instances->hw->HOST.INTFLAG.reg;
    3128:	8bac      	ldrh	r4, [r5, #28]
    312a:	b2a4      	uxth	r4, r4

		/* host SOF interrupt */
		if (flags & USB_HOST_INTFLAG_HSOF) {
    312c:	0763      	lsls	r3, r4, #29
    312e:	d508      	bpl.n	3142 <USB_Handler+0x1ee>
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_HSOF;
    3130:	2304      	movs	r3, #4
    3132:	83ab      	strh	r3, [r5, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_SOF)) {
    3134:	33a1      	adds	r3, #161	; 0xa1
    3136:	5cfb      	ldrb	r3, [r7, r3]
    3138:	07db      	lsls	r3, r3, #31
    313a:	d502      	bpl.n	3142 <USB_Handler+0x1ee>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_SOF])(_usb_instances);
    313c:	687b      	ldr	r3, [r7, #4]
    313e:	0038      	movs	r0, r7
    3140:	4798      	blx	r3
			}
		}

		/* host reset interrupt */
		if (flags & USB_HOST_INTFLAG_RST) {
    3142:	0723      	lsls	r3, r4, #28
    3144:	d50d      	bpl.n	3162 <USB_Handler+0x20e>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    3146:	2200      	movs	r2, #0
    3148:	4b50      	ldr	r3, [pc, #320]	; (328c <USB_Handler+0x338>)
    314a:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RST;
    314c:	4b4d      	ldr	r3, [pc, #308]	; (3284 <USB_Handler+0x330>)
    314e:	6818      	ldr	r0, [r3, #0]
    3150:	2308      	movs	r3, #8
    3152:	6802      	ldr	r2, [r0, #0]
    3154:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RESET)) {
    3156:	339d      	adds	r3, #157	; 0x9d
    3158:	5cc3      	ldrb	r3, [r0, r3]
    315a:	079b      	lsls	r3, r3, #30
    315c:	d501      	bpl.n	3162 <USB_Handler+0x20e>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RESET])(_usb_instances);
    315e:	6883      	ldr	r3, [r0, #8]
    3160:	4798      	blx	r3
			}
		}

		/* host upstream resume interrupts */
		if (flags & USB_HOST_INTFLAG_UPRSM) {
    3162:	0663      	lsls	r3, r4, #25
    3164:	d50a      	bpl.n	317c <USB_Handler+0x228>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_UPRSM;
    3166:	4b47      	ldr	r3, [pc, #284]	; (3284 <USB_Handler+0x330>)
    3168:	6818      	ldr	r0, [r3, #0]
    316a:	2340      	movs	r3, #64	; 0x40
    316c:	6802      	ldr	r2, [r0, #0]
    316e:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_UPRSM)) {
    3170:	3365      	adds	r3, #101	; 0x65
    3172:	5cc3      	ldrb	r3, [r0, r3]
    3174:	06db      	lsls	r3, r3, #27
    3176:	d501      	bpl.n	317c <USB_Handler+0x228>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_UPRSM])(_usb_instances);
    3178:	6943      	ldr	r3, [r0, #20]
    317a:	4798      	blx	r3
			}
		}

		/* host downstream resume interrupts */
		if (flags & USB_HOST_INTFLAG_DNRSM) {
    317c:	06a3      	lsls	r3, r4, #26
    317e:	d50a      	bpl.n	3196 <USB_Handler+0x242>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DNRSM;
    3180:	4b40      	ldr	r3, [pc, #256]	; (3284 <USB_Handler+0x330>)
    3182:	6818      	ldr	r0, [r3, #0]
    3184:	2320      	movs	r3, #32
    3186:	6802      	ldr	r2, [r0, #0]
    3188:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DNRSM)) {
    318a:	3385      	adds	r3, #133	; 0x85
    318c:	5cc3      	ldrb	r3, [r0, r3]
    318e:	071b      	lsls	r3, r3, #28
    3190:	d501      	bpl.n	3196 <USB_Handler+0x242>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DNRSM])(_usb_instances);
    3192:	6903      	ldr	r3, [r0, #16]
    3194:	4798      	blx	r3
			}
		}

		/* host wakeup interrupts */
		if (flags & USB_HOST_INTFLAG_WAKEUP) {
    3196:	06e3      	lsls	r3, r4, #27
    3198:	d50a      	bpl.n	31b0 <USB_Handler+0x25c>
			/* clear the flags */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_WAKEUP;
    319a:	4b3a      	ldr	r3, [pc, #232]	; (3284 <USB_Handler+0x330>)
    319c:	6818      	ldr	r0, [r3, #0]
    319e:	2310      	movs	r3, #16
    31a0:	6802      	ldr	r2, [r0, #0]
    31a2:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_WAKEUP)) {
    31a4:	3395      	adds	r3, #149	; 0x95
    31a6:	5cc3      	ldrb	r3, [r0, r3]
    31a8:	075b      	lsls	r3, r3, #29
    31aa:	d501      	bpl.n	31b0 <USB_Handler+0x25c>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_WAKEUP])(_usb_instances);
    31ac:	68c3      	ldr	r3, [r0, #12]
    31ae:	4798      	blx	r3
			}
		}

		/* host ram access interrupt  */
		if (flags & USB_HOST_INTFLAG_RAMACER) {
    31b0:	0623      	lsls	r3, r4, #24
    31b2:	d50d      	bpl.n	31d0 <USB_Handler+0x27c>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    31b4:	2200      	movs	r2, #0
    31b6:	4b35      	ldr	r3, [pc, #212]	; (328c <USB_Handler+0x338>)
    31b8:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_RAMACER;
    31ba:	4b32      	ldr	r3, [pc, #200]	; (3284 <USB_Handler+0x330>)
    31bc:	6818      	ldr	r0, [r3, #0]
    31be:	2380      	movs	r3, #128	; 0x80
    31c0:	6802      	ldr	r2, [r0, #0]
    31c2:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_RAMACER)) {
    31c4:	3325      	adds	r3, #37	; 0x25
    31c6:	5cc3      	ldrb	r3, [r0, r3]
    31c8:	069b      	lsls	r3, r3, #26
    31ca:	d501      	bpl.n	31d0 <USB_Handler+0x27c>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_RAMACER])(_usb_instances);
    31cc:	6983      	ldr	r3, [r0, #24]
    31ce:	4798      	blx	r3
			}
		}

		/* host connect interrupt */
		if (flags & USB_HOST_INTFLAG_DCONN) {
    31d0:	05e3      	lsls	r3, r4, #23
    31d2:	d50e      	bpl.n	31f2 <USB_Handler+0x29e>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    31d4:	2200      	movs	r2, #0
    31d6:	4b2d      	ldr	r3, [pc, #180]	; (328c <USB_Handler+0x338>)
    31d8:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DCONN;
    31da:	4b2a      	ldr	r3, [pc, #168]	; (3284 <USB_Handler+0x330>)
    31dc:	6818      	ldr	r0, [r3, #0]
    31de:	2380      	movs	r3, #128	; 0x80
    31e0:	005b      	lsls	r3, r3, #1
    31e2:	6802      	ldr	r2, [r0, #0]
    31e4:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_CONNECT)) {
    31e6:	3b5b      	subs	r3, #91	; 0x5b
    31e8:	5cc3      	ldrb	r3, [r0, r3]
    31ea:	065b      	lsls	r3, r3, #25
    31ec:	d501      	bpl.n	31f2 <USB_Handler+0x29e>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_CONNECT])(_usb_instances);
    31ee:	69c3      	ldr	r3, [r0, #28]
    31f0:	4798      	blx	r3
			}
		}

		/* host disconnect interrupt 	*/
		if (flags & USB_HOST_INTFLAG_DDISC) {
    31f2:	05a3      	lsls	r3, r4, #22
    31f4:	d400      	bmi.n	31f8 <USB_Handler+0x2a4>
    31f6:	e16c      	b.n	34d2 <USB_Handler+0x57e>
			/* Clear busy status */
			host_pipe_job_busy_status = 0;
    31f8:	2200      	movs	r2, #0
    31fa:	4b24      	ldr	r3, [pc, #144]	; (328c <USB_Handler+0x338>)
    31fc:	601a      	str	r2, [r3, #0]
			/* clear the flag */
			_usb_instances->hw->HOST.INTFLAG.reg = USB_HOST_INTFLAG_DDISC;
    31fe:	4b21      	ldr	r3, [pc, #132]	; (3284 <USB_Handler+0x330>)
    3200:	6818      	ldr	r0, [r3, #0]
    3202:	2380      	movs	r3, #128	; 0x80
    3204:	009b      	lsls	r3, r3, #2
    3206:	6802      	ldr	r2, [r0, #0]
    3208:	8393      	strh	r3, [r2, #28]
			if(_usb_instances->host_enabled_callback_mask & (1 << USB_HOST_CALLBACK_DISCONNECT)) {
    320a:	3b5c      	subs	r3, #92	; 0x5c
    320c:	3bff      	subs	r3, #255	; 0xff
    320e:	5cc3      	ldrb	r3, [r0, r3]
    3210:	2b7f      	cmp	r3, #127	; 0x7f
    3212:	d800      	bhi.n	3216 <USB_Handler+0x2c2>
    3214:	e15d      	b.n	34d2 <USB_Handler+0x57e>
				(_usb_instances->host_callback[USB_HOST_CALLBACK_DISCONNECT])(_usb_instances);
    3216:	6a03      	ldr	r3, [r0, #32]
    3218:	4798      	blx	r3
    321a:	e15a      	b.n	34d2 <USB_Handler+0x57e>

static void _usb_device_interrupt_handler(void)
{
	uint16_t ep_inst;
	uint16_t flags, flags_run;
	ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;
    321c:	8c2e      	ldrh	r6, [r5, #32]
    321e:	b2b6      	uxth	r6, r6

	/* device interrupt */
	if (0 == ep_inst) {
    3220:	2e00      	cmp	r6, #0
    3222:	d13f      	bne.n	32a4 <USB_Handler+0x350>
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
    3224:	8bae      	ldrh	r6, [r5, #28]
    3226:	b2b6      	uxth	r6, r6
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
    3228:	23ab      	movs	r3, #171	; 0xab
    322a:	005b      	lsls	r3, r3, #1
	if (0 == ep_inst) {
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
    322c:	5afd      	ldrh	r5, [r7, r3]
    322e:	4035      	ands	r5, r6
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;
    3230:	3b02      	subs	r3, #2
	if (0 == ep_inst) {
		int i;

		/* get interrupt flags */
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
    3232:	5afb      	ldrh	r3, [r7, r3]
    3234:	401d      	ands	r5, r3
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    3236:	2400      	movs	r4, #0
			if (flags & _usb_device_irq_bits[i]) {
    3238:	4f18      	ldr	r7, [pc, #96]	; (329c <USB_Handler+0x348>)
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    323a:	4b12      	ldr	r3, [pc, #72]	; (3284 <USB_Handler+0x330>)
    323c:	4699      	mov	r9, r3
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
					device_callback_lpm_wakeup_enable =
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
							& USB_LPM_ATTRIBUT_REMOTEWAKE_MASK;
				}
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    323e:	4698      	mov	r8, r3
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
			if (flags & _usb_device_irq_bits[i]) {
    3240:	0063      	lsls	r3, r4, #1
    3242:	5bdb      	ldrh	r3, [r3, r7]
    3244:	4233      	tst	r3, r6
    3246:	d003      	beq.n	3250 <USB_Handler+0x2fc>
				_usb_instances->hw->DEVICE.INTFLAG.reg =
    3248:	464a      	mov	r2, r9
    324a:	6812      	ldr	r2, [r2, #0]
    324c:	6812      	ldr	r2, [r2, #0]
    324e:	8393      	strh	r3, [r2, #28]
						_usb_device_irq_bits[i];
			}
			if (flags_run & _usb_device_irq_bits[i]) {
    3250:	422b      	tst	r3, r5
    3252:	d013      	beq.n	327c <USB_Handler+0x328>
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
    3254:	2c06      	cmp	r4, #6
    3256:	d107      	bne.n	3268 <USB_Handler+0x314>
					device_callback_lpm_wakeup_enable =
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
    3258:	4b0e      	ldr	r3, [pc, #56]	; (3294 <USB_Handler+0x340>)
    325a:	891b      	ldrh	r3, [r3, #8]
    325c:	091a      	lsrs	r2, r3, #4
				_usb_instances->hw->DEVICE.INTFLAG.reg =
						_usb_device_irq_bits[i];
			}
			if (flags_run & _usb_device_irq_bits[i]) {
				if (i == USB_DEVICE_CALLBACK_LPMSUSP) {
					device_callback_lpm_wakeup_enable =
    325e:	2380      	movs	r3, #128	; 0x80
    3260:	005b      	lsls	r3, r3, #1
    3262:	4013      	ands	r3, r2
    3264:	4a0e      	ldr	r2, [pc, #56]	; (32a0 <USB_Handler+0x34c>)
    3266:	6013      	str	r3, [r2, #0]
							usb_descriptor_table.usb_endpoint_table[0].DeviceDescBank[0].EXTREG.bit.VARIABLE
							& USB_LPM_ATTRIBUT_REMOTEWAKE_MASK;
				}
				(_usb_instances->device_callback[i])(_usb_instances, &device_callback_lpm_wakeup_enable);
    3268:	0023      	movs	r3, r4
    326a:	332e      	adds	r3, #46	; 0x2e
    326c:	009b      	lsls	r3, r3, #2
    326e:	4642      	mov	r2, r8
    3270:	6812      	ldr	r2, [r2, #0]
    3272:	589b      	ldr	r3, [r3, r2]
    3274:	490a      	ldr	r1, [pc, #40]	; (32a0 <USB_Handler+0x34c>)
    3276:	4642      	mov	r2, r8
    3278:	6810      	ldr	r0, [r2, #0]
    327a:	4798      	blx	r3
		flags = _usb_instances->hw->DEVICE.INTFLAG.reg;
		flags_run = flags &
				_usb_instances->device_enabled_callback_mask &
				_usb_instances->device_registered_callback_mask;

		for (i = 0; i < USB_DEVICE_CALLBACK_N; i ++) {
    327c:	3401      	adds	r4, #1
    327e:	2c07      	cmp	r4, #7
    3280:	d1de      	bne.n	3240 <USB_Handler+0x2ec>
    3282:	e126      	b.n	34d2 <USB_Handler+0x57e>
    3284:	20000188 	.word	0x20000188
    3288:	00004539 	.word	0x00004539
    328c:	2000017c 	.word	0x2000017c
    3290:	20000174 	.word	0x20000174
    3294:	200003a4 	.word	0x200003a4
    3298:	f0003fff 	.word	0xf0003fff
    329c:	00004660 	.word	0x00004660
    32a0:	20000170 	.word	0x20000170
    32a4:	003c      	movs	r4, r7
    32a6:	3459      	adds	r4, #89	; 0x59
    32a8:	34ff      	adds	r4, #255	; 0xff
	uint16_t ep_inst;
	uint16_t flags, flags_run;
	ep_inst = _usb_instances->hw->DEVICE.EPINTSMRY.reg;

	/* device interrupt */
	if (0 == ep_inst) {
    32aa:	2300      	movs	r3, #0
	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {

			if (ep_inst & (1 << i)) {
    32ac:	2201      	movs	r2, #1
    32ae:	4694      	mov	ip, r2
				flags_run = flags &
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
						_usb_instances->deivce_endpoint_registered_callback_mask[i];

				// endpoint transfer stall interrupt
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    32b0:	325f      	adds	r2, #95	; 0x5f
    32b2:	4691      	mov	r9, r2
					}
					return;
				}

				// endpoint received setup interrupt
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    32b4:	3a50      	subs	r2, #80	; 0x50
    32b6:	4692      	mov	sl, r2
					}
					return;
				}

				// endpoint transfer complete interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    32b8:	3a0d      	subs	r2, #13
    32ba:	4693      	mov	fp, r2
					}
					return;
				}

				// endpoint transfer fail interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    32bc:	46b8      	mov	r8, r7
    32be:	002f      	movs	r7, r5
    32c0:	b2d8      	uxtb	r0, r3
	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {

			if (ep_inst & (1 << i)) {
    32c2:	9301      	str	r3, [sp, #4]
    32c4:	0032      	movs	r2, r6
    32c6:	411a      	asrs	r2, r3
    32c8:	4661      	mov	r1, ip
    32ca:	4211      	tst	r1, r2
    32cc:	d100      	bne.n	32d0 <USB_Handler+0x37c>
    32ce:	e0fb      	b.n	34c8 <USB_Handler+0x574>
				flags = _usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg;
    32d0:	001a      	movs	r2, r3
    32d2:	3208      	adds	r2, #8
    32d4:	0152      	lsls	r2, r2, #5
    32d6:	18ba      	adds	r2, r7, r2
    32d8:	79d2      	ldrb	r2, [r2, #7]
    32da:	b2d2      	uxtb	r2, r2
    32dc:	7a21      	ldrb	r1, [r4, #8]
    32de:	7825      	ldrb	r5, [r4, #0]
    32e0:	4029      	ands	r1, r5
    32e2:	4011      	ands	r1, r2
				flags_run = flags &
						_usb_instances->device_endpoint_enabled_callback_mask[i] &
						_usb_instances->deivce_endpoint_registered_callback_mask[i];

				// endpoint transfer stall interrupt
				if (flags & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    32e4:	464d      	mov	r5, r9
    32e6:	4215      	tst	r5, r2
    32e8:	d02a      	beq.n	3340 <USB_Handler+0x3ec>
    32ea:	003d      	movs	r5, r7
    32ec:	4647      	mov	r7, r8
    32ee:	015b      	lsls	r3, r3, #5
    32f0:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL1) {
    32f2:	2308      	movs	r3, #8
    32f4:	33ff      	adds	r3, #255	; 0xff
    32f6:	5ceb      	ldrb	r3, [r5, r3]
    32f8:	065b      	lsls	r3, r3, #25
    32fa:	d509      	bpl.n	3310 <USB_Handler+0x3bc>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL1;
    32fc:	2240      	movs	r2, #64	; 0x40
    32fe:	2308      	movs	r3, #8
    3300:	33ff      	adds	r3, #255	; 0xff
    3302:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    3304:	3b88      	subs	r3, #136	; 0x88
    3306:	3bff      	subs	r3, #255	; 0xff
    3308:	4303      	orrs	r3, r0
    330a:	4a75      	ldr	r2, [pc, #468]	; (34e0 <USB_Handler+0x58c>)
    330c:	7193      	strb	r3, [r2, #6]
    330e:	e00a      	b.n	3326 <USB_Handler+0x3d2>
					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_STALL0) {
    3310:	2308      	movs	r3, #8
    3312:	33ff      	adds	r3, #255	; 0xff
    3314:	5ceb      	ldrb	r3, [r5, r3]
    3316:	069b      	lsls	r3, r3, #26
    3318:	d505      	bpl.n	3326 <USB_Handler+0x3d2>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_STALL0;
    331a:	2220      	movs	r2, #32
    331c:	2308      	movs	r3, #8
    331e:	33ff      	adds	r3, #255	; 0xff
    3320:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    3322:	4b6f      	ldr	r3, [pc, #444]	; (34e0 <USB_Handler+0x58c>)
    3324:	7198      	strb	r0, [r3, #6]
					}

					if (flags_run & USB_DEVICE_EPINTFLAG_STALL_Msk) {
    3326:	2360      	movs	r3, #96	; 0x60
    3328:	420b      	tst	r3, r1
    332a:	d100      	bne.n	332e <USB_Handler+0x3da>
    332c:	e0d1      	b.n	34d2 <USB_Handler+0x57e>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_STALL])(_usb_instances,&ep_callback_para);
    332e:	9b01      	ldr	r3, [sp, #4]
    3330:	011b      	lsls	r3, r3, #4
    3332:	18fb      	adds	r3, r7, r3
    3334:	33e0      	adds	r3, #224	; 0xe0
    3336:	681b      	ldr	r3, [r3, #0]
    3338:	4969      	ldr	r1, [pc, #420]	; (34e0 <USB_Handler+0x58c>)
    333a:	0038      	movs	r0, r7
    333c:	4798      	blx	r3
    333e:	e0c8      	b.n	34d2 <USB_Handler+0x57e>
					}
					return;
				}

				// endpoint received setup interrupt
				if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    3340:	4655      	mov	r5, sl
    3342:	4215      	tst	r5, r2
    3344:	d01f      	beq.n	3386 <USB_Handler+0x432>
    3346:	003d      	movs	r5, r7
    3348:	4647      	mov	r7, r8
					_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_RXSTP;
    334a:	9a01      	ldr	r2, [sp, #4]
    334c:	0013      	movs	r3, r2
    334e:	3308      	adds	r3, #8
    3350:	015b      	lsls	r3, r3, #5
    3352:	18ed      	adds	r5, r5, r3
    3354:	2310      	movs	r3, #16
    3356:	71eb      	strb	r3, [r5, #7]
					if(_usb_instances->device_endpoint_enabled_callback_mask[i] & _usb_endpoint_irq_bits[USB_DEVICE_ENDPOINT_CALLBACK_RXSTP]) {
    3358:	18bb      	adds	r3, r7, r2
    335a:	3361      	adds	r3, #97	; 0x61
    335c:	33ff      	adds	r3, #255	; 0xff
    335e:	781b      	ldrb	r3, [r3, #0]
    3360:	06db      	lsls	r3, r3, #27
    3362:	d400      	bmi.n	3366 <USB_Handler+0x412>
    3364:	e0b5      	b.n	34d2 <USB_Handler+0x57e>
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    3366:	0010      	movs	r0, r2
    3368:	0153      	lsls	r3, r2, #5
    336a:	4a5e      	ldr	r2, [pc, #376]	; (34e4 <USB_Handler+0x590>)
    336c:	18d3      	adds	r3, r2, r3
    336e:	685b      	ldr	r3, [r3, #4]
    3370:	049b      	lsls	r3, r3, #18
    3372:	0c9b      	lsrs	r3, r3, #18
    3374:	495a      	ldr	r1, [pc, #360]	; (34e0 <USB_Handler+0x58c>)
    3376:	800b      	strh	r3, [r1, #0]
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_RXSTP])(_usb_instances,&ep_callback_para);
    3378:	0103      	lsls	r3, r0, #4
    337a:	18fb      	adds	r3, r7, r3
    337c:	33dc      	adds	r3, #220	; 0xdc
    337e:	681b      	ldr	r3, [r3, #0]
    3380:	4640      	mov	r0, r8
    3382:	4798      	blx	r3
    3384:	e0a5      	b.n	34d2 <USB_Handler+0x57e>
					}
					return;
				}

				// endpoint transfer complete interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    3386:	465d      	mov	r5, fp
    3388:	4215      	tst	r5, r2
    338a:	d03f      	beq.n	340c <USB_Handler+0x4b8>
    338c:	003d      	movs	r5, r7
    338e:	4647      	mov	r7, r8
    3390:	4680      	mov	r8, r0
    3392:	015b      	lsls	r3, r3, #5
    3394:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    3396:	2308      	movs	r3, #8
    3398:	33ff      	adds	r3, #255	; 0xff
    339a:	5ceb      	ldrb	r3, [r5, r3]
    339c:	079b      	lsls	r3, r3, #30
    339e:	d512      	bpl.n	33c6 <USB_Handler+0x472>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT1;
    33a0:	2202      	movs	r2, #2
    33a2:	2308      	movs	r3, #8
    33a4:	33ff      	adds	r3, #255	; 0xff
    33a6:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    33a8:	4a4d      	ldr	r2, [pc, #308]	; (34e0 <USB_Handler+0x58c>)
    33aa:	3b88      	subs	r3, #136	; 0x88
    33ac:	3bff      	subs	r3, #255	; 0xff
    33ae:	4303      	orrs	r3, r0
    33b0:	7193      	strb	r3, [r2, #6]
						ep_callback_para.sent_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].PCKSIZE.bit.BYTE_COUNT);
    33b2:	9b01      	ldr	r3, [sp, #4]
    33b4:	015b      	lsls	r3, r3, #5
    33b6:	484b      	ldr	r0, [pc, #300]	; (34e4 <USB_Handler+0x590>)
    33b8:	18c3      	adds	r3, r0, r3
    33ba:	3310      	adds	r3, #16
    33bc:	685b      	ldr	r3, [r3, #4]
    33be:	049b      	lsls	r3, r3, #18
    33c0:	0c9b      	lsrs	r3, r3, #18
    33c2:	8053      	strh	r3, [r2, #2]
    33c4:	e017      	b.n	33f6 <USB_Handler+0x4a2>

					} else if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    33c6:	2308      	movs	r3, #8
    33c8:	33ff      	adds	r3, #255	; 0xff
    33ca:	5ceb      	ldrb	r3, [r5, r3]
    33cc:	07db      	lsls	r3, r3, #31
    33ce:	d512      	bpl.n	33f6 <USB_Handler+0x4a2>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRCPT0;
    33d0:	2201      	movs	r2, #1
    33d2:	2308      	movs	r3, #8
    33d4:	33ff      	adds	r3, #255	; 0xff
    33d6:	54ea      	strb	r2, [r5, r3]
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    33d8:	4841      	ldr	r0, [pc, #260]	; (34e0 <USB_Handler+0x58c>)
    33da:	4643      	mov	r3, r8
    33dc:	7183      	strb	r3, [r0, #6]
						ep_callback_para.received_bytes = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.BYTE_COUNT);
    33de:	9b01      	ldr	r3, [sp, #4]
    33e0:	015a      	lsls	r2, r3, #5
    33e2:	4b40      	ldr	r3, [pc, #256]	; (34e4 <USB_Handler+0x590>)
    33e4:	189b      	adds	r3, r3, r2
    33e6:	685a      	ldr	r2, [r3, #4]
    33e8:	0492      	lsls	r2, r2, #18
    33ea:	0c92      	lsrs	r2, r2, #18
    33ec:	8002      	strh	r2, [r0, #0]
						ep_callback_para.out_buffer_size = (uint16_t)(usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].PCKSIZE.bit.MULTI_PACKET_SIZE);
    33ee:	685b      	ldr	r3, [r3, #4]
    33f0:	011b      	lsls	r3, r3, #4
    33f2:	0c9b      	lsrs	r3, r3, #18
    33f4:	8083      	strh	r3, [r0, #4]
					}
					if(flags_run & USB_DEVICE_EPINTFLAG_TRCPT_Msk) {
    33f6:	078b      	lsls	r3, r1, #30
    33f8:	d06b      	beq.n	34d2 <USB_Handler+0x57e>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRCPT])(_usb_instances,&ep_callback_para);
    33fa:	9b01      	ldr	r3, [sp, #4]
    33fc:	330d      	adds	r3, #13
    33fe:	011b      	lsls	r3, r3, #4
    3400:	18fb      	adds	r3, r7, r3
    3402:	685b      	ldr	r3, [r3, #4]
    3404:	4936      	ldr	r1, [pc, #216]	; (34e0 <USB_Handler+0x58c>)
    3406:	0038      	movs	r0, r7
    3408:	4798      	blx	r3
    340a:	e062      	b.n	34d2 <USB_Handler+0x57e>
					}
					return;
				}

				// endpoint transfer fail interrupt
				if (flags & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    340c:	250c      	movs	r5, #12
    340e:	4215      	tst	r5, r2
    3410:	d05a      	beq.n	34c8 <USB_Handler+0x574>
    3412:	003d      	movs	r5, r7
    3414:	4647      	mov	r7, r8
    3416:	4680      	mov	r8, r0
    3418:	015b      	lsls	r3, r3, #5
    341a:	18ed      	adds	r5, r5, r3
					if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    341c:	2308      	movs	r3, #8
    341e:	33ff      	adds	r3, #255	; 0xff
    3420:	5ceb      	ldrb	r3, [r5, r3]
    3422:	071b      	lsls	r3, r3, #28
    3424:	d521      	bpl.n	346a <USB_Handler+0x516>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL1;
    3426:	2208      	movs	r2, #8
    3428:	2308      	movs	r3, #8
    342a:	33ff      	adds	r3, #255	; 0xff
    342c:	54ea      	strb	r2, [r5, r3]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    342e:	9801      	ldr	r0, [sp, #4]
    3430:	0143      	lsls	r3, r0, #5
    3432:	4a2c      	ldr	r2, [pc, #176]	; (34e4 <USB_Handler+0x590>)
    3434:	18d3      	adds	r3, r2, r3
    3436:	7e9b      	ldrb	r3, [r3, #26]
    3438:	079b      	lsls	r3, r3, #30
    343a:	d506      	bpl.n	344a <USB_Handler+0x4f6>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[1].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    343c:	0142      	lsls	r2, r0, #5
    343e:	4b29      	ldr	r3, [pc, #164]	; (34e4 <USB_Handler+0x590>)
    3440:	189b      	adds	r3, r3, r2
    3442:	7e9a      	ldrb	r2, [r3, #26]
    3444:	2002      	movs	r0, #2
    3446:	4382      	bics	r2, r0
    3448:	769a      	strb	r2, [r3, #26]
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_IN | i;
    344a:	2380      	movs	r3, #128	; 0x80
    344c:	425b      	negs	r3, r3
    344e:	4642      	mov	r2, r8
    3450:	4313      	orrs	r3, r2
    3452:	4a23      	ldr	r2, [pc, #140]	; (34e0 <USB_Handler+0x58c>)
    3454:	7193      	strb	r3, [r2, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT1) {
    3456:	9b01      	ldr	r3, [sp, #4]
    3458:	3308      	adds	r3, #8
    345a:	015b      	lsls	r3, r3, #5
    345c:	683a      	ldr	r2, [r7, #0]
    345e:	4694      	mov	ip, r2
    3460:	4463      	add	r3, ip
    3462:	79db      	ldrb	r3, [r3, #7]
    3464:	079b      	lsls	r3, r3, #30
    3466:	d523      	bpl.n	34b0 <USB_Handler+0x55c>
    3468:	e033      	b.n	34d2 <USB_Handler+0x57e>
							return;
						}
					} else if(_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    346a:	2308      	movs	r3, #8
    346c:	33ff      	adds	r3, #255	; 0xff
    346e:	5ceb      	ldrb	r3, [r5, r3]
    3470:	075b      	lsls	r3, r3, #29
    3472:	d51d      	bpl.n	34b0 <USB_Handler+0x55c>
						_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg = USB_DEVICE_EPINTFLAG_TRFAIL0;
    3474:	2204      	movs	r2, #4
    3476:	2308      	movs	r3, #8
    3478:	33ff      	adds	r3, #255	; 0xff
    347a:	54ea      	strb	r2, [r5, r3]
						if (usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg & USB_DEVICE_STATUS_BK_ERRORFLOW) {
    347c:	9801      	ldr	r0, [sp, #4]
    347e:	0143      	lsls	r3, r0, #5
    3480:	4a18      	ldr	r2, [pc, #96]	; (34e4 <USB_Handler+0x590>)
    3482:	18d3      	adds	r3, r2, r3
    3484:	7a9b      	ldrb	r3, [r3, #10]
    3486:	079b      	lsls	r3, r3, #30
    3488:	d506      	bpl.n	3498 <USB_Handler+0x544>
							usb_descriptor_table.usb_endpoint_table[i].DeviceDescBank[0].STATUS_BK.reg &= ~USB_DEVICE_STATUS_BK_ERRORFLOW;
    348a:	0142      	lsls	r2, r0, #5
    348c:	4b15      	ldr	r3, [pc, #84]	; (34e4 <USB_Handler+0x590>)
    348e:	189b      	adds	r3, r3, r2
    3490:	7a9a      	ldrb	r2, [r3, #10]
    3492:	2002      	movs	r0, #2
    3494:	4382      	bics	r2, r0
    3496:	729a      	strb	r2, [r3, #10]
						}
						ep_callback_para.endpoint_address = USB_EP_DIR_OUT | i;
    3498:	4b11      	ldr	r3, [pc, #68]	; (34e0 <USB_Handler+0x58c>)
    349a:	4642      	mov	r2, r8
    349c:	719a      	strb	r2, [r3, #6]
						if (_usb_instances->hw->DEVICE.DeviceEndpoint[i].EPINTFLAG.reg & USB_DEVICE_EPINTFLAG_TRCPT0) {
    349e:	9b01      	ldr	r3, [sp, #4]
    34a0:	3308      	adds	r3, #8
    34a2:	015b      	lsls	r3, r3, #5
    34a4:	683a      	ldr	r2, [r7, #0]
    34a6:	4694      	mov	ip, r2
    34a8:	4463      	add	r3, ip
    34aa:	79db      	ldrb	r3, [r3, #7]
    34ac:	07db      	lsls	r3, r3, #31
    34ae:	d410      	bmi.n	34d2 <USB_Handler+0x57e>
							return;
						}
					}

					if(flags_run & USB_DEVICE_EPINTFLAG_TRFAIL_Msk) {
    34b0:	230c      	movs	r3, #12
    34b2:	420b      	tst	r3, r1
    34b4:	d00d      	beq.n	34d2 <USB_Handler+0x57e>
						(_usb_instances->device_endpoint_callback[i][USB_DEVICE_ENDPOINT_CALLBACK_TRFAIL])(_usb_instances,&ep_callback_para);
    34b6:	9b01      	ldr	r3, [sp, #4]
    34b8:	011b      	lsls	r3, r3, #4
    34ba:	18fb      	adds	r3, r7, r3
    34bc:	33d8      	adds	r3, #216	; 0xd8
    34be:	681b      	ldr	r3, [r3, #0]
    34c0:	4907      	ldr	r1, [pc, #28]	; (34e0 <USB_Handler+0x58c>)
    34c2:	0038      	movs	r0, r7
    34c4:	4798      	blx	r3
    34c6:	e004      	b.n	34d2 <USB_Handler+0x57e>
    34c8:	3301      	adds	r3, #1
    34ca:	3401      	adds	r4, #1
		}

	} else {
		/* endpoint interrupt */

		for (uint8_t i = 0; i < USB_EPT_NUM; i++) {
    34cc:	2b08      	cmp	r3, #8
    34ce:	d000      	beq.n	34d2 <USB_Handler+0x57e>
    34d0:	e6f6      	b.n	32c0 <USB_Handler+0x36c>
#endif
	} else {
		/*device mode ISR */
		_usb_device_interrupt_handler();
	}
}
    34d2:	b003      	add	sp, #12
    34d4:	bc3c      	pop	{r2, r3, r4, r5}
    34d6:	4690      	mov	r8, r2
    34d8:	4699      	mov	r9, r3
    34da:	46a2      	mov	sl, r4
    34dc:	46ab      	mov	fp, r5
    34de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34e0:	20000180 	.word	0x20000180
    34e4:	200003a4 	.word	0x200003a4

000034e8 <usb_get_config_defaults>:
	Assert(module_config);

	/* Sanity check arguments */
	Assert(module_config);
	/* Write default configuration to config struct */
	module_config->select_host_mode = 0;
    34e8:	2200      	movs	r2, #0
    34ea:	7002      	strb	r2, [r0, #0]
	module_config->run_in_standby = 1;
    34ec:	2301      	movs	r3, #1
    34ee:	7043      	strb	r3, [r0, #1]
	module_config->source_generator = GCLK_GENERATOR_0;
    34f0:	7082      	strb	r2, [r0, #2]
	module_config->speed_mode = USB_SPEED_FULL;
    34f2:	70c3      	strb	r3, [r0, #3]
}
    34f4:	4770      	bx	lr
    34f6:	46c0      	nop			; (mov r8, r8)

000034f8 <usb_init>:
 *
 * \retval STATUS_OK           The module was initialized successfully
 */
enum status_code usb_init(struct usb_module *module_inst, Usb *const hw,
		struct usb_config *module_config)
{
    34f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34fa:	464f      	mov	r7, r9
    34fc:	4646      	mov	r6, r8
    34fe:	b4c0      	push	{r6, r7}
    3500:	b083      	sub	sp, #12
    3502:	0004      	movs	r4, r0
    3504:	000d      	movs	r5, r1
    3506:	0016      	movs	r6, r2
	uint32_t pad_transn, pad_transp, pad_trim;
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if !SAMD11
	host_pipe_job_busy_status = 0;
    3508:	2300      	movs	r3, #0
    350a:	4a6b      	ldr	r2, [pc, #428]	; (36b8 <usb_init+0x1c0>)
    350c:	6013      	str	r3, [r2, #0]
#endif

	_usb_instances = module_inst;
    350e:	4a6b      	ldr	r2, [pc, #428]	; (36bc <usb_init+0x1c4>)
    3510:	6010      	str	r0, [r2, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    3512:	6021      	str	r1, [r4, #0]
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    3514:	496a      	ldr	r1, [pc, #424]	; (36c0 <usb_init+0x1c8>)
    3516:	69c8      	ldr	r0, [r1, #28]
    3518:	2220      	movs	r2, #32
    351a:	4302      	orrs	r2, r0
    351c:	61ca      	str	r2, [r1, #28]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    351e:	af01      	add	r7, sp, #4
    3520:	707b      	strb	r3, [r7, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3522:	2201      	movs	r2, #1
    3524:	70ba      	strb	r2, [r7, #2]
	config->powersave    = false;
    3526:	70fb      	strb	r3, [r7, #3]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_USB);

	/* Set up the USB DP/DN pins */
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = MUX_PA24G_USB_DM;
    3528:	3306      	adds	r3, #6
    352a:	4699      	mov	r9, r3
    352c:	703b      	strb	r3, [r7, #0]
	system_pinmux_pin_set_config(PIN_PA24G_USB_DM, &pin_config);
    352e:	0039      	movs	r1, r7
    3530:	2018      	movs	r0, #24
    3532:	4b64      	ldr	r3, [pc, #400]	; (36c4 <usb_init+0x1cc>)
    3534:	4698      	mov	r8, r3
    3536:	4798      	blx	r3
	pin_config.mux_position = MUX_PA25G_USB_DP;
    3538:	464b      	mov	r3, r9
    353a:	703b      	strb	r3, [r7, #0]
	system_pinmux_pin_set_config(PIN_PA25G_USB_DP, &pin_config);
    353c:	0039      	movs	r1, r7
    353e:	2019      	movs	r0, #25
    3540:	47c0      	blx	r8

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = module_config->source_generator;
    3542:	78b3      	ldrb	r3, [r6, #2]
    3544:	466a      	mov	r2, sp
    3546:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(USB_GCLK_ID, &gclk_chan_config);
    3548:	4669      	mov	r1, sp
    354a:	2006      	movs	r0, #6
    354c:	4b5e      	ldr	r3, [pc, #376]	; (36c8 <usb_init+0x1d0>)
    354e:	4798      	blx	r3
	system_gclk_chan_enable(USB_GCLK_ID);
    3550:	2006      	movs	r0, #6
    3552:	4b5e      	ldr	r3, [pc, #376]	; (36cc <usb_init+0x1d4>)
    3554:	4798      	blx	r3

	/* Reset */
	hw->DEVICE.CTRLA.bit.SWRST = 1;
    3556:	782a      	ldrb	r2, [r5, #0]
    3558:	2301      	movs	r3, #1
    355a:	4313      	orrs	r3, r2
    355c:	702b      	strb	r3, [r5, #0]
	while (hw->DEVICE.SYNCBUSY.bit.SWRST) {
    355e:	78ab      	ldrb	r3, [r5, #2]
    3560:	07db      	lsls	r3, r3, #31
    3562:	d4fc      	bmi.n	355e <usb_init+0x66>
		/* Sync wait */
	}

	/* Change QOS values to have the best performance and correct USB behaviour */
	USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3564:	4b5a      	ldr	r3, [pc, #360]	; (36d0 <usb_init+0x1d8>)
    3566:	78da      	ldrb	r2, [r3, #3]
    3568:	2103      	movs	r1, #3
    356a:	438a      	bics	r2, r1
    356c:	2102      	movs	r1, #2
    356e:	430a      	orrs	r2, r1
    3570:	70da      	strb	r2, [r3, #3]
	USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3572:	78da      	ldrb	r2, [r3, #3]
    3574:	210c      	movs	r1, #12
    3576:	438a      	bics	r2, r1
    3578:	2108      	movs	r1, #8
    357a:	430a      	orrs	r2, r1
    357c:	70da      	strb	r2, [r3, #3]

	/* Load Pad Calibration */
	pad_transn =( *((uint32_t *)(NVMCTRL_OTP4)
    357e:	4b55      	ldr	r3, [pc, #340]	; (36d4 <usb_init+0x1dc>)
    3580:	681b      	ldr	r3, [r3, #0]
    3582:	039b      	lsls	r3, r3, #14
    3584:	0edb      	lsrs	r3, r3, #27
			+ (NVM_USB_PAD_TRANSN_POS / 32))
		>> (NVM_USB_PAD_TRANSN_POS % 32))
		& ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);

	if (pad_transn == 0x1F) {
    3586:	2b1f      	cmp	r3, #31
    3588:	d100      	bne.n	358c <usb_init+0x94>
		pad_transn = 5;
    358a:	3b1a      	subs	r3, #26
	}

	hw->DEVICE.PADCAL.bit.TRANSN = pad_transn;
    358c:	8d29      	ldrh	r1, [r5, #40]	; 0x28
    358e:	019a      	lsls	r2, r3, #6
    3590:	4b51      	ldr	r3, [pc, #324]	; (36d8 <usb_init+0x1e0>)
    3592:	400b      	ands	r3, r1
    3594:	4313      	orrs	r3, r2
    3596:	852b      	strh	r3, [r5, #40]	; 0x28

	pad_transp =( *((uint32_t *)(NVMCTRL_OTP4)
    3598:	4b4e      	ldr	r3, [pc, #312]	; (36d4 <usb_init+0x1dc>)
    359a:	681b      	ldr	r3, [r3, #0]
    359c:	025b      	lsls	r3, r3, #9
    359e:	0edb      	lsrs	r3, r3, #27
			+ (NVM_USB_PAD_TRANSP_POS / 32))
			>> (NVM_USB_PAD_TRANSP_POS % 32))
			& ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);

	if (pad_transp == 0x1F) {
    35a0:	2b1f      	cmp	r3, #31
    35a2:	d100      	bne.n	35a6 <usb_init+0xae>
		pad_transp = 29;
    35a4:	3b02      	subs	r3, #2
	}

	hw->DEVICE.PADCAL.bit.TRANSP = pad_transp;
    35a6:	8d2a      	ldrh	r2, [r5, #40]	; 0x28
    35a8:	211f      	movs	r1, #31
    35aa:	438a      	bics	r2, r1
    35ac:	4313      	orrs	r3, r2
    35ae:	852b      	strh	r3, [r5, #40]	; 0x28

	pad_trim =( *((uint32_t *)(NVMCTRL_OTP4)
    35b0:	4b48      	ldr	r3, [pc, #288]	; (36d4 <usb_init+0x1dc>)
    35b2:	681b      	ldr	r3, [r3, #0]
    35b4:	019b      	lsls	r3, r3, #6
    35b6:	0f5b      	lsrs	r3, r3, #29
			+ (NVM_USB_PAD_TRIM_POS / 32))
			>> (NVM_USB_PAD_TRIM_POS % 32))
			& ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);

	if (pad_trim == 0x7) {
    35b8:	2b07      	cmp	r3, #7
    35ba:	d100      	bne.n	35be <usb_init+0xc6>
		pad_trim = 3;
    35bc:	3b04      	subs	r3, #4
	}

	hw->DEVICE.PADCAL.bit.TRIM = pad_trim;
    35be:	8d29      	ldrh	r1, [r5, #40]	; 0x28
    35c0:	031a      	lsls	r2, r3, #12
    35c2:	4b46      	ldr	r3, [pc, #280]	; (36dc <usb_init+0x1e4>)
    35c4:	400b      	ands	r3, r1
    35c6:	4313      	orrs	r3, r2
    35c8:	852b      	strh	r3, [r5, #40]	; 0x28

	/* Set the configuration */
	hw->DEVICE.CTRLA.bit.MODE = module_config->select_host_mode;
    35ca:	7832      	ldrb	r2, [r6, #0]
    35cc:	782b      	ldrb	r3, [r5, #0]
    35ce:	01d2      	lsls	r2, r2, #7
    35d0:	217f      	movs	r1, #127	; 0x7f
    35d2:	400b      	ands	r3, r1
    35d4:	4313      	orrs	r3, r2
    35d6:	702b      	strb	r3, [r5, #0]
	hw->DEVICE.CTRLA.bit.RUNSTDBY = module_config->run_in_standby;
    35d8:	7872      	ldrb	r2, [r6, #1]
    35da:	782b      	ldrb	r3, [r5, #0]
    35dc:	397e      	subs	r1, #126	; 0x7e
    35de:	400a      	ands	r2, r1
    35e0:	0092      	lsls	r2, r2, #2
    35e2:	3103      	adds	r1, #3
    35e4:	438b      	bics	r3, r1
    35e6:	4313      	orrs	r3, r2
    35e8:	702b      	strb	r3, [r5, #0]
	hw->DEVICE.DESCADD.reg = (uint32_t)(&usb_descriptor_table.usb_endpoint_table[0]);
    35ea:	4b3d      	ldr	r3, [pc, #244]	; (36e0 <usb_init+0x1e8>)
    35ec:	626b      	str	r3, [r5, #36]	; 0x24
	if (USB_SPEED_FULL == module_config->speed_mode) {
    35ee:	78f3      	ldrb	r3, [r6, #3]
    35f0:	2b01      	cmp	r3, #1
    35f2:	d105      	bne.n	3600 <usb_init+0x108>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_FS_Val;
    35f4:	6822      	ldr	r2, [r4, #0]
    35f6:	8913      	ldrh	r3, [r2, #8]
    35f8:	3108      	adds	r1, #8
    35fa:	438b      	bics	r3, r1
    35fc:	8113      	strh	r3, [r2, #8]
    35fe:	e008      	b.n	3612 <usb_init+0x11a>
	} else if(USB_SPEED_LOW == module_config->speed_mode) {
    3600:	2b00      	cmp	r3, #0
    3602:	d106      	bne.n	3612 <usb_init+0x11a>
		module_inst->hw->DEVICE.CTRLB.bit.SPDCONF = USB_DEVICE_CTRLB_SPDCONF_LS_Val;
    3604:	6821      	ldr	r1, [r4, #0]
    3606:	890b      	ldrh	r3, [r1, #8]
    3608:	220c      	movs	r2, #12
    360a:	4393      	bics	r3, r2
    360c:	2204      	movs	r2, #4
    360e:	4313      	orrs	r3, r2
    3610:	810b      	strh	r3, [r1, #8]
	}

	memset((uint8_t *)(&usb_descriptor_table.usb_endpoint_table[0]), 0,
    3612:	2280      	movs	r2, #128	; 0x80
    3614:	0052      	lsls	r2, r2, #1
    3616:	2100      	movs	r1, #0
    3618:	4831      	ldr	r0, [pc, #196]	; (36e0 <usb_init+0x1e8>)
    361a:	4b32      	ldr	r3, [pc, #200]	; (36e4 <usb_init+0x1ec>)
    361c:	4798      	blx	r3
    361e:	1d22      	adds	r2, r4, #4
    3620:	0023      	movs	r3, r4
    3622:	3324      	adds	r3, #36	; 0x24
			sizeof(usb_descriptor_table.usb_endpoint_table));

#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
		module_inst->host_callback[i] = NULL;
    3624:	2100      	movs	r1, #0
    3626:	c202      	stmia	r2!, {r1}
	memset((uint8_t *)(&usb_descriptor_table.usb_endpoint_table[0]), 0,
			sizeof(usb_descriptor_table.usb_endpoint_table));

#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
    3628:	4293      	cmp	r3, r2
    362a:	d1fc      	bne.n	3626 <usb_init+0x12e>
    362c:	0021      	movs	r1, r4
    362e:	31a4      	adds	r1, #164	; 0xa4
		module_inst->host_callback[i] = NULL;
	};
	for (i = 0; i < USB_PIPE_NUM; i++) {
		for (j = 0; j < USB_HOST_PIPE_CALLBACK_N; j++) {
			module_inst->host_pipe_callback[i][j] = NULL;
    3630:	2200      	movs	r2, #0
    3632:	601a      	str	r2, [r3, #0]
    3634:	605a      	str	r2, [r3, #4]
    3636:	609a      	str	r2, [r3, #8]
    3638:	60da      	str	r2, [r3, #12]
    363a:	3310      	adds	r3, #16
#if !SAMD11
	/* callback related init */
	for (i = 0; i < USB_HOST_CALLBACK_N; i++) {
		module_inst->host_callback[i] = NULL;
	};
	for (i = 0; i < USB_PIPE_NUM; i++) {
    363c:	428b      	cmp	r3, r1
    363e:	d1f8      	bne.n	3632 <usb_init+0x13a>
		for (j = 0; j < USB_HOST_PIPE_CALLBACK_N; j++) {
			module_inst->host_pipe_callback[i][j] = NULL;
		}
	};
	module_inst->host_registered_callback_mask = 0;
    3640:	2300      	movs	r3, #0
    3642:	22a4      	movs	r2, #164	; 0xa4
    3644:	54a3      	strb	r3, [r4, r2]
	module_inst->host_enabled_callback_mask = 0;
    3646:	3201      	adds	r2, #1
    3648:	54a3      	strb	r3, [r4, r2]
    364a:	0023      	movs	r3, r4
    364c:	33a6      	adds	r3, #166	; 0xa6
    364e:	0021      	movs	r1, r4
    3650:	31ae      	adds	r1, #174	; 0xae
	for (i = 0; i < USB_PIPE_NUM; i++) {
		module_inst->host_pipe_registered_callback_mask[i] = 0;
    3652:	2200      	movs	r2, #0
    3654:	701a      	strb	r2, [r3, #0]
		module_inst->host_pipe_enabled_callback_mask[i] = 0;
    3656:	721a      	strb	r2, [r3, #8]
    3658:	3301      	adds	r3, #1
			module_inst->host_pipe_callback[i][j] = NULL;
		}
	};
	module_inst->host_registered_callback_mask = 0;
	module_inst->host_enabled_callback_mask = 0;
	for (i = 0; i < USB_PIPE_NUM; i++) {
    365a:	4299      	cmp	r1, r3
    365c:	d1fa      	bne.n	3654 <usb_init+0x15c>
    365e:	0022      	movs	r2, r4
    3660:	32b8      	adds	r2, #184	; 0xb8
    3662:	0023      	movs	r3, r4
    3664:	33d4      	adds	r3, #212	; 0xd4
	}
#endif

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
		module_inst->device_callback[i] = NULL;
    3666:	2100      	movs	r1, #0
    3668:	c202      	stmia	r2!, {r1}
		module_inst->host_pipe_enabled_callback_mask[i] = 0;
	}
#endif

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
    366a:	429a      	cmp	r2, r3
    366c:	d1fc      	bne.n	3668 <usb_init+0x170>
    366e:	0021      	movs	r1, r4
    3670:	3155      	adds	r1, #85	; 0x55
    3672:	31ff      	adds	r1, #255	; 0xff
		module_inst->device_callback[i] = NULL;
	}
	for (i = 0; i < USB_EPT_NUM; i++) {
		for(j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
			module_inst->device_endpoint_callback[i][j] = NULL;
    3674:	2200      	movs	r2, #0
    3676:	601a      	str	r2, [r3, #0]
    3678:	605a      	str	r2, [r3, #4]
    367a:	609a      	str	r2, [r3, #8]
    367c:	60da      	str	r2, [r3, #12]
    367e:	3310      	adds	r3, #16

	/*  device callback related */
	for (i = 0; i < USB_DEVICE_CALLBACK_N; i++) {
		module_inst->device_callback[i] = NULL;
	}
	for (i = 0; i < USB_EPT_NUM; i++) {
    3680:	428b      	cmp	r3, r1
    3682:	d1f8      	bne.n	3676 <usb_init+0x17e>
		for(j = 0; j < USB_DEVICE_EP_CALLBACK_N; j++) {
			module_inst->device_endpoint_callback[i][j] = NULL;
		}
	}
	module_inst->device_registered_callback_mask = 0;
    3684:	2300      	movs	r3, #0
    3686:	22aa      	movs	r2, #170	; 0xaa
    3688:	0052      	lsls	r2, r2, #1
    368a:	52a3      	strh	r3, [r4, r2]
	module_inst->device_enabled_callback_mask = 0;
    368c:	3202      	adds	r2, #2
    368e:	52a3      	strh	r3, [r4, r2]
    3690:	0023      	movs	r3, r4
    3692:	3359      	adds	r3, #89	; 0x59
    3694:	33ff      	adds	r3, #255	; 0xff
    3696:	3461      	adds	r4, #97	; 0x61
    3698:	34ff      	adds	r4, #255	; 0xff
	for (j = 0; j < USB_EPT_NUM; j++) {
		module_inst->deivce_endpoint_registered_callback_mask[j] = 0;
    369a:	2200      	movs	r2, #0
    369c:	701a      	strb	r2, [r3, #0]
		module_inst->device_endpoint_enabled_callback_mask[j] = 0;
    369e:	721a      	strb	r2, [r3, #8]
    36a0:	3301      	adds	r3, #1
			module_inst->device_endpoint_callback[i][j] = NULL;
		}
	}
	module_inst->device_registered_callback_mask = 0;
	module_inst->device_enabled_callback_mask = 0;
	for (j = 0; j < USB_EPT_NUM; j++) {
    36a2:	429c      	cmp	r4, r3
    36a4:	d1fa      	bne.n	369c <usb_init+0x1a4>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    36a6:	2280      	movs	r2, #128	; 0x80
    36a8:	4b0f      	ldr	r3, [pc, #60]	; (36e8 <usb_init+0x1f0>)
    36aa:	601a      	str	r2, [r3, #0]

	/* Enable interrupts for this USB module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_USB);

	return STATUS_OK;
}
    36ac:	2000      	movs	r0, #0
    36ae:	b003      	add	sp, #12
    36b0:	bc0c      	pop	{r2, r3}
    36b2:	4690      	mov	r8, r2
    36b4:	4699      	mov	r9, r3
    36b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36b8:	2000017c 	.word	0x2000017c
    36bc:	20000188 	.word	0x20000188
    36c0:	40000400 	.word	0x40000400
    36c4:	00001c35 	.word	0x00001c35
    36c8:	00001b3d 	.word	0x00001b3d
    36cc:	00001ab1 	.word	0x00001ab1
    36d0:	41005000 	.word	0x41005000
    36d4:	00806024 	.word	0x00806024
    36d8:	fffff83f 	.word	0xfffff83f
    36dc:	ffff8fff 	.word	0xffff8fff
    36e0:	200003a4 	.word	0x200003a4
    36e4:	000045d7 	.word	0x000045d7
    36e8:	e000e100 	.word	0xe000e100

000036ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    36ec:	e7fe      	b.n	36ec <Dummy_Handler>
    36ee:	46c0      	nop			; (mov r8, r8)

000036f0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    36f0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    36f2:	4b2e      	ldr	r3, [pc, #184]	; (37ac <Reset_Handler+0xbc>)
    36f4:	4a2e      	ldr	r2, [pc, #184]	; (37b0 <Reset_Handler+0xc0>)
    36f6:	429a      	cmp	r2, r3
    36f8:	d003      	beq.n	3702 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    36fa:	4b2e      	ldr	r3, [pc, #184]	; (37b4 <Reset_Handler+0xc4>)
    36fc:	4a2b      	ldr	r2, [pc, #172]	; (37ac <Reset_Handler+0xbc>)
    36fe:	429a      	cmp	r2, r3
    3700:	d304      	bcc.n	370c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3702:	4b2d      	ldr	r3, [pc, #180]	; (37b8 <Reset_Handler+0xc8>)
    3704:	4a2d      	ldr	r2, [pc, #180]	; (37bc <Reset_Handler+0xcc>)
    3706:	429a      	cmp	r2, r3
    3708:	d310      	bcc.n	372c <Reset_Handler+0x3c>
    370a:	e01e      	b.n	374a <Reset_Handler+0x5a>
    370c:	4a2c      	ldr	r2, [pc, #176]	; (37c0 <Reset_Handler+0xd0>)
    370e:	4b29      	ldr	r3, [pc, #164]	; (37b4 <Reset_Handler+0xc4>)
    3710:	3303      	adds	r3, #3
    3712:	1a9b      	subs	r3, r3, r2
    3714:	089b      	lsrs	r3, r3, #2
    3716:	3301      	adds	r3, #1
    3718:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    371a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    371c:	4823      	ldr	r0, [pc, #140]	; (37ac <Reset_Handler+0xbc>)
    371e:	4924      	ldr	r1, [pc, #144]	; (37b0 <Reset_Handler+0xc0>)
    3720:	588c      	ldr	r4, [r1, r2]
    3722:	5084      	str	r4, [r0, r2]
    3724:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3726:	429a      	cmp	r2, r3
    3728:	d1fa      	bne.n	3720 <Reset_Handler+0x30>
    372a:	e7ea      	b.n	3702 <Reset_Handler+0x12>
    372c:	4a25      	ldr	r2, [pc, #148]	; (37c4 <Reset_Handler+0xd4>)
    372e:	4b22      	ldr	r3, [pc, #136]	; (37b8 <Reset_Handler+0xc8>)
    3730:	3303      	adds	r3, #3
    3732:	1a9b      	subs	r3, r3, r2
    3734:	089b      	lsrs	r3, r3, #2
    3736:	3301      	adds	r3, #1
    3738:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    373a:	2200      	movs	r2, #0
                *pDest++ = 0;
    373c:	481f      	ldr	r0, [pc, #124]	; (37bc <Reset_Handler+0xcc>)
    373e:	2100      	movs	r1, #0
    3740:	1814      	adds	r4, r2, r0
    3742:	6021      	str	r1, [r4, #0]
    3744:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3746:	429a      	cmp	r2, r3
    3748:	d1fa      	bne.n	3740 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    374a:	4a1f      	ldr	r2, [pc, #124]	; (37c8 <Reset_Handler+0xd8>)
    374c:	21ff      	movs	r1, #255	; 0xff
    374e:	4b1f      	ldr	r3, [pc, #124]	; (37cc <Reset_Handler+0xdc>)
    3750:	438b      	bics	r3, r1
    3752:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    3754:	39fd      	subs	r1, #253	; 0xfd
    3756:	2390      	movs	r3, #144	; 0x90
    3758:	005b      	lsls	r3, r3, #1
    375a:	4a1d      	ldr	r2, [pc, #116]	; (37d0 <Reset_Handler+0xe0>)
    375c:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    375e:	481d      	ldr	r0, [pc, #116]	; (37d4 <Reset_Handler+0xe4>)
    3760:	78c3      	ldrb	r3, [r0, #3]
    3762:	2403      	movs	r4, #3
    3764:	43a3      	bics	r3, r4
    3766:	2202      	movs	r2, #2
    3768:	4313      	orrs	r3, r2
    376a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    376c:	78c3      	ldrb	r3, [r0, #3]
    376e:	260c      	movs	r6, #12
    3770:	43b3      	bics	r3, r6
    3772:	2108      	movs	r1, #8
    3774:	430b      	orrs	r3, r1
    3776:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    3778:	4b17      	ldr	r3, [pc, #92]	; (37d8 <Reset_Handler+0xe8>)
    377a:	7b98      	ldrb	r0, [r3, #14]
    377c:	2530      	movs	r5, #48	; 0x30
    377e:	43a8      	bics	r0, r5
    3780:	0005      	movs	r5, r0
    3782:	2020      	movs	r0, #32
    3784:	4328      	orrs	r0, r5
    3786:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    3788:	7b98      	ldrb	r0, [r3, #14]
    378a:	43b0      	bics	r0, r6
    378c:	4301      	orrs	r1, r0
    378e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3790:	7b99      	ldrb	r1, [r3, #14]
    3792:	43a1      	bics	r1, r4
    3794:	430a      	orrs	r2, r1
    3796:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    3798:	4a10      	ldr	r2, [pc, #64]	; (37dc <Reset_Handler+0xec>)
    379a:	6851      	ldr	r1, [r2, #4]
    379c:	2380      	movs	r3, #128	; 0x80
    379e:	430b      	orrs	r3, r1
    37a0:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    37a2:	4b0f      	ldr	r3, [pc, #60]	; (37e0 <Reset_Handler+0xf0>)
    37a4:	4798      	blx	r3

        /* Branch to main function */
        main();
    37a6:	4b0f      	ldr	r3, [pc, #60]	; (37e4 <Reset_Handler+0xf4>)
    37a8:	4798      	blx	r3
    37aa:	e7fe      	b.n	37aa <Reset_Handler+0xba>
    37ac:	20000000 	.word	0x20000000
    37b0:	000046bc 	.word	0x000046bc
    37b4:	200000dc 	.word	0x200000dc
    37b8:	20000560 	.word	0x20000560
    37bc:	200000dc 	.word	0x200000dc
    37c0:	20000004 	.word	0x20000004
    37c4:	200000e0 	.word	0x200000e0
    37c8:	e000ed00 	.word	0xe000ed00
    37cc:	00000000 	.word	0x00000000
    37d0:	41007000 	.word	0x41007000
    37d4:	41005000 	.word	0x41005000
    37d8:	41004800 	.word	0x41004800
    37dc:	41004000 	.word	0x41004000
    37e0:	00004579 	.word	0x00004579
    37e4:	00004151 	.word	0x00004151

000037e8 <configure_port_pins>:
void configure_extint_callbacks(void);
void configure_port_pins(void);

// Configure the LED selection port as output
void configure_port_pins(void)
{
    37e8:	b500      	push	{lr}
    37ea:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    37ec:	a901      	add	r1, sp, #4
    37ee:	2300      	movs	r3, #0
    37f0:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    37f2:	2201      	movs	r2, #1
    37f4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    37f6:	708b      	strb	r3, [r1, #2]
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
	port_pin_set_config(PIN_PA03, &config_port_pin);
    37f8:	2003      	movs	r0, #3
    37fa:	4b02      	ldr	r3, [pc, #8]	; (3804 <configure_port_pins+0x1c>)
    37fc:	4798      	blx	r3
}
    37fe:	b003      	add	sp, #12
    3800:	bd00      	pop	{pc}
    3802:	46c0      	nop			; (mov r8, r8)
    3804:	00000eed 	.word	0x00000eed

00003808 <configure_extint_channel>:

///////////////////////// EXT INT ////////////////
void configure_extint_channel(void)
{
    3808:	b510      	push	{r4, lr}
    380a:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    380c:	ac01      	add	r4, sp, #4
    380e:	0020      	movs	r0, r4
    3810:	4b07      	ldr	r3, [pc, #28]	; (3830 <configure_extint_channel+0x28>)
    3812:	4798      	blx	r3
	config_extint_chan.gpio_pin           = PIN_PA03A_EIC_EXTINT3;
    3814:	2303      	movs	r3, #3
    3816:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = MUX_PA03A_EIC_EXTINT3;
    3818:	2300      	movs	r3, #0
    381a:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
    381c:	3301      	adds	r3, #1
    381e:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    3820:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(3, &config_extint_chan);
    3822:	0021      	movs	r1, r4
    3824:	2003      	movs	r0, #3
    3826:	4b03      	ldr	r3, [pc, #12]	; (3834 <configure_extint_channel+0x2c>)
    3828:	4798      	blx	r3
}
    382a:	b004      	add	sp, #16
    382c:	bd10      	pop	{r4, pc}
    382e:	46c0      	nop			; (mov r8, r8)
    3830:	00000e65 	.word	0x00000e65
    3834:	00000e79 	.word	0x00000e79

00003838 <configure_extint_callbacks>:
void configure_extint_callbacks(void)
{
    3838:	b510      	push	{r4, lr}
	extint_register_callback(isr0, 3, EXTINT_CALLBACK_TYPE_DETECT);
    383a:	2200      	movs	r2, #0
    383c:	2103      	movs	r1, #3
    383e:	4804      	ldr	r0, [pc, #16]	; (3850 <configure_extint_callbacks+0x18>)
    3840:	4b04      	ldr	r3, [pc, #16]	; (3854 <configure_extint_callbacks+0x1c>)
    3842:	4798      	blx	r3
	extint_chan_enable_callback(3, EXTINT_CALLBACK_TYPE_DETECT);
    3844:	2100      	movs	r1, #0
    3846:	2003      	movs	r0, #3
    3848:	4b03      	ldr	r3, [pc, #12]	; (3858 <configure_extint_callbacks+0x20>)
    384a:	4798      	blx	r3
}
    384c:	bd10      	pop	{r4, pc}
    384e:	46c0      	nop			; (mov r8, r8)
    3850:	00003e61 	.word	0x00003e61
    3854:	00000d0d 	.word	0x00000d0d
    3858:	00000d39 	.word	0x00000d39

0000385c <configure_RFM69_spi>:
struct spi_slave_inst slave;
void configure_RFM69_spi(void);
volatile uint16_t read_buf = 0;

void configure_RFM69_spi(void)
{
    385c:	b530      	push	{r4, r5, lr}
    385e:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    3860:	4c28      	ldr	r4, [pc, #160]	; (3904 <configure_RFM69_spi+0xa8>)
    3862:	2312      	movs	r3, #18
    3864:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    3866:	2300      	movs	r3, #0
    3868:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    386a:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    386c:	a901      	add	r1, sp, #4
    386e:	2201      	movs	r2, #1
    3870:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    3872:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3874:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3876:	2012      	movs	r0, #18
    3878:	4b23      	ldr	r3, [pc, #140]	; (3908 <configure_RFM69_spi+0xac>)
    387a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    387c:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    387e:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3880:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3882:	2a00      	cmp	r2, #0
    3884:	d104      	bne.n	3890 <configure_RFM69_spi+0x34>
		return &(ports[port_index]->Group[group_index]);
    3886:	0959      	lsrs	r1, r3, #5
    3888:	01c9      	lsls	r1, r1, #7
    388a:	4a20      	ldr	r2, [pc, #128]	; (390c <configure_RFM69_spi+0xb0>)
    388c:	4694      	mov	ip, r2
    388e:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3890:	221f      	movs	r2, #31
    3892:	4013      	ands	r3, r2
    3894:	3a1e      	subs	r2, #30
    3896:	0010      	movs	r0, r2
    3898:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    389a:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    389c:	ac02      	add	r4, sp, #8
    389e:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    38a0:	2300      	movs	r3, #0
    38a2:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    38a4:	9304      	str	r3, [sp, #16]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    38a6:	21c0      	movs	r1, #192	; 0xc0
    38a8:	0389      	lsls	r1, r1, #14
    38aa:	9105      	str	r1, [sp, #20]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    38ac:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    38ae:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    38b0:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    38b2:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    38b4:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    38b6:	3223      	adds	r2, #35	; 0x23
    38b8:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    38ba:	3a18      	subs	r2, #24
    38bc:	2100      	movs	r1, #0
    38be:	a808      	add	r0, sp, #32
    38c0:	4b13      	ldr	r3, [pc, #76]	; (3910 <configure_RFM69_spi+0xb4>)
    38c2:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    38c4:	4b13      	ldr	r3, [pc, #76]	; (3914 <configure_RFM69_spi+0xb8>)
    38c6:	61a3      	str	r3, [r4, #24]
	/* Configure pad 1 for SCK */
	/* Configure pad 2 for SS (Unused) */
	/* Configure pad 3 for MISO */
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_D;
	/* Configure pins used for SPI */
	config_spi_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    38c8:	4b13      	ldr	r3, [pc, #76]	; (3918 <configure_RFM69_spi+0xbc>)
    38ca:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    38cc:	4b13      	ldr	r3, [pc, #76]	; (391c <configure_RFM69_spi+0xc0>)
    38ce:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = PINMUX_UNUSED;
    38d0:	2301      	movs	r3, #1
    38d2:	425b      	negs	r3, r3
    38d4:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
    38d6:	4b12      	ldr	r3, [pc, #72]	; (3920 <configure_RFM69_spi+0xc4>)
    38d8:	6363      	str	r3, [r4, #52]	; 0x34
	config_spi_master.data_order = SPI_DATA_ORDER_MSB;
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_0;
	spi_init(&spi_master_instance, SERCOM1, &config_spi_master);
    38da:	4d12      	ldr	r5, [pc, #72]	; (3924 <configure_RFM69_spi+0xc8>)
    38dc:	0022      	movs	r2, r4
    38de:	4912      	ldr	r1, [pc, #72]	; (3928 <configure_RFM69_spi+0xcc>)
    38e0:	0028      	movs	r0, r5
    38e2:	4b12      	ldr	r3, [pc, #72]	; (392c <configure_RFM69_spi+0xd0>)
    38e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    38e6:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    38e8:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    38ea:	2b00      	cmp	r3, #0
    38ec:	d1fc      	bne.n	38e8 <configure_RFM69_spi+0x8c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    38ee:	6811      	ldr	r1, [r2, #0]
    38f0:	3302      	adds	r3, #2
    38f2:	430b      	orrs	r3, r1
    38f4:	6013      	str	r3, [r2, #0]
	//spi_set_baudrate(&spi_master_instance, 9600);
	spi_enable(&spi_master_instance);

	spi_select_slave(&spi_master_instance, &slave, false);
    38f6:	2200      	movs	r2, #0
    38f8:	4902      	ldr	r1, [pc, #8]	; (3904 <configure_RFM69_spi+0xa8>)
    38fa:	480a      	ldr	r0, [pc, #40]	; (3924 <configure_RFM69_spi+0xc8>)
    38fc:	4b0c      	ldr	r3, [pc, #48]	; (3930 <configure_RFM69_spi+0xd4>)
    38fe:	4798      	blx	r3
}
    3900:	b011      	add	sp, #68	; 0x44
    3902:	bd30      	pop	{r4, r5, pc}
    3904:	2000055c 	.word	0x2000055c
    3908:	00000eed 	.word	0x00000eed
    390c:	41004400 	.word	0x41004400
    3910:	000045d7 	.word	0x000045d7
    3914:	000186a0 	.word	0x000186a0
    3918:	00100002 	.word	0x00100002
    391c:	00110002 	.word	0x00110002
    3920:	00130002 	.word	0x00130002
    3924:	2000054c 	.word	0x2000054c
    3928:	42000c00 	.word	0x42000c00
    392c:	00001149 	.word	0x00001149
    3930:	0000151d 	.word	0x0000151d

00003934 <configure_rtc_count>:
uint32_t millis(void);
void reset_millis(void);

////////////////////// RTC for millis() ///////////////////////////////////////
void configure_rtc_count(void)
{
    3934:	b510      	push	{r4, lr}
    3936:	b084      	sub	sp, #16
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
	config->clear_on_match      = false;
    3938:	2300      	movs	r3, #0
    393a:	466a      	mov	r2, sp
    393c:	70d3      	strb	r3, [r2, #3]
#if (SAML22)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
    393e:	9302      	str	r3, [sp, #8]
    3940:	9303      	str	r3, [sp, #12]
	struct rtc_count_config config_rtc_count;
	rtc_count_get_config_defaults(&config_rtc_count);
	config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
    3942:	8013      	strh	r3, [r2, #0]
	config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
    3944:	7093      	strb	r3, [r2, #2]
	config_rtc_count.continuously_update = true;
    3946:	2301      	movs	r3, #1
    3948:	7113      	strb	r3, [r2, #4]
	//config_rtc_count.compare_values[0] = 1000;
	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    394a:	4c07      	ldr	r4, [pc, #28]	; (3968 <configure_rtc_count+0x34>)
    394c:	4907      	ldr	r1, [pc, #28]	; (396c <configure_rtc_count+0x38>)
    394e:	0020      	movs	r0, r4
    3950:	4b07      	ldr	r3, [pc, #28]	; (3970 <configure_rtc_count+0x3c>)
    3952:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    3954:	0020      	movs	r0, r4
    3956:	4b07      	ldr	r3, [pc, #28]	; (3974 <configure_rtc_count+0x40>)
    3958:	4798      	blx	r3

	rtc_count_set_period(&rtc_instance, 10000);
    395a:	4907      	ldr	r1, [pc, #28]	; (3978 <configure_rtc_count+0x44>)
    395c:	0020      	movs	r0, r4
    395e:	4b07      	ldr	r3, [pc, #28]	; (397c <configure_rtc_count+0x48>)
    3960:	4798      	blx	r3
}
    3962:	b004      	add	sp, #16
    3964:	bd10      	pop	{r4, pc}
    3966:	46c0      	nop			; (mov r8, r8)
    3968:	200004a8 	.word	0x200004a8
    396c:	40001400 	.word	0x40001400
    3970:	00000259 	.word	0x00000259
    3974:	0000011d 	.word	0x0000011d
    3978:	00002710 	.word	0x00002710
    397c:	00000339 	.word	0x00000339

00003980 <reset_millis>:

void reset_millis(void)
{
    3980:	b510      	push	{r4, lr}
	rtc_count_set_count(&rtc_instance, 0);
    3982:	4c04      	ldr	r4, [pc, #16]	; (3994 <reset_millis+0x14>)
    3984:	2100      	movs	r1, #0
    3986:	0020      	movs	r0, r4
    3988:	4b03      	ldr	r3, [pc, #12]	; (3998 <reset_millis+0x18>)
    398a:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    398c:	0020      	movs	r0, r4
    398e:	4b03      	ldr	r3, [pc, #12]	; (399c <reset_millis+0x1c>)
    3990:	4798      	blx	r3
}
    3992:	bd10      	pop	{r4, pc}
    3994:	200004a8 	.word	0x200004a8
    3998:	00000185 	.word	0x00000185
    399c:	0000011d 	.word	0x0000011d

000039a0 <millis>:

uint32_t millis(void)
{
    39a0:	b500      	push	{lr}
    39a2:	b083      	sub	sp, #12
    //rtc_count_set_count(&rtc_instance, 20);
	volatile uint32_t milli = 0;
    39a4:	2300      	movs	r3, #0
    39a6:	9301      	str	r3, [sp, #4]
	milli = rtc_count_get_count(&rtc_instance);
    39a8:	4803      	ldr	r0, [pc, #12]	; (39b8 <millis+0x18>)
    39aa:	4b04      	ldr	r3, [pc, #16]	; (39bc <millis+0x1c>)
    39ac:	4798      	blx	r3
    39ae:	9001      	str	r0, [sp, #4]
	return milli;
    39b0:	9801      	ldr	r0, [sp, #4]
}
    39b2:	b003      	add	sp, #12
    39b4:	bd00      	pop	{pc}
    39b6:	46c0      	nop			; (mov r8, r8)
    39b8:	200004a8 	.word	0x200004a8
    39bc:	000001c1 	.word	0x000001c1

000039c0 <RFM69>:
	writeReg(REG_PALEVEL, RF_PALEVEL_PA0_ON | RF_PALEVEL_PA1_OFF | RF_PALEVEL_PA2_OFF | _powerLevel); // enable P0 only
}

void RFM69()
{
	_mode = RF69_MODE_STANDBY;
    39c0:	2201      	movs	r2, #1
    39c2:	4b05      	ldr	r3, [pc, #20]	; (39d8 <RFM69+0x18>)
    39c4:	801a      	strh	r2, [r3, #0]
	_promiscuousMode = false;
    39c6:	2300      	movs	r3, #0
    39c8:	4a04      	ldr	r2, [pc, #16]	; (39dc <RFM69+0x1c>)
    39ca:	7013      	strb	r3, [r2, #0]
	_powerLevel = 31;
    39cc:	211f      	movs	r1, #31
    39ce:	4a04      	ldr	r2, [pc, #16]	; (39e0 <RFM69+0x20>)
    39d0:	7011      	strb	r1, [r2, #0]
	_isRFM69HW = false;
    39d2:	4a04      	ldr	r2, [pc, #16]	; (39e4 <RFM69+0x24>)
    39d4:	7013      	strb	r3, [r2, #0]
}
    39d6:	4770      	bx	lr
    39d8:	20000546 	.word	0x20000546
    39dc:	200004c0 	.word	0x200004c0
    39e0:	200004b0 	.word	0x200004b0
    39e4:	20000548 	.word	0x20000548

000039e8 <selectrf>:
  spi_transceive_wait(&spi_master_instance, value, &read_buf); //SPI.transfer(value); // CHANGE //
  unselect();
}

// select the RFM69 transceiver (save SPI settings, set CS low)
void selectrf(void) {
    39e8:	b510      	push	{r4, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    39ea:	b672      	cpsid	i
    39ec:	f3bf 8f5f 	dmb	sy
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
	cpu_irq_disable();
    39f0:	2200      	movs	r2, #0
    39f2:	4b04      	ldr	r3, [pc, #16]	; (3a04 <selectrf+0x1c>)
    39f4:	701a      	strb	r2, [r3, #0]

  // set RFM69 SPI settings
  //SPI.setDataMode(SPI_MODE0); // CHANGE //
  //SPI.setBitOrder(MSBFIRST); // CHANGE //
  //SPI.setClockDivider(SPI_CLOCK_DIV4); // decided to slow down from DIV2 after SPI stalling in some instances, especially visible on mega1284p when RFM69 and FLASH chip both present // CHANGE //
  spi_select_slave(&spi_master_instance, &slave, true); //digitalWrite(_slaveSelectPin, LOW); // CHANGE //
    39f6:	3201      	adds	r2, #1
    39f8:	4903      	ldr	r1, [pc, #12]	; (3a08 <selectrf+0x20>)
    39fa:	4804      	ldr	r0, [pc, #16]	; (3a0c <selectrf+0x24>)
    39fc:	4b04      	ldr	r3, [pc, #16]	; (3a10 <selectrf+0x28>)
    39fe:	4798      	blx	r3
}
    3a00:	bd10      	pop	{r4, pc}
    3a02:	46c0      	nop			; (mov r8, r8)
    3a04:	200000d8 	.word	0x200000d8
    3a08:	2000055c 	.word	0x2000055c
    3a0c:	2000054c 	.word	0x2000054c
    3a10:	0000151d 	.word	0x0000151d

00003a14 <maybeInterrupts>:
}

void maybeInterrupts()
{
  // Only reenable interrupts if we're not being called from the ISR
  if (!_inISR) 
    3a14:	4b05      	ldr	r3, [pc, #20]	; (3a2c <maybeInterrupts+0x18>)
    3a16:	781b      	ldrb	r3, [r3, #0]
    3a18:	2b00      	cmp	r3, #0
    3a1a:	d105      	bne.n	3a28 <maybeInterrupts+0x14>
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    3a1c:	2201      	movs	r2, #1
    3a1e:	4b04      	ldr	r3, [pc, #16]	; (3a30 <maybeInterrupts+0x1c>)
    3a20:	701a      	strb	r2, [r3, #0]
    3a22:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    3a26:	b662      	cpsie	i
	  system_interrupt_enable_global(); //interrupts(); // CHANGE //
}
    3a28:	4770      	bx	lr
    3a2a:	46c0      	nop			; (mov r8, r8)
    3a2c:	200004b1 	.word	0x200004b1
    3a30:	200000d8 	.word	0x200000d8

00003a34 <unselect>:
  //SPI.setClockDivider(SPI_CLOCK_DIV4); // decided to slow down from DIV2 after SPI stalling in some instances, especially visible on mega1284p when RFM69 and FLASH chip both present // CHANGE //
  spi_select_slave(&spi_master_instance, &slave, true); //digitalWrite(_slaveSelectPin, LOW); // CHANGE //
}

// unselect the RFM69 transceiver (set CS high, restore SPI settings)
void unselect() {
    3a34:	b510      	push	{r4, lr}
  spi_select_slave(&spi_master_instance, &slave, false); //digitalWrite(_slaveSelectPin, HIGH); // CHANGE //
    3a36:	2200      	movs	r2, #0
    3a38:	4903      	ldr	r1, [pc, #12]	; (3a48 <unselect+0x14>)
    3a3a:	4804      	ldr	r0, [pc, #16]	; (3a4c <unselect+0x18>)
    3a3c:	4b04      	ldr	r3, [pc, #16]	; (3a50 <unselect+0x1c>)
    3a3e:	4798      	blx	r3
  maybeInterrupts();
    3a40:	4b04      	ldr	r3, [pc, #16]	; (3a54 <unselect+0x20>)
    3a42:	4798      	blx	r3
}
    3a44:	bd10      	pop	{r4, pc}
    3a46:	46c0      	nop			; (mov r8, r8)
    3a48:	2000055c 	.word	0x2000055c
    3a4c:	2000054c 	.word	0x2000054c
    3a50:	0000151d 	.word	0x0000151d
    3a54:	00003a15 	.word	0x00003a15

00003a58 <readReg>:
  rssi >>= 1;
  return rssi;
}

uint8_t readReg(volatile uint16_t addr)
{
    3a58:	b570      	push	{r4, r5, r6, lr}
    3a5a:	b084      	sub	sp, #16
    3a5c:	466b      	mov	r3, sp
    3a5e:	1d9c      	adds	r4, r3, #6
    3a60:	80d8      	strh	r0, [r3, #6]
  selectrf();
    3a62:	4b0c      	ldr	r3, [pc, #48]	; (3a94 <readReg+0x3c>)
    3a64:	4798      	blx	r3
  spi_transceive_wait(&spi_master_instance, addr & 0x7F, &read_buf); //SPI.transfer(addr & 0x7F); // CHANGE //
    3a66:	8821      	ldrh	r1, [r4, #0]
    3a68:	237f      	movs	r3, #127	; 0x7f
    3a6a:	4019      	ands	r1, r3
    3a6c:	4e0a      	ldr	r6, [pc, #40]	; (3a98 <readReg+0x40>)
    3a6e:	4a0b      	ldr	r2, [pc, #44]	; (3a9c <readReg+0x44>)
    3a70:	0030      	movs	r0, r6
    3a72:	4d0b      	ldr	r5, [pc, #44]	; (3aa0 <readReg+0x48>)
    3a74:	47a8      	blx	r5
  volatile uint16_t regval = 0;
    3a76:	240e      	movs	r4, #14
    3a78:	446c      	add	r4, sp
    3a7a:	2300      	movs	r3, #0
    3a7c:	8023      	strh	r3, [r4, #0]
  spi_transceive_wait(&spi_master_instance, 0, &regval); //SPI.transfer(0); // CHANGE //
    3a7e:	0022      	movs	r2, r4
    3a80:	2100      	movs	r1, #0
    3a82:	0030      	movs	r0, r6
    3a84:	47a8      	blx	r5
  unselect();
    3a86:	4b07      	ldr	r3, [pc, #28]	; (3aa4 <readReg+0x4c>)
    3a88:	4798      	blx	r3
  return (uint8_t)regval;
    3a8a:	8820      	ldrh	r0, [r4, #0]
    3a8c:	b2c0      	uxtb	r0, r0
}
    3a8e:	b004      	add	sp, #16
    3a90:	bd70      	pop	{r4, r5, r6, pc}
    3a92:	46c0      	nop			; (mov r8, r8)
    3a94:	000039e9 	.word	0x000039e9
    3a98:	2000054c 	.word	0x2000054c
    3a9c:	2000018c 	.word	0x2000018c
    3aa0:	00001469 	.word	0x00001469
    3aa4:	00003a35 	.word	0x00003a35

00003aa8 <readRSSI>:
  }
  writeReg(REG_PACKETCONFIG2, (readReg(REG_PACKETCONFIG2) & 0xFE) | (key ? 1 : 0));
}

// get the received signal strength indicator (RFM_RSSI)
int16_t readRSSI() {
    3aa8:	b510      	push	{r4, lr}
    3aaa:	b082      	sub	sp, #8
  volatile int16_t rssi = 0;
    3aac:	466b      	mov	r3, sp
    3aae:	1d9c      	adds	r4, r3, #6
    3ab0:	2300      	movs	r3, #0
    3ab2:	8023      	strh	r3, [r4, #0]
  rssi = -readReg(REG_RSSIVALUE);
    3ab4:	2024      	movs	r0, #36	; 0x24
    3ab6:	4b06      	ldr	r3, [pc, #24]	; (3ad0 <readRSSI+0x28>)
    3ab8:	4798      	blx	r3
    3aba:	4240      	negs	r0, r0
    3abc:	b200      	sxth	r0, r0
    3abe:	8020      	strh	r0, [r4, #0]
  rssi >>= 1;
    3ac0:	8823      	ldrh	r3, [r4, #0]
    3ac2:	b21b      	sxth	r3, r3
    3ac4:	105b      	asrs	r3, r3, #1
    3ac6:	8023      	strh	r3, [r4, #0]
  return rssi;
    3ac8:	8820      	ldrh	r0, [r4, #0]
    3aca:	b200      	sxth	r0, r0
}
    3acc:	b002      	add	sp, #8
    3ace:	bd10      	pop	{r4, pc}
    3ad0:	00003a59 	.word	0x00003a59

00003ad4 <writeReg>:
  unselect();
  return (uint8_t)regval;
}

void writeReg(uint8_t addr, uint8_t value)
{
    3ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ad6:	0005      	movs	r5, r0
    3ad8:	000c      	movs	r4, r1
  selectrf();
    3ada:	4b08      	ldr	r3, [pc, #32]	; (3afc <writeReg+0x28>)
    3adc:	4798      	blx	r3
  spi_transceive_wait(&spi_master_instance, addr | 0x80, &read_buf); //SPI.transfer(addr | 0x80); // CHANGE //
    3ade:	4e08      	ldr	r6, [pc, #32]	; (3b00 <writeReg+0x2c>)
    3ae0:	2180      	movs	r1, #128	; 0x80
    3ae2:	4329      	orrs	r1, r5
    3ae4:	4d07      	ldr	r5, [pc, #28]	; (3b04 <writeReg+0x30>)
    3ae6:	0032      	movs	r2, r6
    3ae8:	0028      	movs	r0, r5
    3aea:	4f07      	ldr	r7, [pc, #28]	; (3b08 <writeReg+0x34>)
    3aec:	47b8      	blx	r7
  spi_transceive_wait(&spi_master_instance, value, &read_buf); //SPI.transfer(value); // CHANGE //
    3aee:	b2a1      	uxth	r1, r4
    3af0:	0032      	movs	r2, r6
    3af2:	0028      	movs	r0, r5
    3af4:	47b8      	blx	r7
  unselect();
    3af6:	4b05      	ldr	r3, [pc, #20]	; (3b0c <writeReg+0x38>)
    3af8:	4798      	blx	r3
}
    3afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3afc:	000039e9 	.word	0x000039e9
    3b00:	2000018c 	.word	0x2000018c
    3b04:	2000054c 	.word	0x2000054c
    3b08:	00001469 	.word	0x00001469
    3b0c:	00003a35 	.word	0x00003a35

00003b10 <RFM_setHighPower>:
	while (port_pin_get_input_level(PIN_PA03) == 0 && millis() < RF69_TX_LIMIT_MS); // wait for DIO0 to turn HIGH signalling transmission finish // CHANGE //
	setMode(RF69_MODE_STANDBY);
}

// for RFM69HW only: you must call RFM_setHighPower(true) after RFM_initialize() or else transmission won't work
void RFM_setHighPower(bool onOff) {
    3b10:	b510      	push	{r4, lr}
	_isRFM69HW = onOff;
    3b12:	4b10      	ldr	r3, [pc, #64]	; (3b54 <RFM_setHighPower+0x44>)
    3b14:	7018      	strb	r0, [r3, #0]
	writeReg(REG_OCP, _isRFM69HW ? RF_OCP_OFF : RF_OCP_ON);
    3b16:	781b      	ldrb	r3, [r3, #0]
    3b18:	210f      	movs	r1, #15
    3b1a:	2b00      	cmp	r3, #0
    3b1c:	d100      	bne.n	3b20 <RFM_setHighPower+0x10>
    3b1e:	310b      	adds	r1, #11
    3b20:	2013      	movs	r0, #19
    3b22:	4b0d      	ldr	r3, [pc, #52]	; (3b58 <RFM_setHighPower+0x48>)
    3b24:	4798      	blx	r3
	if (_isRFM69HW) // turning ON
    3b26:	4b0b      	ldr	r3, [pc, #44]	; (3b54 <RFM_setHighPower+0x44>)
    3b28:	781b      	ldrb	r3, [r3, #0]
    3b2a:	2b00      	cmp	r3, #0
    3b2c:	d00a      	beq.n	3b44 <RFM_setHighPower+0x34>
	writeReg(REG_PALEVEL, (readReg(REG_PALEVEL) & 0x1F) | RF_PALEVEL_PA1_ON | RF_PALEVEL_PA2_ON); // enable P1 & P2 amplifier stages
    3b2e:	2011      	movs	r0, #17
    3b30:	4b0a      	ldr	r3, [pc, #40]	; (3b5c <RFM_setHighPower+0x4c>)
    3b32:	4798      	blx	r3
    3b34:	211f      	movs	r1, #31
    3b36:	4001      	ands	r1, r0
    3b38:	2360      	movs	r3, #96	; 0x60
    3b3a:	4319      	orrs	r1, r3
    3b3c:	2011      	movs	r0, #17
    3b3e:	4b06      	ldr	r3, [pc, #24]	; (3b58 <RFM_setHighPower+0x48>)
    3b40:	4798      	blx	r3
    3b42:	e006      	b.n	3b52 <RFM_setHighPower+0x42>
	else
	writeReg(REG_PALEVEL, RF_PALEVEL_PA0_ON | RF_PALEVEL_PA1_OFF | RF_PALEVEL_PA2_OFF | _powerLevel); // enable P0 only
    3b44:	4b06      	ldr	r3, [pc, #24]	; (3b60 <RFM_setHighPower+0x50>)
    3b46:	7819      	ldrb	r1, [r3, #0]
    3b48:	2380      	movs	r3, #128	; 0x80
    3b4a:	4319      	orrs	r1, r3
    3b4c:	2011      	movs	r0, #17
    3b4e:	4b02      	ldr	r3, [pc, #8]	; (3b58 <RFM_setHighPower+0x48>)
    3b50:	4798      	blx	r3
}
    3b52:	bd10      	pop	{r4, pc}
    3b54:	20000548 	.word	0x20000548
    3b58:	00003ad5 	.word	0x00003ad5
    3b5c:	00003a59 	.word	0x00003a59
    3b60:	200004b0 	.word	0x200004b0

00003b64 <setHighPowerRegs>:
  _promiscuousMode = onOff;
  //writeReg(REG_PACKETCONFIG1, (readReg(REG_PACKETCONFIG1) & 0xF9) | (onOff ? RF_PACKET1_ADRSFILTERING_OFF : RF_PACKET1_ADRSFILTERING_NODEBROADCAST));
}

// internal function
void setHighPowerRegs(bool onOff) {
    3b64:	b510      	push	{r4, lr}
  writeReg(REG_TESTPA1, onOff ? 0x5D : 0x55);
    3b66:	2800      	cmp	r0, #0
    3b68:	d10a      	bne.n	3b80 <setHighPowerRegs+0x1c>
    3b6a:	e003      	b.n	3b74 <setHighPowerRegs+0x10>
  writeReg(REG_TESTPA2, onOff ? 0x7C : 0x70);
    3b6c:	205c      	movs	r0, #92	; 0x5c
    3b6e:	4b08      	ldr	r3, [pc, #32]	; (3b90 <setHighPowerRegs+0x2c>)
    3b70:	4798      	blx	r3
}
    3b72:	e00b      	b.n	3b8c <setHighPowerRegs+0x28>
  //writeReg(REG_PACKETCONFIG1, (readReg(REG_PACKETCONFIG1) & 0xF9) | (onOff ? RF_PACKET1_ADRSFILTERING_OFF : RF_PACKET1_ADRSFILTERING_NODEBROADCAST));
}

// internal function
void setHighPowerRegs(bool onOff) {
  writeReg(REG_TESTPA1, onOff ? 0x5D : 0x55);
    3b74:	2155      	movs	r1, #85	; 0x55
    3b76:	205a      	movs	r0, #90	; 0x5a
    3b78:	4b05      	ldr	r3, [pc, #20]	; (3b90 <setHighPowerRegs+0x2c>)
    3b7a:	4798      	blx	r3
  writeReg(REG_TESTPA2, onOff ? 0x7C : 0x70);
    3b7c:	2170      	movs	r1, #112	; 0x70
    3b7e:	e7f5      	b.n	3b6c <setHighPowerRegs+0x8>
  //writeReg(REG_PACKETCONFIG1, (readReg(REG_PACKETCONFIG1) & 0xF9) | (onOff ? RF_PACKET1_ADRSFILTERING_OFF : RF_PACKET1_ADRSFILTERING_NODEBROADCAST));
}

// internal function
void setHighPowerRegs(bool onOff) {
  writeReg(REG_TESTPA1, onOff ? 0x5D : 0x55);
    3b80:	215d      	movs	r1, #93	; 0x5d
    3b82:	205a      	movs	r0, #90	; 0x5a
    3b84:	4b02      	ldr	r3, [pc, #8]	; (3b90 <setHighPowerRegs+0x2c>)
    3b86:	4798      	blx	r3
  writeReg(REG_TESTPA2, onOff ? 0x7C : 0x70);
    3b88:	217c      	movs	r1, #124	; 0x7c
    3b8a:	e7ef      	b.n	3b6c <setHighPowerRegs+0x8>
}
    3b8c:	bd10      	pop	{r4, pc}
    3b8e:	46c0      	nop			; (mov r8, r8)
    3b90:	00003ad5 	.word	0x00003ad5

00003b94 <setMode>:
  }
  setMode(oldMode);
}

void setMode(uint8_t newMode)
{
    3b94:	b570      	push	{r4, r5, r6, lr}
  if (newMode == _mode)
    3b96:	b286      	uxth	r6, r0
    3b98:	4b31      	ldr	r3, [pc, #196]	; (3c60 <setMode+0xcc>)
    3b9a:	881b      	ldrh	r3, [r3, #0]
    3b9c:	b29b      	uxth	r3, r3
    3b9e:	429e      	cmp	r6, r3
    3ba0:	d05d      	beq.n	3c5e <setMode+0xca>
    return;

  switch (newMode) {
    3ba2:	2804      	cmp	r0, #4
    3ba4:	d85b      	bhi.n	3c5e <setMode+0xca>
    3ba6:	0080      	lsls	r0, r0, #2
    3ba8:	4b2e      	ldr	r3, [pc, #184]	; (3c64 <setMode+0xd0>)
    3baa:	581b      	ldr	r3, [r3, r0]
    3bac:	469f      	mov	pc, r3
    case RF69_MODE_TX:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_TRANSMITTER);
    3bae:	2001      	movs	r0, #1
    3bb0:	4b2d      	ldr	r3, [pc, #180]	; (3c68 <setMode+0xd4>)
    3bb2:	4798      	blx	r3
    3bb4:	231c      	movs	r3, #28
    3bb6:	0001      	movs	r1, r0
    3bb8:	4399      	bics	r1, r3
    3bba:	230c      	movs	r3, #12
    3bbc:	4319      	orrs	r1, r3
    3bbe:	b2c9      	uxtb	r1, r1
    3bc0:	2001      	movs	r0, #1
    3bc2:	4b2a      	ldr	r3, [pc, #168]	; (3c6c <setMode+0xd8>)
    3bc4:	4798      	blx	r3
      if (_isRFM69HW) setHighPowerRegs(true);
    3bc6:	4b2a      	ldr	r3, [pc, #168]	; (3c70 <setMode+0xdc>)
    3bc8:	781b      	ldrb	r3, [r3, #0]
    3bca:	2b00      	cmp	r3, #0
    3bcc:	d002      	beq.n	3bd4 <setMode+0x40>
    3bce:	2001      	movs	r0, #1
    3bd0:	4b28      	ldr	r3, [pc, #160]	; (3c74 <setMode+0xe0>)
    3bd2:	4798      	blx	r3
      return;
  }

  // we are using packet mode, so this check is not really needed
  // but waiting for mode ready is necessary when going from sleep because the FIFO may not be immediately available from previous mode
  while (_mode == RF69_MODE_SLEEP && (readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00); // wait for ModeReady
    3bd4:	4c22      	ldr	r4, [pc, #136]	; (3c60 <setMode+0xcc>)
    3bd6:	4d24      	ldr	r5, [pc, #144]	; (3c68 <setMode+0xd4>)
    3bd8:	e037      	b.n	3c4a <setMode+0xb6>
    case RF69_MODE_TX:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_TRANSMITTER);
      if (_isRFM69HW) setHighPowerRegs(true);
      break;
    case RF69_MODE_RX:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_RECEIVER);
    3bda:	2001      	movs	r0, #1
    3bdc:	4b22      	ldr	r3, [pc, #136]	; (3c68 <setMode+0xd4>)
    3bde:	4798      	blx	r3
    3be0:	231c      	movs	r3, #28
    3be2:	0001      	movs	r1, r0
    3be4:	4399      	bics	r1, r3
    3be6:	2310      	movs	r3, #16
    3be8:	4319      	orrs	r1, r3
    3bea:	b2c9      	uxtb	r1, r1
    3bec:	2001      	movs	r0, #1
    3bee:	4b1f      	ldr	r3, [pc, #124]	; (3c6c <setMode+0xd8>)
    3bf0:	4798      	blx	r3
      if (_isRFM69HW) setHighPowerRegs(false);
    3bf2:	4b1f      	ldr	r3, [pc, #124]	; (3c70 <setMode+0xdc>)
    3bf4:	781b      	ldrb	r3, [r3, #0]
    3bf6:	2b00      	cmp	r3, #0
    3bf8:	d0ec      	beq.n	3bd4 <setMode+0x40>
    3bfa:	2000      	movs	r0, #0
    3bfc:	4b1d      	ldr	r3, [pc, #116]	; (3c74 <setMode+0xe0>)
    3bfe:	4798      	blx	r3
    3c00:	e7e8      	b.n	3bd4 <setMode+0x40>
      break;
    case RF69_MODE_SYNTH:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_SYNTHESIZER);
    3c02:	2001      	movs	r0, #1
    3c04:	4b18      	ldr	r3, [pc, #96]	; (3c68 <setMode+0xd4>)
    3c06:	4798      	blx	r3
    3c08:	231c      	movs	r3, #28
    3c0a:	0001      	movs	r1, r0
    3c0c:	4399      	bics	r1, r3
    3c0e:	2308      	movs	r3, #8
    3c10:	4319      	orrs	r1, r3
    3c12:	b2c9      	uxtb	r1, r1
    3c14:	2001      	movs	r0, #1
    3c16:	4b15      	ldr	r3, [pc, #84]	; (3c6c <setMode+0xd8>)
    3c18:	4798      	blx	r3
      break;
    3c1a:	e7db      	b.n	3bd4 <setMode+0x40>
    case RF69_MODE_STANDBY:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_STANDBY);
    3c1c:	2001      	movs	r0, #1
    3c1e:	4b12      	ldr	r3, [pc, #72]	; (3c68 <setMode+0xd4>)
    3c20:	4798      	blx	r3
    3c22:	231c      	movs	r3, #28
    3c24:	0001      	movs	r1, r0
    3c26:	4399      	bics	r1, r3
    3c28:	2304      	movs	r3, #4
    3c2a:	4319      	orrs	r1, r3
    3c2c:	b2c9      	uxtb	r1, r1
    3c2e:	2001      	movs	r0, #1
    3c30:	4b0e      	ldr	r3, [pc, #56]	; (3c6c <setMode+0xd8>)
    3c32:	4798      	blx	r3
      break;
    3c34:	e7ce      	b.n	3bd4 <setMode+0x40>
    case RF69_MODE_SLEEP:
      writeReg(REG_OPMODE, (readReg(REG_OPMODE) & 0xE3) | RF_OPMODE_SLEEP);
    3c36:	2001      	movs	r0, #1
    3c38:	4b0b      	ldr	r3, [pc, #44]	; (3c68 <setMode+0xd4>)
    3c3a:	4798      	blx	r3
    3c3c:	23e3      	movs	r3, #227	; 0xe3
    3c3e:	0001      	movs	r1, r0
    3c40:	4019      	ands	r1, r3
    3c42:	2001      	movs	r0, #1
    3c44:	4b09      	ldr	r3, [pc, #36]	; (3c6c <setMode+0xd8>)
    3c46:	4798      	blx	r3
      break;
    3c48:	e7c4      	b.n	3bd4 <setMode+0x40>
      return;
  }

  // we are using packet mode, so this check is not really needed
  // but waiting for mode ready is necessary when going from sleep because the FIFO may not be immediately available from previous mode
  while (_mode == RF69_MODE_SLEEP && (readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00); // wait for ModeReady
    3c4a:	8823      	ldrh	r3, [r4, #0]
    3c4c:	b29b      	uxth	r3, r3
    3c4e:	2b00      	cmp	r3, #0
    3c50:	d103      	bne.n	3c5a <setMode+0xc6>
    3c52:	2027      	movs	r0, #39	; 0x27
    3c54:	47a8      	blx	r5
    3c56:	0603      	lsls	r3, r0, #24
    3c58:	d5f7      	bpl.n	3c4a <setMode+0xb6>

  _mode = newMode;
    3c5a:	4b01      	ldr	r3, [pc, #4]	; (3c60 <setMode+0xcc>)
    3c5c:	801e      	strh	r6, [r3, #0]
}
    3c5e:	bd70      	pop	{r4, r5, r6, pc}
    3c60:	20000546 	.word	0x20000546
    3c64:	00004674 	.word	0x00004674
    3c68:	00003a59 	.word	0x00003a59
    3c6c:	00003ad5 	.word	0x00003ad5
    3c70:	20000548 	.word	0x20000548
    3c74:	00003b65 	.word	0x00003b65

00003c78 <receiveBegin>:
	interruptHandler(); 
	_inISR = false;
} // CHANGE //?

// internal function
void receiveBegin() {
    3c78:	b510      	push	{r4, lr}
  RFM_DATALEN = 0;
    3c7a:	2300      	movs	r3, #0
    3c7c:	4a11      	ldr	r2, [pc, #68]	; (3cc4 <receiveBegin+0x4c>)
    3c7e:	8013      	strh	r3, [r2, #0]
  RFM_SENDERID = 0;
    3c80:	4a11      	ldr	r2, [pc, #68]	; (3cc8 <receiveBegin+0x50>)
    3c82:	8013      	strh	r3, [r2, #0]
  TARGETID = 0;
    3c84:	4a11      	ldr	r2, [pc, #68]	; (3ccc <receiveBegin+0x54>)
    3c86:	8013      	strh	r3, [r2, #0]
  PAYLOADLEN = 0;
    3c88:	4a11      	ldr	r2, [pc, #68]	; (3cd0 <receiveBegin+0x58>)
    3c8a:	8013      	strh	r3, [r2, #0]
  ACK_REQUESTED = 0;
    3c8c:	4a11      	ldr	r2, [pc, #68]	; (3cd4 <receiveBegin+0x5c>)
    3c8e:	8013      	strh	r3, [r2, #0]
  ACK_RECEIVED = 0;
    3c90:	4a11      	ldr	r2, [pc, #68]	; (3cd8 <receiveBegin+0x60>)
    3c92:	8013      	strh	r3, [r2, #0]
  RFM_RSSI = 0;
    3c94:	4a11      	ldr	r2, [pc, #68]	; (3cdc <receiveBegin+0x64>)
    3c96:	8013      	strh	r3, [r2, #0]
  if (readReg(REG_IRQFLAGS2) & RF_IRQFLAGS2_PAYLOADREADY)
    3c98:	2028      	movs	r0, #40	; 0x28
    3c9a:	4b11      	ldr	r3, [pc, #68]	; (3ce0 <receiveBegin+0x68>)
    3c9c:	4798      	blx	r3
    3c9e:	0743      	lsls	r3, r0, #29
    3ca0:	d508      	bpl.n	3cb4 <receiveBegin+0x3c>
    writeReg(REG_PACKETCONFIG2, (readReg(REG_PACKETCONFIG2) & 0xFB) | RF_PACKET2_RXRESTART); // avoid RX deadlocks
    3ca2:	203d      	movs	r0, #61	; 0x3d
    3ca4:	4b0e      	ldr	r3, [pc, #56]	; (3ce0 <receiveBegin+0x68>)
    3ca6:	4798      	blx	r3
    3ca8:	2304      	movs	r3, #4
    3caa:	4318      	orrs	r0, r3
    3cac:	b2c1      	uxtb	r1, r0
    3cae:	203d      	movs	r0, #61	; 0x3d
    3cb0:	4b0c      	ldr	r3, [pc, #48]	; (3ce4 <receiveBegin+0x6c>)
    3cb2:	4798      	blx	r3
  writeReg(REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_01); // set DIO0 to "PAYLOADREADY" in receive mode
    3cb4:	2140      	movs	r1, #64	; 0x40
    3cb6:	2025      	movs	r0, #37	; 0x25
    3cb8:	4b0a      	ldr	r3, [pc, #40]	; (3ce4 <receiveBegin+0x6c>)
    3cba:	4798      	blx	r3
  setMode(RF69_MODE_RX);
    3cbc:	2003      	movs	r0, #3
    3cbe:	4b0a      	ldr	r3, [pc, #40]	; (3ce8 <receiveBegin+0x70>)
    3cc0:	4798      	blx	r3
}
    3cc2:	bd10      	pop	{r4, pc}
    3cc4:	200004be 	.word	0x200004be
    3cc8:	200004a6 	.word	0x200004a6
    3ccc:	20000544 	.word	0x20000544
    3cd0:	20000540 	.word	0x20000540
    3cd4:	20000542 	.word	0x20000542
    3cd8:	200004bc 	.word	0x200004bc
    3cdc:	20000558 	.word	0x20000558
    3ce0:	00003a59 	.word	0x00003a59
    3ce4:	00003ad5 	.word	0x00003ad5
    3ce8:	00003b95 	.word	0x00003b95

00003cec <interruptHandler>:
  sendFrame(sender, buffer, bufferSize, false, true);
  RFM_RSSI = _RSSI; // restore payload RSSI
}

// internal function - interrupt gets called when a packet is received
void interruptHandler() {
    3cec:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cee:	b083      	sub	sp, #12
  if (_mode == RF69_MODE_RX && (readReg(REG_IRQFLAGS2) & RF_IRQFLAGS2_PAYLOADREADY)) //
    3cf0:	4b47      	ldr	r3, [pc, #284]	; (3e10 <interruptHandler+0x124>)
    3cf2:	881b      	ldrh	r3, [r3, #0]
    3cf4:	b29b      	uxth	r3, r3
    3cf6:	2b03      	cmp	r3, #3
    3cf8:	d000      	beq.n	3cfc <interruptHandler+0x10>
    3cfa:	e083      	b.n	3e04 <interruptHandler+0x118>
    3cfc:	2028      	movs	r0, #40	; 0x28
    3cfe:	4b45      	ldr	r3, [pc, #276]	; (3e14 <interruptHandler+0x128>)
    3d00:	4798      	blx	r3
    3d02:	0743      	lsls	r3, r0, #29
    3d04:	d400      	bmi.n	3d08 <interruptHandler+0x1c>
    3d06:	e07d      	b.n	3e04 <interruptHandler+0x118>
  {
    setMode(RF69_MODE_STANDBY);
    3d08:	2001      	movs	r0, #1
    3d0a:	4b43      	ldr	r3, [pc, #268]	; (3e18 <interruptHandler+0x12c>)
    3d0c:	4798      	blx	r3
    selectrf();
    3d0e:	4b43      	ldr	r3, [pc, #268]	; (3e1c <interruptHandler+0x130>)
    3d10:	4798      	blx	r3
    spi_transceive_wait(&spi_master_instance, REG_FIFO & 0x7F, &read_buf); //SPI.transfer(REG_FIFO & 0x7F); // CHANGE //
    3d12:	4e43      	ldr	r6, [pc, #268]	; (3e20 <interruptHandler+0x134>)
    3d14:	4a43      	ldr	r2, [pc, #268]	; (3e24 <interruptHandler+0x138>)
    3d16:	2100      	movs	r1, #0
    3d18:	0030      	movs	r0, r6
    3d1a:	4d43      	ldr	r5, [pc, #268]	; (3e28 <interruptHandler+0x13c>)
    3d1c:	47a8      	blx	r5
    spi_transceive_wait(&spi_master_instance, 0, &PAYLOADLEN); //SPI.transfer(0); // CHANGE //
    3d1e:	4c43      	ldr	r4, [pc, #268]	; (3e2c <interruptHandler+0x140>)
    3d20:	0022      	movs	r2, r4
    3d22:	2100      	movs	r1, #0
    3d24:	0030      	movs	r0, r6
    3d26:	47a8      	blx	r5
    PAYLOADLEN = PAYLOADLEN > 66 ? 66 : PAYLOADLEN; // precaution
    3d28:	8823      	ldrh	r3, [r4, #0]
    3d2a:	b29b      	uxth	r3, r3
    3d2c:	2242      	movs	r2, #66	; 0x42
    3d2e:	2b42      	cmp	r3, #66	; 0x42
    3d30:	d802      	bhi.n	3d38 <interruptHandler+0x4c>
    3d32:	4b3e      	ldr	r3, [pc, #248]	; (3e2c <interruptHandler+0x140>)
    3d34:	881a      	ldrh	r2, [r3, #0]
    3d36:	b292      	uxth	r2, r2
    3d38:	4b3c      	ldr	r3, [pc, #240]	; (3e2c <interruptHandler+0x140>)
    3d3a:	801a      	strh	r2, [r3, #0]
    spi_transceive_wait(&spi_master_instance, 0, &TARGETID); //SPI.transfer(0); // CHANGE //
    3d3c:	4a3c      	ldr	r2, [pc, #240]	; (3e30 <interruptHandler+0x144>)
    3d3e:	2100      	movs	r1, #0
    3d40:	4837      	ldr	r0, [pc, #220]	; (3e20 <interruptHandler+0x134>)
    3d42:	4b39      	ldr	r3, [pc, #228]	; (3e28 <interruptHandler+0x13c>)
    3d44:	4798      	blx	r3
    if(!(_promiscuousMode || TARGETID == _address || TARGETID == RF69_BROADCAST_ADDR) // match this node's address, or broadcast address or anything in promiscuous mode
    3d46:	4b3b      	ldr	r3, [pc, #236]	; (3e34 <interruptHandler+0x148>)
    3d48:	781b      	ldrb	r3, [r3, #0]
    3d4a:	2b00      	cmp	r3, #0
    3d4c:	d10b      	bne.n	3d66 <interruptHandler+0x7a>
    3d4e:	4b3a      	ldr	r3, [pc, #232]	; (3e38 <interruptHandler+0x14c>)
    3d50:	781a      	ldrb	r2, [r3, #0]
    3d52:	4b37      	ldr	r3, [pc, #220]	; (3e30 <interruptHandler+0x144>)
    3d54:	881b      	ldrh	r3, [r3, #0]
    3d56:	b29b      	uxth	r3, r3
    3d58:	429a      	cmp	r2, r3
    3d5a:	d004      	beq.n	3d66 <interruptHandler+0x7a>
    3d5c:	4b34      	ldr	r3, [pc, #208]	; (3e30 <interruptHandler+0x144>)
    3d5e:	881b      	ldrh	r3, [r3, #0]
    3d60:	b29b      	uxth	r3, r3
    3d62:	2bff      	cmp	r3, #255	; 0xff
    3d64:	d104      	bne.n	3d70 <interruptHandler+0x84>
       || PAYLOADLEN < 3) // address situation could receive packets that are malformed and don't fit this libraries extra fields
    3d66:	4b31      	ldr	r3, [pc, #196]	; (3e2c <interruptHandler+0x140>)
    3d68:	881b      	ldrh	r3, [r3, #0]
    3d6a:	b29b      	uxth	r3, r3
    3d6c:	2b02      	cmp	r3, #2
    3d6e:	d807      	bhi.n	3d80 <interruptHandler+0x94>
    {
      PAYLOADLEN = 0;
    3d70:	2200      	movs	r2, #0
    3d72:	4b2e      	ldr	r3, [pc, #184]	; (3e2c <interruptHandler+0x140>)
    3d74:	801a      	strh	r2, [r3, #0]
      unselect();
    3d76:	4b31      	ldr	r3, [pc, #196]	; (3e3c <interruptHandler+0x150>)
    3d78:	4798      	blx	r3
      receiveBegin();
    3d7a:	4b31      	ldr	r3, [pc, #196]	; (3e40 <interruptHandler+0x154>)
    3d7c:	4798      	blx	r3
    3d7e:	e045      	b.n	3e0c <interruptHandler+0x120>
      return;
    }

    RFM_DATALEN = PAYLOADLEN - 3;
    3d80:	4b2a      	ldr	r3, [pc, #168]	; (3e2c <interruptHandler+0x140>)
    3d82:	881b      	ldrh	r3, [r3, #0]
    3d84:	3b03      	subs	r3, #3
    3d86:	b29b      	uxth	r3, r3
    3d88:	4d2e      	ldr	r5, [pc, #184]	; (3e44 <interruptHandler+0x158>)
    3d8a:	802b      	strh	r3, [r5, #0]
    spi_transceive_wait(&spi_master_instance, 0, &RFM_SENDERID); //SPI.transfer(0); // CHANGE //
    3d8c:	4f24      	ldr	r7, [pc, #144]	; (3e20 <interruptHandler+0x134>)
    3d8e:	4a2e      	ldr	r2, [pc, #184]	; (3e48 <interruptHandler+0x15c>)
    3d90:	2100      	movs	r1, #0
    3d92:	0038      	movs	r0, r7
    3d94:	4e24      	ldr	r6, [pc, #144]	; (3e28 <interruptHandler+0x13c>)
    3d96:	47b0      	blx	r6
    uint8_t CTLbyte = 0;
    3d98:	466b      	mov	r3, sp
    3d9a:	1ddc      	adds	r4, r3, #7
    3d9c:	2300      	movs	r3, #0
    3d9e:	7023      	strb	r3, [r4, #0]
	spi_transceive_wait(&spi_master_instance, 0, &CTLbyte); //SPI.transfer(0); // CHANGE //
    3da0:	0022      	movs	r2, r4
    3da2:	2100      	movs	r1, #0
    3da4:	0038      	movs	r0, r7
    3da6:	47b0      	blx	r6

    ACK_RECEIVED = CTLbyte & RFM69_CTL_SENDACK; // extract ACK-received flag
    3da8:	7823      	ldrb	r3, [r4, #0]
    3daa:	227f      	movs	r2, #127	; 0x7f
    3dac:	0019      	movs	r1, r3
    3dae:	4391      	bics	r1, r2
    3db0:	4a26      	ldr	r2, [pc, #152]	; (3e4c <interruptHandler+0x160>)
    3db2:	8011      	strh	r1, [r2, #0]
    ACK_REQUESTED = CTLbyte & RFM69_CTL_REQACK; // extract ACK-requested flag
    3db4:	2240      	movs	r2, #64	; 0x40
    3db6:	4013      	ands	r3, r2
    3db8:	4a25      	ldr	r2, [pc, #148]	; (3e50 <interruptHandler+0x164>)
    3dba:	8013      	strh	r3, [r2, #0]

    for (uint8_t i = 0; i < RFM_DATALEN; i++)
    3dbc:	882b      	ldrh	r3, [r5, #0]
    3dbe:	b29b      	uxth	r3, r3
    3dc0:	2b00      	cmp	r3, #0
    3dc2:	d00f      	beq.n	3de4 <interruptHandler+0xf8>
    3dc4:	2400      	movs	r4, #0
    {
      spi_transceive_wait(&spi_master_instance, 0, RFM_DATA + i); //SPI.transfer(0); // CHANGE //
    3dc6:	4f23      	ldr	r7, [pc, #140]	; (3e54 <interruptHandler+0x168>)
    3dc8:	4d15      	ldr	r5, [pc, #84]	; (3e20 <interruptHandler+0x134>)
    3dca:	4e17      	ldr	r6, [pc, #92]	; (3e28 <interruptHandler+0x13c>)
    3dcc:	0062      	lsls	r2, r4, #1
    3dce:	19d2      	adds	r2, r2, r7
    3dd0:	2100      	movs	r1, #0
    3dd2:	0028      	movs	r0, r5
    3dd4:	47b0      	blx	r6
	spi_transceive_wait(&spi_master_instance, 0, &CTLbyte); //SPI.transfer(0); // CHANGE //

    ACK_RECEIVED = CTLbyte & RFM69_CTL_SENDACK; // extract ACK-received flag
    ACK_REQUESTED = CTLbyte & RFM69_CTL_REQACK; // extract ACK-requested flag

    for (uint8_t i = 0; i < RFM_DATALEN; i++)
    3dd6:	3401      	adds	r4, #1
    3dd8:	b2e4      	uxtb	r4, r4
    3dda:	4b1a      	ldr	r3, [pc, #104]	; (3e44 <interruptHandler+0x158>)
    3ddc:	881b      	ldrh	r3, [r3, #0]
    3dde:	b29b      	uxth	r3, r3
    3de0:	42a3      	cmp	r3, r4
    3de2:	d8f3      	bhi.n	3dcc <interruptHandler+0xe0>
    {
      spi_transceive_wait(&spi_master_instance, 0, RFM_DATA + i); //SPI.transfer(0); // CHANGE //
    }
    if (RFM_DATALEN < RF69_MAX_DATA_LEN) RFM_DATA[RFM_DATALEN] = 0; // add null at end of string
    3de4:	4b17      	ldr	r3, [pc, #92]	; (3e44 <interruptHandler+0x158>)
    3de6:	881b      	ldrh	r3, [r3, #0]
    3de8:	b29b      	uxth	r3, r3
    3dea:	2b3c      	cmp	r3, #60	; 0x3c
    3dec:	d805      	bhi.n	3dfa <interruptHandler+0x10e>
    3dee:	4b15      	ldr	r3, [pc, #84]	; (3e44 <interruptHandler+0x158>)
    3df0:	881b      	ldrh	r3, [r3, #0]
    3df2:	005b      	lsls	r3, r3, #1
    3df4:	2100      	movs	r1, #0
    3df6:	4a17      	ldr	r2, [pc, #92]	; (3e54 <interruptHandler+0x168>)
    3df8:	5299      	strh	r1, [r3, r2]
    unselect();
    3dfa:	4b10      	ldr	r3, [pc, #64]	; (3e3c <interruptHandler+0x150>)
    3dfc:	4798      	blx	r3
    setMode(RF69_MODE_RX);
    3dfe:	2003      	movs	r0, #3
    3e00:	4b05      	ldr	r3, [pc, #20]	; (3e18 <interruptHandler+0x12c>)
    3e02:	4798      	blx	r3
  }
  RFM_RSSI = readRSSI();
    3e04:	4b14      	ldr	r3, [pc, #80]	; (3e58 <interruptHandler+0x16c>)
    3e06:	4798      	blx	r3
    3e08:	4b14      	ldr	r3, [pc, #80]	; (3e5c <interruptHandler+0x170>)
    3e0a:	8018      	strh	r0, [r3, #0]
}
    3e0c:	b003      	add	sp, #12
    3e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e10:	20000546 	.word	0x20000546
    3e14:	00003a59 	.word	0x00003a59
    3e18:	00003b95 	.word	0x00003b95
    3e1c:	000039e9 	.word	0x000039e9
    3e20:	2000054c 	.word	0x2000054c
    3e24:	2000018c 	.word	0x2000018c
    3e28:	00001469 	.word	0x00001469
    3e2c:	20000540 	.word	0x20000540
    3e30:	20000544 	.word	0x20000544
    3e34:	200004c0 	.word	0x200004c0
    3e38:	200004b2 	.word	0x200004b2
    3e3c:	00003a35 	.word	0x00003a35
    3e40:	00003c79 	.word	0x00003c79
    3e44:	200004be 	.word	0x200004be
    3e48:	200004a6 	.word	0x200004a6
    3e4c:	200004bc 	.word	0x200004bc
    3e50:	20000542 	.word	0x20000542
    3e54:	200004c4 	.word	0x200004c4
    3e58:	00003aa9 	.word	0x00003aa9
    3e5c:	20000558 	.word	0x20000558

00003e60 <isr0>:

// internal function
void isr0()
{ 
    3e60:	b510      	push	{r4, lr}
	_inISR = true; 
    3e62:	4c04      	ldr	r4, [pc, #16]	; (3e74 <isr0+0x14>)
    3e64:	2301      	movs	r3, #1
    3e66:	7023      	strb	r3, [r4, #0]
	interruptHandler(); 
    3e68:	4b03      	ldr	r3, [pc, #12]	; (3e78 <isr0+0x18>)
    3e6a:	4798      	blx	r3
	_inISR = false;
    3e6c:	2300      	movs	r3, #0
    3e6e:	7023      	strb	r3, [r4, #0]
} // CHANGE //?
    3e70:	bd10      	pop	{r4, pc}
    3e72:	46c0      	nop			; (mov r8, r8)
    3e74:	200004b1 	.word	0x200004b1
    3e78:	00003ced 	.word	0x00003ced

00003e7c <RFM_encrypt>:
}

// To enable encryption: radio.encrypt("ABCDEFGHIJKLMNOP");
// To disable encryption: radio.encrypt(null) or radio.encrypt(0)
// KEY HAS TO BE 16 bytes !!!
void RFM_encrypt(const char* key) {
    3e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e7e:	464f      	mov	r7, r9
    3e80:	b480      	push	{r7}
    3e82:	4681      	mov	r9, r0
  setMode(RF69_MODE_STANDBY);
    3e84:	2001      	movs	r0, #1
    3e86:	4b15      	ldr	r3, [pc, #84]	; (3edc <RFM_encrypt+0x60>)
    3e88:	4798      	blx	r3
  if (key != 0)
    3e8a:	464b      	mov	r3, r9
    3e8c:	2b00      	cmp	r3, #0
    3e8e:	d014      	beq.n	3eba <RFM_encrypt+0x3e>
  {
    selectrf();
    3e90:	4b13      	ldr	r3, [pc, #76]	; (3ee0 <RFM_encrypt+0x64>)
    3e92:	4798      	blx	r3
    spi_transceive_wait(&spi_master_instance, REG_AESKEY1 | 0x80, &read_buf); //SPI.transfer(REG_AESKEY1 | 0x80); // CHANGE //
    3e94:	4a13      	ldr	r2, [pc, #76]	; (3ee4 <RFM_encrypt+0x68>)
    3e96:	21be      	movs	r1, #190	; 0xbe
    3e98:	4813      	ldr	r0, [pc, #76]	; (3ee8 <RFM_encrypt+0x6c>)
    3e9a:	4b14      	ldr	r3, [pc, #80]	; (3eec <RFM_encrypt+0x70>)
    3e9c:	4798      	blx	r3
    3e9e:	464c      	mov	r4, r9
    3ea0:	464d      	mov	r5, r9
    3ea2:	3510      	adds	r5, #16
    for (uint8_t i = 0; i < 16; i++)
      spi_transceive_wait(&spi_master_instance, key[i], &read_buf); //SPI.transfer(key[i]); // CHANGE //
    3ea4:	4e0f      	ldr	r6, [pc, #60]	; (3ee4 <RFM_encrypt+0x68>)
    3ea6:	4f11      	ldr	r7, [pc, #68]	; (3eec <RFM_encrypt+0x70>)
    3ea8:	7821      	ldrb	r1, [r4, #0]
    3eaa:	0032      	movs	r2, r6
    3eac:	480e      	ldr	r0, [pc, #56]	; (3ee8 <RFM_encrypt+0x6c>)
    3eae:	47b8      	blx	r7
    3eb0:	3401      	adds	r4, #1
  setMode(RF69_MODE_STANDBY);
  if (key != 0)
  {
    selectrf();
    spi_transceive_wait(&spi_master_instance, REG_AESKEY1 | 0x80, &read_buf); //SPI.transfer(REG_AESKEY1 | 0x80); // CHANGE //
    for (uint8_t i = 0; i < 16; i++)
    3eb2:	42ac      	cmp	r4, r5
    3eb4:	d1f8      	bne.n	3ea8 <RFM_encrypt+0x2c>
      spi_transceive_wait(&spi_master_instance, key[i], &read_buf); //SPI.transfer(key[i]); // CHANGE //
    unselect();
    3eb6:	4b0e      	ldr	r3, [pc, #56]	; (3ef0 <RFM_encrypt+0x74>)
    3eb8:	4798      	blx	r3
  }
  writeReg(REG_PACKETCONFIG2, (readReg(REG_PACKETCONFIG2) & 0xFE) | (key ? 1 : 0));
    3eba:	203d      	movs	r0, #61	; 0x3d
    3ebc:	4b0d      	ldr	r3, [pc, #52]	; (3ef4 <RFM_encrypt+0x78>)
    3ebe:	4798      	blx	r3
    3ec0:	2301      	movs	r3, #1
    3ec2:	4398      	bics	r0, r3
    3ec4:	4649      	mov	r1, r9
    3ec6:	1e4b      	subs	r3, r1, #1
    3ec8:	4199      	sbcs	r1, r3
    3eca:	4301      	orrs	r1, r0
    3ecc:	b2c9      	uxtb	r1, r1
    3ece:	203d      	movs	r0, #61	; 0x3d
    3ed0:	4b09      	ldr	r3, [pc, #36]	; (3ef8 <RFM_encrypt+0x7c>)
    3ed2:	4798      	blx	r3
}
    3ed4:	bc04      	pop	{r2}
    3ed6:	4691      	mov	r9, r2
    3ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3eda:	46c0      	nop			; (mov r8, r8)
    3edc:	00003b95 	.word	0x00003b95
    3ee0:	000039e9 	.word	0x000039e9
    3ee4:	2000018c 	.word	0x2000018c
    3ee8:	2000054c 	.word	0x2000054c
    3eec:	00001469 	.word	0x00001469
    3ef0:	00003a35 	.word	0x00003a35
    3ef4:	00003a59 	.word	0x00003a59
    3ef8:	00003ad5 	.word	0x00003ad5

00003efc <RFM_initialize>:
	_powerLevel = 31;
	_isRFM69HW = false;
}

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
    3efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3efe:	4657      	mov	r7, sl
    3f00:	464e      	mov	r6, r9
    3f02:	4645      	mov	r5, r8
    3f04:	b4e0      	push	{r5, r6, r7}
    3f06:	b090      	sub	sp, #64	; 0x40
    3f08:	0004      	movs	r4, r0
    3f0a:	9101      	str	r1, [sp, #4]
    3f0c:	0015      	movs	r5, r2
  RFM69();
    3f0e:	4b80      	ldr	r3, [pc, #512]	; (4110 <RFM_initialize+0x214>)
    3f10:	4798      	blx	r3

  const uint8_t CONFIG[][2] =
    3f12:	ab04      	add	r3, sp, #16
    3f14:	2201      	movs	r2, #1
    3f16:	701a      	strb	r2, [r3, #0]
    3f18:	2104      	movs	r1, #4
    3f1a:	7059      	strb	r1, [r3, #1]
    3f1c:	2002      	movs	r0, #2
    3f1e:	7098      	strb	r0, [r3, #2]
    3f20:	2200      	movs	r2, #0
    3f22:	70da      	strb	r2, [r3, #3]
    3f24:	3203      	adds	r2, #3
    3f26:	711a      	strb	r2, [r3, #4]
    3f28:	7158      	strb	r0, [r3, #5]
    3f2a:	7199      	strb	r1, [r3, #6]
    3f2c:	313c      	adds	r1, #60	; 0x3c
    3f2e:	71d9      	strb	r1, [r3, #7]
    3f30:	393b      	subs	r1, #59	; 0x3b
    3f32:	7219      	strb	r1, [r3, #8]
    3f34:	725a      	strb	r2, [r3, #9]
    3f36:	3203      	adds	r2, #3
    3f38:	729a      	strb	r2, [r3, #10]
    3f3a:	322d      	adds	r2, #45	; 0x2d
    3f3c:	72da      	strb	r2, [r3, #11]
    3f3e:	3a2c      	subs	r2, #44	; 0x2c
    3f40:	731a      	strb	r2, [r3, #12]
    /* 0x03 */ { REG_BITRATEMSB, RF_BITRATEMSB_55555}, // default: 4.8 KBPS
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    3f42:	2c1f      	cmp	r4, #31
    3f44:	d100      	bne.n	3f48 <RFM_initialize+0x4c>
    3f46:	e0c0      	b.n	40ca <RFM_initialize+0x1ce>
    3f48:	2c2b      	cmp	r4, #43	; 0x2b
    3f4a:	d100      	bne.n	3f4e <RFM_initialize+0x52>
    3f4c:	e0b6      	b.n	40bc <RFM_initialize+0x1c0>
    3f4e:	2c56      	cmp	r4, #86	; 0x56
    3f50:	d000      	beq.n	3f54 <RFM_initialize+0x58>
    3f52:	e0c1      	b.n	40d8 <RFM_initialize+0x1dc>
    3f54:	e0c7      	b.n	40e6 <RFM_initialize+0x1ea>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    3f56:	ab04      	add	r3, sp, #16
    3f58:	73da      	strb	r2, [r3, #15]
    3f5a:	2209      	movs	r2, #9
    3f5c:	741a      	strb	r2, [r3, #16]
    3f5e:	2100      	movs	r1, #0
    3f60:	7459      	strb	r1, [r3, #17]
    3f62:	3210      	adds	r2, #16
    3f64:	749a      	strb	r2, [r3, #18]
    3f66:	3229      	adds	r2, #41	; 0x29
    3f68:	4691      	mov	r9, r2
    3f6a:	74da      	strb	r2, [r3, #19]
    3f6c:	2225      	movs	r2, #37	; 0x25
    3f6e:	4690      	mov	r8, r2
    3f70:	751a      	strb	r2, [r3, #20]
    3f72:	2240      	movs	r2, #64	; 0x40
    3f74:	755a      	strb	r2, [r3, #21]
    3f76:	2626      	movs	r6, #38	; 0x26
    3f78:	759e      	strb	r6, [r3, #22]
    3f7a:	3a39      	subs	r2, #57	; 0x39
    3f7c:	75da      	strb	r2, [r3, #23]
    3f7e:	2728      	movs	r7, #40	; 0x28
    3f80:	761f      	strb	r7, [r3, #24]
    3f82:	3209      	adds	r2, #9
    3f84:	765a      	strb	r2, [r3, #25]
    3f86:	2429      	movs	r4, #41	; 0x29
    3f88:	769c      	strb	r4, [r3, #26]
    3f8a:	32cc      	adds	r2, #204	; 0xcc
    3f8c:	76da      	strb	r2, [r3, #27]
    3f8e:	3aae      	subs	r2, #174	; 0xae
    3f90:	771a      	strb	r2, [r3, #28]
    3f92:	325a      	adds	r2, #90	; 0x5a
    3f94:	775a      	strb	r2, [r3, #29]
    3f96:	3a59      	subs	r2, #89	; 0x59
    3f98:	779a      	strb	r2, [r3, #30]
    3f9a:	3a02      	subs	r2, #2
    3f9c:	4694      	mov	ip, r2
    3f9e:	77da      	strb	r2, [r3, #31]
    3fa0:	2030      	movs	r0, #48	; 0x30
    3fa2:	2220      	movs	r2, #32
    3fa4:	5498      	strb	r0, [r3, r2]
    3fa6:	3201      	adds	r2, #1
    3fa8:	549d      	strb	r5, [r3, r2]
    3faa:	3216      	adds	r2, #22
    3fac:	2522      	movs	r5, #34	; 0x22
    3fae:	555a      	strb	r2, [r3, r5]
    3fb0:	2290      	movs	r2, #144	; 0x90
    3fb2:	3501      	adds	r5, #1
    3fb4:	555a      	strb	r2, [r3, r5]
    3fb6:	2238      	movs	r2, #56	; 0x38
    3fb8:	3501      	adds	r5, #1
    3fba:	555a      	strb	r2, [r3, r5]
    3fbc:	4642      	mov	r2, r8
    3fbe:	464d      	mov	r5, r9
    3fc0:	549d      	strb	r5, [r3, r2]
    3fc2:	253c      	movs	r5, #60	; 0x3c
    3fc4:	559d      	strb	r5, [r3, r6]
    3fc6:	3669      	adds	r6, #105	; 0x69
    3fc8:	3d15      	subs	r5, #21
    3fca:	555e      	strb	r6, [r3, r5]
    3fcc:	3516      	adds	r5, #22
    3fce:	55dd      	strb	r5, [r3, r7]
    3fd0:	3d2b      	subs	r5, #43	; 0x2b
    3fd2:	551d      	strb	r5, [r3, r4]
    3fd4:	355d      	adds	r5, #93	; 0x5d
    3fd6:	3401      	adds	r4, #1
    3fd8:	551d      	strb	r5, [r3, r4]
    3fda:	3401      	adds	r4, #1
    3fdc:	5518      	strb	r0, [r3, r4]
    3fde:	34d4      	adds	r4, #212	; 0xd4
    3fe0:	3804      	subs	r0, #4
    3fe2:	541c      	strb	r4, [r3, r0]
    3fe4:	4662      	mov	r2, ip
    3fe6:	5499      	strb	r1, [r3, r2]

  //digitalWrite(_slaveSelectPin, HIGH); // CHANGE //
  //pinMode(_slaveSelectPin, OUTPUT); // CHANGE //
  //SPI.begin(); // CHANGE //

  configure_RFM69_spi();
    3fe8:	4b4a      	ldr	r3, [pc, #296]	; (4114 <RFM_initialize+0x218>)
    3fea:	4798      	blx	r3
  configure_rtc_count(); // Configure the RTC module for millis
    3fec:	4b4a      	ldr	r3, [pc, #296]	; (4118 <RFM_initialize+0x21c>)
    3fee:	4798      	blx	r3
  configure_port_pins();
    3ff0:	4b4a      	ldr	r3, [pc, #296]	; (411c <RFM_initialize+0x220>)
    3ff2:	4798      	blx	r3
  configure_extint_channel();
    3ff4:	4b4a      	ldr	r3, [pc, #296]	; (4120 <RFM_initialize+0x224>)
    3ff6:	4798      	blx	r3


  reset_millis(); //unsigned long start = millis(); // CHANGE // 
    3ff8:	4b4a      	ldr	r3, [pc, #296]	; (4124 <RFM_initialize+0x228>)
    3ffa:	4798      	blx	r3
  volatile uint8_t timeout = 50;
    3ffc:	2232      	movs	r2, #50	; 0x32
    3ffe:	ab02      	add	r3, sp, #8
    4000:	71da      	strb	r2, [r3, #7]
  do 
	writeReg(REG_SYNCVALUE1, 0xAA); 
    4002:	4d49      	ldr	r5, [pc, #292]	; (4128 <RFM_initialize+0x22c>)
  while (readReg(REG_SYNCVALUE1) != 0xaa && millis() < timeout); // CHANGE // 
    4004:	4c49      	ldr	r4, [pc, #292]	; (412c <RFM_initialize+0x230>)
    4006:	4f4a      	ldr	r7, [pc, #296]	; (4130 <RFM_initialize+0x234>)


  reset_millis(); //unsigned long start = millis(); // CHANGE // 
  volatile uint8_t timeout = 50;
  do 
	writeReg(REG_SYNCVALUE1, 0xAA); 
    4008:	21aa      	movs	r1, #170	; 0xaa
    400a:	202f      	movs	r0, #47	; 0x2f
    400c:	47a8      	blx	r5
  while (readReg(REG_SYNCVALUE1) != 0xaa && millis() < timeout); // CHANGE // 
    400e:	202f      	movs	r0, #47	; 0x2f
    4010:	47a0      	blx	r4
    4012:	28aa      	cmp	r0, #170	; 0xaa
    4014:	d006      	beq.n	4024 <RFM_initialize+0x128>
    4016:	47b8      	blx	r7
    4018:	ab02      	add	r3, sp, #8
    401a:	3307      	adds	r3, #7
    401c:	781b      	ldrb	r3, [r3, #0]
    401e:	b2db      	uxtb	r3, r3
    4020:	4298      	cmp	r0, r3
    4022:	d3f1      	bcc.n	4008 <RFM_initialize+0x10c>
  
  reset_millis(); //start = millis(); // CHANGE // 
    4024:	4b3f      	ldr	r3, [pc, #252]	; (4124 <RFM_initialize+0x228>)
    4026:	4798      	blx	r3
  do writeReg(REG_SYNCVALUE1, 0x55); while (readReg(REG_SYNCVALUE1) != 0x55 && millis() < timeout); // CHANGE // 
    4028:	4d3f      	ldr	r5, [pc, #252]	; (4128 <RFM_initialize+0x22c>)
    402a:	4c40      	ldr	r4, [pc, #256]	; (412c <RFM_initialize+0x230>)
    402c:	4f40      	ldr	r7, [pc, #256]	; (4130 <RFM_initialize+0x234>)
    402e:	2155      	movs	r1, #85	; 0x55
    4030:	202f      	movs	r0, #47	; 0x2f
    4032:	47a8      	blx	r5
    4034:	202f      	movs	r0, #47	; 0x2f
    4036:	47a0      	blx	r4
    4038:	2855      	cmp	r0, #85	; 0x55
    403a:	d05b      	beq.n	40f4 <RFM_initialize+0x1f8>
    403c:	47b8      	blx	r7
    403e:	ab02      	add	r3, sp, #8
    4040:	3307      	adds	r3, #7
    4042:	781b      	ldrb	r3, [r3, #0]
    4044:	b2db      	uxtb	r3, r3
    4046:	4298      	cmp	r0, r3
    4048:	d3f1      	bcc.n	402e <RFM_initialize+0x132>
    404a:	e053      	b.n	40f4 <RFM_initialize+0x1f8>

  for (uint8_t i = 0; CONFIG[i][0] != 255; i++)
    writeReg(CONFIG[i][0], CONFIG[i][1]);
    404c:	005b      	lsls	r3, r3, #1
    404e:	18eb      	adds	r3, r5, r3
    4050:	7859      	ldrb	r1, [r3, #1]
    4052:	47b8      	blx	r7
  while (readReg(REG_SYNCVALUE1) != 0xaa && millis() < timeout); // CHANGE // 
  
  reset_millis(); //start = millis(); // CHANGE // 
  do writeReg(REG_SYNCVALUE1, 0x55); while (readReg(REG_SYNCVALUE1) != 0x55 && millis() < timeout); // CHANGE // 

  for (uint8_t i = 0; CONFIG[i][0] != 255; i++)
    4054:	3401      	adds	r4, #1
    4056:	b2e4      	uxtb	r4, r4
    4058:	0023      	movs	r3, r4
    405a:	0062      	lsls	r2, r4, #1
    405c:	5d50      	ldrb	r0, [r2, r5]
    405e:	28ff      	cmp	r0, #255	; 0xff
    4060:	d1f4      	bne.n	404c <RFM_initialize+0x150>
    writeReg(CONFIG[i][0], CONFIG[i][1]);

  // Encryption is persistent between resets and can trip you up during debugging.
  // Disable it during initialization so we always start from a known state.
  RFM_encrypt(0);
    4062:	2000      	movs	r0, #0
    4064:	4b33      	ldr	r3, [pc, #204]	; (4134 <RFM_initialize+0x238>)
    4066:	4798      	blx	r3

  RFM_setHighPower(_isRFM69HW); // called regardless if it's a RFM69W or RFM69HW
    4068:	4b33      	ldr	r3, [pc, #204]	; (4138 <RFM_initialize+0x23c>)
    406a:	7818      	ldrb	r0, [r3, #0]
    406c:	b2c0      	uxtb	r0, r0
    406e:	4b33      	ldr	r3, [pc, #204]	; (413c <RFM_initialize+0x240>)
    4070:	4798      	blx	r3
  setMode(RF69_MODE_STANDBY);
    4072:	2001      	movs	r0, #1
    4074:	4b32      	ldr	r3, [pc, #200]	; (4140 <RFM_initialize+0x244>)
    4076:	4798      	blx	r3
  reset_millis(); //start = get_timer();
    4078:	4b2a      	ldr	r3, [pc, #168]	; (4124 <RFM_initialize+0x228>)
    407a:	4798      	blx	r3
  while (((readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00) && millis() < timeout); // wait for ModeReady  // CHANGE //
    407c:	4d2b      	ldr	r5, [pc, #172]	; (412c <RFM_initialize+0x230>)
    407e:	4f2c      	ldr	r7, [pc, #176]	; (4130 <RFM_initialize+0x234>)
    4080:	ab02      	add	r3, sp, #8
    4082:	1ddc      	adds	r4, r3, #7
    4084:	2027      	movs	r0, #39	; 0x27
    4086:	47a8      	blx	r5
    4088:	0603      	lsls	r3, r0, #24
    408a:	d404      	bmi.n	4096 <RFM_initialize+0x19a>
    408c:	47b8      	blx	r7
    408e:	7823      	ldrb	r3, [r4, #0]
    4090:	b2db      	uxtb	r3, r3
    4092:	4298      	cmp	r0, r3
    4094:	d3f6      	bcc.n	4084 <RFM_initialize+0x188>
  if (millis() >= timeout) // CHANGE //
    4096:	4b26      	ldr	r3, [pc, #152]	; (4130 <RFM_initialize+0x234>)
    4098:	4798      	blx	r3
    409a:	ab02      	add	r3, sp, #8
    409c:	3307      	adds	r3, #7
    409e:	781b      	ldrb	r3, [r3, #0]
    40a0:	b2db      	uxtb	r3, r3
    return false;
    40a2:	2200      	movs	r2, #0

  RFM_setHighPower(_isRFM69HW); // called regardless if it's a RFM69W or RFM69HW
  setMode(RF69_MODE_STANDBY);
  reset_millis(); //start = get_timer();
  while (((readReg(REG_IRQFLAGS1) & RF_IRQFLAGS1_MODEREADY) == 0x00) && millis() < timeout); // wait for ModeReady  // CHANGE //
  if (millis() >= timeout) // CHANGE //
    40a4:	4298      	cmp	r0, r3
    40a6:	d22b      	bcs.n	4100 <RFM_initialize+0x204>
    return false;
  _inISR = false;
    40a8:	4b26      	ldr	r3, [pc, #152]	; (4144 <RFM_initialize+0x248>)
    40aa:	701a      	strb	r2, [r3, #0]

  configure_extint_callbacks(); //attachInterrupt(_interruptNum, isr0, RISING); // CHANGE //
    40ac:	4b26      	ldr	r3, [pc, #152]	; (4148 <RFM_initialize+0x24c>)
    40ae:	4798      	blx	r3

  _address = nodeID;
    40b0:	4b26      	ldr	r3, [pc, #152]	; (414c <RFM_initialize+0x250>)
    40b2:	466a      	mov	r2, sp
    40b4:	7912      	ldrb	r2, [r2, #4]
    40b6:	701a      	strb	r2, [r3, #0]
  return true;
    40b8:	2201      	movs	r2, #1
    40ba:	e021      	b.n	4100 <RFM_initialize+0x204>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    40bc:	ab04      	add	r3, sp, #16
    40be:	226c      	movs	r2, #108	; 0x6c
    40c0:	735a      	strb	r2, [r3, #13]
    40c2:	3a64      	subs	r2, #100	; 0x64
    40c4:	739a      	strb	r2, [r3, #14]
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    /* 0x08 */ { REG_FRFMID, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMID_315 : (freqBand==RF69_433MHZ ? RF_FRFMID_433 : (freqBand==RF69_868MHZ ? RF_FRFMID_868 : RF_FRFMID_915))) },
    40c6:	3238      	adds	r2, #56	; 0x38
    40c8:	e745      	b.n	3f56 <RFM_initialize+0x5a>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    40ca:	ab04      	add	r3, sp, #16
    40cc:	224e      	movs	r2, #78	; 0x4e
    40ce:	735a      	strb	r2, [r3, #13]
    40d0:	3a46      	subs	r2, #70	; 0x46
    40d2:	739a      	strb	r2, [r3, #14]
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    /* 0x08 */ { REG_FRFMID, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMID_315 : (freqBand==RF69_433MHZ ? RF_FRFMID_433 : (freqBand==RF69_868MHZ ? RF_FRFMID_868 : RF_FRFMID_915))) },
    40d4:	32b8      	adds	r2, #184	; 0xb8
    40d6:	e73e      	b.n	3f56 <RFM_initialize+0x5a>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    40d8:	ab04      	add	r3, sp, #16
    40da:	22e4      	movs	r2, #228	; 0xe4
    40dc:	735a      	strb	r2, [r3, #13]
    40de:	3adc      	subs	r2, #220	; 0xdc
    40e0:	739a      	strb	r2, [r3, #14]
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    /* 0x08 */ { REG_FRFMID, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMID_315 : (freqBand==RF69_433MHZ ? RF_FRFMID_433 : (freqBand==RF69_868MHZ ? RF_FRFMID_868 : RF_FRFMID_915))) },
    40e2:	32b8      	adds	r2, #184	; 0xb8
    40e4:	e737      	b.n	3f56 <RFM_initialize+0x5a>

bool RFM_initialize(uint8_t freqBand, uint8_t nodeID, uint8_t networkID)
{
  RFM69();

  const uint8_t CONFIG[][2] =
    40e6:	ab04      	add	r3, sp, #16
    40e8:	22d9      	movs	r2, #217	; 0xd9
    40ea:	735a      	strb	r2, [r3, #13]
    40ec:	3ad1      	subs	r2, #209	; 0xd1
    40ee:	739a      	strb	r2, [r3, #14]
    /* 0x04 */ { REG_BITRATELSB, RF_BITRATELSB_55555},
    /* 0x05 */ { REG_FDEVMSB, RF_FDEVMSB_50000}, // default: 5KHz, (FDEV + BitRate / 2 <= 500KHz)
    /* 0x06 */ { REG_FDEVLSB, RF_FDEVLSB_50000},

    /* 0x07 */ { REG_FRFMSB, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMSB_315 : (freqBand==RF69_433MHZ ? RF_FRFMSB_433 : (freqBand==RF69_868MHZ ? RF_FRFMSB_868 : RF_FRFMSB_915))) },
    /* 0x08 */ { REG_FRFMID, (uint8_t) (freqBand==RF69_315MHZ ? RF_FRFMID_315 : (freqBand==RF69_433MHZ ? RF_FRFMID_433 : (freqBand==RF69_868MHZ ? RF_FRFMID_868 : RF_FRFMID_915))) },
    40f0:	2200      	movs	r2, #0
    40f2:	e730      	b.n	3f56 <RFM_initialize+0x5a>
    40f4:	2001      	movs	r0, #1
    40f6:	2300      	movs	r3, #0
    40f8:	2400      	movs	r4, #0
  
  reset_millis(); //start = millis(); // CHANGE // 
  do writeReg(REG_SYNCVALUE1, 0x55); while (readReg(REG_SYNCVALUE1) != 0x55 && millis() < timeout); // CHANGE // 

  for (uint8_t i = 0; CONFIG[i][0] != 255; i++)
    writeReg(CONFIG[i][0], CONFIG[i][1]);
    40fa:	ad04      	add	r5, sp, #16
    40fc:	4f0a      	ldr	r7, [pc, #40]	; (4128 <RFM_initialize+0x22c>)
    40fe:	e7a5      	b.n	404c <RFM_initialize+0x150>

  configure_extint_callbacks(); //attachInterrupt(_interruptNum, isr0, RISING); // CHANGE //

  _address = nodeID;
  return true;
}
    4100:	0010      	movs	r0, r2
    4102:	b010      	add	sp, #64	; 0x40
    4104:	bc1c      	pop	{r2, r3, r4}
    4106:	4690      	mov	r8, r2
    4108:	4699      	mov	r9, r3
    410a:	46a2      	mov	sl, r4
    410c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    410e:	46c0      	nop			; (mov r8, r8)
    4110:	000039c1 	.word	0x000039c1
    4114:	0000385d 	.word	0x0000385d
    4118:	00003935 	.word	0x00003935
    411c:	000037e9 	.word	0x000037e9
    4120:	00003809 	.word	0x00003809
    4124:	00003981 	.word	0x00003981
    4128:	00003ad5 	.word	0x00003ad5
    412c:	00003a59 	.word	0x00003a59
    4130:	000039a1 	.word	0x000039a1
    4134:	00003e7d 	.word	0x00003e7d
    4138:	20000548 	.word	0x20000548
    413c:	00003b11 	.word	0x00003b11
    4140:	00003b95 	.word	0x00003b95
    4144:	200004b1 	.word	0x200004b1
    4148:	00003839 	.word	0x00003839
    414c:	200004b2 	.word	0x200004b2

00004150 <main>:
	if (ENCRYPT)
		RFM_encrypt(ENCRYPTKEY);
}

int main(void)
{
    4150:	b510      	push	{r4, lr}
	irq_initialize_vectors();
	cpu_irq_enable();
    4152:	2401      	movs	r4, #1
    4154:	4b0f      	ldr	r3, [pc, #60]	; (4194 <main+0x44>)
    4156:	701c      	strb	r4, [r3, #0]
    4158:	f3bf 8f5f 	dmb	sy
    415c:	b662      	cpsie	i
	system_init();
    415e:	4b0e      	ldr	r3, [pc, #56]	; (4198 <main+0x48>)
    4160:	4798      	blx	r3

	// Initialize the RFM69HCW:
	RFM_initialize(FREQUENCY, MYNODEID, NETWORKID);
    4162:	2200      	movs	r2, #0
    4164:	2102      	movs	r1, #2
    4166:	205b      	movs	r0, #91	; 0x5b
    4168:	4b0c      	ldr	r3, [pc, #48]	; (419c <main+0x4c>)
    416a:	4798      	blx	r3
	RFM_setHighPower(true); // Always use this for RFM69HCW
    416c:	2001      	movs	r0, #1
    416e:	4b0c      	ldr	r3, [pc, #48]	; (41a0 <main+0x50>)
    4170:	4798      	blx	r3

	// Turn on encryption if desired:
	if (ENCRYPT)
	RFM_encrypt(ENCRYPTKEY);
    4172:	480c      	ldr	r0, [pc, #48]	; (41a4 <main+0x54>)
    4174:	4b0c      	ldr	r3, [pc, #48]	; (41a8 <main+0x58>)
    4176:	4798      	blx	r3
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
		sleepmgr_locks[i] = 0;
    4178:	4b0c      	ldr	r3, [pc, #48]	; (41ac <main+0x5c>)
    417a:	2200      	movs	r2, #0
    417c:	701a      	strb	r2, [r3, #0]
    417e:	705a      	strb	r2, [r3, #1]
    4180:	709a      	strb	r2, [r3, #2]
    4182:	70da      	strb	r2, [r3, #3]
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
    4184:	711c      	strb	r4, [r3, #4]

	//configure_port_pins();

	// Initialize the sleep manager
	sleepmgr_init();
	ui_init();
    4186:	4b0a      	ldr	r3, [pc, #40]	; (41b0 <main+0x60>)
    4188:	4798      	blx	r3
	ui_powerdown();
    418a:	4b0a      	ldr	r3, [pc, #40]	; (41b4 <main+0x64>)
    418c:	4798      	blx	r3

	// Start USB stack to authorize VBus monitoring
	udc_start();
    418e:	4b0a      	ldr	r3, [pc, #40]	; (41b8 <main+0x68>)
    4190:	4798      	blx	r3
    4192:	e7fe      	b.n	4192 <main+0x42>
    4194:	200000d8 	.word	0x200000d8
    4198:	00001c69 	.word	0x00001c69
    419c:	00003efd 	.word	0x00003efd
    41a0:	00003b11 	.word	0x00003b11
    41a4:	00004688 	.word	0x00004688
    41a8:	00003e7d 	.word	0x00003e7d
    41ac:	20000194 	.word	0x20000194
    41b0:	00000375 	.word	0x00000375
    41b4:	000003d1 	.word	0x000003d1
    41b8:	00000771 	.word	0x00000771

000041bc <main_suspend_action>:
#endif
	}
}

void main_suspend_action(void)
{
    41bc:	b510      	push	{r4, lr}
	ui_powerdown();
    41be:	4b01      	ldr	r3, [pc, #4]	; (41c4 <main_suspend_action+0x8>)
    41c0:	4798      	blx	r3
}
    41c2:	bd10      	pop	{r4, pc}
    41c4:	000003d1 	.word	0x000003d1

000041c8 <main_resume_action>:

void main_resume_action(void)
{
    41c8:	b510      	push	{r4, lr}
	ui_wakeup();
    41ca:	4b01      	ldr	r3, [pc, #4]	; (41d0 <main_resume_action+0x8>)
    41cc:	4798      	blx	r3
}
    41ce:	bd10      	pop	{r4, pc}
    41d0:	00000401 	.word	0x00000401

000041d4 <main_sof_action>:

void main_sof_action(void)
{
    41d4:	b510      	push	{r4, lr}
	if (!main_b_mouse_enable)
    41d6:	4b04      	ldr	r3, [pc, #16]	; (41e8 <main_sof_action+0x14>)
    41d8:	781b      	ldrb	r3, [r3, #0]
    41da:	2b00      	cmp	r3, #0
    41dc:	d003      	beq.n	41e6 <main_sof_action+0x12>
		return;
	ui_process(udd_get_frame_number());
    41de:	4b03      	ldr	r3, [pc, #12]	; (41ec <main_sof_action+0x18>)
    41e0:	4798      	blx	r3
    41e2:	4b03      	ldr	r3, [pc, #12]	; (41f0 <main_sof_action+0x1c>)
    41e4:	4798      	blx	r3
}
    41e6:	bd10      	pop	{r4, pc}
    41e8:	2000018e 	.word	0x2000018e
    41ec:	00002349 	.word	0x00002349
    41f0:	00000411 	.word	0x00000411

000041f4 <main_remotewakeup_enable>:

void main_remotewakeup_enable(void)
{
    41f4:	b510      	push	{r4, lr}
	ui_wakeup_enable();
    41f6:	4b01      	ldr	r3, [pc, #4]	; (41fc <main_remotewakeup_enable+0x8>)
    41f8:	4798      	blx	r3
}
    41fa:	bd10      	pop	{r4, pc}
    41fc:	000003e1 	.word	0x000003e1

00004200 <main_remotewakeup_disable>:

void main_remotewakeup_disable(void)
{
    4200:	b510      	push	{r4, lr}
	ui_wakeup_disable();
    4202:	4b01      	ldr	r3, [pc, #4]	; (4208 <main_remotewakeup_disable+0x8>)
    4204:	4798      	blx	r3
}
    4206:	bd10      	pop	{r4, pc}
    4208:	000003f1 	.word	0x000003f1

0000420c <main_suspend_lpm_action>:

#ifdef USB_DEVICE_LPM_SUPPORT
void main_suspend_lpm_action(void)
{
    420c:	b510      	push	{r4, lr}
	ui_powerdown();
    420e:	4b01      	ldr	r3, [pc, #4]	; (4214 <main_suspend_lpm_action+0x8>)
    4210:	4798      	blx	r3
}
    4212:	bd10      	pop	{r4, pc}
    4214:	000003d1 	.word	0x000003d1

00004218 <main_remotewakeup_lpm_disable>:

void main_remotewakeup_lpm_disable(void)
{
    4218:	b510      	push	{r4, lr}
	ui_wakeup_disable();
    421a:	4b01      	ldr	r3, [pc, #4]	; (4220 <main_remotewakeup_lpm_disable+0x8>)
    421c:	4798      	blx	r3
}
    421e:	bd10      	pop	{r4, pc}
    4220:	000003f1 	.word	0x000003f1

00004224 <main_remotewakeup_lpm_enable>:

void main_remotewakeup_lpm_enable(void)
{
    4224:	b510      	push	{r4, lr}
	ui_wakeup_enable();
    4226:	4b01      	ldr	r3, [pc, #4]	; (422c <main_remotewakeup_lpm_enable+0x8>)
    4228:	4798      	blx	r3
}
    422a:	bd10      	pop	{r4, pc}
    422c:	000003e1 	.word	0x000003e1

00004230 <main_mouse_enable>:
#endif

bool main_mouse_enable(void)
{
	main_b_mouse_enable = true;
    4230:	2201      	movs	r2, #1
    4232:	4b02      	ldr	r3, [pc, #8]	; (423c <main_mouse_enable+0xc>)
    4234:	701a      	strb	r2, [r3, #0]
	return true;
}
    4236:	2001      	movs	r0, #1
    4238:	4770      	bx	lr
    423a:	46c0      	nop			; (mov r8, r8)
    423c:	2000018e 	.word	0x2000018e

00004240 <main_mouse_disable>:

void main_mouse_disable(void)
{
	main_b_mouse_enable = false;
    4240:	2200      	movs	r2, #0
    4242:	4b01      	ldr	r3, [pc, #4]	; (4248 <main_mouse_disable+0x8>)
    4244:	701a      	strb	r2, [r3, #0]
}
    4246:	4770      	bx	lr
    4248:	2000018e 	.word	0x2000018e

0000424c <__aeabi_uidiv>:
    424c:	2200      	movs	r2, #0
    424e:	0843      	lsrs	r3, r0, #1
    4250:	428b      	cmp	r3, r1
    4252:	d374      	bcc.n	433e <__aeabi_uidiv+0xf2>
    4254:	0903      	lsrs	r3, r0, #4
    4256:	428b      	cmp	r3, r1
    4258:	d35f      	bcc.n	431a <__aeabi_uidiv+0xce>
    425a:	0a03      	lsrs	r3, r0, #8
    425c:	428b      	cmp	r3, r1
    425e:	d344      	bcc.n	42ea <__aeabi_uidiv+0x9e>
    4260:	0b03      	lsrs	r3, r0, #12
    4262:	428b      	cmp	r3, r1
    4264:	d328      	bcc.n	42b8 <__aeabi_uidiv+0x6c>
    4266:	0c03      	lsrs	r3, r0, #16
    4268:	428b      	cmp	r3, r1
    426a:	d30d      	bcc.n	4288 <__aeabi_uidiv+0x3c>
    426c:	22ff      	movs	r2, #255	; 0xff
    426e:	0209      	lsls	r1, r1, #8
    4270:	ba12      	rev	r2, r2
    4272:	0c03      	lsrs	r3, r0, #16
    4274:	428b      	cmp	r3, r1
    4276:	d302      	bcc.n	427e <__aeabi_uidiv+0x32>
    4278:	1212      	asrs	r2, r2, #8
    427a:	0209      	lsls	r1, r1, #8
    427c:	d065      	beq.n	434a <__aeabi_uidiv+0xfe>
    427e:	0b03      	lsrs	r3, r0, #12
    4280:	428b      	cmp	r3, r1
    4282:	d319      	bcc.n	42b8 <__aeabi_uidiv+0x6c>
    4284:	e000      	b.n	4288 <__aeabi_uidiv+0x3c>
    4286:	0a09      	lsrs	r1, r1, #8
    4288:	0bc3      	lsrs	r3, r0, #15
    428a:	428b      	cmp	r3, r1
    428c:	d301      	bcc.n	4292 <__aeabi_uidiv+0x46>
    428e:	03cb      	lsls	r3, r1, #15
    4290:	1ac0      	subs	r0, r0, r3
    4292:	4152      	adcs	r2, r2
    4294:	0b83      	lsrs	r3, r0, #14
    4296:	428b      	cmp	r3, r1
    4298:	d301      	bcc.n	429e <__aeabi_uidiv+0x52>
    429a:	038b      	lsls	r3, r1, #14
    429c:	1ac0      	subs	r0, r0, r3
    429e:	4152      	adcs	r2, r2
    42a0:	0b43      	lsrs	r3, r0, #13
    42a2:	428b      	cmp	r3, r1
    42a4:	d301      	bcc.n	42aa <__aeabi_uidiv+0x5e>
    42a6:	034b      	lsls	r3, r1, #13
    42a8:	1ac0      	subs	r0, r0, r3
    42aa:	4152      	adcs	r2, r2
    42ac:	0b03      	lsrs	r3, r0, #12
    42ae:	428b      	cmp	r3, r1
    42b0:	d301      	bcc.n	42b6 <__aeabi_uidiv+0x6a>
    42b2:	030b      	lsls	r3, r1, #12
    42b4:	1ac0      	subs	r0, r0, r3
    42b6:	4152      	adcs	r2, r2
    42b8:	0ac3      	lsrs	r3, r0, #11
    42ba:	428b      	cmp	r3, r1
    42bc:	d301      	bcc.n	42c2 <__aeabi_uidiv+0x76>
    42be:	02cb      	lsls	r3, r1, #11
    42c0:	1ac0      	subs	r0, r0, r3
    42c2:	4152      	adcs	r2, r2
    42c4:	0a83      	lsrs	r3, r0, #10
    42c6:	428b      	cmp	r3, r1
    42c8:	d301      	bcc.n	42ce <__aeabi_uidiv+0x82>
    42ca:	028b      	lsls	r3, r1, #10
    42cc:	1ac0      	subs	r0, r0, r3
    42ce:	4152      	adcs	r2, r2
    42d0:	0a43      	lsrs	r3, r0, #9
    42d2:	428b      	cmp	r3, r1
    42d4:	d301      	bcc.n	42da <__aeabi_uidiv+0x8e>
    42d6:	024b      	lsls	r3, r1, #9
    42d8:	1ac0      	subs	r0, r0, r3
    42da:	4152      	adcs	r2, r2
    42dc:	0a03      	lsrs	r3, r0, #8
    42de:	428b      	cmp	r3, r1
    42e0:	d301      	bcc.n	42e6 <__aeabi_uidiv+0x9a>
    42e2:	020b      	lsls	r3, r1, #8
    42e4:	1ac0      	subs	r0, r0, r3
    42e6:	4152      	adcs	r2, r2
    42e8:	d2cd      	bcs.n	4286 <__aeabi_uidiv+0x3a>
    42ea:	09c3      	lsrs	r3, r0, #7
    42ec:	428b      	cmp	r3, r1
    42ee:	d301      	bcc.n	42f4 <__aeabi_uidiv+0xa8>
    42f0:	01cb      	lsls	r3, r1, #7
    42f2:	1ac0      	subs	r0, r0, r3
    42f4:	4152      	adcs	r2, r2
    42f6:	0983      	lsrs	r3, r0, #6
    42f8:	428b      	cmp	r3, r1
    42fa:	d301      	bcc.n	4300 <__aeabi_uidiv+0xb4>
    42fc:	018b      	lsls	r3, r1, #6
    42fe:	1ac0      	subs	r0, r0, r3
    4300:	4152      	adcs	r2, r2
    4302:	0943      	lsrs	r3, r0, #5
    4304:	428b      	cmp	r3, r1
    4306:	d301      	bcc.n	430c <__aeabi_uidiv+0xc0>
    4308:	014b      	lsls	r3, r1, #5
    430a:	1ac0      	subs	r0, r0, r3
    430c:	4152      	adcs	r2, r2
    430e:	0903      	lsrs	r3, r0, #4
    4310:	428b      	cmp	r3, r1
    4312:	d301      	bcc.n	4318 <__aeabi_uidiv+0xcc>
    4314:	010b      	lsls	r3, r1, #4
    4316:	1ac0      	subs	r0, r0, r3
    4318:	4152      	adcs	r2, r2
    431a:	08c3      	lsrs	r3, r0, #3
    431c:	428b      	cmp	r3, r1
    431e:	d301      	bcc.n	4324 <__aeabi_uidiv+0xd8>
    4320:	00cb      	lsls	r3, r1, #3
    4322:	1ac0      	subs	r0, r0, r3
    4324:	4152      	adcs	r2, r2
    4326:	0883      	lsrs	r3, r0, #2
    4328:	428b      	cmp	r3, r1
    432a:	d301      	bcc.n	4330 <__aeabi_uidiv+0xe4>
    432c:	008b      	lsls	r3, r1, #2
    432e:	1ac0      	subs	r0, r0, r3
    4330:	4152      	adcs	r2, r2
    4332:	0843      	lsrs	r3, r0, #1
    4334:	428b      	cmp	r3, r1
    4336:	d301      	bcc.n	433c <__aeabi_uidiv+0xf0>
    4338:	004b      	lsls	r3, r1, #1
    433a:	1ac0      	subs	r0, r0, r3
    433c:	4152      	adcs	r2, r2
    433e:	1a41      	subs	r1, r0, r1
    4340:	d200      	bcs.n	4344 <__aeabi_uidiv+0xf8>
    4342:	4601      	mov	r1, r0
    4344:	4152      	adcs	r2, r2
    4346:	4610      	mov	r0, r2
    4348:	4770      	bx	lr
    434a:	e7ff      	b.n	434c <__aeabi_uidiv+0x100>
    434c:	b501      	push	{r0, lr}
    434e:	2000      	movs	r0, #0
    4350:	f000 f8f0 	bl	4534 <__aeabi_idiv0>
    4354:	bd02      	pop	{r1, pc}
    4356:	46c0      	nop			; (mov r8, r8)

00004358 <__aeabi_uidivmod>:
    4358:	2900      	cmp	r1, #0
    435a:	d0f7      	beq.n	434c <__aeabi_uidiv+0x100>
    435c:	e776      	b.n	424c <__aeabi_uidiv>
    435e:	4770      	bx	lr

00004360 <__aeabi_idiv>:
    4360:	4603      	mov	r3, r0
    4362:	430b      	orrs	r3, r1
    4364:	d47f      	bmi.n	4466 <__aeabi_idiv+0x106>
    4366:	2200      	movs	r2, #0
    4368:	0843      	lsrs	r3, r0, #1
    436a:	428b      	cmp	r3, r1
    436c:	d374      	bcc.n	4458 <__aeabi_idiv+0xf8>
    436e:	0903      	lsrs	r3, r0, #4
    4370:	428b      	cmp	r3, r1
    4372:	d35f      	bcc.n	4434 <__aeabi_idiv+0xd4>
    4374:	0a03      	lsrs	r3, r0, #8
    4376:	428b      	cmp	r3, r1
    4378:	d344      	bcc.n	4404 <__aeabi_idiv+0xa4>
    437a:	0b03      	lsrs	r3, r0, #12
    437c:	428b      	cmp	r3, r1
    437e:	d328      	bcc.n	43d2 <__aeabi_idiv+0x72>
    4380:	0c03      	lsrs	r3, r0, #16
    4382:	428b      	cmp	r3, r1
    4384:	d30d      	bcc.n	43a2 <__aeabi_idiv+0x42>
    4386:	22ff      	movs	r2, #255	; 0xff
    4388:	0209      	lsls	r1, r1, #8
    438a:	ba12      	rev	r2, r2
    438c:	0c03      	lsrs	r3, r0, #16
    438e:	428b      	cmp	r3, r1
    4390:	d302      	bcc.n	4398 <__aeabi_idiv+0x38>
    4392:	1212      	asrs	r2, r2, #8
    4394:	0209      	lsls	r1, r1, #8
    4396:	d065      	beq.n	4464 <__aeabi_idiv+0x104>
    4398:	0b03      	lsrs	r3, r0, #12
    439a:	428b      	cmp	r3, r1
    439c:	d319      	bcc.n	43d2 <__aeabi_idiv+0x72>
    439e:	e000      	b.n	43a2 <__aeabi_idiv+0x42>
    43a0:	0a09      	lsrs	r1, r1, #8
    43a2:	0bc3      	lsrs	r3, r0, #15
    43a4:	428b      	cmp	r3, r1
    43a6:	d301      	bcc.n	43ac <__aeabi_idiv+0x4c>
    43a8:	03cb      	lsls	r3, r1, #15
    43aa:	1ac0      	subs	r0, r0, r3
    43ac:	4152      	adcs	r2, r2
    43ae:	0b83      	lsrs	r3, r0, #14
    43b0:	428b      	cmp	r3, r1
    43b2:	d301      	bcc.n	43b8 <__aeabi_idiv+0x58>
    43b4:	038b      	lsls	r3, r1, #14
    43b6:	1ac0      	subs	r0, r0, r3
    43b8:	4152      	adcs	r2, r2
    43ba:	0b43      	lsrs	r3, r0, #13
    43bc:	428b      	cmp	r3, r1
    43be:	d301      	bcc.n	43c4 <__aeabi_idiv+0x64>
    43c0:	034b      	lsls	r3, r1, #13
    43c2:	1ac0      	subs	r0, r0, r3
    43c4:	4152      	adcs	r2, r2
    43c6:	0b03      	lsrs	r3, r0, #12
    43c8:	428b      	cmp	r3, r1
    43ca:	d301      	bcc.n	43d0 <__aeabi_idiv+0x70>
    43cc:	030b      	lsls	r3, r1, #12
    43ce:	1ac0      	subs	r0, r0, r3
    43d0:	4152      	adcs	r2, r2
    43d2:	0ac3      	lsrs	r3, r0, #11
    43d4:	428b      	cmp	r3, r1
    43d6:	d301      	bcc.n	43dc <__aeabi_idiv+0x7c>
    43d8:	02cb      	lsls	r3, r1, #11
    43da:	1ac0      	subs	r0, r0, r3
    43dc:	4152      	adcs	r2, r2
    43de:	0a83      	lsrs	r3, r0, #10
    43e0:	428b      	cmp	r3, r1
    43e2:	d301      	bcc.n	43e8 <__aeabi_idiv+0x88>
    43e4:	028b      	lsls	r3, r1, #10
    43e6:	1ac0      	subs	r0, r0, r3
    43e8:	4152      	adcs	r2, r2
    43ea:	0a43      	lsrs	r3, r0, #9
    43ec:	428b      	cmp	r3, r1
    43ee:	d301      	bcc.n	43f4 <__aeabi_idiv+0x94>
    43f0:	024b      	lsls	r3, r1, #9
    43f2:	1ac0      	subs	r0, r0, r3
    43f4:	4152      	adcs	r2, r2
    43f6:	0a03      	lsrs	r3, r0, #8
    43f8:	428b      	cmp	r3, r1
    43fa:	d301      	bcc.n	4400 <__aeabi_idiv+0xa0>
    43fc:	020b      	lsls	r3, r1, #8
    43fe:	1ac0      	subs	r0, r0, r3
    4400:	4152      	adcs	r2, r2
    4402:	d2cd      	bcs.n	43a0 <__aeabi_idiv+0x40>
    4404:	09c3      	lsrs	r3, r0, #7
    4406:	428b      	cmp	r3, r1
    4408:	d301      	bcc.n	440e <__aeabi_idiv+0xae>
    440a:	01cb      	lsls	r3, r1, #7
    440c:	1ac0      	subs	r0, r0, r3
    440e:	4152      	adcs	r2, r2
    4410:	0983      	lsrs	r3, r0, #6
    4412:	428b      	cmp	r3, r1
    4414:	d301      	bcc.n	441a <__aeabi_idiv+0xba>
    4416:	018b      	lsls	r3, r1, #6
    4418:	1ac0      	subs	r0, r0, r3
    441a:	4152      	adcs	r2, r2
    441c:	0943      	lsrs	r3, r0, #5
    441e:	428b      	cmp	r3, r1
    4420:	d301      	bcc.n	4426 <__aeabi_idiv+0xc6>
    4422:	014b      	lsls	r3, r1, #5
    4424:	1ac0      	subs	r0, r0, r3
    4426:	4152      	adcs	r2, r2
    4428:	0903      	lsrs	r3, r0, #4
    442a:	428b      	cmp	r3, r1
    442c:	d301      	bcc.n	4432 <__aeabi_idiv+0xd2>
    442e:	010b      	lsls	r3, r1, #4
    4430:	1ac0      	subs	r0, r0, r3
    4432:	4152      	adcs	r2, r2
    4434:	08c3      	lsrs	r3, r0, #3
    4436:	428b      	cmp	r3, r1
    4438:	d301      	bcc.n	443e <__aeabi_idiv+0xde>
    443a:	00cb      	lsls	r3, r1, #3
    443c:	1ac0      	subs	r0, r0, r3
    443e:	4152      	adcs	r2, r2
    4440:	0883      	lsrs	r3, r0, #2
    4442:	428b      	cmp	r3, r1
    4444:	d301      	bcc.n	444a <__aeabi_idiv+0xea>
    4446:	008b      	lsls	r3, r1, #2
    4448:	1ac0      	subs	r0, r0, r3
    444a:	4152      	adcs	r2, r2
    444c:	0843      	lsrs	r3, r0, #1
    444e:	428b      	cmp	r3, r1
    4450:	d301      	bcc.n	4456 <__aeabi_idiv+0xf6>
    4452:	004b      	lsls	r3, r1, #1
    4454:	1ac0      	subs	r0, r0, r3
    4456:	4152      	adcs	r2, r2
    4458:	1a41      	subs	r1, r0, r1
    445a:	d200      	bcs.n	445e <__aeabi_idiv+0xfe>
    445c:	4601      	mov	r1, r0
    445e:	4152      	adcs	r2, r2
    4460:	4610      	mov	r0, r2
    4462:	4770      	bx	lr
    4464:	e05d      	b.n	4522 <__aeabi_idiv+0x1c2>
    4466:	0fca      	lsrs	r2, r1, #31
    4468:	d000      	beq.n	446c <__aeabi_idiv+0x10c>
    446a:	4249      	negs	r1, r1
    446c:	1003      	asrs	r3, r0, #32
    446e:	d300      	bcc.n	4472 <__aeabi_idiv+0x112>
    4470:	4240      	negs	r0, r0
    4472:	4053      	eors	r3, r2
    4474:	2200      	movs	r2, #0
    4476:	469c      	mov	ip, r3
    4478:	0903      	lsrs	r3, r0, #4
    447a:	428b      	cmp	r3, r1
    447c:	d32d      	bcc.n	44da <__aeabi_idiv+0x17a>
    447e:	0a03      	lsrs	r3, r0, #8
    4480:	428b      	cmp	r3, r1
    4482:	d312      	bcc.n	44aa <__aeabi_idiv+0x14a>
    4484:	22fc      	movs	r2, #252	; 0xfc
    4486:	0189      	lsls	r1, r1, #6
    4488:	ba12      	rev	r2, r2
    448a:	0a03      	lsrs	r3, r0, #8
    448c:	428b      	cmp	r3, r1
    448e:	d30c      	bcc.n	44aa <__aeabi_idiv+0x14a>
    4490:	0189      	lsls	r1, r1, #6
    4492:	1192      	asrs	r2, r2, #6
    4494:	428b      	cmp	r3, r1
    4496:	d308      	bcc.n	44aa <__aeabi_idiv+0x14a>
    4498:	0189      	lsls	r1, r1, #6
    449a:	1192      	asrs	r2, r2, #6
    449c:	428b      	cmp	r3, r1
    449e:	d304      	bcc.n	44aa <__aeabi_idiv+0x14a>
    44a0:	0189      	lsls	r1, r1, #6
    44a2:	d03a      	beq.n	451a <__aeabi_idiv+0x1ba>
    44a4:	1192      	asrs	r2, r2, #6
    44a6:	e000      	b.n	44aa <__aeabi_idiv+0x14a>
    44a8:	0989      	lsrs	r1, r1, #6
    44aa:	09c3      	lsrs	r3, r0, #7
    44ac:	428b      	cmp	r3, r1
    44ae:	d301      	bcc.n	44b4 <__aeabi_idiv+0x154>
    44b0:	01cb      	lsls	r3, r1, #7
    44b2:	1ac0      	subs	r0, r0, r3
    44b4:	4152      	adcs	r2, r2
    44b6:	0983      	lsrs	r3, r0, #6
    44b8:	428b      	cmp	r3, r1
    44ba:	d301      	bcc.n	44c0 <__aeabi_idiv+0x160>
    44bc:	018b      	lsls	r3, r1, #6
    44be:	1ac0      	subs	r0, r0, r3
    44c0:	4152      	adcs	r2, r2
    44c2:	0943      	lsrs	r3, r0, #5
    44c4:	428b      	cmp	r3, r1
    44c6:	d301      	bcc.n	44cc <__aeabi_idiv+0x16c>
    44c8:	014b      	lsls	r3, r1, #5
    44ca:	1ac0      	subs	r0, r0, r3
    44cc:	4152      	adcs	r2, r2
    44ce:	0903      	lsrs	r3, r0, #4
    44d0:	428b      	cmp	r3, r1
    44d2:	d301      	bcc.n	44d8 <__aeabi_idiv+0x178>
    44d4:	010b      	lsls	r3, r1, #4
    44d6:	1ac0      	subs	r0, r0, r3
    44d8:	4152      	adcs	r2, r2
    44da:	08c3      	lsrs	r3, r0, #3
    44dc:	428b      	cmp	r3, r1
    44de:	d301      	bcc.n	44e4 <__aeabi_idiv+0x184>
    44e0:	00cb      	lsls	r3, r1, #3
    44e2:	1ac0      	subs	r0, r0, r3
    44e4:	4152      	adcs	r2, r2
    44e6:	0883      	lsrs	r3, r0, #2
    44e8:	428b      	cmp	r3, r1
    44ea:	d301      	bcc.n	44f0 <__aeabi_idiv+0x190>
    44ec:	008b      	lsls	r3, r1, #2
    44ee:	1ac0      	subs	r0, r0, r3
    44f0:	4152      	adcs	r2, r2
    44f2:	d2d9      	bcs.n	44a8 <__aeabi_idiv+0x148>
    44f4:	0843      	lsrs	r3, r0, #1
    44f6:	428b      	cmp	r3, r1
    44f8:	d301      	bcc.n	44fe <__aeabi_idiv+0x19e>
    44fa:	004b      	lsls	r3, r1, #1
    44fc:	1ac0      	subs	r0, r0, r3
    44fe:	4152      	adcs	r2, r2
    4500:	1a41      	subs	r1, r0, r1
    4502:	d200      	bcs.n	4506 <__aeabi_idiv+0x1a6>
    4504:	4601      	mov	r1, r0
    4506:	4663      	mov	r3, ip
    4508:	4152      	adcs	r2, r2
    450a:	105b      	asrs	r3, r3, #1
    450c:	4610      	mov	r0, r2
    450e:	d301      	bcc.n	4514 <__aeabi_idiv+0x1b4>
    4510:	4240      	negs	r0, r0
    4512:	2b00      	cmp	r3, #0
    4514:	d500      	bpl.n	4518 <__aeabi_idiv+0x1b8>
    4516:	4249      	negs	r1, r1
    4518:	4770      	bx	lr
    451a:	4663      	mov	r3, ip
    451c:	105b      	asrs	r3, r3, #1
    451e:	d300      	bcc.n	4522 <__aeabi_idiv+0x1c2>
    4520:	4240      	negs	r0, r0
    4522:	b501      	push	{r0, lr}
    4524:	2000      	movs	r0, #0
    4526:	f000 f805 	bl	4534 <__aeabi_idiv0>
    452a:	bd02      	pop	{r1, pc}

0000452c <__aeabi_idivmod>:
    452c:	2900      	cmp	r1, #0
    452e:	d0f8      	beq.n	4522 <__aeabi_idiv+0x1c2>
    4530:	e716      	b.n	4360 <__aeabi_idiv>
    4532:	4770      	bx	lr

00004534 <__aeabi_idiv0>:
    4534:	4770      	bx	lr
    4536:	46c0      	nop			; (mov r8, r8)

00004538 <__ctzsi2>:
    4538:	4241      	negs	r1, r0
    453a:	4008      	ands	r0, r1
    453c:	211c      	movs	r1, #28
    453e:	2301      	movs	r3, #1
    4540:	041b      	lsls	r3, r3, #16
    4542:	4298      	cmp	r0, r3
    4544:	d301      	bcc.n	454a <__ctzsi2+0x12>
    4546:	0c00      	lsrs	r0, r0, #16
    4548:	3910      	subs	r1, #16
    454a:	0a1b      	lsrs	r3, r3, #8
    454c:	4298      	cmp	r0, r3
    454e:	d301      	bcc.n	4554 <__ctzsi2+0x1c>
    4550:	0a00      	lsrs	r0, r0, #8
    4552:	3908      	subs	r1, #8
    4554:	091b      	lsrs	r3, r3, #4
    4556:	4298      	cmp	r0, r3
    4558:	d301      	bcc.n	455e <__ctzsi2+0x26>
    455a:	0900      	lsrs	r0, r0, #4
    455c:	3904      	subs	r1, #4
    455e:	a202      	add	r2, pc, #8	; (adr r2, 4568 <__ctzsi2+0x30>)
    4560:	5c10      	ldrb	r0, [r2, r0]
    4562:	1a40      	subs	r0, r0, r1
    4564:	4770      	bx	lr
    4566:	46c0      	nop			; (mov r8, r8)
    4568:	1d1d1c1b 	.word	0x1d1d1c1b
    456c:	1e1e1e1e 	.word	0x1e1e1e1e
    4570:	1f1f1f1f 	.word	0x1f1f1f1f
    4574:	1f1f1f1f 	.word	0x1f1f1f1f

00004578 <__libc_init_array>:
    4578:	4b0e      	ldr	r3, [pc, #56]	; (45b4 <__libc_init_array+0x3c>)
    457a:	b570      	push	{r4, r5, r6, lr}
    457c:	2500      	movs	r5, #0
    457e:	001e      	movs	r6, r3
    4580:	4c0d      	ldr	r4, [pc, #52]	; (45b8 <__libc_init_array+0x40>)
    4582:	1ae4      	subs	r4, r4, r3
    4584:	10a4      	asrs	r4, r4, #2
    4586:	42a5      	cmp	r5, r4
    4588:	d004      	beq.n	4594 <__libc_init_array+0x1c>
    458a:	00ab      	lsls	r3, r5, #2
    458c:	58f3      	ldr	r3, [r6, r3]
    458e:	4798      	blx	r3
    4590:	3501      	adds	r5, #1
    4592:	e7f8      	b.n	4586 <__libc_init_array+0xe>
    4594:	f000 f882 	bl	469c <_init>
    4598:	4b08      	ldr	r3, [pc, #32]	; (45bc <__libc_init_array+0x44>)
    459a:	2500      	movs	r5, #0
    459c:	001e      	movs	r6, r3
    459e:	4c08      	ldr	r4, [pc, #32]	; (45c0 <__libc_init_array+0x48>)
    45a0:	1ae4      	subs	r4, r4, r3
    45a2:	10a4      	asrs	r4, r4, #2
    45a4:	42a5      	cmp	r5, r4
    45a6:	d004      	beq.n	45b2 <__libc_init_array+0x3a>
    45a8:	00ab      	lsls	r3, r5, #2
    45aa:	58f3      	ldr	r3, [r6, r3]
    45ac:	4798      	blx	r3
    45ae:	3501      	adds	r5, #1
    45b0:	e7f8      	b.n	45a4 <__libc_init_array+0x2c>
    45b2:	bd70      	pop	{r4, r5, r6, pc}
    45b4:	000046a8 	.word	0x000046a8
    45b8:	000046a8 	.word	0x000046a8
    45bc:	000046a8 	.word	0x000046a8
    45c0:	000046ac 	.word	0x000046ac

000045c4 <memcpy>:
    45c4:	2300      	movs	r3, #0
    45c6:	b510      	push	{r4, lr}
    45c8:	429a      	cmp	r2, r3
    45ca:	d003      	beq.n	45d4 <memcpy+0x10>
    45cc:	5ccc      	ldrb	r4, [r1, r3]
    45ce:	54c4      	strb	r4, [r0, r3]
    45d0:	3301      	adds	r3, #1
    45d2:	e7f9      	b.n	45c8 <memcpy+0x4>
    45d4:	bd10      	pop	{r4, pc}

000045d6 <memset>:
    45d6:	0003      	movs	r3, r0
    45d8:	1882      	adds	r2, r0, r2
    45da:	4293      	cmp	r3, r2
    45dc:	d002      	beq.n	45e4 <memset+0xe>
    45de:	7019      	strb	r1, [r3, #0]
    45e0:	3301      	adds	r3, #1
    45e2:	e7fa      	b.n	45da <memset+0x4>
    45e4:	4770      	bx	lr
    45e6:	0000      	movs	r0, r0
    45e8:	42000800 	.word	0x42000800
    45ec:	42000c00 	.word	0x42000c00
    45f0:	42001000 	.word	0x42001000
    45f4:	42001400 	.word	0x42001400
    45f8:	42001800 	.word	0x42001800
    45fc:	42001c00 	.word	0x42001c00
    4600:	00001622 	.word	0x00001622
    4604:	0000161e 	.word	0x0000161e
    4608:	0000161e 	.word	0x0000161e
    460c:	0000167c 	.word	0x0000167c
    4610:	0000167c 	.word	0x0000167c
    4614:	00001636 	.word	0x00001636
    4618:	00001628 	.word	0x00001628
    461c:	0000163c 	.word	0x0000163c
    4620:	0000166a 	.word	0x0000166a
    4624:	0000178c 	.word	0x0000178c
    4628:	0000176c 	.word	0x0000176c
    462c:	0000176c 	.word	0x0000176c
    4630:	000017f8 	.word	0x000017f8
    4634:	0000177e 	.word	0x0000177e
    4638:	0000179a 	.word	0x0000179a
    463c:	00001770 	.word	0x00001770
    4640:	000017a8 	.word	0x000017a8
    4644:	000017e8 	.word	0x000017e8
    4648:	01020300 	.word	0x01020300
    464c:	00002b24 	.word	0x00002b24
    4650:	00002b32 	.word	0x00002b32
    4654:	00002bd2 	.word	0x00002bd2
    4658:	00002c3a 	.word	0x00002c3a
    465c:	00002c9e 	.word	0x00002c9e

00004660 <_usb_device_irq_bits>:
    4660:	00080004 00800070 01000001 00000200     ....p...........

00004670 <_usb_endpoint_irq_bits>:
    4670:	60100c03 00003c36 00003c1c 00003c02     ...`6<...<...<..
    4680:	00003bda 00003bae 53504f54 45524345     .;...;..TOPSECRE
    4690:	53415054 44525753 00000000              TPASSWRD....

0000469c <_init>:
    469c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    469e:	46c0      	nop			; (mov r8, r8)
    46a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    46a2:	bc08      	pop	{r3}
    46a4:	469e      	mov	lr, r3
    46a6:	4770      	bx	lr

000046a8 <__init_array_start>:
    46a8:	000000dd 	.word	0x000000dd

000046ac <_fini>:
    46ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    46ae:	46c0      	nop			; (mov r8, r8)
    46b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    46b2:	bc08      	pop	{r3}
    46b4:	469e      	mov	lr, r3
    46b6:	4770      	bx	lr

000046b8 <__fini_array_start>:
    46b8:	000000b5 	.word	0x000000b5
