Source Block: hdl/library/common/ad_dds.v@66:76@HdlIdDef
  input       [        PHASE_DW-1:0]  tone_1_freq_word,
  input       [        PHASE_DW-1:0]  tone_2_freq_word,
  output  reg [DDS_DW*CLK_RATIO-1:0]  dac_dds_data
  );

  wire [DDS_DW*CLK_RATIO-1:0] dac_dds_data_s;

  always @(posedge clk) begin
    dac_dds_data <= dac_dds_data_s;
  end


Diff Content:
+ 71   reg                         dac_data_sync_m = 1'd0;

Clone Blocks:
